
Hand_Lmcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e890  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800ea20  0800ea20  0001ea20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eee4  0800eee4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800eee4  0800eee4  0001eee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eeec  0800eeec  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eeec  0800eeec  0001eeec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eef0  0800eef0  0001eef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800eef4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000974  200001d8  0800f0c8  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  0800f0c8  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c8d3  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ee6  00000000  00000000  0003cb1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001798  00000000  00000000  00040a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001243  00000000  00000000  00042198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bb95  00000000  00000000  000433db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e515  00000000  00000000  0006ef70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b29c  00000000  00000000  0008d485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007758  00000000  00000000  00198724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  0019fe7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ea08 	.word	0x0800ea08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ea08 	.word	0x0800ea08

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b9a6 	b.w	8000f4c <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f83c 	bl	8000c84 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff ff5b 	bl	8000adc <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fcd1 	bl	80005f8 <__aeabi_dmul>
 8000c56:	f7ff ffa7 	bl	8000ba8 <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fc52 	bl	8000504 <__aeabi_ui2d>
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <__aeabi_d2ulz+0x38>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f7ff fcc8 	bl	80005f8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fb0a 	bl	8000288 <__aeabi_dsub>
 8000c74:	f7ff ff98 	bl	8000ba8 <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	9e08      	ldr	r6, [sp, #32]
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	460f      	mov	r7, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14a      	bne.n	8000d2a <__udivmoddi4+0xa6>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4694      	mov	ip, r2
 8000c98:	d965      	bls.n	8000d66 <__udivmoddi4+0xe2>
 8000c9a:	fab2 f382 	clz	r3, r2
 8000c9e:	b143      	cbz	r3, 8000cb2 <__udivmoddi4+0x2e>
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	f1c3 0220 	rsb	r2, r3, #32
 8000ca8:	409f      	lsls	r7, r3
 8000caa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	409c      	lsls	r4, r3
 8000cb2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cb6:	fa1f f58c 	uxth.w	r5, ip
 8000cba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cbe:	0c22      	lsrs	r2, r4, #16
 8000cc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cc8:	fb01 f005 	mul.w	r0, r1, r5
 8000ccc:	4290      	cmp	r0, r2
 8000cce:	d90a      	bls.n	8000ce6 <__udivmoddi4+0x62>
 8000cd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cd8:	f080 811c 	bcs.w	8000f14 <__udivmoddi4+0x290>
 8000cdc:	4290      	cmp	r0, r2
 8000cde:	f240 8119 	bls.w	8000f14 <__udivmoddi4+0x290>
 8000ce2:	3902      	subs	r1, #2
 8000ce4:	4462      	add	r2, ip
 8000ce6:	1a12      	subs	r2, r2, r0
 8000ce8:	b2a4      	uxth	r4, r4
 8000cea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cf6:	fb00 f505 	mul.w	r5, r0, r5
 8000cfa:	42a5      	cmp	r5, r4
 8000cfc:	d90a      	bls.n	8000d14 <__udivmoddi4+0x90>
 8000cfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000d02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x294>
 8000d0a:	42a5      	cmp	r5, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x294>
 8000d10:	4464      	add	r4, ip
 8000d12:	3802      	subs	r0, #2
 8000d14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d18:	1b64      	subs	r4, r4, r5
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	b11e      	cbz	r6, 8000d26 <__udivmoddi4+0xa2>
 8000d1e:	40dc      	lsrs	r4, r3
 8000d20:	2300      	movs	r3, #0
 8000d22:	e9c6 4300 	strd	r4, r3, [r6]
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0xbc>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f000 80ed 	beq.w	8000f0e <__udivmoddi4+0x28a>
 8000d34:	2100      	movs	r1, #0
 8000d36:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d40:	fab3 f183 	clz	r1, r3
 8000d44:	2900      	cmp	r1, #0
 8000d46:	d149      	bne.n	8000ddc <__udivmoddi4+0x158>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0xce>
 8000d4c:	4282      	cmp	r2, r0
 8000d4e:	f200 80f8 	bhi.w	8000f42 <__udivmoddi4+0x2be>
 8000d52:	1a84      	subs	r4, r0, r2
 8000d54:	eb65 0203 	sbc.w	r2, r5, r3
 8000d58:	2001      	movs	r0, #1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d0e2      	beq.n	8000d26 <__udivmoddi4+0xa2>
 8000d60:	e9c6 4700 	strd	r4, r7, [r6]
 8000d64:	e7df      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000d66:	b902      	cbnz	r2, 8000d6a <__udivmoddi4+0xe6>
 8000d68:	deff      	udf	#255	; 0xff
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8090 	bne.w	8000e94 <__udivmoddi4+0x210>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7a:	fa1f fe8c 	uxth.w	lr, ip
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d84:	fb07 2015 	mls	r0, r7, r5, r2
 8000d88:	0c22      	lsrs	r2, r4, #16
 8000d8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d8e:	fb0e f005 	mul.w	r0, lr, r5
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x124>
 8000d96:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x122>
 8000da0:	4290      	cmp	r0, r2
 8000da2:	f200 80cb 	bhi.w	8000f3c <__udivmoddi4+0x2b8>
 8000da6:	4645      	mov	r5, r8
 8000da8:	1a12      	subs	r2, r2, r0
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db0:	fb07 2210 	mls	r2, r7, r0, r2
 8000db4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db8:	fb0e fe00 	mul.w	lr, lr, r0
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x14e>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x14c>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	f200 80bb 	bhi.w	8000f46 <__udivmoddi4+0x2c2>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	eba4 040e 	sub.w	r4, r4, lr
 8000dd6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dda:	e79f      	b.n	8000d1c <__udivmoddi4+0x98>
 8000ddc:	f1c1 0720 	rsb	r7, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dea:	fa05 f401 	lsl.w	r4, r5, r1
 8000dee:	fa20 f307 	lsr.w	r3, r0, r7
 8000df2:	40fd      	lsrs	r5, r7
 8000df4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df8:	4323      	orrs	r3, r4
 8000dfa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	fb09 5518 	mls	r5, r9, r8, r5
 8000e06:	0c1c      	lsrs	r4, r3, #16
 8000e08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e10:	42a5      	cmp	r5, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1a:	d90b      	bls.n	8000e34 <__udivmoddi4+0x1b0>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e24:	f080 8088 	bcs.w	8000f38 <__udivmoddi4+0x2b4>
 8000e28:	42a5      	cmp	r5, r4
 8000e2a:	f240 8085 	bls.w	8000f38 <__udivmoddi4+0x2b4>
 8000e2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e32:	4464      	add	r4, ip
 8000e34:	1b64      	subs	r4, r4, r5
 8000e36:	b29d      	uxth	r5, r3
 8000e38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e48:	45a6      	cmp	lr, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x1da>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e54:	d26c      	bcs.n	8000f30 <__udivmoddi4+0x2ac>
 8000e56:	45a6      	cmp	lr, r4
 8000e58:	d96a      	bls.n	8000f30 <__udivmoddi4+0x2ac>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fba3 9502 	umull	r9, r5, r3, r2
 8000e66:	eba4 040e 	sub.w	r4, r4, lr
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	46c8      	mov	r8, r9
 8000e6e:	46ae      	mov	lr, r5
 8000e70:	d356      	bcc.n	8000f20 <__udivmoddi4+0x29c>
 8000e72:	d053      	beq.n	8000f1c <__udivmoddi4+0x298>
 8000e74:	b156      	cbz	r6, 8000e8c <__udivmoddi4+0x208>
 8000e76:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000e7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e82:	40ca      	lsrs	r2, r1
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	4317      	orrs	r7, r2
 8000e88:	e9c6 7400 	strd	r7, r4, [r6]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e94:	f1c3 0120 	rsb	r1, r3, #32
 8000e98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea4:	409d      	lsls	r5, r3
 8000ea6:	432a      	orrs	r2, r5
 8000ea8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000eb8:	0c11      	lsrs	r1, r2, #16
 8000eba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ebe:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	fa04 f403 	lsl.w	r4, r4, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x258>
 8000eca:	eb1c 0101 	adds.w	r1, ip, r1
 8000ece:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed2:	d22f      	bcs.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed4:	428d      	cmp	r5, r1
 8000ed6:	d92d      	bls.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1b49      	subs	r1, r1, r5
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ee8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x282>
 8000ef4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ef8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000efc:	d216      	bcs.n	8000f2c <__udivmoddi4+0x2a8>
 8000efe:	4291      	cmp	r1, r2
 8000f00:	d914      	bls.n	8000f2c <__udivmoddi4+0x2a8>
 8000f02:	3d02      	subs	r5, #2
 8000f04:	4462      	add	r2, ip
 8000f06:	1a52      	subs	r2, r2, r1
 8000f08:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f0c:	e738      	b.n	8000d80 <__udivmoddi4+0xfc>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000f14:	4639      	mov	r1, r7
 8000f16:	e6e6      	b.n	8000ce6 <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x90>
 8000f1c:	4548      	cmp	r0, r9
 8000f1e:	d2a9      	bcs.n	8000e74 <__udivmoddi4+0x1f0>
 8000f20:	ebb9 0802 	subs.w	r8, r9, r2
 8000f24:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	e7a3      	b.n	8000e74 <__udivmoddi4+0x1f0>
 8000f2c:	4645      	mov	r5, r8
 8000f2e:	e7ea      	b.n	8000f06 <__udivmoddi4+0x282>
 8000f30:	462b      	mov	r3, r5
 8000f32:	e794      	b.n	8000e5e <__udivmoddi4+0x1da>
 8000f34:	4640      	mov	r0, r8
 8000f36:	e7d1      	b.n	8000edc <__udivmoddi4+0x258>
 8000f38:	46d0      	mov	r8, sl
 8000f3a:	e77b      	b.n	8000e34 <__udivmoddi4+0x1b0>
 8000f3c:	3d02      	subs	r5, #2
 8000f3e:	4462      	add	r2, ip
 8000f40:	e732      	b.n	8000da8 <__udivmoddi4+0x124>
 8000f42:	4608      	mov	r0, r1
 8000f44:	e70a      	b.n	8000d5c <__udivmoddi4+0xd8>
 8000f46:	4464      	add	r4, ip
 8000f48:	3802      	subs	r0, #2
 8000f4a:	e742      	b.n	8000dd2 <__udivmoddi4+0x14e>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ProcessUartData>:

/*
 * Function1--------------------------
 */
void ProcessUartData(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
	//remove noise in receive packet
	uint16_t counter=0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	80fb      	strh	r3, [r7, #6]
	for(counter=uartCounter;counter>0;counter--)
 8000f5a:	4b90      	ldr	r3, [pc, #576]	; (800119c <ProcessUartData+0x24c>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	80fb      	strh	r3, [r7, #6]
 8000f60:	e034      	b.n	8000fcc <ProcessUartData+0x7c>
	{
		if ((uartRecieveBuffer[counter] == '{'&&uartRecieveBuffer[counter+2] == 'P'&& uartRecieveBuffer[counter+3] == ':')&&(uartRecieveBuffer[counter+1] == 'P'||uartRecieveBuffer[counter+1] == 'S')) {
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	4a8e      	ldr	r2, [pc, #568]	; (80011a0 <ProcessUartData+0x250>)
 8000f66:	5cd3      	ldrb	r3, [r2, r3]
 8000f68:	2b7b      	cmp	r3, #123	; 0x7b
 8000f6a:	d12c      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f6c:	88fb      	ldrh	r3, [r7, #6]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	4a8b      	ldr	r2, [pc, #556]	; (80011a0 <ProcessUartData+0x250>)
 8000f72:	5cd3      	ldrb	r3, [r2, r3]
 8000f74:	2b50      	cmp	r3, #80	; 0x50
 8000f76:	d126      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	3303      	adds	r3, #3
 8000f7c:	4a88      	ldr	r2, [pc, #544]	; (80011a0 <ProcessUartData+0x250>)
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	2b3a      	cmp	r3, #58	; 0x3a
 8000f82:	d120      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	3301      	adds	r3, #1
 8000f88:	4a85      	ldr	r2, [pc, #532]	; (80011a0 <ProcessUartData+0x250>)
 8000f8a:	5cd3      	ldrb	r3, [r2, r3]
 8000f8c:	2b50      	cmp	r3, #80	; 0x50
 8000f8e:	d005      	beq.n	8000f9c <ProcessUartData+0x4c>
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	3301      	adds	r3, #1
 8000f94:	4a82      	ldr	r2, [pc, #520]	; (80011a0 <ProcessUartData+0x250>)
 8000f96:	5cd3      	ldrb	r3, [r2, r3]
 8000f98:	2b53      	cmp	r3, #83	; 0x53
 8000f9a:	d114      	bne.n	8000fc6 <ProcessUartData+0x76>
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	80bb      	strh	r3, [r7, #4]
 8000fa0:	e00a      	b.n	8000fb8 <ProcessUartData+0x68>
			{
				uartRecieveBuffer[i]=uartRecieveBuffer[counter+i];
 8000fa2:	88fa      	ldrh	r2, [r7, #6]
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	441a      	add	r2, r3
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	497d      	ldr	r1, [pc, #500]	; (80011a0 <ProcessUartData+0x250>)
 8000fac:	5c89      	ldrb	r1, [r1, r2]
 8000fae:	4a7c      	ldr	r2, [pc, #496]	; (80011a0 <ProcessUartData+0x250>)
 8000fb0:	54d1      	strb	r1, [r2, r3]
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000fb2:	88bb      	ldrh	r3, [r7, #4]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	80bb      	strh	r3, [r7, #4]
 8000fb8:	4b78      	ldr	r3, [pc, #480]	; (800119c <ProcessUartData+0x24c>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	88ba      	ldrh	r2, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3ee      	bcc.n	8000fa2 <ProcessUartData+0x52>
			}
			break;
 8000fc4:	e005      	b.n	8000fd2 <ProcessUartData+0x82>
	for(counter=uartCounter;counter>0;counter--)
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1c7      	bne.n	8000f62 <ProcessUartData+0x12>
		}
	}
	if(strstr(uartRecieveBuffer,"{SP:"))
 8000fd2:	4974      	ldr	r1, [pc, #464]	; (80011a4 <ProcessUartData+0x254>)
 8000fd4:	4872      	ldr	r0, [pc, #456]	; (80011a0 <ProcessUartData+0x250>)
 8000fd6:	f00a ff7e 	bl	800bed6 <strstr>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <ProcessUartData+0x98>
	{
		control_mode=speed_mode;
 8000fe0:	4b71      	ldr	r3, [pc, #452]	; (80011a8 <ProcessUartData+0x258>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	e009      	b.n	8000ffc <ProcessUartData+0xac>
	}
	else if(strstr(uartRecieveBuffer,"{PP:"))
 8000fe8:	4970      	ldr	r1, [pc, #448]	; (80011ac <ProcessUartData+0x25c>)
 8000fea:	486d      	ldr	r0, [pc, #436]	; (80011a0 <ProcessUartData+0x250>)
 8000fec:	f00a ff73 	bl	800bed6 <strstr>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d002      	beq.n	8000ffc <ProcessUartData+0xac>
	{
		control_mode=position_mode;
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	; (80011a8 <ProcessUartData+0x258>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
	}
	//parse receive data
	char* result;
	result= memchr(uartRecieveBuffer, ':', strlen(uartRecieveBuffer));
 8000ffc:	4868      	ldr	r0, [pc, #416]	; (80011a0 <ProcessUartData+0x250>)
 8000ffe:	f7ff f937 	bl	8000270 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	213a      	movs	r1, #58	; 0x3a
 8001008:	4865      	ldr	r0, [pc, #404]	; (80011a0 <ProcessUartData+0x250>)
 800100a:	f7ff f8e1 	bl	80001d0 <memchr>
 800100e:	6038      	str	r0, [r7, #0]
	Fingers_Status.Pinky.SetPoint = atof(result+1);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	4618      	mov	r0, r3
 8001016:	f009 fbaf 	bl	800a778 <atof>
 800101a:	eeb0 7a40 	vmov.f32	s14, s0
 800101e:	eef0 7a60 	vmov.f32	s15, s1
 8001022:	4b63      	ldr	r3, [pc, #396]	; (80011b0 <ProcessUartData+0x260>)
 8001024:	ed83 7b98 	vstr	d7, [r3, #608]	; 0x260
	if(Fingers_Status.Pinky.SetPoint>100)
 8001028:	4b61      	ldr	r3, [pc, #388]	; (80011b0 <ProcessUartData+0x260>)
 800102a:	e9d3 0198 	ldrd	r0, r1, [r3, #608]	; 0x260
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b60      	ldr	r3, [pc, #384]	; (80011b4 <ProcessUartData+0x264>)
 8001034:	f7ff fd70 	bl	8000b18 <__aeabi_dcmpgt>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d005      	beq.n	800104a <ProcessUartData+0xfa>
		Fingers_Status.Pinky.SetPoint=100;
 800103e:	495c      	ldr	r1, [pc, #368]	; (80011b0 <ProcessUartData+0x260>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	4b5b      	ldr	r3, [pc, #364]	; (80011b4 <ProcessUartData+0x264>)
 8001046:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
	result= memchr(uartRecieveBuffer, 'R', strlen(uartRecieveBuffer));
 800104a:	4855      	ldr	r0, [pc, #340]	; (80011a0 <ProcessUartData+0x250>)
 800104c:	f7ff f910 	bl	8000270 <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	2152      	movs	r1, #82	; 0x52
 8001056:	4852      	ldr	r0, [pc, #328]	; (80011a0 <ProcessUartData+0x250>)
 8001058:	f7ff f8ba 	bl	80001d0 <memchr>
 800105c:	6038      	str	r0, [r7, #0]
	Fingers_Status.Ring.SetPoint = atof(result+2);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	3302      	adds	r3, #2
 8001062:	4618      	mov	r0, r3
 8001064:	f009 fb88 	bl	800a778 <atof>
 8001068:	eeb0 7a40 	vmov.f32	s14, s0
 800106c:	eef0 7a60 	vmov.f32	s15, s1
 8001070:	4b4f      	ldr	r3, [pc, #316]	; (80011b0 <ProcessUartData+0x260>)
 8001072:	ed83 7b72 	vstr	d7, [r3, #456]	; 0x1c8
	if(Fingers_Status.Ring.SetPoint>100)
 8001076:	4b4e      	ldr	r3, [pc, #312]	; (80011b0 <ProcessUartData+0x260>)
 8001078:	e9d3 0172 	ldrd	r0, r1, [r3, #456]	; 0x1c8
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <ProcessUartData+0x264>)
 8001082:	f7ff fd49 	bl	8000b18 <__aeabi_dcmpgt>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d005      	beq.n	8001098 <ProcessUartData+0x148>
		Fingers_Status.Ring.SetPoint=100;
 800108c:	4948      	ldr	r1, [pc, #288]	; (80011b0 <ProcessUartData+0x260>)
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b48      	ldr	r3, [pc, #288]	; (80011b4 <ProcessUartData+0x264>)
 8001094:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	result= memchr(uartRecieveBuffer, 'M', strlen(uartRecieveBuffer));
 8001098:	4841      	ldr	r0, [pc, #260]	; (80011a0 <ProcessUartData+0x250>)
 800109a:	f7ff f8e9 	bl	8000270 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	214d      	movs	r1, #77	; 0x4d
 80010a4:	483e      	ldr	r0, [pc, #248]	; (80011a0 <ProcessUartData+0x250>)
 80010a6:	f7ff f893 	bl	80001d0 <memchr>
 80010aa:	6038      	str	r0, [r7, #0]
	Fingers_Status.Middle.SetPoint= atof(result+2);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	3302      	adds	r3, #2
 80010b0:	4618      	mov	r0, r3
 80010b2:	f009 fb61 	bl	800a778 <atof>
 80010b6:	eeb0 7a40 	vmov.f32	s14, s0
 80010ba:	eef0 7a60 	vmov.f32	s15, s1
 80010be:	4b3c      	ldr	r3, [pc, #240]	; (80011b0 <ProcessUartData+0x260>)
 80010c0:	ed83 7b4c 	vstr	d7, [r3, #304]	; 0x130
	if(Fingers_Status.Middle.SetPoint>100)
 80010c4:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <ProcessUartData+0x260>)
 80010c6:	e9d3 014c 	ldrd	r0, r1, [r3, #304]	; 0x130
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b39      	ldr	r3, [pc, #228]	; (80011b4 <ProcessUartData+0x264>)
 80010d0:	f7ff fd22 	bl	8000b18 <__aeabi_dcmpgt>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d005      	beq.n	80010e6 <ProcessUartData+0x196>
		Fingers_Status.Middle.SetPoint=100;
 80010da:	4935      	ldr	r1, [pc, #212]	; (80011b0 <ProcessUartData+0x260>)
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <ProcessUartData+0x264>)
 80010e2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	result= memchr(uartRecieveBuffer, 'I', strlen(uartRecieveBuffer));
 80010e6:	482e      	ldr	r0, [pc, #184]	; (80011a0 <ProcessUartData+0x250>)
 80010e8:	f7ff f8c2 	bl	8000270 <strlen>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	2149      	movs	r1, #73	; 0x49
 80010f2:	482b      	ldr	r0, [pc, #172]	; (80011a0 <ProcessUartData+0x250>)
 80010f4:	f7ff f86c 	bl	80001d0 <memchr>
 80010f8:	6038      	str	r0, [r7, #0]
	Fingers_Status.Index.SetPoint= atof(result+2);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 fb3a 	bl	800a778 <atof>
 8001104:	eeb0 7a40 	vmov.f32	s14, s0
 8001108:	eef0 7a60 	vmov.f32	s15, s1
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <ProcessUartData+0x260>)
 800110e:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
	if(Fingers_Status.Index.SetPoint>100)
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <ProcessUartData+0x260>)
 8001114:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <ProcessUartData+0x264>)
 800111e:	f7ff fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d005      	beq.n	8001134 <ProcessUartData+0x1e4>
		Fingers_Status.Index.SetPoint=100;
 8001128:	4921      	ldr	r1, [pc, #132]	; (80011b0 <ProcessUartData+0x260>)
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <ProcessUartData+0x264>)
 8001130:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	result= memchr(uartRecieveBuffer, 'T', strlen(uartRecieveBuffer));
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <ProcessUartData+0x250>)
 8001136:	f7ff f89b 	bl	8000270 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	2154      	movs	r1, #84	; 0x54
 8001140:	4817      	ldr	r0, [pc, #92]	; (80011a0 <ProcessUartData+0x250>)
 8001142:	f7ff f845 	bl	80001d0 <memchr>
 8001146:	6038      	str	r0, [r7, #0]
	Fingers_Status.Thumb.SetPoint= atof(result+2);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	3302      	adds	r3, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f009 fb13 	bl	800a778 <atof>
 8001152:	eeb0 7a40 	vmov.f32	s14, s0
 8001156:	eef0 7a60 	vmov.f32	s15, s1
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <ProcessUartData+0x260>)
 800115c:	ed83 7b00 	vstr	d7, [r3]
	if(Fingers_Status.Thumb.SetPoint>100)
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <ProcessUartData+0x260>)
 8001162:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <ProcessUartData+0x264>)
 800116c:	f7ff fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <ProcessUartData+0x232>
		Fingers_Status.Thumb.SetPoint=100;
 8001176:	490e      	ldr	r1, [pc, #56]	; (80011b0 <ProcessUartData+0x260>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <ProcessUartData+0x264>)
 800117e:	e9c1 2300 	strd	r2, r3, [r1]
	send_data_UART=1;
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <ProcessUartData+0x268>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118c:	480b      	ldr	r0, [pc, #44]	; (80011bc <ProcessUartData+0x26c>)
 800118e:	f005 fac5 	bl	800671c <HAL_GPIO_TogglePin>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	200001f8 	.word	0x200001f8
 80011a4:	0800ea20 	.word	0x0800ea20
 80011a8:	20000327 	.word	0x20000327
 80011ac:	0800ea28 	.word	0x0800ea28
 80011b0:	200006f0 	.word	0x200006f0
 80011b4:	40590000 	.word	0x40590000
 80011b8:	20000326 	.word	0x20000326
 80011bc:	48000800 	.word	0x48000800

080011c0 <HAL_UART_RxCpltCallback>:
/*
 * Function2--------------------------
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <HAL_UART_RxCpltCallback+0x80>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d132      	bne.n	8001238 <HAL_UART_RxCpltCallback+0x78>
		uartRecieveBuffer[uartCounter]=RXuart;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 80011da:	7819      	ldrb	r1, [r3, #0]
 80011dc:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011de:	5499      	strb	r1, [r3, r2]
		if(uartCounter>1)
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d91c      	bls.n	8001222 <HAL_UART_RxCpltCallback+0x62>
		{
			if (uartRecieveBuffer[uartCounter] == '\n'&&uartRecieveBuffer[uartCounter-1] == '\r'&& uartRecieveBuffer[uartCounter-2] == '}') {
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011f0:	5c9b      	ldrb	r3, [r3, r2]
 80011f2:	2b0a      	cmp	r3, #10
 80011f4:	d115      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a13      	ldr	r2, [pc, #76]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	2b0d      	cmp	r3, #13
 8001202:	d10e      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	3b02      	subs	r3, #2
 800120a:	4a10      	ldr	r2, [pc, #64]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 800120c:	5cd3      	ldrb	r3, [r2, r3]
 800120e:	2b7d      	cmp	r3, #125	; 0x7d
 8001210:	d107      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
				ProcessUartData();
 8001212:	f7ff fe9d 	bl	8000f50 <ProcessUartData>
				ManualControl=1;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <HAL_UART_RxCpltCallback+0x90>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
				uartCounter=-1;
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800121e:	22ff      	movs	r2, #255	; 0xff
 8001220:	701a      	strb	r2, [r3, #0]

//				for(uint16_t cleanCounter=0;cleanCounter<500;cleanCounter++)
//					uartRecieveBuffer[cleanCounter]=0;
			}
		}
		uartCounter++;
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800122c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	4905      	ldr	r1, [pc, #20]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 8001232:	4808      	ldr	r0, [pc, #32]	; (8001254 <HAL_UART_RxCpltCallback+0x94>)
 8001234:	f007 ffba 	bl	80091ac <HAL_UART_Receive_IT>
	}
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40004c00 	.word	0x40004c00
 8001244:	200001f4 	.word	0x200001f4
 8001248:	20000324 	.word	0x20000324
 800124c:	200001f8 	.word	0x200001f8
 8001250:	200009e8 	.word	0x200009e8
 8001254:	20000664 	.word	0x20000664

08001258 <HAL_UART_TxCpltCallback>:
/*
 * Function2--------------------------
*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a05      	ldr	r2, [pc, #20]	; (800127c <HAL_UART_TxCpltCallback+0x24>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d102      	bne.n	8001270 <HAL_UART_TxCpltCallback+0x18>
	{
		TX_State=idel;
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_UART_TxCpltCallback+0x28>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
	}
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	40013800 	.word	0x40013800
 8001280:	20000325 	.word	0x20000325

08001284 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
 80012a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a6:	4b4c      	ldr	r3, [pc, #304]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012a8:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <MX_ADC1_Init+0x158>)
 80012aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80012ac:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b4:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012c0:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c6:	4b44      	ldr	r3, [pc, #272]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c8:	2204      	movs	r2, #4
 80012ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	4b42      	ldr	r3, [pc, #264]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012d2:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 80012d8:	4b3f      	ldr	r3, [pc, #252]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012da:	2205      	movs	r2, #5
 80012dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e6:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f2:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001300:	4b35      	ldr	r3, [pc, #212]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001308:	4833      	ldr	r0, [pc, #204]	; (80013d8 <MX_ADC1_Init+0x154>)
 800130a:	f003 fb9d 	bl	8004a48 <HAL_ADC_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001314:	f001 fa42 	bl	800279c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	482d      	ldr	r0, [pc, #180]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001324:	f004 faec 	bl	8005900 <HAL_ADCEx_MultiModeConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800132e:	f001 fa35 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001332:	4b2b      	ldr	r3, [pc, #172]	; (80013e0 <MX_ADC1_Init+0x15c>)
 8001334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001336:	2306      	movs	r3, #6
 8001338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800133a:	2307      	movs	r3, #7
 800133c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800133e:	237f      	movs	r3, #127	; 0x7f
 8001340:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001342:	2304      	movs	r3, #4
 8001344:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4822      	ldr	r0, [pc, #136]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001350:	f003 fda4 	bl	8004e9c <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800135a:	f001 fa1f 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800135e:	4b21      	ldr	r3, [pc, #132]	; (80013e4 <MX_ADC1_Init+0x160>)
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001362:	230c      	movs	r3, #12
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4619      	mov	r1, r3
 800136a:	481b      	ldr	r0, [pc, #108]	; (80013d8 <MX_ADC1_Init+0x154>)
 800136c:	f003 fd96 	bl	8004e9c <HAL_ADC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8001376:	f001 fa11 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <MX_ADC1_Init+0x164>)
 800137c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800137e:	2312      	movs	r3, #18
 8001380:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001388:	f003 fd88 	bl	8004e9c <HAL_ADC_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8001392:	f001 fa03 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MX_ADC1_Init+0x168>)
 8001398:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800139a:	2318      	movs	r3, #24
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013a4:	f003 fd7a 	bl	8004e9c <HAL_ADC_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 80013ae:	f001 f9f5 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <MX_ADC1_Init+0x16c>)
 80013b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80013b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013c2:	f003 fd6b 	bl	8004e9c <HAL_ADC_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 80013cc:	f001 f9e6 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3728      	adds	r7, #40	; 0x28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000328 	.word	0x20000328
 80013dc:	50040000 	.word	0x50040000
 80013e0:	2a000400 	.word	0x2a000400
 80013e4:	25b00200 	.word	0x25b00200
 80013e8:	1d500080 	.word	0x1d500080
 80013ec:	0c900008 	.word	0x0c900008
 80013f0:	10c00010 	.word	0x10c00010

080013f4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013fa:	463b      	mov	r3, r7
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
 8001408:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800140a:	4b4d      	ldr	r3, [pc, #308]	; (8001540 <MX_ADC2_Init+0x14c>)
 800140c:	4a4d      	ldr	r2, [pc, #308]	; (8001544 <MX_ADC2_Init+0x150>)
 800140e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001410:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001412:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001416:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <MX_ADC2_Init+0x14c>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001424:	4b46      	ldr	r3, [pc, #280]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001426:	2201      	movs	r2, #1
 8001428:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800142a:	4b45      	ldr	r3, [pc, #276]	; (8001540 <MX_ADC2_Init+0x14c>)
 800142c:	2204      	movs	r2, #4
 800142e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001430:	4b43      	ldr	r3, [pc, #268]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001432:	2200      	movs	r2, #0
 8001434:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001438:	2201      	movs	r2, #1
 800143a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 6;
 800143c:	4b40      	ldr	r3, [pc, #256]	; (8001540 <MX_ADC2_Init+0x14c>)
 800143e:	2206      	movs	r2, #6
 8001440:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001442:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144a:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <MX_ADC2_Init+0x14c>)
 800144c:	2200      	movs	r2, #0
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001450:	4b3b      	ldr	r3, [pc, #236]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001452:	2200      	movs	r2, #0
 8001454:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001456:	4b3a      	ldr	r3, [pc, #232]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001458:	2201      	movs	r2, #1
 800145a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800145e:	4b38      	ldr	r3, [pc, #224]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001460:	2200      	movs	r2, #0
 8001462:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001464:	4b36      	ldr	r3, [pc, #216]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800146c:	4834      	ldr	r0, [pc, #208]	; (8001540 <MX_ADC2_Init+0x14c>)
 800146e:	f003 faeb 	bl	8004a48 <HAL_ADC_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001478:	f001 f990 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147c:	4b32      	ldr	r3, [pc, #200]	; (8001548 <MX_ADC2_Init+0x154>)
 800147e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001480:	2306      	movs	r3, #6
 8001482:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001484:	2307      	movs	r3, #7
 8001486:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001488:	237f      	movs	r3, #127	; 0x7f
 800148a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800148c:	2304      	movs	r3, #4
 800148e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	4829      	ldr	r0, [pc, #164]	; (8001540 <MX_ADC2_Init+0x14c>)
 800149a:	f003 fcff 	bl	8004e9c <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 80014a4:	f001 f97a 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_ADC2_Init+0x158>)
 80014aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014ac:	230c      	movs	r3, #12
 80014ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4619      	mov	r1, r3
 80014b4:	4822      	ldr	r0, [pc, #136]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014b6:	f003 fcf1 	bl	8004e9c <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80014c0:	f001 f96c 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <MX_ADC2_Init+0x15c>)
 80014c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014c8:	2312      	movs	r3, #18
 80014ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	481b      	ldr	r0, [pc, #108]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014d2:	f003 fce3 	bl	8004e9c <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 80014dc:	f001 f95e 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MX_ADC2_Init+0x160>)
 80014e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014e4:	2318      	movs	r3, #24
 80014e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014e8:	463b      	mov	r3, r7
 80014ea:	4619      	mov	r1, r3
 80014ec:	4814      	ldr	r0, [pc, #80]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014ee:	f003 fcd5 	bl	8004e9c <HAL_ADC_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 80014f8:	f001 f950 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <MX_ADC2_Init+0x164>)
 80014fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001504:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001506:	463b      	mov	r3, r7
 8001508:	4619      	mov	r1, r3
 800150a:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC2_Init+0x14c>)
 800150c:	f003 fcc6 	bl	8004e9c <HAL_ADC_ConfigChannel>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_ADC2_Init+0x126>
  {
    Error_Handler();
 8001516:	f001 f941 	bl	800279c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_ADC2_Init+0x168>)
 800151c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800151e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8001522:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC2_Init+0x14c>)
 800152a:	f003 fcb7 	bl	8004e9c <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC2_Init+0x144>
  {
    Error_Handler();
 8001534:	f001 f932 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	2000038c 	.word	0x2000038c
 8001544:	50040100 	.word	0x50040100
 8001548:	04300002 	.word	0x04300002
 800154c:	08600004 	.word	0x08600004
 8001550:	19200040 	.word	0x19200040
 8001554:	21800100 	.word	0x21800100
 8001558:	2e300800 	.word	0x2e300800
 800155c:	32601000 	.word	0x32601000

08001560 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08e      	sub	sp, #56	; 0x38
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a61      	ldr	r2, [pc, #388]	; (8001704 <HAL_ADC_MspInit+0x1a4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d146      	bne.n	8001610 <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001582:	4b61      	ldr	r3, [pc, #388]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	3301      	adds	r3, #1
 8001588:	4a5f      	ldr	r2, [pc, #380]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800158c:	4b5e      	ldr	r3, [pc, #376]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d10b      	bne.n	80015ac <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001594:	4b5d      	ldr	r3, [pc, #372]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001598:	4a5c      	ldr	r2, [pc, #368]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800159a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800159e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a0:	4b5a      	ldr	r3, [pc, #360]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015a8:	623b      	str	r3, [r7, #32]
 80015aa:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	4b57      	ldr	r3, [pc, #348]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b0:	4a56      	ldr	r2, [pc, #344]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b8:	4b54      	ldr	r3, [pc, #336]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b51      	ldr	r3, [pc, #324]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a50      	ldr	r2, [pc, #320]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b4e      	ldr	r3, [pc, #312]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> ADC1_IN4
    PA2     ------> ADC1_IN7
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = Iprop_Motor4_Pin|Iprop_Motor5_Pin;
 80015dc:	230c      	movs	r3, #12
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e0:	230b      	movs	r3, #11
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	4848      	ldr	r0, [pc, #288]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 80015f0:	f004 feba 	bl	8006368 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Iprop_Motor3_Pin|Iprop_Motor2_Pin|Iprop_Motor1_Pin;
 80015f4:	2334      	movs	r3, #52	; 0x34
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015f8:	230b      	movs	r3, #11
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f004 fead 	bl	8006368 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800160e:	e075      	b.n	80016fc <HAL_ADC_MspInit+0x19c>
  else if(adcHandle->Instance==ADC2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a3f      	ldr	r2, [pc, #252]	; (8001714 <HAL_ADC_MspInit+0x1b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d170      	bne.n	80016fc <HAL_ADC_MspInit+0x19c>
    HAL_RCC_ADC_CLK_ENABLED++;
 800161a:	4b3b      	ldr	r3, [pc, #236]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	3301      	adds	r3, #1
 8001620:	4a39      	ldr	r2, [pc, #228]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001622:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001624:	4b38      	ldr	r3, [pc, #224]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d10b      	bne.n	8001644 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800162c:	4b37      	ldr	r3, [pc, #220]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800162e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001630:	4a36      	ldr	r2, [pc, #216]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001638:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	4b31      	ldr	r3, [pc, #196]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001648:	4a30      	ldr	r2, [pc, #192]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001650:	4b2e      	ldr	r3, [pc, #184]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800165e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001660:	4a2a      	ldr	r2, [pc, #168]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001668:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800166a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ACS_Motor5_Pin|ACS_Motor4_Pin;
 8001674:	2303      	movs	r3, #3
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001678:	230b      	movs	r3, #11
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	4822      	ldr	r0, [pc, #136]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 8001688:	f004 fe6e 	bl	8006368 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ACS_Motor3_Pin|ACS_Motor2_Pin|ACS_Motor1_Pin|battery_Pin;
 800168c:	23ca      	movs	r3, #202	; 0xca
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001690:	230b      	movs	r3, #11
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a2:	f004 fe61 	bl	8006368 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80016a6:	4b1c      	ldr	r3, [pc, #112]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016a8:	4a1c      	ldr	r2, [pc, #112]	; (800171c <HAL_ADC_MspInit+0x1bc>)
 80016aa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016b2:	4b19      	ldr	r3, [pc, #100]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b8:	4b17      	ldr	r3, [pc, #92]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016ca:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80016d4:	4b10      	ldr	r3, [pc, #64]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016d6:	2220      	movs	r2, #32
 80016d8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80016da:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016e2:	f004 fbcb 	bl	8005e7c <HAL_DMA_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <HAL_ADC_MspInit+0x190>
      Error_Handler();
 80016ec:	f001 f856 	bl	800279c <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a09      	ldr	r2, [pc, #36]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80016f6:	4a08      	ldr	r2, [pc, #32]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6293      	str	r3, [r2, #40]	; 0x28
}
 80016fc:	bf00      	nop
 80016fe:	3738      	adds	r7, #56	; 0x38
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	50040000 	.word	0x50040000
 8001708:	20000438 	.word	0x20000438
 800170c:	40021000 	.word	0x40021000
 8001710:	48000800 	.word	0x48000800
 8001714:	50040100 	.word	0x50040100
 8001718:	200003f0 	.word	0x200003f0
 800171c:	4002001c 	.word	0x4002001c

08001720 <ADC_ReadCurrent_Pinky>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Pinky()
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	af00      	add	r7, sp, #0
	Fingers_Status.Pinky.Current=(Fingers_Status.Pinky.Current+(0.01*ADCData[Pinky]))/1.01;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001726:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fefa 	bl	8000524 <__aeabi_i2d>
 8001730:	4604      	mov	r4, r0
 8001732:	460d      	mov	r5, r1
 8001734:	4b23      	ldr	r3, [pc, #140]	; (80017c4 <ADC_ReadCurrent_Pinky+0xa4>)
 8001736:	891b      	ldrh	r3, [r3, #8]
 8001738:	b29b      	uxth	r3, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fef2 	bl	8000524 <__aeabi_i2d>
 8001740:	a31b      	add	r3, pc, #108	; (adr r3, 80017b0 <ADC_ReadCurrent_Pinky+0x90>)
 8001742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001746:	f7fe ff57 	bl	80005f8 <__aeabi_dmul>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4620      	mov	r0, r4
 8001750:	4629      	mov	r1, r5
 8001752:	f7fe fd9b 	bl	800028c <__adddf3>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	a316      	add	r3, pc, #88	; (adr r3, 80017b8 <ADC_ReadCurrent_Pinky+0x98>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f872 	bl	800084c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa1a 	bl	8000ba8 <__aeabi_d2uiz>
 8001774:	4603      	mov	r3, r0
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800177a:	f8a3 2280 	strh.w	r2, [r3, #640]	; 0x280
	if(Fingers_Status.Pinky.Current>Max_Current_Close_Pinky || Fingers_Status.Pinky.Current<Min_Current_Open_Pinky)
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001780:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001784:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001788:	d805      	bhi.n	8001796 <ADC_ReadCurrent_Pinky+0x76>
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800178c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001790:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001794:	d204      	bcs.n	80017a0 <ADC_ReadCurrent_Pinky+0x80>
		Fingers_Status.Pinky.Stuck_Finger=1;
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 800179e:	e004      	b.n	80017aa <ADC_ReadCurrent_Pinky+0x8a>
	else
		Fingers_Status.Pinky.Stuck_Finger=0;
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
}
 80017a8:	bf00      	nop
 80017aa:	bf00      	nop
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	47ae147b 	.word	0x47ae147b
 80017b4:	3f847ae1 	.word	0x3f847ae1
 80017b8:	c28f5c29 	.word	0xc28f5c29
 80017bc:	3ff028f5 	.word	0x3ff028f5
 80017c0:	200006f0 	.word	0x200006f0
 80017c4:	200009ec 	.word	0x200009ec

080017c8 <ADC_ReadCurrent_Ring>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Ring()
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	Fingers_Status.Ring.Current=(Fingers_Status.Ring.Current+(0.01*ADCData[Ring]))/1.01;
 80017cc:	4b28      	ldr	r3, [pc, #160]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 80017ce:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fea6 	bl	8000524 <__aeabi_i2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	4b25      	ldr	r3, [pc, #148]	; (8001874 <ADC_ReadCurrent_Ring+0xac>)
 80017de:	88db      	ldrh	r3, [r3, #6]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe9e 	bl	8000524 <__aeabi_i2d>
 80017e8:	a31d      	add	r3, pc, #116	; (adr r3, 8001860 <ADC_ReadCurrent_Ring+0x98>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff03 	bl	80005f8 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fd47 	bl	800028c <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	a318      	add	r3, pc, #96	; (adr r3, 8001868 <ADC_ReadCurrent_Ring+0xa0>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7ff f81e 	bl	800084c <__aeabi_ddiv>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f7ff f9c6 	bl	8000ba8 <__aeabi_d2uiz>
 800181c:	4603      	mov	r3, r0
 800181e:	b29a      	uxth	r2, r3
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001822:	f8a3 21e8 	strh.w	r2, [r3, #488]	; 0x1e8
	if(Fingers_Status.Ring.Current>Max_Current_Close_Ring || Fingers_Status.Ring.Current<Min_Current_Open_Ring)
 8001826:	4b12      	ldr	r3, [pc, #72]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001828:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800182c:	f240 729e 	movw	r2, #1950	; 0x79e
 8001830:	4293      	cmp	r3, r2
 8001832:	d806      	bhi.n	8001842 <ADC_ReadCurrent_Ring+0x7a>
 8001834:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001836:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800183a:	f240 620d 	movw	r2, #1549	; 0x60d
 800183e:	4293      	cmp	r3, r2
 8001840:	d804      	bhi.n	800184c <ADC_ReadCurrent_Ring+0x84>
		Fingers_Status.Ring.Stuck_Finger=1;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001844:	2201      	movs	r2, #1
 8001846:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 800184a:	e004      	b.n	8001856 <ADC_ReadCurrent_Ring+0x8e>
	else
		Fingers_Status.Ring.Stuck_Finger=0;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 800184e:	2200      	movs	r2, #0
 8001850:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	bdb0      	pop	{r4, r5, r7, pc}
 800185a:	bf00      	nop
 800185c:	f3af 8000 	nop.w
 8001860:	47ae147b 	.word	0x47ae147b
 8001864:	3f847ae1 	.word	0x3f847ae1
 8001868:	c28f5c29 	.word	0xc28f5c29
 800186c:	3ff028f5 	.word	0x3ff028f5
 8001870:	200006f0 	.word	0x200006f0
 8001874:	200009ec 	.word	0x200009ec

08001878 <ADC_ReadCurrent_Middle>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Middle()
{
 8001878:	b5b0      	push	{r4, r5, r7, lr}
 800187a:	af00      	add	r7, sp, #0
	Fingers_Status.Middle.Current=(Fingers_Status.Middle.Current+(0.01*ADCData[Middle]))/1.01;
 800187c:	4b26      	ldr	r3, [pc, #152]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 800187e:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe4e 	bl	8000524 <__aeabi_i2d>
 8001888:	4604      	mov	r4, r0
 800188a:	460d      	mov	r5, r1
 800188c:	4b23      	ldr	r3, [pc, #140]	; (800191c <ADC_ReadCurrent_Middle+0xa4>)
 800188e:	889b      	ldrh	r3, [r3, #4]
 8001890:	b29b      	uxth	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe46 	bl	8000524 <__aeabi_i2d>
 8001898:	a31b      	add	r3, pc, #108	; (adr r3, 8001908 <ADC_ReadCurrent_Middle+0x90>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7fe feab 	bl	80005f8 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fcef 	bl	800028c <__adddf3>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	a316      	add	r3, pc, #88	; (adr r3, 8001910 <ADC_ReadCurrent_Middle+0x98>)
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7fe ffc6 	bl	800084c <__aeabi_ddiv>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f96e 	bl	8000ba8 <__aeabi_d2uiz>
 80018cc:	4603      	mov	r3, r0
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d2:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	if(Fingers_Status.Middle.Current>Max_Current_Close_Middle || Fingers_Status.Middle.Current<Min_Current_Open_Middle)
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d8:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018dc:	f240 72bc 	movw	r2, #1980	; 0x7bc
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d805      	bhi.n	80018f0 <ADC_ReadCurrent_Middle+0x78>
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018e6:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018ea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80018ee:	d204      	bcs.n	80018fa <ADC_ReadCurrent_Middle+0x82>
		Fingers_Status.Middle.Stuck_Finger=1;
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80018f8:	e004      	b.n	8001904 <ADC_ReadCurrent_Middle+0x8c>
	else
		Fingers_Status.Middle.Stuck_Finger=0;
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
}
 8001902:	bf00      	nop
 8001904:	bf00      	nop
 8001906:	bdb0      	pop	{r4, r5, r7, pc}
 8001908:	47ae147b 	.word	0x47ae147b
 800190c:	3f847ae1 	.word	0x3f847ae1
 8001910:	c28f5c29 	.word	0xc28f5c29
 8001914:	3ff028f5 	.word	0x3ff028f5
 8001918:	200006f0 	.word	0x200006f0
 800191c:	200009ec 	.word	0x200009ec

08001920 <ADC_ReadCurrent_Index>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Index()
{
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	af00      	add	r7, sp, #0
	Fingers_Status.Index.Current=(Fingers_Status.Index.Current+(0.01*ADCData[Index]))/1.01;
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001926:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fdfa 	bl	8000524 <__aeabi_i2d>
 8001930:	4604      	mov	r4, r0
 8001932:	460d      	mov	r5, r1
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <ADC_ReadCurrent_Index+0xac>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b29b      	uxth	r3, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdf2 	bl	8000524 <__aeabi_i2d>
 8001940:	a31d      	add	r3, pc, #116	; (adr r3, 80019b8 <ADC_ReadCurrent_Index+0x98>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe fe57 	bl	80005f8 <__aeabi_dmul>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc9b 	bl	800028c <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	a318      	add	r3, pc, #96	; (adr r3, 80019c0 <ADC_ReadCurrent_Index+0xa0>)
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	f7fe ff72 	bl	800084c <__aeabi_ddiv>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	f7ff f91a 	bl	8000ba8 <__aeabi_d2uiz>
 8001974:	4603      	mov	r3, r0
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800197a:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
	if(Fingers_Status.Index.Current>Max_Current_Close_Index || Fingers_Status.Index.Current<Min_Current_Open_Index)
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001980:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001984:	f240 729e 	movw	r2, #1950	; 0x79e
 8001988:	4293      	cmp	r3, r2
 800198a:	d806      	bhi.n	800199a <ADC_ReadCurrent_Index+0x7a>
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800198e:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001992:	f240 52db 	movw	r2, #1499	; 0x5db
 8001996:	4293      	cmp	r3, r2
 8001998:	d804      	bhi.n	80019a4 <ADC_ReadCurrent_Index+0x84>
		Fingers_Status.Index.Stuck_Finger=1;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800199c:	2201      	movs	r2, #1
 800199e:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80019a2:	e004      	b.n	80019ae <ADC_ReadCurrent_Index+0x8e>
	else
		Fingers_Status.Index.Stuck_Finger=0;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	bdb0      	pop	{r4, r5, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	f3af 8000 	nop.w
 80019b8:	47ae147b 	.word	0x47ae147b
 80019bc:	3f847ae1 	.word	0x3f847ae1
 80019c0:	c28f5c29 	.word	0xc28f5c29
 80019c4:	3ff028f5 	.word	0x3ff028f5
 80019c8:	200006f0 	.word	0x200006f0
 80019cc:	200009ec 	.word	0x200009ec

080019d0 <ADC_ReadCurrent_Thumb>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Thumb()
{
 80019d0:	b5b0      	push	{r4, r5, r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	Fingers_Status.Thumb.Current=(Fingers_Status.Thumb.Current+(0.01*ADCData[Thumb]))/1.01;
 80019d4:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 80019d6:	8c1b      	ldrh	r3, [r3, #32]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fda3 	bl	8000524 <__aeabi_i2d>
 80019de:	4604      	mov	r4, r0
 80019e0:	460d      	mov	r5, r1
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <ADC_ReadCurrent_Thumb+0x9c>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fd9b 	bl	8000524 <__aeabi_i2d>
 80019ee:	a31a      	add	r3, pc, #104	; (adr r3, 8001a58 <ADC_ReadCurrent_Thumb+0x88>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4620      	mov	r0, r4
 80019fe:	4629      	mov	r1, r5
 8001a00:	f7fe fc44 	bl	800028c <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	a314      	add	r3, pc, #80	; (adr r3, 8001a60 <ADC_ReadCurrent_Thumb+0x90>)
 8001a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a12:	f7fe ff1b 	bl	800084c <__aeabi_ddiv>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f8c3 	bl	8000ba8 <__aeabi_d2uiz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a28:	841a      	strh	r2, [r3, #32]
	if(Fingers_Status.Thumb.Current>Max_Current_Close_Thumb || Fingers_Status.Thumb.Current<Min_Current_Open_Thumb)
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a2c:	8c1b      	ldrh	r3, [r3, #32]
 8001a2e:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 8001a32:	d804      	bhi.n	8001a3e <ADC_ReadCurrent_Thumb+0x6e>
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a36:	8c1b      	ldrh	r3, [r3, #32]
 8001a38:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 8001a3c:	d203      	bcs.n	8001a46 <ADC_ReadCurrent_Thumb+0x76>
		Fingers_Status.Thumb.Stuck_Finger=1;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	75da      	strb	r2, [r3, #23]
 8001a44:	e003      	b.n	8001a4e <ADC_ReadCurrent_Thumb+0x7e>
	else
		Fingers_Status.Thumb.Stuck_Finger=0;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	75da      	strb	r2, [r3, #23]
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	bf00      	nop
 8001a54:	f3af 8000 	nop.w
 8001a58:	47ae147b 	.word	0x47ae147b
 8001a5c:	3f847ae1 	.word	0x3f847ae1
 8001a60:	c28f5c29 	.word	0xc28f5c29
 8001a64:	3ff028f5 	.word	0x3ff028f5
 8001a68:	200006f0 	.word	0x200006f0
 8001a6c:	200009ec 	.word	0x200009ec

08001a70 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a76:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <MX_CAN1_Init+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a92:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001abe:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ac0:	f003 ffce 	bl	8005a60 <HAL_CAN_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001aca:	f000 fe67 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000043c 	.word	0x2000043c
 8001ad8:	40006400 	.word	0x40006400

08001adc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <HAL_CAN_MspInit+0x80>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d129      	bne.n	8001b52 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b08:	6593      	str	r3, [r2, #88]	; 0x58
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b40:	2309      	movs	r3, #9
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f004 fc0b 	bl	8006368 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40006400 	.word	0x40006400
 8001b60:	40021000 	.word	0x40021000

08001b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6493      	str	r3, [r2, #72]	; 0x48
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	200c      	movs	r0, #12
 8001b88:	f004 f941 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b8c:	200c      	movs	r0, #12
 8001b8e:	f004 f95a 	bl	8005e46 <HAL_NVIC_EnableIRQ>

}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
 8001bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	4b51      	ldr	r3, [pc, #324]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4a50      	ldr	r2, [pc, #320]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4b4e      	ldr	r3, [pc, #312]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bce:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b48      	ldr	r3, [pc, #288]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be6:	4b45      	ldr	r3, [pc, #276]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bea:	4a44      	ldr	r2, [pc, #272]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf2:	4b42      	ldr	r3, [pc, #264]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a3e      	ldr	r2, [pc, #248]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001c1c:	4838      	ldr	r0, [pc, #224]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c1e:	f004 fd65 	bl	80066ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001c22:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4831      	ldr	r0, [pc, #196]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c3c:	f004 fb94 	bl	8006368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Motor3_Encoder2_Pin|Motor3_Encoder1_Pin;
 8001c40:	2330      	movs	r3, #48	; 0x30
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c44:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 0314 	add.w	r3, r7, #20
 8001c52:	4619      	mov	r1, r3
 8001c54:	482a      	ldr	r0, [pc, #168]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c56:	f004 fb87 	bl	8006368 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Motor4_Encoder1_Pin|Motor4_Encoder2_Pin|Motor5_Encoder1_Pin|Motor1_Encoder2_Pin
 8001c5a:	f24f 0307 	movw	r3, #61447	; 0xf007
 8001c5e:	617b      	str	r3, [r7, #20]
                          |Motor1_Encoder1_Pin|Motor2_Encoder1_Pin|Motor2_Encoder2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c60:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4824      	ldr	r0, [pc, #144]	; (8001d04 <MX_GPIO_Init+0x164>)
 8001c72:	f004 fb79 	bl	8006368 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Motor5_Encoder2_Pin;
 8001c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c7c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor5_Encoder2_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c90:	f004 fb6a 	bl	8006368 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2100      	movs	r1, #0
 8001c98:	2006      	movs	r0, #6
 8001c9a:	f004 f8b8 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c9e:	2006      	movs	r0, #6
 8001ca0:	f004 f8d1 	bl	8005e46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	2007      	movs	r0, #7
 8001caa:	f004 f8b0 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001cae:	2007      	movs	r0, #7
 8001cb0:	f004 f8c9 	bl	8005e46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2008      	movs	r0, #8
 8001cba:	f004 f8a8 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cbe:	2008      	movs	r0, #8
 8001cc0:	f004 f8c1 	bl	8005e46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	200a      	movs	r0, #10
 8001cca:	f004 f8a0 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001cce:	200a      	movs	r0, #10
 8001cd0:	f004 f8b9 	bl	8005e46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2017      	movs	r0, #23
 8001cda:	f004 f898 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cde:	2017      	movs	r0, #23
 8001ce0:	f004 f8b1 	bl	8005e46 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2028      	movs	r0, #40	; 0x28
 8001cea:	f004 f890 	bl	8005e0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cee:	2028      	movs	r0, #40	; 0x28
 8001cf0:	f004 f8a9 	bl	8005e46 <HAL_NVIC_EnableIRQ>

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	; 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	48000800 	.word	0x48000800
 8001d04:	48000400 	.word	0x48000400

08001d08 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d18:	f000 811b 	beq.w	8001f52 <HAL_GPIO_EXTI_Callback+0x24a>
 8001d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d20:	f300 8282 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d28:	f000 80d9 	beq.w	8001ede <HAL_GPIO_EXTI_Callback+0x1d6>
 8001d2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d30:	f300 827a 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d38:	d05d      	beq.n	8001df6 <HAL_GPIO_EXTI_Callback+0xee>
 8001d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d3e:	f300 8273 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d46:	f000 8090 	beq.w	8001e6a <HAL_GPIO_EXTI_Callback+0x162>
 8001d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4e:	f300 826b 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d52:	2b20      	cmp	r3, #32
 8001d54:	dc4a      	bgt.n	8001dec <HAL_GPIO_EXTI_Callback+0xe4>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f340 8266 	ble.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	2b1f      	cmp	r3, #31
 8001d60:	f200 8262 	bhi.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d64:	a201      	add	r2, pc, #4	; (adr r2, 8001d6c <HAL_GPIO_EXTI_Callback+0x64>)
 8001d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6a:	bf00      	nop
 8001d6c:	080020b5 	.word	0x080020b5
 8001d70:	08002129 	.word	0x08002129
 8001d74:	08002229 	.word	0x08002229
 8001d78:	0800219d 	.word	0x0800219d
 8001d7c:	08002229 	.word	0x08002229
 8001d80:	08002229 	.word	0x08002229
 8001d84:	08002229 	.word	0x08002229
 8001d88:	08002229 	.word	0x08002229
 8001d8c:	08002229 	.word	0x08002229
 8001d90:	08002229 	.word	0x08002229
 8001d94:	08002229 	.word	0x08002229
 8001d98:	08002229 	.word	0x08002229
 8001d9c:	08002229 	.word	0x08002229
 8001da0:	08002229 	.word	0x08002229
 8001da4:	08002229 	.word	0x08002229
 8001da8:	0800203b 	.word	0x0800203b
 8001dac:	08002229 	.word	0x08002229
 8001db0:	08002229 	.word	0x08002229
 8001db4:	08002229 	.word	0x08002229
 8001db8:	08002229 	.word	0x08002229
 8001dbc:	08002229 	.word	0x08002229
 8001dc0:	08002229 	.word	0x08002229
 8001dc4:	08002229 	.word	0x08002229
 8001dc8:	08002229 	.word	0x08002229
 8001dcc:	08002229 	.word	0x08002229
 8001dd0:	08002229 	.word	0x08002229
 8001dd4:	08002229 	.word	0x08002229
 8001dd8:	08002229 	.word	0x08002229
 8001ddc:	08002229 	.word	0x08002229
 8001de0:	08002229 	.word	0x08002229
 8001de4:	08002229 	.word	0x08002229
 8001de8:	08001fc7 	.word	0x08001fc7
 8001dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df0:	f000 81f7 	beq.w	80021e2 <HAL_GPIO_EXTI_Callback+0x4da>
				default:
					break;
			}
			break;
		default:
			break;
 8001df4:	e218      	b.n	8002228 <HAL_GPIO_EXTI_Callback+0x520>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001df6:	4bad      	ldr	r3, [pc, #692]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001df8:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d002      	beq.n	8001e06 <HAL_GPIO_EXTI_Callback+0xfe>
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d015      	beq.n	8001e30 <HAL_GPIO_EXTI_Callback+0x128>
					break;
 8001e04:	e030      	b.n	8001e68 <HAL_GPIO_EXTI_Callback+0x160>
					Fingers_Status.Pinky.Encoder++;
 8001e06:	4ba9      	ldr	r3, [pc, #676]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e08:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4ba6      	ldr	r3, [pc, #664]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e12:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e16:	4ba5      	ldr	r3, [pc, #660]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e18:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e1c:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d91e      	bls.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e24:	4ba1      	ldr	r3, [pc, #644]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e26:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e2a:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e2e:	e018      	b.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
					Fingers_Status.Pinky.Encoder--;
 8001e30:	4b9e      	ldr	r3, [pc, #632]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e32:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b9c      	ldr	r3, [pc, #624]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e3c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001e40:	4b9a      	ldr	r3, [pc, #616]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e42:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e46:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d804      	bhi.n	8001e58 <HAL_GPIO_EXTI_Callback+0x150>
 8001e4e:	4b97      	ldr	r3, [pc, #604]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e50:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e54:	2bc7      	cmp	r3, #199	; 0xc7
 8001e56:	d806      	bhi.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
						Fingers_Status.Pinky.Encoder=0;
 8001e58:	4b94      	ldr	r3, [pc, #592]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e60:	e001      	b.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
					break;
 8001e62:	bf00      	nop
 8001e64:	e1e1      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001e66:	bf00      	nop
			break;
 8001e68:	e1df      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001e6a:	4b90      	ldr	r3, [pc, #576]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e6c:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d002      	beq.n	8001e7a <HAL_GPIO_EXTI_Callback+0x172>
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d015      	beq.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x19c>
					break;
 8001e78:	e030      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x1d4>
					Fingers_Status.Pinky.Encoder++;
 8001e7a:	4b8c      	ldr	r3, [pc, #560]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e7c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e80:	3301      	adds	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b89      	ldr	r3, [pc, #548]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e86:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e8c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e90:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d91e      	bls.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e98:	4b84      	ldr	r3, [pc, #528]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e9a:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e9e:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ea2:	e018      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
					Fingers_Status.Pinky.Encoder--;
 8001ea4:	4b81      	ldr	r3, [pc, #516]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ea6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b7f      	ldr	r3, [pc, #508]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001eb4:	4b7d      	ldr	r3, [pc, #500]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eba:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d804      	bhi.n	8001ecc <HAL_GPIO_EXTI_Callback+0x1c4>
 8001ec2:	4b7a      	ldr	r3, [pc, #488]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ec4:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001ec8:	2bc7      	cmp	r3, #199	; 0xc7
 8001eca:	d806      	bhi.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
						Fingers_Status.Pinky.Encoder=0;
 8001ecc:	4b77      	ldr	r3, [pc, #476]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ed4:	e001      	b.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
					break;
 8001ed6:	bf00      	nop
 8001ed8:	e1a7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001eda:	bf00      	nop
			break;
 8001edc:	e1a5      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001ede:	4b73      	ldr	r3, [pc, #460]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ee0:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d002      	beq.n	8001eee <HAL_GPIO_EXTI_Callback+0x1e6>
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d015      	beq.n	8001f18 <HAL_GPIO_EXTI_Callback+0x210>
					break;
 8001eec:	e030      	b.n	8001f50 <HAL_GPIO_EXTI_Callback+0x248>
					Fingers_Status.Ring.Encoder++;
 8001eee:	4b6f      	ldr	r3, [pc, #444]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ef0:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b6c      	ldr	r3, [pc, #432]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001efa:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001efe:	4b6b      	ldr	r3, [pc, #428]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f00:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f04:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d91e      	bls.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f0c:	4b67      	ldr	r3, [pc, #412]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f0e:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f12:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f16:	e018      	b.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
					Fingers_Status.Ring.Encoder--;
 8001f18:	4b64      	ldr	r3, [pc, #400]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f1a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	4b62      	ldr	r3, [pc, #392]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f24:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f28:	4b60      	ldr	r3, [pc, #384]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f2a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f2e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d804      	bhi.n	8001f40 <HAL_GPIO_EXTI_Callback+0x238>
 8001f36:	4b5d      	ldr	r3, [pc, #372]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f38:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f3c:	2bc7      	cmp	r3, #199	; 0xc7
 8001f3e:	d806      	bhi.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
						Fingers_Status.Ring.Encoder=0;
 8001f40:	4b5a      	ldr	r3, [pc, #360]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
					break;
 8001f4a:	bf00      	nop
 8001f4c:	e16d      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001f4e:	bf00      	nop
			break;
 8001f50:	e16b      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001f52:	4b56      	ldr	r3, [pc, #344]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f54:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <HAL_GPIO_EXTI_Callback+0x25a>
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d015      	beq.n	8001f8c <HAL_GPIO_EXTI_Callback+0x284>
					break;
 8001f60:	e030      	b.n	8001fc4 <HAL_GPIO_EXTI_Callback+0x2bc>
					Fingers_Status.Ring.Encoder++;
 8001f62:	4b52      	ldr	r3, [pc, #328]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f64:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b4f      	ldr	r3, [pc, #316]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f6e:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001f72:	4b4e      	ldr	r3, [pc, #312]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f74:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f78:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d91e      	bls.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f80:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f82:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f86:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f8a:	e018      	b.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
					Fingers_Status.Ring.Encoder--;
 8001f8c:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f8e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	4b45      	ldr	r3, [pc, #276]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f98:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f9c:	4b43      	ldr	r3, [pc, #268]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f9e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fa2:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d804      	bhi.n	8001fb4 <HAL_GPIO_EXTI_Callback+0x2ac>
 8001faa:	4b40      	ldr	r3, [pc, #256]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fac:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fb0:	2bc7      	cmp	r3, #199	; 0xc7
 8001fb2:	d806      	bhi.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
						Fingers_Status.Ring.Encoder=0;
 8001fb4:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001fbc:	e001      	b.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
					break;
 8001fbe:	bf00      	nop
 8001fc0:	e133      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001fc2:	bf00      	nop
			break;
 8001fc4:	e131      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 8001fc6:	4b39      	ldr	r3, [pc, #228]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fc8:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d002      	beq.n	8001fd6 <HAL_GPIO_EXTI_Callback+0x2ce>
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d015      	beq.n	8002000 <HAL_GPIO_EXTI_Callback+0x2f8>
					break;
 8001fd4:	e030      	b.n	8002038 <HAL_GPIO_EXTI_Callback+0x330>
					Fingers_Status.Middle.Encoder++;
 8001fd6:	4b35      	ldr	r3, [pc, #212]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fd8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fdc:	3301      	adds	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe2:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 8001fe6:	4b31      	ldr	r3, [pc, #196]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fec:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d91e      	bls.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8001ff4:	4b2d      	ldr	r3, [pc, #180]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ff6:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ffa:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8001ffe:	e018      	b.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
					Fingers_Status.Middle.Encoder--;
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002002:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002006:	3b01      	subs	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800200c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002010:	4b26      	ldr	r3, [pc, #152]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002012:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002016:	f64f 7278 	movw	r2, #65400	; 0xff78
 800201a:	4293      	cmp	r3, r2
 800201c:	d804      	bhi.n	8002028 <HAL_GPIO_EXTI_Callback+0x320>
 800201e:	4b23      	ldr	r3, [pc, #140]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002020:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002024:	2bc7      	cmp	r3, #199	; 0xc7
 8002026:	d806      	bhi.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					Fingers_Status.Middle.Encoder=0;
 8002028:	4b20      	ldr	r3, [pc, #128]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800202a:	2200      	movs	r2, #0
 800202c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002030:	e001      	b.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					break;
 8002032:	bf00      	nop
 8002034:	e0f9      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002036:	bf00      	nop
			break;
 8002038:	e0f7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800203c:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <HAL_GPIO_EXTI_Callback+0x342>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d015      	beq.n	8002074 <HAL_GPIO_EXTI_Callback+0x36c>
					break;
 8002048:	e033      	b.n	80020b2 <HAL_GPIO_EXTI_Callback+0x3aa>
					Fingers_Status.Middle.Encoder++;
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800204c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002050:	3301      	adds	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	4b15      	ldr	r3, [pc, #84]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002056:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800205c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002060:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8002064:	4293      	cmp	r3, r2
 8002066:	d91e      	bls.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8002068:	4b10      	ldr	r3, [pc, #64]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800206a:	f246 42c8 	movw	r2, #25800	; 0x64c8
 800206e:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002072:	e018      	b.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
					Fingers_Status.Middle.Encoder--;
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002076:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002080:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002086:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800208a:	f64f 7278 	movw	r2, #65400	; 0xff78
 800208e:	4293      	cmp	r3, r2
 8002090:	d804      	bhi.n	800209c <HAL_GPIO_EXTI_Callback+0x394>
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002094:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002098:	2bc7      	cmp	r3, #199	; 0xc7
 800209a:	d809      	bhi.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					Fingers_Status.Middle.Encoder=0;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 80020a4:	e004      	b.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					break;
 80020a6:	bf00      	nop
 80020a8:	e0bf      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
 80020aa:	bf00      	nop
 80020ac:	200006f0 	.word	0x200006f0
					break;
 80020b0:	bf00      	nop
			break;
 80020b2:	e0ba      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 80020b4:	4b60      	ldr	r3, [pc, #384]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020b6:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d002      	beq.n	80020c4 <HAL_GPIO_EXTI_Callback+0x3bc>
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d015      	beq.n	80020ee <HAL_GPIO_EXTI_Callback+0x3e6>
					break;
 80020c2:	e030      	b.n	8002126 <HAL_GPIO_EXTI_Callback+0x41e>
					Fingers_Status.Index.Encoder++;
 80020c4:	4b5c      	ldr	r3, [pc, #368]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020c6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020ca:	3301      	adds	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	4b5a      	ldr	r3, [pc, #360]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 80020d4:	4b58      	ldr	r3, [pc, #352]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020da:	f246 7284 	movw	r2, #26500	; 0x6784
 80020de:	4293      	cmp	r3, r2
 80020e0:	d91e      	bls.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 80020e2:	4b55      	ldr	r3, [pc, #340]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020e4:	f246 7284 	movw	r2, #26500	; 0x6784
 80020e8:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 80020ec:	e018      	b.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
					Fingers_Status.Index.Encoder--;
 80020ee:	4b52      	ldr	r3, [pc, #328]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020f0:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020f4:	3b01      	subs	r3, #1
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b4f      	ldr	r3, [pc, #316]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020fa:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 80020fe:	4b4e      	ldr	r3, [pc, #312]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002100:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002104:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002108:	4293      	cmp	r3, r2
 800210a:	d804      	bhi.n	8002116 <HAL_GPIO_EXTI_Callback+0x40e>
 800210c:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800210e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002112:	2bc7      	cmp	r3, #199	; 0xc7
 8002114:	d806      	bhi.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					Fingers_Status.Index.Encoder=0;
 8002116:	4b48      	ldr	r3, [pc, #288]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002118:	2200      	movs	r2, #0
 800211a:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 800211e:	e001      	b.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					break;
 8002120:	bf00      	nop
 8002122:	e082      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002124:	bf00      	nop
			break;
 8002126:	e080      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 8002128:	4b43      	ldr	r3, [pc, #268]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800212a:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800212e:	2b01      	cmp	r3, #1
 8002130:	d002      	beq.n	8002138 <HAL_GPIO_EXTI_Callback+0x430>
 8002132:	2b02      	cmp	r3, #2
 8002134:	d015      	beq.n	8002162 <HAL_GPIO_EXTI_Callback+0x45a>
					break;
 8002136:	e030      	b.n	800219a <HAL_GPIO_EXTI_Callback+0x492>
					Fingers_Status.Index.Encoder++;
 8002138:	4b3f      	ldr	r3, [pc, #252]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800213a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800213e:	3301      	adds	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b3d      	ldr	r3, [pc, #244]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002144:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 8002148:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800214a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800214e:	f246 7284 	movw	r2, #26500	; 0x6784
 8002152:	4293      	cmp	r3, r2
 8002154:	d91e      	bls.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002158:	f246 7284 	movw	r2, #26500	; 0x6784
 800215c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002160:	e018      	b.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
					Fingers_Status.Index.Encoder--;
 8002162:	4b35      	ldr	r3, [pc, #212]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002164:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002168:	3b01      	subs	r3, #1
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b32      	ldr	r3, [pc, #200]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800216e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 8002172:	4b31      	ldr	r3, [pc, #196]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002174:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002178:	f64f 7278 	movw	r2, #65400	; 0xff78
 800217c:	4293      	cmp	r3, r2
 800217e:	d804      	bhi.n	800218a <HAL_GPIO_EXTI_Callback+0x482>
 8002180:	4b2d      	ldr	r3, [pc, #180]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002182:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002186:	2bc7      	cmp	r3, #199	; 0xc7
 8002188:	d806      	bhi.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					Fingers_Status.Index.Encoder=0;
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800218c:	2200      	movs	r2, #0
 800218e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002192:	e001      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					break;
 8002194:	bf00      	nop
 8002196:	e048      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002198:	bf00      	nop
			break;
 800219a:	e046      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 800219c:	4b26      	ldr	r3, [pc, #152]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800219e:	7cdb      	ldrb	r3, [r3, #19]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d002      	beq.n	80021aa <HAL_GPIO_EXTI_Callback+0x4a2>
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d007      	beq.n	80021b8 <HAL_GPIO_EXTI_Callback+0x4b0>
					break;
 80021a8:	e01a      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder++;
 80021aa:	4b23      	ldr	r3, [pc, #140]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ac:	8a1b      	ldrh	r3, [r3, #16]
 80021ae:	3301      	adds	r3, #1
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021b4:	821a      	strh	r2, [r3, #16]
					break;
 80021b6:	e013      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder--;
 80021b8:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ba:	8a1b      	ldrh	r3, [r3, #16]
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29a      	uxth	r2, r3
 80021c0:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c2:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 80021c4:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c6:	8a1b      	ldrh	r3, [r3, #16]
 80021c8:	f64f 7278 	movw	r2, #65400	; 0xff78
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d803      	bhi.n	80021d8 <HAL_GPIO_EXTI_Callback+0x4d0>
 80021d0:	4b19      	ldr	r3, [pc, #100]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021d2:	8a1b      	ldrh	r3, [r3, #16]
 80021d4:	2bc7      	cmp	r3, #199	; 0xc7
 80021d6:	d802      	bhi.n	80021de <HAL_GPIO_EXTI_Callback+0x4d6>
					Fingers_Status.Thumb.Encoder=0;
 80021d8:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021da:	2200      	movs	r2, #0
 80021dc:	821a      	strh	r2, [r3, #16]
					break;
 80021de:	bf00      	nop
			break;
 80021e0:	e023      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021e4:	7cdb      	ldrb	r3, [r3, #19]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d002      	beq.n	80021f0 <HAL_GPIO_EXTI_Callback+0x4e8>
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d007      	beq.n	80021fe <HAL_GPIO_EXTI_Callback+0x4f6>
					break;
 80021ee:	e01a      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder++;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021f2:	8a1b      	ldrh	r3, [r3, #16]
 80021f4:	3301      	adds	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021fa:	821a      	strh	r2, [r3, #16]
					break;
 80021fc:	e013      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder--;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002200:	8a1b      	ldrh	r3, [r3, #16]
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002208:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800220c:	8a1b      	ldrh	r3, [r3, #16]
 800220e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002212:	4293      	cmp	r3, r2
 8002214:	d803      	bhi.n	800221e <HAL_GPIO_EXTI_Callback+0x516>
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002218:	8a1b      	ldrh	r3, [r3, #16]
 800221a:	2bc7      	cmp	r3, #199	; 0xc7
 800221c:	d802      	bhi.n	8002224 <HAL_GPIO_EXTI_Callback+0x51c>
					Fingers_Status.Thumb.Encoder=0;
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002220:	2200      	movs	r2, #0
 8002222:	821a      	strh	r2, [r3, #16]
					break;
 8002224:	bf00      	nop
			break;
 8002226:	e000      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			break;
 8002228:	bf00      	nop
	}
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	200006f0 	.word	0x200006f0

0800223c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800223c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002240:	b088      	sub	sp, #32
 8002242:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002244:	f002 f991 	bl	800456a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002248:	f000 fa24 	bl	8002694 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800224c:	f000 fa71 	bl	8002732 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002250:	f7ff fca6 	bl	8001ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002254:	f7ff fc86 	bl	8001b64 <MX_DMA_Init>
  MX_ADC1_Init();
 8002258:	f7ff f814 	bl	8001284 <MX_ADC1_Init>
  MX_ADC2_Init();
 800225c:	f7ff f8ca 	bl	80013f4 <MX_ADC2_Init>
  MX_CAN1_Init();
 8002260:	f7ff fc06 	bl	8001a70 <MX_CAN1_Init>
  MX_TIM1_Init();
 8002264:	f000 fc76 	bl	8002b54 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002268:	f000 fd0e 	bl	8002c88 <MX_TIM2_Init>
  MX_TIM3_Init();
 800226c:	f000 fd70 	bl	8002d50 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002270:	f000 fdd2 	bl	8002e18 <MX_TIM4_Init>
  MX_TIM8_Init();
 8002274:	f000 fe6c 	bl	8002f50 <MX_TIM8_Init>
  MX_UART4_Init();
 8002278:	f001 f862 	bl	8003340 <MX_UART4_Init>
  MX_TIM7_Init();
 800227c:	f000 fe30 	bl	8002ee0 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	init_motor_controller();
 8002280:	f001 ff4a 	bl	8004118 <init_motor_controller>
	//start fingers calibration
	//Fingers_Calibration();
	//feedback for end of calibration
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,1);
 8002284:	2201      	movs	r2, #1
 8002286:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800228a:	48a0      	ldr	r0, [pc, #640]	; (800250c <main+0x2d0>)
 800228c:	f004 fa2e 	bl	80066ec <HAL_GPIO_WritePin>
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		//------------------------------| Thumb finger |----------------------------------------
		SetMotor(Thumb, &Fingers_Status.Thumb);
 8002290:	499f      	ldr	r1, [pc, #636]	; (8002510 <main+0x2d4>)
 8002292:	2000      	movs	r0, #0
 8002294:	f001 fd52 	bl	8003d3c <SetMotor>
//		Control_Motor(Thumb, &Fingers_Status.Thumb);
		ADC_ReadCurrent_Thumb();
 8002298:	f7ff fb9a 	bl	80019d0 <ADC_ReadCurrent_Thumb>
		if(Fingers_Status.Thumb.Direction_motor==Stop)
 800229c:	4b9c      	ldr	r3, [pc, #624]	; (8002510 <main+0x2d4>)
 800229e:	7c9b      	ldrb	r3, [r3, #18]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d103      	bne.n	80022ac <main+0x70>
			Read_Encoder(Thumb, &Fingers_Status.Thumb);
 80022a4:	499a      	ldr	r1, [pc, #616]	; (8002510 <main+0x2d4>)
 80022a6:	2000      	movs	r0, #0
 80022a8:	f001 fc22 	bl	8003af0 <Read_Encoder>
		//------------------------------| Index finger |----------------------------------------
		ADC_ReadCurrent_Index();
 80022ac:	f7ff fb38 	bl	8001920 <ADC_ReadCurrent_Index>
//		Control_Motor(Index,&Fingers_Status.Index);
		SetMotor(Index, &Fingers_Status.Index);
 80022b0:	4998      	ldr	r1, [pc, #608]	; (8002514 <main+0x2d8>)
 80022b2:	2001      	movs	r0, #1
 80022b4:	f001 fd42 	bl	8003d3c <SetMotor>
		if(Fingers_Status.Index.Direction_motor==Stop)
 80022b8:	4b95      	ldr	r3, [pc, #596]	; (8002510 <main+0x2d4>)
 80022ba:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d103      	bne.n	80022ca <main+0x8e>
			Read_Encoder(Index, &Fingers_Status.Index);
 80022c2:	4994      	ldr	r1, [pc, #592]	; (8002514 <main+0x2d8>)
 80022c4:	2001      	movs	r0, #1
 80022c6:	f001 fc13 	bl	8003af0 <Read_Encoder>
		//------------------------------| Middle finger |----------------------------------------
		ADC_ReadCurrent_Middle();
 80022ca:	f7ff fad5 	bl	8001878 <ADC_ReadCurrent_Middle>
		Control_Motor(Middle,&Fingers_Status.Middle);
 80022ce:	4992      	ldr	r1, [pc, #584]	; (8002518 <main+0x2dc>)
 80022d0:	2002      	movs	r0, #2
 80022d2:	f002 f85d 	bl	8004390 <Control_Motor>
		SetMotor(Middle, &Fingers_Status.Middle);
 80022d6:	4990      	ldr	r1, [pc, #576]	; (8002518 <main+0x2dc>)
 80022d8:	2002      	movs	r0, #2
 80022da:	f001 fd2f 	bl	8003d3c <SetMotor>
		if(Fingers_Status.Middle.Direction_motor==Stop)
 80022de:	4b8c      	ldr	r3, [pc, #560]	; (8002510 <main+0x2d4>)
 80022e0:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d103      	bne.n	80022f0 <main+0xb4>
			Read_Encoder(Middle, &Fingers_Status.Middle);
 80022e8:	498b      	ldr	r1, [pc, #556]	; (8002518 <main+0x2dc>)
 80022ea:	2002      	movs	r0, #2
 80022ec:	f001 fc00 	bl	8003af0 <Read_Encoder>
		//------------------------------| Ring finger |----------------------------------------
		SetMotor(Ring, &Fingers_Status.Ring);
 80022f0:	498a      	ldr	r1, [pc, #552]	; (800251c <main+0x2e0>)
 80022f2:	2003      	movs	r0, #3
 80022f4:	f001 fd22 	bl	8003d3c <SetMotor>
		Control_Motor(Ring,&Fingers_Status.Ring);
 80022f8:	4988      	ldr	r1, [pc, #544]	; (800251c <main+0x2e0>)
 80022fa:	2003      	movs	r0, #3
 80022fc:	f002 f848 	bl	8004390 <Control_Motor>
		ADC_ReadCurrent_Ring();
 8002300:	f7ff fa62 	bl	80017c8 <ADC_ReadCurrent_Ring>
		if(Fingers_Status.Ring.Direction_motor==Stop)
 8002304:	4b82      	ldr	r3, [pc, #520]	; (8002510 <main+0x2d4>)
 8002306:	f893 31da 	ldrb.w	r3, [r3, #474]	; 0x1da
 800230a:	2b00      	cmp	r3, #0
 800230c:	d103      	bne.n	8002316 <main+0xda>
			Read_Encoder(Ring, &Fingers_Status.Ring);
 800230e:	4983      	ldr	r1, [pc, #524]	; (800251c <main+0x2e0>)
 8002310:	2003      	movs	r0, #3
 8002312:	f001 fbed 	bl	8003af0 <Read_Encoder>
		//------------------------------| Pinky finger |----------------------------------------
		SetMotor(Pinky, &Fingers_Status.Pinky);
 8002316:	4982      	ldr	r1, [pc, #520]	; (8002520 <main+0x2e4>)
 8002318:	2004      	movs	r0, #4
 800231a:	f001 fd0f 	bl	8003d3c <SetMotor>
		Control_Motor(Pinky,&Fingers_Status.Pinky);
 800231e:	4980      	ldr	r1, [pc, #512]	; (8002520 <main+0x2e4>)
 8002320:	2004      	movs	r0, #4
 8002322:	f002 f835 	bl	8004390 <Control_Motor>
		ADC_ReadCurrent_Pinky();
 8002326:	f7ff f9fb 	bl	8001720 <ADC_ReadCurrent_Pinky>
		if(Fingers_Status.Pinky.Direction_motor==Stop)
 800232a:	4b79      	ldr	r3, [pc, #484]	; (8002510 <main+0x2d4>)
 800232c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <main+0x100>
			Read_Encoder(Pinky, &Fingers_Status.Pinky);
 8002334:	497a      	ldr	r1, [pc, #488]	; (8002520 <main+0x2e4>)
 8002336:	2004      	movs	r0, #4
 8002338:	f001 fbda 	bl	8003af0 <Read_Encoder>
		//------------------------------| Communication |----------------------------------------
		if(send_data_UART)
 800233c:	4b79      	ldr	r3, [pc, #484]	; (8002524 <main+0x2e8>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0a5      	beq.n	8002290 <main+0x54>
		{
			send_data_UART=0;
 8002344:	4b77      	ldr	r3, [pc, #476]	; (8002524 <main+0x2e8>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
			uint16_t current_map[5];
			//map current pinky
			if(Fingers_Status.Pinky.Current<1772)
 800234a:	4b71      	ldr	r3, [pc, #452]	; (8002510 <main+0x2d4>)
 800234c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8002350:	f240 62eb 	movw	r2, #1771	; 0x6eb
 8002354:	4293      	cmp	r3, r2
 8002356:	d815      	bhi.n	8002384 <main+0x148>
				current_map[Pinky]=((1772-Fingers_Status.Pinky.Current)/(1772-1288))*1000;
 8002358:	4b6d      	ldr	r3, [pc, #436]	; (8002510 <main+0x2d4>)
 800235a:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800235e:	f5c3 63dd 	rsb	r3, r3, #1768	; 0x6e8
 8002362:	3304      	adds	r3, #4
 8002364:	4a70      	ldr	r2, [pc, #448]	; (8002528 <main+0x2ec>)
 8002366:	fb82 1203 	smull	r1, r2, r2, r3
 800236a:	10d2      	asrs	r2, r2, #3
 800236c:	17db      	asrs	r3, r3, #31
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	b29b      	uxth	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	0152      	lsls	r2, r2, #5
 8002376:	1ad2      	subs	r2, r2, r3
 8002378:	0092      	lsls	r2, r2, #2
 800237a:	4413      	add	r3, r2
 800237c:	00db      	lsls	r3, r3, #3
 800237e:	b29b      	uxth	r3, r3
 8002380:	81bb      	strh	r3, [r7, #12]
 8002382:	e013      	b.n	80023ac <main+0x170>
			else
				current_map[Pinky]=((Fingers_Status.Pinky.Current-1772)/(2298-1772))*1000;
 8002384:	4b62      	ldr	r3, [pc, #392]	; (8002510 <main+0x2d4>)
 8002386:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800238a:	f2a3 63ec 	subw	r3, r3, #1772	; 0x6ec
 800238e:	4a67      	ldr	r2, [pc, #412]	; (800252c <main+0x2f0>)
 8002390:	fb82 1203 	smull	r1, r2, r2, r3
 8002394:	1212      	asrs	r2, r2, #8
 8002396:	17db      	asrs	r3, r3, #31
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	b29b      	uxth	r3, r3
 800239c:	461a      	mov	r2, r3
 800239e:	0152      	lsls	r2, r2, #5
 80023a0:	1ad2      	subs	r2, r2, r3
 80023a2:	0092      	lsls	r2, r2, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	81bb      	strh	r3, [r7, #12]
			//map current ring
			if(Fingers_Status.Ring.Current<1781)
 80023ac:	4b58      	ldr	r3, [pc, #352]	; (8002510 <main+0x2d4>)
 80023ae:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023b2:	f240 62f4 	movw	r2, #1780	; 0x6f4
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d815      	bhi.n	80023e6 <main+0x1aa>
				current_map[Ring]=((1781-Fingers_Status.Ring.Current)/(1781-1264))*1000;
 80023ba:	4b55      	ldr	r3, [pc, #340]	; (8002510 <main+0x2d4>)
 80023bc:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023c0:	f5c3 63de 	rsb	r3, r3, #1776	; 0x6f0
 80023c4:	3305      	adds	r3, #5
 80023c6:	4a5a      	ldr	r2, [pc, #360]	; (8002530 <main+0x2f4>)
 80023c8:	fb82 1203 	smull	r1, r2, r2, r3
 80023cc:	1192      	asrs	r2, r2, #6
 80023ce:	17db      	asrs	r3, r3, #31
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	461a      	mov	r2, r3
 80023d6:	0152      	lsls	r2, r2, #5
 80023d8:	1ad2      	subs	r2, r2, r3
 80023da:	0092      	lsls	r2, r2, #2
 80023dc:	4413      	add	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	817b      	strh	r3, [r7, #10]
 80023e4:	e014      	b.n	8002410 <main+0x1d4>
			else
				current_map[Ring]=((Fingers_Status.Ring.Current-1781)/(2243-1781))*1000;
 80023e6:	4b4a      	ldr	r3, [pc, #296]	; (8002510 <main+0x2d4>)
 80023e8:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023ec:	f2a3 63f5 	subw	r3, r3, #1781	; 0x6f5
 80023f0:	4a50      	ldr	r2, [pc, #320]	; (8002534 <main+0x2f8>)
 80023f2:	fb82 1203 	smull	r1, r2, r2, r3
 80023f6:	441a      	add	r2, r3
 80023f8:	1212      	asrs	r2, r2, #8
 80023fa:	17db      	asrs	r3, r3, #31
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	b29b      	uxth	r3, r3
 8002400:	461a      	mov	r2, r3
 8002402:	0152      	lsls	r2, r2, #5
 8002404:	1ad2      	subs	r2, r2, r3
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	4413      	add	r3, r2
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	b29b      	uxth	r3, r3
 800240e:	817b      	strh	r3, [r7, #10]
			//map current middle
			if(Fingers_Status.Middle.Current<1750)
 8002410:	4b3f      	ldr	r3, [pc, #252]	; (8002510 <main+0x2d4>)
 8002412:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8002416:	f240 62d5 	movw	r2, #1749	; 0x6d5
 800241a:	4293      	cmp	r3, r2
 800241c:	d815      	bhi.n	800244a <main+0x20e>
				current_map[Middle]=((1750-Fingers_Status.Middle.Current)/(1750-1290))*1000;
 800241e:	4b3c      	ldr	r3, [pc, #240]	; (8002510 <main+0x2d4>)
 8002420:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8002424:	f5c3 63da 	rsb	r3, r3, #1744	; 0x6d0
 8002428:	3306      	adds	r3, #6
 800242a:	4a43      	ldr	r2, [pc, #268]	; (8002538 <main+0x2fc>)
 800242c:	fb82 1203 	smull	r1, r2, r2, r3
 8002430:	11d2      	asrs	r2, r2, #7
 8002432:	17db      	asrs	r3, r3, #31
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	b29b      	uxth	r3, r3
 8002438:	461a      	mov	r2, r3
 800243a:	0152      	lsls	r2, r2, #5
 800243c:	1ad2      	subs	r2, r2, r3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	4413      	add	r3, r2
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	b29b      	uxth	r3, r3
 8002446:	813b      	strh	r3, [r7, #8]
 8002448:	e013      	b.n	8002472 <main+0x236>
			else
				current_map[Middle]=((Fingers_Status.Middle.Current-1750)/(2291-1750))*1000;
 800244a:	4b31      	ldr	r3, [pc, #196]	; (8002510 <main+0x2d4>)
 800244c:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8002450:	f2a3 63d6 	subw	r3, r3, #1750	; 0x6d6
 8002454:	4a39      	ldr	r2, [pc, #228]	; (800253c <main+0x300>)
 8002456:	fb82 1203 	smull	r1, r2, r2, r3
 800245a:	11d2      	asrs	r2, r2, #7
 800245c:	17db      	asrs	r3, r3, #31
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	b29b      	uxth	r3, r3
 8002462:	461a      	mov	r2, r3
 8002464:	0152      	lsls	r2, r2, #5
 8002466:	1ad2      	subs	r2, r2, r3
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	4413      	add	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	b29b      	uxth	r3, r3
 8002470:	813b      	strh	r3, [r7, #8]
			//map current index
			if(Fingers_Status.Index.Current<1688)
 8002472:	4b27      	ldr	r3, [pc, #156]	; (8002510 <main+0x2d4>)
 8002474:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002478:	f5b3 6fd3 	cmp.w	r3, #1688	; 0x698
 800247c:	d215      	bcs.n	80024aa <main+0x26e>
				current_map[Index]=((1688-Fingers_Status.Index.Current)/(1688-1226))*1000;
 800247e:	4b24      	ldr	r3, [pc, #144]	; (8002510 <main+0x2d4>)
 8002480:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002484:	f5c3 63d3 	rsb	r3, r3, #1688	; 0x698
 8002488:	4a2a      	ldr	r2, [pc, #168]	; (8002534 <main+0x2f8>)
 800248a:	fb82 1203 	smull	r1, r2, r2, r3
 800248e:	441a      	add	r2, r3
 8002490:	1212      	asrs	r2, r2, #8
 8002492:	17db      	asrs	r3, r3, #31
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	b29b      	uxth	r3, r3
 8002498:	461a      	mov	r2, r3
 800249a:	0152      	lsls	r2, r2, #5
 800249c:	1ad2      	subs	r2, r2, r3
 800249e:	0092      	lsls	r2, r2, #2
 80024a0:	4413      	add	r3, r2
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	b29b      	uxth	r3, r3
 80024a6:	80fb      	strh	r3, [r7, #6]
 80024a8:	e013      	b.n	80024d2 <main+0x296>
			else
				current_map[Index]=((Fingers_Status.Index.Current-1688)/(2239-1688))*1000;
 80024aa:	4b19      	ldr	r3, [pc, #100]	; (8002510 <main+0x2d4>)
 80024ac:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 80024b0:	f5a3 63d3 	sub.w	r3, r3, #1688	; 0x698
 80024b4:	4a22      	ldr	r2, [pc, #136]	; (8002540 <main+0x304>)
 80024b6:	fb82 1203 	smull	r1, r2, r2, r3
 80024ba:	11d2      	asrs	r2, r2, #7
 80024bc:	17db      	asrs	r3, r3, #31
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	b29b      	uxth	r3, r3
 80024c2:	461a      	mov	r2, r3
 80024c4:	0152      	lsls	r2, r2, #5
 80024c6:	1ad2      	subs	r2, r2, r3
 80024c8:	0092      	lsls	r2, r2, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	80fb      	strh	r3, [r7, #6]
			//map current thumb
			if(Fingers_Status.Thumb.Current<1701)
 80024d2:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <main+0x2d4>)
 80024d4:	8c1b      	ldrh	r3, [r3, #32]
 80024d6:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80024da:	4293      	cmp	r3, r2
 80024dc:	d834      	bhi.n	8002548 <main+0x30c>
				current_map[Thumb]=((1701-Fingers_Status.Thumb.Current)/(1701-1233))*1000;
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <main+0x2d4>)
 80024e0:	8c1b      	ldrh	r3, [r3, #32]
 80024e2:	f5c3 63d4 	rsb	r3, r3, #1696	; 0x6a0
 80024e6:	3305      	adds	r3, #5
 80024e8:	4a16      	ldr	r2, [pc, #88]	; (8002544 <main+0x308>)
 80024ea:	fb82 1203 	smull	r1, r2, r2, r3
 80024ee:	441a      	add	r2, r3
 80024f0:	1212      	asrs	r2, r2, #8
 80024f2:	17db      	asrs	r3, r3, #31
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	b29b      	uxth	r3, r3
 80024f8:	461a      	mov	r2, r3
 80024fa:	0152      	lsls	r2, r2, #5
 80024fc:	1ad2      	subs	r2, r2, r3
 80024fe:	0092      	lsls	r2, r2, #2
 8002500:	4413      	add	r3, r2
 8002502:	00db      	lsls	r3, r3, #3
 8002504:	b29b      	uxth	r3, r3
 8002506:	80bb      	strh	r3, [r7, #4]
 8002508:	e031      	b.n	800256e <main+0x332>
 800250a:	bf00      	nop
 800250c:	48000800 	.word	0x48000800
 8002510:	200006f0 	.word	0x200006f0
 8002514:	20000788 	.word	0x20000788
 8002518:	20000820 	.word	0x20000820
 800251c:	200008b8 	.word	0x200008b8
 8002520:	20000950 	.word	0x20000950
 8002524:	20000326 	.word	0x20000326
 8002528:	043b3d5b 	.word	0x043b3d5b
 800252c:	7c97d911 	.word	0x7c97d911
 8002530:	1fb0c611 	.word	0x1fb0c611
 8002534:	8dda5203 	.word	0x8dda5203
 8002538:	473c1ab7 	.word	0x473c1ab7
 800253c:	3c91beb3 	.word	0x3c91beb3
 8002540:	3b78557d 	.word	0x3b78557d
 8002544:	8c08c08d 	.word	0x8c08c08d
			else
				current_map[Thumb]=((Fingers_Status.Thumb.Current-1701)/(2279-1701))*1000;
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <main+0x43c>)
 800254a:	8c1b      	ldrh	r3, [r3, #32]
 800254c:	f2a3 63a5 	subw	r3, r3, #1701	; 0x6a5
 8002550:	4a4a      	ldr	r2, [pc, #296]	; (800267c <main+0x440>)
 8002552:	fb82 1203 	smull	r1, r2, r2, r3
 8002556:	1212      	asrs	r2, r2, #8
 8002558:	17db      	asrs	r3, r3, #31
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	b29b      	uxth	r3, r3
 800255e:	461a      	mov	r2, r3
 8002560:	0152      	lsls	r2, r2, #5
 8002562:	1ad2      	subs	r2, r2, r3
 8002564:	0092      	lsls	r2, r2, #2
 8002566:	4413      	add	r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	b29b      	uxth	r3, r3
 800256c:	80bb      	strh	r3, [r7, #4]
			sprintf(uartTX,"{CP:%dCR:%dCM:%dCI:%dCT:%d}\n",current_map[Pinky],current_map[Ring],current_map[Middle],current_map[Index],current_map[Thumb]);
 800256e:	89bb      	ldrh	r3, [r7, #12]
 8002570:	4618      	mov	r0, r3
 8002572:	897b      	ldrh	r3, [r7, #10]
 8002574:	461c      	mov	r4, r3
 8002576:	893b      	ldrh	r3, [r7, #8]
 8002578:	88fa      	ldrh	r2, [r7, #6]
 800257a:	88b9      	ldrh	r1, [r7, #4]
 800257c:	9102      	str	r1, [sp, #8]
 800257e:	9201      	str	r2, [sp, #4]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	4623      	mov	r3, r4
 8002584:	4602      	mov	r2, r0
 8002586:	493e      	ldr	r1, [pc, #248]	; (8002680 <main+0x444>)
 8002588:	483e      	ldr	r0, [pc, #248]	; (8002684 <main+0x448>)
 800258a:	f009 fc27 	bl	800bddc <siprintf>
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 800258e:	483d      	ldr	r0, [pc, #244]	; (8002684 <main+0x448>)
 8002590:	f7fd fe6e 	bl	8000270 <strlen>
 8002594:	4603      	mov	r3, r0
 8002596:	b29a      	uxth	r2, r3
 8002598:	2305      	movs	r3, #5
 800259a:	493a      	ldr	r1, [pc, #232]	; (8002684 <main+0x448>)
 800259c:	483a      	ldr	r0, [pc, #232]	; (8002688 <main+0x44c>)
 800259e:	f006 fd7b 	bl	8009098 <HAL_UART_Transmit>
			HAL_Delay(1);
 80025a2:	2001      	movs	r0, #1
 80025a4:	f002 f856 	bl	8004654 <HAL_Delay>
			sprintf(uartTX,"{PP:%dPR:%dPM:%dPI:%dPT:%d}\n",((uint16_t)(Fingers_Status.Pinky.position*100)),((uint16_t)(Fingers_Status.Ring.position*100)),((uint16_t)(Fingers_Status.Middle.position*100)),((uint16_t)(Fingers_Status.Index.position*100)),((uint16_t)(Fingers_Status.Thumb.position*100)));
 80025a8:	4b33      	ldr	r3, [pc, #204]	; (8002678 <main+0x43c>)
 80025aa:	e9d3 019a 	ldrd	r0, r1, [r3, #616]	; 0x268
 80025ae:	f04f 0200 	mov.w	r2, #0
 80025b2:	4b36      	ldr	r3, [pc, #216]	; (800268c <main+0x450>)
 80025b4:	f7fe f820 	bl	80005f8 <__aeabi_dmul>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	4610      	mov	r0, r2
 80025be:	4619      	mov	r1, r3
 80025c0:	f7fe faf2 	bl	8000ba8 <__aeabi_d2uiz>
 80025c4:	4603      	mov	r3, r0
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	461e      	mov	r6, r3
 80025ca:	4b2b      	ldr	r3, [pc, #172]	; (8002678 <main+0x43c>)
 80025cc:	e9d3 0174 	ldrd	r0, r1, [r3, #464]	; 0x1d0
 80025d0:	f04f 0200 	mov.w	r2, #0
 80025d4:	4b2d      	ldr	r3, [pc, #180]	; (800268c <main+0x450>)
 80025d6:	f7fe f80f 	bl	80005f8 <__aeabi_dmul>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4610      	mov	r0, r2
 80025e0:	4619      	mov	r1, r3
 80025e2:	f7fe fae1 	bl	8000ba8 <__aeabi_d2uiz>
 80025e6:	4603      	mov	r3, r0
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	4698      	mov	r8, r3
 80025ec:	4b22      	ldr	r3, [pc, #136]	; (8002678 <main+0x43c>)
 80025ee:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	4b25      	ldr	r3, [pc, #148]	; (800268c <main+0x450>)
 80025f8:	f7fd fffe 	bl	80005f8 <__aeabi_dmul>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4610      	mov	r0, r2
 8002602:	4619      	mov	r1, r3
 8002604:	f7fe fad0 	bl	8000ba8 <__aeabi_d2uiz>
 8002608:	4603      	mov	r3, r0
 800260a:	b29b      	uxth	r3, r3
 800260c:	461c      	mov	r4, r3
 800260e:	4b1a      	ldr	r3, [pc, #104]	; (8002678 <main+0x43c>)
 8002610:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	4b1c      	ldr	r3, [pc, #112]	; (800268c <main+0x450>)
 800261a:	f7fd ffed 	bl	80005f8 <__aeabi_dmul>
 800261e:	4602      	mov	r2, r0
 8002620:	460b      	mov	r3, r1
 8002622:	4610      	mov	r0, r2
 8002624:	4619      	mov	r1, r3
 8002626:	f7fe fabf 	bl	8000ba8 <__aeabi_d2uiz>
 800262a:	4603      	mov	r3, r0
 800262c:	b29b      	uxth	r3, r3
 800262e:	461d      	mov	r5, r3
 8002630:	4b11      	ldr	r3, [pc, #68]	; (8002678 <main+0x43c>)
 8002632:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002636:	f04f 0200 	mov.w	r2, #0
 800263a:	4b14      	ldr	r3, [pc, #80]	; (800268c <main+0x450>)
 800263c:	f7fd ffdc 	bl	80005f8 <__aeabi_dmul>
 8002640:	4602      	mov	r2, r0
 8002642:	460b      	mov	r3, r1
 8002644:	4610      	mov	r0, r2
 8002646:	4619      	mov	r1, r3
 8002648:	f7fe faae 	bl	8000ba8 <__aeabi_d2uiz>
 800264c:	4603      	mov	r3, r0
 800264e:	b29b      	uxth	r3, r3
 8002650:	9302      	str	r3, [sp, #8]
 8002652:	9501      	str	r5, [sp, #4]
 8002654:	9400      	str	r4, [sp, #0]
 8002656:	4643      	mov	r3, r8
 8002658:	4632      	mov	r2, r6
 800265a:	490d      	ldr	r1, [pc, #52]	; (8002690 <main+0x454>)
 800265c:	4809      	ldr	r0, [pc, #36]	; (8002684 <main+0x448>)
 800265e:	f009 fbbd 	bl	800bddc <siprintf>
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 8002662:	4808      	ldr	r0, [pc, #32]	; (8002684 <main+0x448>)
 8002664:	f7fd fe04 	bl	8000270 <strlen>
 8002668:	4603      	mov	r3, r0
 800266a:	b29a      	uxth	r2, r3
 800266c:	2305      	movs	r3, #5
 800266e:	4905      	ldr	r1, [pc, #20]	; (8002684 <main+0x448>)
 8002670:	4805      	ldr	r0, [pc, #20]	; (8002688 <main+0x44c>)
 8002672:	f006 fd11 	bl	8009098 <HAL_UART_Transmit>
		SetMotor(Thumb, &Fingers_Status.Thumb);
 8002676:	e60b      	b.n	8002290 <main+0x54>
 8002678:	200006f0 	.word	0x200006f0
 800267c:	71625345 	.word	0x71625345
 8002680:	0800ea30 	.word	0x0800ea30
 8002684:	20000464 	.word	0x20000464
 8002688:	20000664 	.word	0x20000664
 800268c:	40590000 	.word	0x40590000
 8002690:	0800ea50 	.word	0x0800ea50

08002694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b096      	sub	sp, #88	; 0x58
 8002698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	2244      	movs	r2, #68	; 0x44
 80026a0:	2100      	movs	r1, #0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f009 fbfd 	bl	800bea2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a8:	463b      	mov	r3, r7
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	605a      	str	r2, [r3, #4]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	60da      	str	r2, [r3, #12]
 80026b4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026b6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026ba:	f004 f86f 	bl	800679c <HAL_PWREx_ControlVoltageScaling>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d001      	beq.n	80026c8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80026c4:	f000 f86a 	bl	800279c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026c8:	2301      	movs	r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80026cc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80026d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026d2:	2302      	movs	r3, #2
 80026d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026d6:	2303      	movs	r3, #3
 80026d8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80026da:	2301      	movs	r3, #1
 80026dc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80026de:	2314      	movs	r3, #20
 80026e0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80026e2:	2307      	movs	r3, #7
 80026e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80026e6:	2302      	movs	r3, #2
 80026e8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80026ea:	2302      	movs	r3, #2
 80026ec:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026ee:	f107 0314 	add.w	r3, r7, #20
 80026f2:	4618      	mov	r0, r3
 80026f4:	f004 f8a8 	bl	8006848 <HAL_RCC_OscConfig>
 80026f8:	4603      	mov	r3, r0
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80026fe:	f000 f84d 	bl	800279c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002702:	230f      	movs	r3, #15
 8002704:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002706:	2303      	movs	r3, #3
 8002708:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002716:	463b      	mov	r3, r7
 8002718:	2104      	movs	r1, #4
 800271a:	4618      	mov	r0, r3
 800271c:	f004 fc70 	bl	8007000 <HAL_RCC_ClockConfig>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d001      	beq.n	800272a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002726:	f000 f839 	bl	800279c <Error_Handler>
  }
}
 800272a:	bf00      	nop
 800272c:	3758      	adds	r7, #88	; 0x58
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b0a2      	sub	sp, #136	; 0x88
 8002736:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002738:	463b      	mov	r3, r7
 800273a:	2288      	movs	r2, #136	; 0x88
 800273c:	2100      	movs	r1, #0
 800273e:	4618      	mov	r0, r3
 8002740:	f009 fbaf 	bl	800bea2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002744:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002748:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800274a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800274e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8002750:	2303      	movs	r3, #3
 8002752:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002754:	2301      	movs	r3, #1
 8002756:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002758:	2308      	movs	r3, #8
 800275a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800275c:	2307      	movs	r3, #7
 800275e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002760:	2302      	movs	r3, #2
 8002762:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8002764:	2308      	movs	r3, #8
 8002766:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002768:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800276c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800276e:	463b      	mov	r3, r7
 8002770:	4618      	mov	r0, r3
 8002772:	f004 fe69 	bl	8007448 <HAL_RCCEx_PeriphCLKConfig>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 800277c:	f000 f80e 	bl	800279c <Error_Handler>
  }
}
 8002780:	bf00      	nop
 8002782:	3788      	adds	r7, #136	; 0x88
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM7)
	{
	}
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027a0:	b672      	cpsid	i
}
 80027a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80027a4:	e7fe      	b.n	80027a4 <Error_Handler+0x8>
	...

080027a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ae:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <HAL_MspInit+0x44>)
 80027b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b2:	4a0e      	ldr	r2, [pc, #56]	; (80027ec <HAL_MspInit+0x44>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6613      	str	r3, [r2, #96]	; 0x60
 80027ba:	4b0c      	ldr	r3, [pc, #48]	; (80027ec <HAL_MspInit+0x44>)
 80027bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	607b      	str	r3, [r7, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027c6:	4b09      	ldr	r3, [pc, #36]	; (80027ec <HAL_MspInit+0x44>)
 80027c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ca:	4a08      	ldr	r2, [pc, #32]	; (80027ec <HAL_MspInit+0x44>)
 80027cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027d0:	6593      	str	r3, [r2, #88]	; 0x58
 80027d2:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_MspInit+0x44>)
 80027d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027da:	603b      	str	r3, [r7, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80027de:	2004      	movs	r0, #4
 80027e0:	f003 fb0a 	bl	8005df8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000

080027f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80027f4:	e7fe      	b.n	80027f4 <NMI_Handler+0x4>
	...

080027f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,0);
 80027fc:	2200      	movs	r2, #0
 80027fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002802:	4802      	ldr	r0, [pc, #8]	; (800280c <HardFault_Handler+0x14>)
 8002804:	f003 ff72 	bl	80066ec <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002808:	e7fe      	b.n	8002808 <HardFault_Handler+0x10>
 800280a:	bf00      	nop
 800280c:	48000800 	.word	0x48000800

08002810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002814:	e7fe      	b.n	8002814 <MemManage_Handler+0x4>

08002816 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002816:	b480      	push	{r7}
 8002818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800281a:	e7fe      	b.n	800281a <BusFault_Handler+0x4>

0800281c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002820:	e7fe      	b.n	8002820 <UsageFault_Handler+0x4>

08002822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002822:	b480      	push	{r7}
 8002824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002826:	bf00      	nop
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002834:	bf00      	nop
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002850:	f001 fee0 	bl	8004614 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  calibration_counter++;
 8002854:	4b20      	ldr	r3, [pc, #128]	; (80028d8 <SysTick_Handler+0x8c>)
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	b29b      	uxth	r3, r3
 800285a:	3301      	adds	r3, #1
 800285c:	b29a      	uxth	r2, r3
 800285e:	4b1e      	ldr	r3, [pc, #120]	; (80028d8 <SysTick_Handler+0x8c>)
 8002860:	801a      	strh	r2, [r3, #0]
  Fingers_Status.Index.Current_Counter++;
 8002862:	4b1e      	ldr	r3, [pc, #120]	; (80028dc <SysTick_Handler+0x90>)
 8002864:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002868:	b29b      	uxth	r3, r3
 800286a:	3301      	adds	r3, #1
 800286c:	b29a      	uxth	r2, r3
 800286e:	4b1b      	ldr	r3, [pc, #108]	; (80028dc <SysTick_Handler+0x90>)
 8002870:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
  Fingers_Status.Middle.Current_Counter++;
 8002874:	4b19      	ldr	r3, [pc, #100]	; (80028dc <SysTick_Handler+0x90>)
 8002876:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
 800287a:	b29b      	uxth	r3, r3
 800287c:	3301      	adds	r3, #1
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b16      	ldr	r3, [pc, #88]	; (80028dc <SysTick_Handler+0x90>)
 8002882:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
  Fingers_Status.Pinky.Current_Counter++;
 8002886:	4b15      	ldr	r3, [pc, #84]	; (80028dc <SysTick_Handler+0x90>)
 8002888:	f8b3 3284 	ldrh.w	r3, [r3, #644]	; 0x284
 800288c:	b29b      	uxth	r3, r3
 800288e:	3301      	adds	r3, #1
 8002890:	b29a      	uxth	r2, r3
 8002892:	4b12      	ldr	r3, [pc, #72]	; (80028dc <SysTick_Handler+0x90>)
 8002894:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
  Fingers_Status.Ring.Current_Counter++;
 8002898:	4b10      	ldr	r3, [pc, #64]	; (80028dc <SysTick_Handler+0x90>)
 800289a:	f8b3 31ec 	ldrh.w	r3, [r3, #492]	; 0x1ec
 800289e:	b29b      	uxth	r3, r3
 80028a0:	3301      	adds	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <SysTick_Handler+0x90>)
 80028a6:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
  Fingers_Status.Thumb.Current_Counter++;
 80028aa:	4b0c      	ldr	r3, [pc, #48]	; (80028dc <SysTick_Handler+0x90>)
 80028ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	3301      	adds	r3, #1
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	4b09      	ldr	r3, [pc, #36]	; (80028dc <SysTick_Handler+0x90>)
 80028b6:	849a      	strh	r2, [r3, #36]	; 0x24

  if(control_mode==position_mode)
 80028b8:	4b09      	ldr	r3, [pc, #36]	; (80028e0 <SysTick_Handler+0x94>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d108      	bne.n	80028d4 <SysTick_Handler+0x88>
  {
	  //PID_Compute(&Fingers_Status.Thumb.PID_Struct);
//	  PID_Compute(&Fingers_Status.Index.PID_Struct);
	  PID_Compute(&Fingers_Status.Middle.PID_Struct);
 80028c2:	4808      	ldr	r0, [pc, #32]	; (80028e4 <SysTick_Handler+0x98>)
 80028c4:	f000 fe58 	bl	8003578 <PID_Compute>
	  PID_Compute(&Fingers_Status.Ring.PID_Struct);
 80028c8:	4807      	ldr	r0, [pc, #28]	; (80028e8 <SysTick_Handler+0x9c>)
 80028ca:	f000 fe55 	bl	8003578 <PID_Compute>
	  PID_Compute(&Fingers_Status.Pinky.PID_Struct);
 80028ce:	4807      	ldr	r0, [pc, #28]	; (80028ec <SysTick_Handler+0xa0>)
 80028d0:	f000 fe52 	bl	8003578 <PID_Compute>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 80028d4:	bf00      	nop
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	200009f8 	.word	0x200009f8
 80028dc:	200006f0 	.word	0x200006f0
 80028e0:	20000327 	.word	0x20000327
 80028e4:	20000848 	.word	0x20000848
 80028e8:	200008e0 	.word	0x200008e0
 80028ec:	20000978 	.word	0x20000978

080028f0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder1_Pin);
 80028f4:	2001      	movs	r0, #1
 80028f6:	f003 ff2b 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}

080028fe <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder2_Pin);
 8002902:	2002      	movs	r0, #2
 8002904:	f003 ff24 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002908:	bf00      	nop
 800290a:	bd80      	pop	{r7, pc}

0800290c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder1_Pin);
 8002910:	2004      	movs	r0, #4
 8002912:	f003 ff1d 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002916:	bf00      	nop
 8002918:	bd80      	pop	{r7, pc}

0800291a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder2_Pin);
 800291e:	2010      	movs	r0, #16
 8002920:	f003 ff16 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}

08002928 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800292c:	4802      	ldr	r0, [pc, #8]	; (8002938 <DMA1_Channel2_IRQHandler+0x10>)
 800292e:	f003 fc3c 	bl	80061aa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	200003f0 	.word	0x200003f0

0800293c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder1_Pin);
 8002940:	2020      	movs	r0, #32
 8002942:	f003 ff05 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002946:	bf00      	nop
 8002948:	bd80      	pop	{r7, pc}

0800294a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder2_Pin);
 800294e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002952:	f003 fefd 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder2_Pin);
 8002956:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800295a:	f003 fef9 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder1_Pin);
 800295e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002962:	f003 fef5 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder1_Pin);
 8002966:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800296a:	f003 fef1 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder2_Pin);
 800296e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002972:	f003 feed 	bl	8006750 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002980:	4802      	ldr	r0, [pc, #8]	; (800298c <UART4_IRQHandler+0x10>)
 8002982:	f006 fc5f 	bl	8009244 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002986:	bf00      	nop
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	20000664 	.word	0x20000664

08002990 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <TIM7_IRQHandler+0x10>)
 8002996:	f005 fc39 	bl	800820c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200005cc 	.word	0x200005cc

080029a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
	return 1;
 80029a8:	2301      	movs	r3, #1
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <_kill>:

int _kill(int pid, int sig)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029be:	f009 faeb 	bl	800bf98 <__errno>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2216      	movs	r2, #22
 80029c6:	601a      	str	r2, [r3, #0]
	return -1;
 80029c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}

080029d4 <_exit>:

void _exit (int status)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029dc:	f04f 31ff 	mov.w	r1, #4294967295
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff ffe7 	bl	80029b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80029e6:	e7fe      	b.n	80029e6 <_exit+0x12>

080029e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	e00a      	b.n	8002a10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029fa:	f3af 8000 	nop.w
 80029fe:	4601      	mov	r1, r0
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	1c5a      	adds	r2, r3, #1
 8002a04:	60ba      	str	r2, [r7, #8]
 8002a06:	b2ca      	uxtb	r2, r1
 8002a08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	3301      	adds	r3, #1
 8002a0e:	617b      	str	r3, [r7, #20]
 8002a10:	697a      	ldr	r2, [r7, #20]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	dbf0      	blt.n	80029fa <_read+0x12>
	}

return len;
 8002a18:	687b      	ldr	r3, [r7, #4]
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}

08002a22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a22:	b580      	push	{r7, lr}
 8002a24:	b086      	sub	sp, #24
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	60f8      	str	r0, [r7, #12]
 8002a2a:	60b9      	str	r1, [r7, #8]
 8002a2c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	e009      	b.n	8002a48 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	60ba      	str	r2, [r7, #8]
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	3301      	adds	r3, #1
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	697a      	ldr	r2, [r7, #20]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	dbf1      	blt.n	8002a34 <_write+0x12>
	}
	return len;
 8002a50:	687b      	ldr	r3, [r7, #4]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3718      	adds	r7, #24
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <_close>:

int _close(int file)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
	return -1;
 8002a62:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a82:	605a      	str	r2, [r3, #4]
	return 0;
 8002a84:	2300      	movs	r3, #0
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <_isatty>:

int _isatty(int file)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
	return 1;
 8002a9a:	2301      	movs	r3, #1
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
	return 0;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
	...

08002ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002acc:	4a14      	ldr	r2, [pc, #80]	; (8002b20 <_sbrk+0x5c>)
 8002ace:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <_sbrk+0x60>)
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ad8:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <_sbrk+0x64>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d102      	bne.n	8002ae6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ae0:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <_sbrk+0x64>)
 8002ae2:	4a12      	ldr	r2, [pc, #72]	; (8002b2c <_sbrk+0x68>)
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ae6:	4b10      	ldr	r3, [pc, #64]	; (8002b28 <_sbrk+0x64>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4413      	add	r3, r2
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d207      	bcs.n	8002b04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002af4:	f009 fa50 	bl	800bf98 <__errno>
 8002af8:	4603      	mov	r3, r0
 8002afa:	220c      	movs	r2, #12
 8002afc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295
 8002b02:	e009      	b.n	8002b18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b04:	4b08      	ldr	r3, [pc, #32]	; (8002b28 <_sbrk+0x64>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b0a:	4b07      	ldr	r3, [pc, #28]	; (8002b28 <_sbrk+0x64>)
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	4a05      	ldr	r2, [pc, #20]	; (8002b28 <_sbrk+0x64>)
 8002b14:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b16:	68fb      	ldr	r3, [r7, #12]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20018000 	.word	0x20018000
 8002b24:	00000400 	.word	0x00000400
 8002b28:	20000498 	.word	0x20000498
 8002b2c:	20000b50 	.word	0x20000b50

08002b30 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b34:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <SystemInit+0x20>)
 8002b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b3a:	4a05      	ldr	r2, [pc, #20]	; (8002b50 <SystemInit+0x20>)
 8002b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b096      	sub	sp, #88	; 0x58
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b5a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	605a      	str	r2, [r3, #4]
 8002b64:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	601a      	str	r2, [r3, #0]
 8002b6e:	605a      	str	r2, [r3, #4]
 8002b70:	609a      	str	r2, [r3, #8]
 8002b72:	60da      	str	r2, [r3, #12]
 8002b74:	611a      	str	r2, [r3, #16]
 8002b76:	615a      	str	r2, [r3, #20]
 8002b78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002b7a:	1d3b      	adds	r3, r7, #4
 8002b7c:	222c      	movs	r2, #44	; 0x2c
 8002b7e:	2100      	movs	r1, #0
 8002b80:	4618      	mov	r0, r3
 8002b82:	f009 f98e 	bl	800bea2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002b86:	4b3e      	ldr	r3, [pc, #248]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002b88:	4a3e      	ldr	r2, [pc, #248]	; (8002c84 <MX_TIM1_Init+0x130>)
 8002b8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002b8c:	4b3c      	ldr	r3, [pc, #240]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002b8e:	2218      	movs	r2, #24
 8002b90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b92:	4b3b      	ldr	r3, [pc, #236]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002b98:	4b39      	ldr	r3, [pc, #228]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002b9a:	2263      	movs	r2, #99	; 0x63
 8002b9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b9e:	4b38      	ldr	r3, [pc, #224]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002ba4:	4b36      	ldr	r3, [pc, #216]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002baa:	4b35      	ldr	r3, [pc, #212]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002bb0:	4833      	ldr	r0, [pc, #204]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002bb2:	f005 f9cd 	bl	8007f50 <HAL_TIM_PWM_Init>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002bbc:	f7ff fdee 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002bcc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	482b      	ldr	r0, [pc, #172]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002bd4:	f006 f8ee 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002bde:	f7ff fddd 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002be2:	2360      	movs	r3, #96	; 0x60
 8002be4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002be6:	2300      	movs	r3, #0
 8002be8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bea:	2300      	movs	r3, #0
 8002bec:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002bf2:	2304      	movs	r3, #4
 8002bf4:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002bfe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c02:	2200      	movs	r2, #0
 8002c04:	4619      	mov	r1, r3
 8002c06:	481e      	ldr	r0, [pc, #120]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002c08:	f005 fc02 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002c12:	f7ff fdc3 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c1a:	2204      	movs	r2, #4
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4818      	ldr	r0, [pc, #96]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002c20:	f005 fbf6 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002c2a:	f7ff fdb7 	bl	800279c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c42:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c46:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002c50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002c5e:	1d3b      	adds	r3, r7, #4
 8002c60:	4619      	mov	r1, r3
 8002c62:	4807      	ldr	r0, [pc, #28]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002c64:	f006 f92e 	bl	8008ec4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8002c6e:	f7ff fd95 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002c72:	4803      	ldr	r0, [pc, #12]	; (8002c80 <MX_TIM1_Init+0x12c>)
 8002c74:	f000 fa9a 	bl	80031ac <HAL_TIM_MspPostInit>

}
 8002c78:	bf00      	nop
 8002c7a:	3758      	adds	r7, #88	; 0x58
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	2000049c 	.word	0x2000049c
 8002c84:	40012c00 	.word	0x40012c00

08002c88 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b08a      	sub	sp, #40	; 0x28
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c8e:	f107 031c 	add.w	r3, r7, #28
 8002c92:	2200      	movs	r2, #0
 8002c94:	601a      	str	r2, [r3, #0]
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c9a:	463b      	mov	r3, r7
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
 8002ca8:	615a      	str	r2, [r3, #20]
 8002caa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cac:	4b27      	ldr	r3, [pc, #156]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24;
 8002cb4:	4b25      	ldr	r3, [pc, #148]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cb6:	2218      	movs	r2, #24
 8002cb8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cba:	4b24      	ldr	r3, [pc, #144]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002cc0:	4b22      	ldr	r3, [pc, #136]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cc2:	2263      	movs	r2, #99	; 0x63
 8002cc4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc6:	4b21      	ldr	r3, [pc, #132]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ccc:	4b1f      	ldr	r3, [pc, #124]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002cd2:	481e      	ldr	r0, [pc, #120]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cd4:	f005 f93c 	bl	8007f50 <HAL_TIM_PWM_Init>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002cde:	f7ff fd5d 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cea:	f107 031c 	add.w	r3, r7, #28
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4816      	ldr	r0, [pc, #88]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002cf2:	f006 f85f 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002cfc:	f7ff fd4e 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d00:	2360      	movs	r3, #96	; 0x60
 8002d02:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002d04:	2300      	movs	r3, #0
 8002d06:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002d0c:	2304      	movs	r3, #4
 8002d0e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d10:	463b      	mov	r3, r7
 8002d12:	2208      	movs	r2, #8
 8002d14:	4619      	mov	r1, r3
 8002d16:	480d      	ldr	r0, [pc, #52]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002d18:	f005 fb7a 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002d22:	f7ff fd3b 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d26:	463b      	mov	r3, r7
 8002d28:	220c      	movs	r2, #12
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	4807      	ldr	r0, [pc, #28]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002d2e:	f005 fb6f 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002d38:	f7ff fd30 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002d3c:	4803      	ldr	r0, [pc, #12]	; (8002d4c <MX_TIM2_Init+0xc4>)
 8002d3e:	f000 fa35 	bl	80031ac <HAL_TIM_MspPostInit>

}
 8002d42:	bf00      	nop
 8002d44:	3728      	adds	r7, #40	; 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200004e8 	.word	0x200004e8

08002d50 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08a      	sub	sp, #40	; 0x28
 8002d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d56:	f107 031c 	add.w	r3, r7, #28
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]
 8002d5e:	605a      	str	r2, [r3, #4]
 8002d60:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d62:	463b      	mov	r3, r7
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
 8002d70:	615a      	str	r2, [r3, #20]
 8002d72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d74:	4b26      	ldr	r3, [pc, #152]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d76:	4a27      	ldr	r2, [pc, #156]	; (8002e14 <MX_TIM3_Init+0xc4>)
 8002d78:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 8002d7a:	4b25      	ldr	r3, [pc, #148]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d7c:	2218      	movs	r2, #24
 8002d7e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d80:	4b23      	ldr	r3, [pc, #140]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d82:	2200      	movs	r2, #0
 8002d84:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002d86:	4b22      	ldr	r3, [pc, #136]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d88:	2263      	movs	r2, #99	; 0x63
 8002d8a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d8c:	4b20      	ldr	r3, [pc, #128]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d8e:	2200      	movs	r2, #0
 8002d90:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d92:	4b1f      	ldr	r3, [pc, #124]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002d98:	481d      	ldr	r0, [pc, #116]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002d9a:	f005 f8d9 	bl	8007f50 <HAL_TIM_PWM_Init>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002da4:	f7ff fcfa 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da8:	2300      	movs	r3, #0
 8002daa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dac:	2300      	movs	r3, #0
 8002dae:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002db0:	f107 031c 	add.w	r3, r7, #28
 8002db4:	4619      	mov	r1, r3
 8002db6:	4816      	ldr	r0, [pc, #88]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002db8:	f005 fffc 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002dc2:	f7ff fceb 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002dc6:	2360      	movs	r3, #96	; 0x60
 8002dc8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002dd2:	2304      	movs	r3, #4
 8002dd4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002dd6:	463b      	mov	r3, r7
 8002dd8:	2200      	movs	r2, #0
 8002dda:	4619      	mov	r1, r3
 8002ddc:	480c      	ldr	r0, [pc, #48]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002dde:	f005 fb17 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d001      	beq.n	8002dec <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002de8:	f7ff fcd8 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002dec:	463b      	mov	r3, r7
 8002dee:	2204      	movs	r2, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4807      	ldr	r0, [pc, #28]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002df4:	f005 fb0c 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d001      	beq.n	8002e02 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002dfe:	f7ff fccd 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e02:	4803      	ldr	r0, [pc, #12]	; (8002e10 <MX_TIM3_Init+0xc0>)
 8002e04:	f000 f9d2 	bl	80031ac <HAL_TIM_MspPostInit>

}
 8002e08:	bf00      	nop
 8002e0a:	3728      	adds	r7, #40	; 0x28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	20000534 	.word	0x20000534
 8002e14:	40000400 	.word	0x40000400

08002e18 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08a      	sub	sp, #40	; 0x28
 8002e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e1e:	f107 031c 	add.w	r3, r7, #28
 8002e22:	2200      	movs	r2, #0
 8002e24:	601a      	str	r2, [r3, #0]
 8002e26:	605a      	str	r2, [r3, #4]
 8002e28:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e2a:	463b      	mov	r3, r7
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	605a      	str	r2, [r3, #4]
 8002e32:	609a      	str	r2, [r3, #8]
 8002e34:	60da      	str	r2, [r3, #12]
 8002e36:	611a      	str	r2, [r3, #16]
 8002e38:	615a      	str	r2, [r3, #20]
 8002e3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e3c:	4b26      	ldr	r3, [pc, #152]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e3e:	4a27      	ldr	r2, [pc, #156]	; (8002edc <MX_TIM4_Init+0xc4>)
 8002e40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 24;
 8002e42:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e44:	2218      	movs	r2, #24
 8002e46:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e48:	4b23      	ldr	r3, [pc, #140]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002e4e:	4b22      	ldr	r3, [pc, #136]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e50:	2263      	movs	r2, #99	; 0x63
 8002e52:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e54:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e5a:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002e60:	481d      	ldr	r0, [pc, #116]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e62:	f005 f875 	bl	8007f50 <HAL_TIM_PWM_Init>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002e6c:	f7ff fc96 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e70:	2300      	movs	r3, #0
 8002e72:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e74:	2300      	movs	r3, #0
 8002e76:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e78:	f107 031c 	add.w	r3, r7, #28
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4816      	ldr	r0, [pc, #88]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002e80:	f005 ff98 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002e8a:	f7ff fc87 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e8e:	2360      	movs	r3, #96	; 0x60
 8002e90:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e96:	2300      	movs	r3, #0
 8002e98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002e9a:	2304      	movs	r3, #4
 8002e9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e9e:	463b      	mov	r3, r7
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	480c      	ldr	r0, [pc, #48]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002ea6:	f005 fab3 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002eb0:	f7ff fc74 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002eb4:	463b      	mov	r3, r7
 8002eb6:	2204      	movs	r2, #4
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4807      	ldr	r0, [pc, #28]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002ebc:	f005 faa8 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002ec6:	f7ff fc69 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002eca:	4803      	ldr	r0, [pc, #12]	; (8002ed8 <MX_TIM4_Init+0xc0>)
 8002ecc:	f000 f96e 	bl	80031ac <HAL_TIM_MspPostInit>

}
 8002ed0:	bf00      	nop
 8002ed2:	3728      	adds	r7, #40	; 0x28
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20000580 	.word	0x20000580
 8002edc:	40000800 	.word	0x40000800

08002ee0 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee6:	1d3b      	adds	r3, r7, #4
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002ef0:	4b15      	ldr	r3, [pc, #84]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002ef2:	4a16      	ldr	r2, [pc, #88]	; (8002f4c <MX_TIM7_Init+0x6c>)
 8002ef4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 8002ef6:	4b14      	ldr	r3, [pc, #80]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002ef8:	f240 321f 	movw	r2, #799	; 0x31f
 8002efc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002efe:	4b12      	ldr	r3, [pc, #72]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8002f04:	4b10      	ldr	r3, [pc, #64]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002f06:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f0a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f0c:	4b0e      	ldr	r3, [pc, #56]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f12:	480d      	ldr	r0, [pc, #52]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002f14:	f004 ff54 	bl	8007dc0 <HAL_TIM_Base_Init>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d001      	beq.n	8002f22 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002f1e:	f7ff fc3d 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f22:	2300      	movs	r3, #0
 8002f24:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f2a:	1d3b      	adds	r3, r7, #4
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4806      	ldr	r0, [pc, #24]	; (8002f48 <MX_TIM7_Init+0x68>)
 8002f30:	f005 ff40 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d001      	beq.n	8002f3e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002f3a:	f7ff fc2f 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002f3e:	bf00      	nop
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	200005cc 	.word	0x200005cc
 8002f4c:	40001400 	.word	0x40001400

08002f50 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b096      	sub	sp, #88	; 0x58
 8002f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f56:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	601a      	str	r2, [r3, #0]
 8002f5e:	605a      	str	r2, [r3, #4]
 8002f60:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f66:	2200      	movs	r2, #0
 8002f68:	601a      	str	r2, [r3, #0]
 8002f6a:	605a      	str	r2, [r3, #4]
 8002f6c:	609a      	str	r2, [r3, #8]
 8002f6e:	60da      	str	r2, [r3, #12]
 8002f70:	611a      	str	r2, [r3, #16]
 8002f72:	615a      	str	r2, [r3, #20]
 8002f74:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002f76:	1d3b      	adds	r3, r7, #4
 8002f78:	222c      	movs	r2, #44	; 0x2c
 8002f7a:	2100      	movs	r1, #0
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f008 ff90 	bl	800bea2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002f82:	4b3e      	ldr	r3, [pc, #248]	; (800307c <MX_TIM8_Init+0x12c>)
 8002f84:	4a3e      	ldr	r2, [pc, #248]	; (8003080 <MX_TIM8_Init+0x130>)
 8002f86:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 24;
 8002f88:	4b3c      	ldr	r3, [pc, #240]	; (800307c <MX_TIM8_Init+0x12c>)
 8002f8a:	2218      	movs	r2, #24
 8002f8c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f8e:	4b3b      	ldr	r3, [pc, #236]	; (800307c <MX_TIM8_Init+0x12c>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8002f94:	4b39      	ldr	r3, [pc, #228]	; (800307c <MX_TIM8_Init+0x12c>)
 8002f96:	2263      	movs	r2, #99	; 0x63
 8002f98:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f9a:	4b38      	ldr	r3, [pc, #224]	; (800307c <MX_TIM8_Init+0x12c>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002fa0:	4b36      	ldr	r3, [pc, #216]	; (800307c <MX_TIM8_Init+0x12c>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fa6:	4b35      	ldr	r3, [pc, #212]	; (800307c <MX_TIM8_Init+0x12c>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002fac:	4833      	ldr	r0, [pc, #204]	; (800307c <MX_TIM8_Init+0x12c>)
 8002fae:	f004 ffcf 	bl	8007f50 <HAL_TIM_PWM_Init>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002fb8:	f7ff fbf0 	bl	800279c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002fc8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002fcc:	4619      	mov	r1, r3
 8002fce:	482b      	ldr	r0, [pc, #172]	; (800307c <MX_TIM8_Init+0x12c>)
 8002fd0:	f005 fef0 	bl	8008db4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8002fda:	f7ff fbdf 	bl	800279c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fde:	2360      	movs	r3, #96	; 0x60
 8002fe0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002fea:	2300      	movs	r3, #0
 8002fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002fee:	2304      	movs	r3, #4
 8002ff0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ffa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002ffe:	2200      	movs	r2, #0
 8003000:	4619      	mov	r1, r3
 8003002:	481e      	ldr	r0, [pc, #120]	; (800307c <MX_TIM8_Init+0x12c>)
 8003004:	f005 fa04 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8003008:	4603      	mov	r3, r0
 800300a:	2b00      	cmp	r3, #0
 800300c:	d001      	beq.n	8003012 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800300e:	f7ff fbc5 	bl	800279c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003012:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003016:	2204      	movs	r2, #4
 8003018:	4619      	mov	r1, r3
 800301a:	4818      	ldr	r0, [pc, #96]	; (800307c <MX_TIM8_Init+0x12c>)
 800301c:	f005 f9f8 	bl	8008410 <HAL_TIM_PWM_ConfigChannel>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <MX_TIM8_Init+0xda>
  {
    Error_Handler();
 8003026:	f7ff fbb9 	bl	800279c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800302a:	2300      	movs	r3, #0
 800302c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003032:	2300      	movs	r3, #0
 8003034:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003036:	2300      	movs	r3, #0
 8003038:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800303a:	2300      	movs	r3, #0
 800303c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800303e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003042:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003044:	2300      	movs	r3, #0
 8003046:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003048:	2300      	movs	r3, #0
 800304a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800304c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003050:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003052:	2300      	movs	r3, #0
 8003054:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003056:	2300      	movs	r3, #0
 8003058:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800305a:	1d3b      	adds	r3, r7, #4
 800305c:	4619      	mov	r1, r3
 800305e:	4807      	ldr	r0, [pc, #28]	; (800307c <MX_TIM8_Init+0x12c>)
 8003060:	f005 ff30 	bl	8008ec4 <HAL_TIMEx_ConfigBreakDeadTime>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 800306a:	f7ff fb97 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800306e:	4803      	ldr	r0, [pc, #12]	; (800307c <MX_TIM8_Init+0x12c>)
 8003070:	f000 f89c 	bl	80031ac <HAL_TIM_MspPostInit>

}
 8003074:	bf00      	nop
 8003076:	3758      	adds	r7, #88	; 0x58
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000618 	.word	0x20000618
 8003080:	40013400 	.word	0x40013400

08003084 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003084:	b480      	push	{r7}
 8003086:	b089      	sub	sp, #36	; 0x24
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a2e      	ldr	r2, [pc, #184]	; (800314c <HAL_TIM_PWM_MspInit+0xc8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d10c      	bne.n	80030b0 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003096:	4b2e      	ldr	r3, [pc, #184]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003098:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800309a:	4a2d      	ldr	r2, [pc, #180]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 800309c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030a0:	6613      	str	r3, [r2, #96]	; 0x60
 80030a2:	4b2b      	ldr	r3, [pc, #172]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030aa:	61fb      	str	r3, [r7, #28]
 80030ac:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80030ae:	e046      	b.n	800313e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030b8:	d10c      	bne.n	80030d4 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030ba:	4b25      	ldr	r3, [pc, #148]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030be:	4a24      	ldr	r2, [pc, #144]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030c0:	f043 0301 	orr.w	r3, r3, #1
 80030c4:	6593      	str	r3, [r2, #88]	; 0x58
 80030c6:	4b22      	ldr	r3, [pc, #136]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ca:	f003 0301 	and.w	r3, r3, #1
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	69bb      	ldr	r3, [r7, #24]
}
 80030d2:	e034      	b.n	800313e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM3)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a1e      	ldr	r2, [pc, #120]	; (8003154 <HAL_TIM_PWM_MspInit+0xd0>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d10c      	bne.n	80030f8 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80030de:	4b1c      	ldr	r3, [pc, #112]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e2:	4a1b      	ldr	r2, [pc, #108]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030e4:	f043 0302 	orr.w	r3, r3, #2
 80030e8:	6593      	str	r3, [r2, #88]	; 0x58
 80030ea:	4b19      	ldr	r3, [pc, #100]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 80030ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	697b      	ldr	r3, [r7, #20]
}
 80030f6:	e022      	b.n	800313e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM4)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a16      	ldr	r2, [pc, #88]	; (8003158 <HAL_TIM_PWM_MspInit+0xd4>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d10c      	bne.n	800311c <HAL_TIM_PWM_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003102:	4b13      	ldr	r3, [pc, #76]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	4a12      	ldr	r2, [pc, #72]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003108:	f043 0304 	orr.w	r3, r3, #4
 800310c:	6593      	str	r3, [r2, #88]	; 0x58
 800310e:	4b10      	ldr	r3, [pc, #64]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	f003 0304 	and.w	r3, r3, #4
 8003116:	613b      	str	r3, [r7, #16]
 8003118:	693b      	ldr	r3, [r7, #16]
}
 800311a:	e010      	b.n	800313e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM8)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a0e      	ldr	r2, [pc, #56]	; (800315c <HAL_TIM_PWM_MspInit+0xd8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d10b      	bne.n	800313e <HAL_TIM_PWM_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003126:	4b0a      	ldr	r3, [pc, #40]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800312a:	4a09      	ldr	r2, [pc, #36]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 800312c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003130:	6613      	str	r3, [r2, #96]	; 0x60
 8003132:	4b07      	ldr	r3, [pc, #28]	; (8003150 <HAL_TIM_PWM_MspInit+0xcc>)
 8003134:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003136:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
}
 800313e:	bf00      	nop
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40012c00 	.word	0x40012c00
 8003150:	40021000 	.word	0x40021000
 8003154:	40000400 	.word	0x40000400
 8003158:	40000800 	.word	0x40000800
 800315c:	40013400 	.word	0x40013400

08003160 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a0d      	ldr	r2, [pc, #52]	; (80031a4 <HAL_TIM_Base_MspInit+0x44>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d113      	bne.n	800319a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003172:	4b0d      	ldr	r3, [pc, #52]	; (80031a8 <HAL_TIM_Base_MspInit+0x48>)
 8003174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003176:	4a0c      	ldr	r2, [pc, #48]	; (80031a8 <HAL_TIM_Base_MspInit+0x48>)
 8003178:	f043 0320 	orr.w	r3, r3, #32
 800317c:	6593      	str	r3, [r2, #88]	; 0x58
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <HAL_TIM_Base_MspInit+0x48>)
 8003180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003182:	f003 0320 	and.w	r3, r3, #32
 8003186:	60fb      	str	r3, [r7, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	2101      	movs	r1, #1
 800318e:	2037      	movs	r0, #55	; 0x37
 8003190:	f002 fe3d 	bl	8005e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003194:	2037      	movs	r0, #55	; 0x37
 8003196:	f002 fe56 	bl	8005e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	40001400 	.word	0x40001400
 80031a8:	40021000 	.word	0x40021000

080031ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08c      	sub	sp, #48	; 0x30
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b4:	f107 031c 	add.w	r3, r7, #28
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	60da      	str	r2, [r3, #12]
 80031c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a56      	ldr	r2, [pc, #344]	; (8003324 <HAL_TIM_MspPostInit+0x178>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d11e      	bne.n	800320c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ce:	4b56      	ldr	r3, [pc, #344]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80031d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d2:	4a55      	ldr	r2, [pc, #340]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031da:	4b53      	ldr	r3, [pc, #332]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	61bb      	str	r3, [r7, #24]
 80031e4:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = IN2_Motor1_Pin|IN1_Motor1_Pin;
 80031e6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ec:	2302      	movs	r3, #2
 80031ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80031f8:	2301      	movs	r3, #1
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031fc:	f107 031c 	add.w	r3, r7, #28
 8003200:	4619      	mov	r1, r3
 8003202:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003206:	f003 f8af 	bl	8006368 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800320a:	e087      	b.n	800331c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM2)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003214:	d11d      	bne.n	8003252 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003216:	4b44      	ldr	r3, [pc, #272]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 8003218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800321a:	4a43      	ldr	r2, [pc, #268]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 800321c:	f043 0302 	orr.w	r3, r3, #2
 8003220:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003222:	4b41      	ldr	r3, [pc, #260]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 8003224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = IN1_Motor3_Pin|IN2_Motor3_Pin;
 800322e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003234:	2302      	movs	r3, #2
 8003236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323c:	2300      	movs	r3, #0
 800323e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003240:	2301      	movs	r3, #1
 8003242:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 031c 	add.w	r3, r7, #28
 8003248:	4619      	mov	r1, r3
 800324a:	4838      	ldr	r0, [pc, #224]	; (800332c <HAL_TIM_MspPostInit+0x180>)
 800324c:	f003 f88c 	bl	8006368 <HAL_GPIO_Init>
}
 8003250:	e064      	b.n	800331c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM3)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a36      	ldr	r2, [pc, #216]	; (8003330 <HAL_TIM_MspPostInit+0x184>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d11c      	bne.n	8003296 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800325c:	4b32      	ldr	r3, [pc, #200]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 800325e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003260:	4a31      	ldr	r2, [pc, #196]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 8003262:	f043 0302 	orr.w	r3, r3, #2
 8003266:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003268:	4b2f      	ldr	r3, [pc, #188]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 800326a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IN2_Motor5_Pin|IN1_Motor5_Pin;
 8003274:	2330      	movs	r3, #48	; 0x30
 8003276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003278:	2302      	movs	r3, #2
 800327a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003280:	2300      	movs	r3, #0
 8003282:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003284:	2302      	movs	r3, #2
 8003286:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003288:	f107 031c 	add.w	r3, r7, #28
 800328c:	4619      	mov	r1, r3
 800328e:	4827      	ldr	r0, [pc, #156]	; (800332c <HAL_TIM_MspPostInit+0x180>)
 8003290:	f003 f86a 	bl	8006368 <HAL_GPIO_Init>
}
 8003294:	e042      	b.n	800331c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM4)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a26      	ldr	r2, [pc, #152]	; (8003334 <HAL_TIM_MspPostInit+0x188>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d11c      	bne.n	80032da <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032a0:	4b21      	ldr	r3, [pc, #132]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a4:	4a20      	ldr	r2, [pc, #128]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032a6:	f043 0302 	orr.w	r3, r3, #2
 80032aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032ac:	4b1e      	ldr	r3, [pc, #120]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	60fb      	str	r3, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_Motor4_Pin|IN1_Motor4_Pin;
 80032b8:	23c0      	movs	r3, #192	; 0xc0
 80032ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032bc:	2302      	movs	r3, #2
 80032be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c0:	2300      	movs	r3, #0
 80032c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c4:	2300      	movs	r3, #0
 80032c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80032c8:	2302      	movs	r3, #2
 80032ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032cc:	f107 031c 	add.w	r3, r7, #28
 80032d0:	4619      	mov	r1, r3
 80032d2:	4816      	ldr	r0, [pc, #88]	; (800332c <HAL_TIM_MspPostInit+0x180>)
 80032d4:	f003 f848 	bl	8006368 <HAL_GPIO_Init>
}
 80032d8:	e020      	b.n	800331c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM8)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a16      	ldr	r2, [pc, #88]	; (8003338 <HAL_TIM_MspPostInit+0x18c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d11b      	bne.n	800331c <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032e4:	4b10      	ldr	r3, [pc, #64]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032e8:	4a0f      	ldr	r2, [pc, #60]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032ea:	f043 0304 	orr.w	r3, r3, #4
 80032ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032f0:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <HAL_TIM_MspPostInit+0x17c>)
 80032f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN2_Motor2_Pin|IN1_Motor2_Pin;
 80032fc:	23c0      	movs	r3, #192	; 0xc0
 80032fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003300:	2302      	movs	r3, #2
 8003302:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003304:	2300      	movs	r3, #0
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003308:	2300      	movs	r3, #0
 800330a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800330c:	2303      	movs	r3, #3
 800330e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003310:	f107 031c 	add.w	r3, r7, #28
 8003314:	4619      	mov	r1, r3
 8003316:	4809      	ldr	r0, [pc, #36]	; (800333c <HAL_TIM_MspPostInit+0x190>)
 8003318:	f003 f826 	bl	8006368 <HAL_GPIO_Init>
}
 800331c:	bf00      	nop
 800331e:	3730      	adds	r7, #48	; 0x30
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40012c00 	.word	0x40012c00
 8003328:	40021000 	.word	0x40021000
 800332c:	48000400 	.word	0x48000400
 8003330:	40000400 	.word	0x40000400
 8003334:	40000800 	.word	0x40000800
 8003338:	40013400 	.word	0x40013400
 800333c:	48000800 	.word	0x48000800

08003340 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003344:	4b14      	ldr	r3, [pc, #80]	; (8003398 <MX_UART4_Init+0x58>)
 8003346:	4a15      	ldr	r2, [pc, #84]	; (800339c <MX_UART4_Init+0x5c>)
 8003348:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800334a:	4b13      	ldr	r3, [pc, #76]	; (8003398 <MX_UART4_Init+0x58>)
 800334c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003350:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003352:	4b11      	ldr	r3, [pc, #68]	; (8003398 <MX_UART4_Init+0x58>)
 8003354:	2200      	movs	r2, #0
 8003356:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003358:	4b0f      	ldr	r3, [pc, #60]	; (8003398 <MX_UART4_Init+0x58>)
 800335a:	2200      	movs	r2, #0
 800335c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800335e:	4b0e      	ldr	r3, [pc, #56]	; (8003398 <MX_UART4_Init+0x58>)
 8003360:	2200      	movs	r2, #0
 8003362:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003364:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <MX_UART4_Init+0x58>)
 8003366:	220c      	movs	r2, #12
 8003368:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800336a:	4b0b      	ldr	r3, [pc, #44]	; (8003398 <MX_UART4_Init+0x58>)
 800336c:	2200      	movs	r2, #0
 800336e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003370:	4b09      	ldr	r3, [pc, #36]	; (8003398 <MX_UART4_Init+0x58>)
 8003372:	2200      	movs	r2, #0
 8003374:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003376:	4b08      	ldr	r3, [pc, #32]	; (8003398 <MX_UART4_Init+0x58>)
 8003378:	2200      	movs	r2, #0
 800337a:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800337c:	4b06      	ldr	r3, [pc, #24]	; (8003398 <MX_UART4_Init+0x58>)
 800337e:	2200      	movs	r2, #0
 8003380:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8003382:	4805      	ldr	r0, [pc, #20]	; (8003398 <MX_UART4_Init+0x58>)
 8003384:	f005 fe3a 	bl	8008ffc <HAL_UART_Init>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800338e:	f7ff fa05 	bl	800279c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	20000664 	.word	0x20000664
 800339c:	40004c00 	.word	0x40004c00

080033a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b0ac      	sub	sp, #176	; 0xb0
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
 80033b2:	609a      	str	r2, [r3, #8]
 80033b4:	60da      	str	r2, [r3, #12]
 80033b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033b8:	f107 0314 	add.w	r3, r7, #20
 80033bc:	2288      	movs	r2, #136	; 0x88
 80033be:	2100      	movs	r1, #0
 80033c0:	4618      	mov	r0, r3
 80033c2:	f008 fd6e 	bl	800bea2 <memset>
  if(uartHandle->Instance==UART4)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a25      	ldr	r2, [pc, #148]	; (8003460 <HAL_UART_MspInit+0xc0>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d143      	bne.n	8003458 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80033d0:	2308      	movs	r3, #8
 80033d2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80033d4:	2300      	movs	r3, #0
 80033d6:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033d8:	f107 0314 	add.w	r3, r7, #20
 80033dc:	4618      	mov	r0, r3
 80033de:	f004 f833 	bl	8007448 <HAL_RCCEx_PeriphCLKConfig>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80033e8:	f7ff f9d8 	bl	800279c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80033ec:	4b1d      	ldr	r3, [pc, #116]	; (8003464 <HAL_UART_MspInit+0xc4>)
 80033ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f0:	4a1c      	ldr	r2, [pc, #112]	; (8003464 <HAL_UART_MspInit+0xc4>)
 80033f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80033f6:	6593      	str	r3, [r2, #88]	; 0x58
 80033f8:	4b1a      	ldr	r3, [pc, #104]	; (8003464 <HAL_UART_MspInit+0xc4>)
 80033fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003400:	613b      	str	r3, [r7, #16]
 8003402:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003404:	4b17      	ldr	r3, [pc, #92]	; (8003464 <HAL_UART_MspInit+0xc4>)
 8003406:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003408:	4a16      	ldr	r2, [pc, #88]	; (8003464 <HAL_UART_MspInit+0xc4>)
 800340a:	f043 0304 	orr.w	r3, r3, #4
 800340e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003410:	4b14      	ldr	r3, [pc, #80]	; (8003464 <HAL_UART_MspInit+0xc4>)
 8003412:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003414:	f003 0304 	and.w	r3, r3, #4
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800341c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003420:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003424:	2302      	movs	r3, #2
 8003426:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800342a:	2301      	movs	r3, #1
 800342c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003430:	2303      	movs	r3, #3
 8003432:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003436:	2308      	movs	r3, #8
 8003438:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800343c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003440:	4619      	mov	r1, r3
 8003442:	4809      	ldr	r0, [pc, #36]	; (8003468 <HAL_UART_MspInit+0xc8>)
 8003444:	f002 ff90 	bl	8006368 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003448:	2200      	movs	r2, #0
 800344a:	2100      	movs	r1, #0
 800344c:	2034      	movs	r0, #52	; 0x34
 800344e:	f002 fcde 	bl	8005e0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003452:	2034      	movs	r0, #52	; 0x34
 8003454:	f002 fcf7 	bl	8005e46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 8003458:	bf00      	nop
 800345a:	37b0      	adds	r7, #176	; 0xb0
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40004c00 	.word	0x40004c00
 8003464:	40021000 	.word	0x40021000
 8003468:	48000800 	.word	0x48000800

0800346c <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347c:	6879      	ldr	r1, [r7, #4]
 800347e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

	if (uPID->OutputSum > uPID->OutMax)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800349c:	f7fd fb3c 	bl	8000b18 <__aeabi_dcmpgt>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d006      	beq.n	80034b4 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 80034b2:	e011      	b.n	80034d8 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80034c0:	f7fd fb0c 	bl	8000adc <__aeabi_dcmplt>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d100      	bne.n	80034cc <PID_Init+0x60>
}
 80034ca:	e005      	b.n	80034d8 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80034d2:	6879      	ldr	r1, [r7, #4]
 80034d4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 80034d8:	bf00      	nop
 80034da:	3708      	adds	r7, #8
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6278      	str	r0, [r7, #36]	; 0x24
 80034e8:	6239      	str	r1, [r7, #32]
 80034ea:	61fa      	str	r2, [r7, #28]
 80034ec:	61bb      	str	r3, [r7, #24]
 80034ee:	ed87 0b04 	vstr	d0, [r7, #16]
 80034f2:	ed87 1b02 	vstr	d1, [r7, #8]
 80034f6:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	69fa      	ldr	r2, [r7, #28]
 80034fe:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	6a3a      	ldr	r2, [r7, #32]
 8003504:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800350c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350e:	2200      	movs	r2, #0
 8003510:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8003512:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8003568 <PID+0x88>
 8003516:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8003570 <PID+0x90>
 800351a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800351c:	f000 f956 	bl	80037cc <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8003520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003522:	2264      	movs	r2, #100	; 0x64
 8003524:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8003526:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800352a:	4619      	mov	r1, r3
 800352c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800352e:	f000 fa63 	bl	80039f8 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8003532:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003536:	4619      	mov	r1, r3
 8003538:	ed97 2b00 	vldr	d2, [r7]
 800353c:	ed97 1b02 	vldr	d1, [r7, #8]
 8003540:	ed97 0b04 	vldr	d0, [r7, #16]
 8003544:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003546:	f000 f9af 	bl	80038a8 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800354a:	f001 f877 	bl	800463c <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	1ad2      	subs	r2, r2, r3
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	605a      	str	r2, [r3, #4]

}
 800355a:	bf00      	nop
 800355c:	3728      	adds	r7, #40	; 0x28
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	f3af 8000 	nop.w
 8003568:	00000000 	.word	0x00000000
 800356c:	406fe000 	.word	0x406fe000
	...

08003578 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 8003578:	b5b0      	push	{r4, r5, r7, lr}
 800357a:	b08c      	sub	sp, #48	; 0x30
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	785b      	ldrb	r3, [r3, #1]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d101      	bne.n	800358c <PID_Compute+0x14>
	{
		return _FALSE;
 8003588:	2300      	movs	r3, #0
 800358a:	e0f5      	b.n	8003778 <PID_Compute+0x200>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800358c:	f001 f856 	bl	800463c <HAL_GetTick>
 8003590:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	6a3a      	ldr	r2, [r7, #32]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	f0c0 80e7 	bcc.w	8003776 <PID_Compute+0x1fe>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035c0:	f7fc fe62 	bl	8000288 <__aeabi_dsub>
 80035c4:	4602      	mov	r2, r0
 80035c6:	460b      	mov	r3, r1
 80035c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 80035d2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80035d6:	f7fc fe57 	bl	8000288 <__aeabi_dsub>
 80035da:	4602      	mov	r2, r0
 80035dc:	460b      	mov	r3, r1
 80035de:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80035ee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80035f2:	f7fd f801 	bl	80005f8 <__aeabi_dmul>
 80035f6:	4602      	mov	r2, r0
 80035f8:	460b      	mov	r3, r1
 80035fa:	4620      	mov	r0, r4
 80035fc:	4629      	mov	r1, r5
 80035fe:	f7fc fe45 	bl	800028c <__adddf3>
 8003602:	4602      	mov	r2, r0
 8003604:	460b      	mov	r3, r1
 8003606:	6879      	ldr	r1, [r7, #4]
 8003608:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d114      	bne.n	800363e <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003620:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003624:	f7fc ffe8 	bl	80005f8 <__aeabi_dmul>
 8003628:	4602      	mov	r2, r0
 800362a:	460b      	mov	r3, r1
 800362c:	4620      	mov	r0, r4
 800362e:	4629      	mov	r1, r5
 8003630:	f7fc fe2a 	bl	8000288 <__aeabi_dsub>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	6879      	ldr	r1, [r7, #4]
 800363a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800364a:	f7fd fa65 	bl	8000b18 <__aeabi_dcmpgt>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d006      	beq.n	8003662 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8003660:	e010      	b.n	8003684 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800366e:	f7fd fa35 	bl	8000adc <__aeabi_dcmplt>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00b      	beq.n	80036a4 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003692:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003696:	f7fc ffaf 	bl	80005f8 <__aeabi_dmul>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80036a2:	e005      	b.n	80036b0 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 80036a4:	f04f 0200 	mov.w	r2, #0
 80036a8:	f04f 0300 	mov.w	r3, #0
 80036ac:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80036bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80036c0:	f7fc ff9a 	bl	80005f8 <__aeabi_dmul>
 80036c4:	4602      	mov	r2, r0
 80036c6:	460b      	mov	r3, r1
 80036c8:	4620      	mov	r0, r4
 80036ca:	4629      	mov	r1, r5
 80036cc:	f7fc fddc 	bl	8000288 <__aeabi_dsub>
 80036d0:	4602      	mov	r2, r0
 80036d2:	460b      	mov	r3, r1
 80036d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036d8:	f7fc fdd8 	bl	800028c <__adddf3>
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80036ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036ee:	f7fd fa13 	bl	8000b18 <__aeabi_dcmpgt>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80036fe:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8003702:	e00e      	b.n	8003722 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800370a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800370e:	f7fd f9e5 	bl	8000adc <__aeabi_dcmplt>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d004      	beq.n	8003722 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800371e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }

		if(error<0.1&&error>-0.1)
 8003722:	a317      	add	r3, pc, #92	; (adr r3, 8003780 <PID_Compute+0x208>)
 8003724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003728:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800372c:	f7fd f9d6 	bl	8000adc <__aeabi_dcmplt>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00f      	beq.n	8003756 <PID_Compute+0x1de>
 8003736:	a314      	add	r3, pc, #80	; (adr r3, 8003788 <PID_Compute+0x210>)
 8003738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003740:	f7fd f9ea 	bl	8000b18 <__aeabi_dcmpgt>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <PID_Compute+0x1de>
		{
			output=0;
 800374a:	f04f 0200 	mov.w	r2, #0
 800374e:	f04f 0300 	mov.w	r3, #0
 8003752:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		*uPID->MyOutput = output;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800375a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800375e:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 8003762:	6879      	ldr	r1, [r7, #4]
 8003764:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003768:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		uPID->LastTime = now;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003770:	605a      	str	r2, [r3, #4]

		return _TRUE;
 8003772:	2301      	movs	r3, #1
 8003774:	e000      	b.n	8003778 <PID_Compute+0x200>

	}
	else
	{
		return _FALSE;
 8003776:	2300      	movs	r3, #0
	}

}
 8003778:	4618      	mov	r0, r3
 800377a:	3730      	adds	r7, #48	; 0x30
 800377c:	46bd      	mov	sp, r7
 800377e:	bdb0      	pop	{r4, r5, r7, pc}
 8003780:	9999999a 	.word	0x9999999a
 8003784:	3fb99999 	.word	0x3fb99999
 8003788:	9999999a 	.word	0x9999999a
 800378c:	bfb99999 	.word	0xbfb99999

08003790 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	460b      	mov	r3, r1
 800379a:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800379c:	78fb      	ldrb	r3, [r7, #3]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	bf0c      	ite	eq
 80037a2:	2301      	moveq	r3, #1
 80037a4:	2300      	movne	r3, #0
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d006      	beq.n	80037be <PID_SetMode+0x2e>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	785b      	ldrb	r3, [r3, #1]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d102      	bne.n	80037be <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff fe57 	bl	800346c <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	7bfa      	ldrb	r2, [r7, #15]
 80037c2:	705a      	strb	r2, [r3, #1]

}
 80037c4:	bf00      	nop
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b086      	sub	sp, #24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6178      	str	r0, [r7, #20]
 80037d4:	ed87 0b02 	vstr	d0, [r7, #8]
 80037d8:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 80037dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037e4:	f7fd f98e 	bl	8000b04 <__aeabi_dcmpge>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d158      	bne.n	80038a0 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 80037ee:	6979      	ldr	r1, [r7, #20]
 80037f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037f4:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 80037f8:	6979      	ldr	r1, [r7, #20]
 80037fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037fe:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	785b      	ldrb	r3, [r3, #1]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d04b      	beq.n	80038a2 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003818:	f7fd f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d007      	beq.n	8003832 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800382c:	e9c1 2300 	strd	r2, r3, [r1]
 8003830:	e012      	b.n	8003858 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003836:	e9d3 0100 	ldrd	r0, r1, [r3]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003840:	f7fd f94c 	bl	8000adc <__aeabi_dcmplt>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d006      	beq.n	8003858 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003854:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003864:	f7fd f958 	bl	8000b18 <__aeabi_dcmpgt>
 8003868:	4603      	mov	r3, r0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d006      	beq.n	800387c <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003874:	6979      	ldr	r1, [r7, #20]
 8003876:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800387a:	e012      	b.n	80038a2 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003888:	f7fd f928 	bl	8000adc <__aeabi_dcmplt>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003898:	6979      	ldr	r1, [r7, #20]
 800389a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800389e:	e000      	b.n	80038a2 <PID_SetOutputLimits+0xd6>
		return;
 80038a0:	bf00      	nop
		}
		else { }

	}

}
 80038a2:	3718      	adds	r7, #24
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08a      	sub	sp, #40	; 0x28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	61f8      	str	r0, [r7, #28]
 80038b0:	ed87 0b04 	vstr	d0, [r7, #16]
 80038b4:	ed87 1b02 	vstr	d1, [r7, #8]
 80038b8:	ed87 2b00 	vstr	d2, [r7]
 80038bc:	460b      	mov	r3, r1
 80038be:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80038cc:	f7fd f906 	bl	8000adc <__aeabi_dcmplt>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f040 8089 	bne.w	80039ea <PID_SetTunings2+0x142>
 80038d8:	f04f 0200 	mov.w	r2, #0
 80038dc:	f04f 0300 	mov.w	r3, #0
 80038e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80038e4:	f7fd f8fa 	bl	8000adc <__aeabi_dcmplt>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d17d      	bne.n	80039ea <PID_SetTunings2+0x142>
 80038ee:	f04f 0200 	mov.w	r2, #0
 80038f2:	f04f 0300 	mov.w	r3, #0
 80038f6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038fa:	f7fd f8ef 	bl	8000adc <__aeabi_dcmplt>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	d172      	bne.n	80039ea <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	7efa      	ldrb	r2, [r7, #27]
 8003908:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800390a:	7efb      	ldrb	r3, [r7, #27]
 800390c:	2b01      	cmp	r3, #1
 800390e:	bf0c      	ite	eq
 8003910:	2301      	moveq	r3, #1
 8003912:	2300      	movne	r3, #0
 8003914:	b2db      	uxtb	r3, r3
 8003916:	461a      	mov	r2, r3
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800391c:	69f9      	ldr	r1, [r7, #28]
 800391e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003922:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8003926:	69f9      	ldr	r1, [r7, #28]
 8003928:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800392c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8003930:	69f9      	ldr	r1, [r7, #28]
 8003932:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003936:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	4618      	mov	r0, r3
 8003940:	f7fc fde0 	bl	8000504 <__aeabi_ui2d>
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	4b2a      	ldr	r3, [pc, #168]	; (80039f4 <PID_SetTunings2+0x14c>)
 800394a:	f7fc ff7f 	bl	800084c <__aeabi_ddiv>
 800394e:	4602      	mov	r2, r0
 8003950:	460b      	mov	r3, r1
 8003952:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 8003956:	69f9      	ldr	r1, [r7, #28]
 8003958:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800395c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 8003960:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003964:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003968:	f7fc fe46 	bl	80005f8 <__aeabi_dmul>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	69f9      	ldr	r1, [r7, #28]
 8003972:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 8003976:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800397a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800397e:	f7fc ff65 	bl	800084c <__aeabi_ddiv>
 8003982:	4602      	mov	r2, r0
 8003984:	460b      	mov	r3, r1
 8003986:	69f9      	ldr	r1, [r7, #28]
 8003988:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	78db      	ldrb	r3, [r3, #3]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d12b      	bne.n	80039ec <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 8003994:	69fb      	ldr	r3, [r7, #28]
 8003996:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800399a:	f04f 0000 	mov.w	r0, #0
 800399e:	f04f 0100 	mov.w	r1, #0
 80039a2:	f7fc fc71 	bl	8000288 <__aeabi_dsub>
 80039a6:	4602      	mov	r2, r0
 80039a8:	460b      	mov	r3, r1
 80039aa:	69f9      	ldr	r1, [r7, #28]
 80039ac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80039b6:	f04f 0000 	mov.w	r0, #0
 80039ba:	f04f 0100 	mov.w	r1, #0
 80039be:	f7fc fc63 	bl	8000288 <__aeabi_dsub>
 80039c2:	4602      	mov	r2, r0
 80039c4:	460b      	mov	r3, r1
 80039c6:	69f9      	ldr	r1, [r7, #28]
 80039c8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80039cc:	69fb      	ldr	r3, [r7, #28]
 80039ce:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80039d2:	f04f 0000 	mov.w	r0, #0
 80039d6:	f04f 0100 	mov.w	r1, #0
 80039da:	f7fc fc55 	bl	8000288 <__aeabi_dsub>
 80039de:	4602      	mov	r2, r0
 80039e0:	460b      	mov	r3, r1
 80039e2:	69f9      	ldr	r1, [r7, #28]
 80039e4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 80039e8:	e000      	b.n	80039ec <PID_SetTunings2+0x144>
		return;
 80039ea:	bf00      	nop

	}

}
 80039ec:	3728      	adds	r7, #40	; 0x28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	408f4000 	.word	0x408f4000

080039f8 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	460b      	mov	r3, r1
 8003a02:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	785b      	ldrb	r3, [r3, #1]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d02e      	beq.n	8003a6a <PID_SetControllerDirection+0x72>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	78db      	ldrb	r3, [r3, #3]
 8003a10:	78fa      	ldrb	r2, [r7, #3]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d029      	beq.n	8003a6a <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003a1c:	f04f 0000 	mov.w	r0, #0
 8003a20:	f04f 0100 	mov.w	r1, #0
 8003a24:	f7fc fc30 	bl	8000288 <__aeabi_dsub>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	460b      	mov	r3, r1
 8003a2c:	6879      	ldr	r1, [r7, #4]
 8003a2e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003a38:	f04f 0000 	mov.w	r0, #0
 8003a3c:	f04f 0100 	mov.w	r1, #0
 8003a40:	f7fc fc22 	bl	8000288 <__aeabi_dsub>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	6879      	ldr	r1, [r7, #4]
 8003a4a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003a54:	f04f 0000 	mov.w	r0, #0
 8003a58:	f04f 0100 	mov.w	r1, #0
 8003a5c:	f7fc fc14 	bl	8000288 <__aeabi_dsub>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	6879      	ldr	r1, [r7, #4]
 8003a66:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	78fa      	ldrb	r2, [r7, #3]
 8003a6e:	70da      	strb	r2, [r3, #3]

}
 8003a70:	bf00      	nop
 8003a72:	3708      	adds	r7, #8
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}

08003a78 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8003a78:	b5b0      	push	{r4, r5, r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	dd2e      	ble.n	8003ae6 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8003a88:	6838      	ldr	r0, [r7, #0]
 8003a8a:	f7fc fd4b 	bl	8000524 <__aeabi_i2d>
 8003a8e:	4604      	mov	r4, r0
 8003a90:	460d      	mov	r5, r1
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7fc fd34 	bl	8000504 <__aeabi_ui2d>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	460b      	mov	r3, r1
 8003aa0:	4620      	mov	r0, r4
 8003aa2:	4629      	mov	r1, r5
 8003aa4:	f7fc fed2 	bl	800084c <__aeabi_ddiv>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	460b      	mov	r3, r1
 8003aac:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003ab6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003aba:	f7fc fd9d 	bl	80005f8 <__aeabi_dmul>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	460b      	mov	r3, r1
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ad2:	f7fc febb 	bl	800084c <__aeabi_ddiv>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	6879      	ldr	r1, [r7, #4]
 8003adc:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	609a      	str	r2, [r3, #8]

	}

}
 8003ae6:	bf00      	nop
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003af0 <Read_Encoder>:
//-------------- function -------------------
/*
 * Read Encoder Signals
 */
void Read_Encoder (Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	4603      	mov	r3, r0
 8003af8:	6039      	str	r1, [r7, #0]
 8003afa:	71fb      	strb	r3, [r7, #7]
	//	_Bool Signal_A;
	//	_Bool Signal_B;
	switch (FingerName) {
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	f200 809b 	bhi.w	8003c3a <Read_Encoder+0x14a>
 8003b04:	a201      	add	r2, pc, #4	; (adr r2, 8003b0c <Read_Encoder+0x1c>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b21 	.word	0x08003b21
 8003b10:	08003b5b 	.word	0x08003b5b
 8003b14:	08003b91 	.word	0x08003b91
 8003b18:	08003bc7 	.word	0x08003bc7
 8003b1c:	08003c01 	.word	0x08003c01
	case Thumb:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor5_Encoder1_GPIO_Port,Motor5_Encoder1_Pin);
 8003b20:	2104      	movs	r1, #4
 8003b22:	4884      	ldr	r0, [pc, #528]	; (8003d34 <Read_Encoder+0x244>)
 8003b24:	f002 fdca 	bl	80066bc <HAL_GPIO_ReadPin>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2da      	uxtb	r2, r3
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor5_Encoder2_GPIO_Port,Motor5_Encoder2_Pin);
 8003b3a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b42:	f002 fdbb 	bl	80066bc <HAL_GPIO_ReadPin>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	bf14      	ite	ne
 8003b4c:	2301      	movne	r3, #1
 8003b4e:	2300      	moveq	r3, #0
 8003b50:	b2da      	uxtb	r2, r3
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		break;
 8003b58:	e070      	b.n	8003c3c <Read_Encoder+0x14c>
	case Index:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor4_Encoder1_GPIO_Port,Motor4_Encoder1_Pin);
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	4875      	ldr	r0, [pc, #468]	; (8003d34 <Read_Encoder+0x244>)
 8003b5e:	f002 fdad 	bl	80066bc <HAL_GPIO_ReadPin>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	bf14      	ite	ne
 8003b68:	2301      	movne	r3, #1
 8003b6a:	2300      	moveq	r3, #0
 8003b6c:	b2da      	uxtb	r2, r3
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor4_Encoder2_GPIO_Port,Motor4_Encoder2_Pin);
 8003b74:	2102      	movs	r1, #2
 8003b76:	486f      	ldr	r0, [pc, #444]	; (8003d34 <Read_Encoder+0x244>)
 8003b78:	f002 fda0 	bl	80066bc <HAL_GPIO_ReadPin>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	bf14      	ite	ne
 8003b82:	2301      	movne	r3, #1
 8003b84:	2300      	moveq	r3, #0
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003b8e:	e055      	b.n	8003c3c <Read_Encoder+0x14c>
	case Middle:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor3_Encoder1_GPIO_Port,Motor3_Encoder1_Pin);
 8003b90:	2120      	movs	r1, #32
 8003b92:	4869      	ldr	r0, [pc, #420]	; (8003d38 <Read_Encoder+0x248>)
 8003b94:	f002 fd92 	bl	80066bc <HAL_GPIO_ReadPin>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bf14      	ite	ne
 8003b9e:	2301      	movne	r3, #1
 8003ba0:	2300      	moveq	r3, #0
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor3_Encoder2_GPIO_Port,Motor3_Encoder2_Pin);
 8003baa:	2110      	movs	r1, #16
 8003bac:	4862      	ldr	r0, [pc, #392]	; (8003d38 <Read_Encoder+0x248>)
 8003bae:	f002 fd85 	bl	80066bc <HAL_GPIO_ReadPin>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf14      	ite	ne
 8003bb8:	2301      	movne	r3, #1
 8003bba:	2300      	moveq	r3, #0
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003bc4:	e03a      	b.n	8003c3c <Read_Encoder+0x14c>
	case Ring:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor2_Encoder1_GPIO_Port,Motor2_Encoder1_Pin);
 8003bc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003bca:	485a      	ldr	r0, [pc, #360]	; (8003d34 <Read_Encoder+0x244>)
 8003bcc:	f002 fd76 	bl	80066bc <HAL_GPIO_ReadPin>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	bf14      	ite	ne
 8003bd6:	2301      	movne	r3, #1
 8003bd8:	2300      	moveq	r3, #0
 8003bda:	b2da      	uxtb	r2, r3
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor2_Encoder2_GPIO_Port,Motor2_Encoder2_Pin);
 8003be2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003be6:	4853      	ldr	r0, [pc, #332]	; (8003d34 <Read_Encoder+0x244>)
 8003be8:	f002 fd68 	bl	80066bc <HAL_GPIO_ReadPin>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	bf14      	ite	ne
 8003bf2:	2301      	movne	r3, #1
 8003bf4:	2300      	moveq	r3, #0
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003bfe:	e01d      	b.n	8003c3c <Read_Encoder+0x14c>
	case Pinky:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor1_Encoder1_GPIO_Port,Motor1_Encoder1_Pin);
 8003c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c04:	484b      	ldr	r0, [pc, #300]	; (8003d34 <Read_Encoder+0x244>)
 8003c06:	f002 fd59 	bl	80066bc <HAL_GPIO_ReadPin>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf14      	ite	ne
 8003c10:	2301      	movne	r3, #1
 8003c12:	2300      	moveq	r3, #0
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor1_Encoder2_GPIO_Port,Motor1_Encoder2_Pin);
 8003c1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c20:	4844      	ldr	r0, [pc, #272]	; (8003d34 <Read_Encoder+0x244>)
 8003c22:	f002 fd4b 	bl	80066bc <HAL_GPIO_ReadPin>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bf14      	ite	ne
 8003c2c:	2301      	movne	r3, #1
 8003c2e:	2300      	moveq	r3, #0
 8003c30:	b2da      	uxtb	r2, r3
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003c38:	e000      	b.n	8003c3c <Read_Encoder+0x14c>
	default:
		break;
 8003c3a:	bf00      	nop
	}
	if(FingerStruct->SignalA && FingerStruct->SignalB)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d009      	beq.n	8003c5c <Read_Encoder+0x16c>
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <Read_Encoder+0x16c>
		FingerStruct->current_Encoder_State=Ahigh_Bhigh;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	2203      	movs	r2, #3
 8003c58:	755a      	strb	r2, [r3, #21]
 8003c5a:	e028      	b.n	8003cae <Read_Encoder+0x1be>
	else if (FingerStruct->SignalA && !FingerStruct->SignalB)
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d00c      	beq.n	8003c82 <Read_Encoder+0x192>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	f083 0301 	eor.w	r3, r3, #1
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <Read_Encoder+0x192>
		FingerStruct->current_Encoder_State=Ahigh_Blow;
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2204      	movs	r2, #4
 8003c7e:	755a      	strb	r2, [r3, #21]
 8003c80:	e015      	b.n	8003cae <Read_Encoder+0x1be>
	else if (!FingerStruct->SignalA && FingerStruct->SignalB)
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	f083 0301 	eor.w	r3, r3, #1
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <Read_Encoder+0x1b8>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003c9a:	b2db      	uxtb	r3, r3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d003      	beq.n	8003ca8 <Read_Encoder+0x1b8>
		FingerStruct->current_Encoder_State=Alow_Bhigh;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	755a      	strb	r2, [r3, #21]
 8003ca6:	e002      	b.n	8003cae <Read_Encoder+0x1be>
	else
		FingerStruct->current_Encoder_State=Alow_Blow;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	2201      	movs	r2, #1
 8003cac:	755a      	strb	r2, [r3, #21]
	if(FingerStruct->current_Encoder_State != FingerStruct->Pre_Encoder_State)
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	7d5a      	ldrb	r2, [r3, #21]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	7d9b      	ldrb	r3, [r3, #22]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d038      	beq.n	8003d2c <Read_Encoder+0x23c>
	{
		//if(FingerStruct->Direction==Open)
		//	FingerStruct->Encoder++;
		//else if(FingerStruct->Direction==Close)
		//	FingerStruct->Encoder--;
		if(FingerStruct->Pre_Encoder_State==Ahigh_Blow && FingerStruct->current_Encoder_State==Alow_Blow)
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	7d9b      	ldrb	r3, [r3, #22]
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d10a      	bne.n	8003cd8 <Read_Encoder+0x1e8>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	7d5b      	ldrb	r3, [r3, #21]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d106      	bne.n	8003cd8 <Read_Encoder+0x1e8>
			FingerStruct->Encoder++;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	8a1b      	ldrh	r3, [r3, #16]
 8003cce:	3301      	adds	r3, #1
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	821a      	strh	r2, [r3, #16]
 8003cd6:	e01c      	b.n	8003d12 <Read_Encoder+0x222>
		else if(FingerStruct->Pre_Encoder_State==Alow_Blow && FingerStruct->current_Encoder_State==Ahigh_Blow)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	7d9b      	ldrb	r3, [r3, #22]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d10a      	bne.n	8003cf6 <Read_Encoder+0x206>
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	7d5b      	ldrb	r3, [r3, #21]
 8003ce4:	2b04      	cmp	r3, #4
 8003ce6:	d106      	bne.n	8003cf6 <Read_Encoder+0x206>
			FingerStruct->Encoder--;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	8a1b      	ldrh	r3, [r3, #16]
 8003cec:	3b01      	subs	r3, #1
 8003cee:	b29a      	uxth	r2, r3
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	821a      	strh	r2, [r3, #16]
 8003cf4:	e00d      	b.n	8003d12 <Read_Encoder+0x222>
		else
			FingerStruct->Encoder+=(FingerStruct->Pre_Encoder_State-FingerStruct->current_Encoder_State);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	8a1a      	ldrh	r2, [r3, #16]
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	7d9b      	ldrb	r3, [r3, #22]
 8003cfe:	b299      	uxth	r1, r3
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	7d5b      	ldrb	r3, [r3, #21]
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	1acb      	subs	r3, r1, r3
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	821a      	strh	r2, [r3, #16]
		FingerStruct->Pre_Encoder_State=FingerStruct->current_Encoder_State;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	7d5a      	ldrb	r2, [r3, #21]
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	759a      	strb	r2, [r3, #22]
		if(FingerStruct->Encoder>65000)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	8a1b      	ldrh	r3, [r3, #16]
 8003d1e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d902      	bls.n	8003d2c <Read_Encoder+0x23c>
			FingerStruct->Encoder=0;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	821a      	strh	r2, [r3, #16]
	}
}
 8003d2c:	bf00      	nop
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	48000400 	.word	0x48000400
 8003d38:	48000800 	.word	0x48000800

08003d3c <SetMotor>:
/*
 * set PWM and direction for each finger
 */
void SetMotor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct) {
 8003d3c:	b5b0      	push	{r4, r5, r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	6039      	str	r1, [r7, #0]
 8003d46:	71fb      	strb	r3, [r7, #7]
	//	Read_Encoder(FingerStruct, name);
	if(control_mode==speed_mode)
 8003d48:	4ba2      	ldr	r3, [pc, #648]	; (8003fd4 <SetMotor+0x298>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d13a      	bne.n	8003dc8 <SetMotor+0x8c>
	{
		if(FingerStruct->SetPoint>0)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	f7fc feda 	bl	8000b18 <__aeabi_dcmpgt>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00c      	beq.n	8003d84 <SetMotor+0x48>
		{
			FingerStruct->speed=FingerStruct->SetPoint;
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	6839      	ldr	r1, [r7, #0]
 8003d72:	e9c1 2306 	strd	r2, r3, [r1, #24]
			FingerStruct->Direction_motor=Open;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	74da      	strb	r2, [r3, #19]
 8003d82:	e021      	b.n	8003dc8 <SetMotor+0x8c>
		}else if(FingerStruct->SetPoint<0)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	f04f 0300 	mov.w	r3, #0
 8003d92:	f7fc fea3 	bl	8000adc <__aeabi_dcmplt>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d00f      	beq.n	8003dbc <SetMotor+0x80>
		{
			FingerStruct->speed=FingerStruct->SetPoint*(-1);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da2:	4614      	mov	r4, r2
 8003da4:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	e9c3 4506 	strd	r4, r5, [r3, #24]
			FingerStruct->Direction_motor=Close;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	2202      	movs	r2, #2
 8003db2:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	2202      	movs	r2, #2
 8003db8:	74da      	strb	r2, [r3, #19]
 8003dba:	e005      	b.n	8003dc8 <SetMotor+0x8c>
		}else
		{
			FingerStruct->Direction_motor=Stop;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Stop;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	74da      	strb	r2, [r3, #19]
		}
	}
	switch (FingerName) {
 8003dc8:	79fb      	ldrb	r3, [r7, #7]
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	f200 8193 	bhi.w	80040f6 <SetMotor+0x3ba>
 8003dd0:	a201      	add	r2, pc, #4	; (adr r2, 8003dd8 <SetMotor+0x9c>)
 8003dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd6:	bf00      	nop
 8003dd8:	08003ded 	.word	0x08003ded
 8003ddc:	08003e81 	.word	0x08003e81
 8003de0:	08003f15 	.word	0x08003f15
 8003de4:	08003fa9 	.word	0x08003fa9
 8003de8:	08004063 	.word	0x08004063
	case Thumb :
		if ( FingerStruct->Direction_motor== Open) {
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	7c9b      	ldrb	r3, [r3, #18]
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d110      	bne.n	8003e16 <SetMotor+0xda>
			htim3.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	f7fc fed3 	bl	8000ba8 <__aeabi_d2uiz>
 8003e02:	4603      	mov	r3, r0
 8003e04:	b2da      	uxtb	r2, r3
 8003e06:	4b74      	ldr	r3, [pc, #464]	; (8003fd8 <SetMotor+0x29c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =0;
 8003e0c:	4b72      	ldr	r3, [pc, #456]	; (8003fd8 <SetMotor+0x29c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2200      	movs	r2, #0
 8003e12:	639a      	str	r2, [r3, #56]	; 0x38
 8003e14:	e01c      	b.n	8003e50 <SetMotor+0x114>
		} else if (FingerStruct->Direction_motor == Close) {
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	7c9b      	ldrb	r3, [r3, #18]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d110      	bne.n	8003e40 <SetMotor+0x104>
			htim3.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e24:	4610      	mov	r0, r2
 8003e26:	4619      	mov	r1, r3
 8003e28:	f7fc febe 	bl	8000ba8 <__aeabi_d2uiz>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	4b69      	ldr	r3, [pc, #420]	; (8003fd8 <SetMotor+0x29c>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	639a      	str	r2, [r3, #56]	; 0x38
			htim3.Instance->CCR1 =0;
 8003e36:	4b68      	ldr	r3, [pc, #416]	; (8003fd8 <SetMotor+0x29c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e3e:	e007      	b.n	8003e50 <SetMotor+0x114>
		} else {
			htim3.Instance->CCR1 =100;
 8003e40:	4b65      	ldr	r3, [pc, #404]	; (8003fd8 <SetMotor+0x29c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2264      	movs	r2, #100	; 0x64
 8003e46:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =100;
 8003e48:	4b63      	ldr	r3, [pc, #396]	; (8003fd8 <SetMotor+0x29c>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2264      	movs	r2, #100	; 0x64
 8003e4e:	639a      	str	r2, [r3, #56]	; 0x38
		}
		//calculate position
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Thumb)*100;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	8a1b      	ldrh	r3, [r3, #16]
 8003e54:	ee07 3a90 	vmov	s15, r3
 8003e58:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003e5c:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003fdc <SetMotor+0x2a0>
 8003e60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003e64:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8003fe0 <SetMotor+0x2a4>
 8003e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e6c:	ee17 0a90 	vmov	r0, s15
 8003e70:	f7fc fb6a 	bl	8000548 <__aeabi_f2d>
 8003e74:	4602      	mov	r2, r0
 8003e76:	460b      	mov	r3, r1
 8003e78:	6839      	ldr	r1, [r7, #0]
 8003e7a:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003e7e:	e13b      	b.n	80040f8 <SetMotor+0x3bc>
	case Index :
		if ( FingerStruct->Direction_motor== Close) {
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	7c9b      	ldrb	r3, [r3, #18]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d110      	bne.n	8003eaa <SetMotor+0x16e>
			htim4.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e8e:	4610      	mov	r0, r2
 8003e90:	4619      	mov	r1, r3
 8003e92:	f7fc fe89 	bl	8000ba8 <__aeabi_d2uiz>
 8003e96:	4603      	mov	r3, r0
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	4b52      	ldr	r3, [pc, #328]	; (8003fe4 <SetMotor+0x2a8>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =0;
 8003ea0:	4b50      	ldr	r3, [pc, #320]	; (8003fe4 <SetMotor+0x2a8>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	639a      	str	r2, [r3, #56]	; 0x38
 8003ea8:	e01c      	b.n	8003ee4 <SetMotor+0x1a8>
		} else if (FingerStruct->Direction_motor == Open) {
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	7c9b      	ldrb	r3, [r3, #18]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d110      	bne.n	8003ed4 <SetMotor+0x198>
			htim4.Instance->CCR2 = (uint8_t) FingerStruct->speed;
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f7fc fe74 	bl	8000ba8 <__aeabi_d2uiz>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	4b47      	ldr	r3, [pc, #284]	; (8003fe4 <SetMotor+0x2a8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	639a      	str	r2, [r3, #56]	; 0x38
			htim4.Instance->CCR1 =0;
 8003eca:	4b46      	ldr	r3, [pc, #280]	; (8003fe4 <SetMotor+0x2a8>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	635a      	str	r2, [r3, #52]	; 0x34
 8003ed2:	e007      	b.n	8003ee4 <SetMotor+0x1a8>
		} else {
			htim4.Instance->CCR1 =100;
 8003ed4:	4b43      	ldr	r3, [pc, #268]	; (8003fe4 <SetMotor+0x2a8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2264      	movs	r2, #100	; 0x64
 8003eda:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =100;
 8003edc:	4b41      	ldr	r3, [pc, #260]	; (8003fe4 <SetMotor+0x2a8>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2264      	movs	r2, #100	; 0x64
 8003ee2:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Index)*100;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	8a1b      	ldrh	r3, [r3, #16]
 8003ee8:	ee07 3a90 	vmov	s15, r3
 8003eec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ef0:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003fe8 <SetMotor+0x2ac>
 8003ef4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ef8:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003fe0 <SetMotor+0x2a4>
 8003efc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f00:	ee17 0a90 	vmov	r0, s15
 8003f04:	f7fc fb20 	bl	8000548 <__aeabi_f2d>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	6839      	ldr	r1, [r7, #0]
 8003f0e:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003f12:	e0f1      	b.n	80040f8 <SetMotor+0x3bc>
	case Middle :
		if ( FingerStruct->Direction_motor== Close) {
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	7c9b      	ldrb	r3, [r3, #18]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d110      	bne.n	8003f3e <SetMotor+0x202>
			htim2.Instance->CCR4 =(uint8_t)  FingerStruct->speed;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003f22:	4610      	mov	r0, r2
 8003f24:	4619      	mov	r1, r3
 8003f26:	f7fc fe3f 	bl	8000ba8 <__aeabi_d2uiz>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	b2da      	uxtb	r2, r3
 8003f2e:	4b2f      	ldr	r3, [pc, #188]	; (8003fec <SetMotor+0x2b0>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	641a      	str	r2, [r3, #64]	; 0x40
			htim2.Instance->CCR3 =0;
 8003f34:	4b2d      	ldr	r3, [pc, #180]	; (8003fec <SetMotor+0x2b0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f3c:	e01c      	b.n	8003f78 <SetMotor+0x23c>
		} else if (FingerStruct->Direction_motor == Open) {
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	7c9b      	ldrb	r3, [r3, #18]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d110      	bne.n	8003f68 <SetMotor+0x22c>
			htim2.Instance->CCR3 = (uint8_t) FingerStruct->speed;
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003f4c:	4610      	mov	r0, r2
 8003f4e:	4619      	mov	r1, r3
 8003f50:	f7fc fe2a 	bl	8000ba8 <__aeabi_d2uiz>
 8003f54:	4603      	mov	r3, r0
 8003f56:	b2da      	uxtb	r2, r3
 8003f58:	4b24      	ldr	r3, [pc, #144]	; (8003fec <SetMotor+0x2b0>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =0;
 8003f5e:	4b23      	ldr	r3, [pc, #140]	; (8003fec <SetMotor+0x2b0>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	641a      	str	r2, [r3, #64]	; 0x40
 8003f66:	e007      	b.n	8003f78 <SetMotor+0x23c>
		} else {
			htim2.Instance->CCR3 =100;
 8003f68:	4b20      	ldr	r3, [pc, #128]	; (8003fec <SetMotor+0x2b0>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	2264      	movs	r2, #100	; 0x64
 8003f6e:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =100;
 8003f70:	4b1e      	ldr	r3, [pc, #120]	; (8003fec <SetMotor+0x2b0>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2264      	movs	r2, #100	; 0x64
 8003f76:	641a      	str	r2, [r3, #64]	; 0x40
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Middle)*100;
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	8a1b      	ldrh	r3, [r3, #16]
 8003f7c:	ee07 3a90 	vmov	s15, r3
 8003f80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f84:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8003ff0 <SetMotor+0x2b4>
 8003f88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f8c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003fe0 <SetMotor+0x2a4>
 8003f90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f94:	ee17 0a90 	vmov	r0, s15
 8003f98:	f7fc fad6 	bl	8000548 <__aeabi_f2d>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	6839      	ldr	r1, [r7, #0]
 8003fa2:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003fa6:	e0a7      	b.n	80040f8 <SetMotor+0x3bc>
	case Ring :
		if ( FingerStruct->Direction_motor== Close) {
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	7c9b      	ldrb	r3, [r3, #18]
 8003fac:	2b02      	cmp	r3, #2
 8003fae:	d123      	bne.n	8003ff8 <SetMotor+0x2bc>
			htim8.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003fb6:	4610      	mov	r0, r2
 8003fb8:	4619      	mov	r1, r3
 8003fba:	f7fc fdf5 	bl	8000ba8 <__aeabi_d2uiz>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <SetMotor+0x2b8>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =0;
 8003fc8:	4b0a      	ldr	r3, [pc, #40]	; (8003ff4 <SetMotor+0x2b8>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	639a      	str	r2, [r3, #56]	; 0x38
 8003fd0:	e02f      	b.n	8004032 <SetMotor+0x2f6>
 8003fd2:	bf00      	nop
 8003fd4:	20000327 	.word	0x20000327
 8003fd8:	20000534 	.word	0x20000534
 8003fdc:	45913800 	.word	0x45913800
 8003fe0:	42c80000 	.word	0x42c80000
 8003fe4:	20000580 	.word	0x20000580
 8003fe8:	46cf0800 	.word	0x46cf0800
 8003fec:	200004e8 	.word	0x200004e8
 8003ff0:	46c99000 	.word	0x46c99000
 8003ff4:	20000618 	.word	0x20000618
		} else if (FingerStruct->Direction_motor == Open) {
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	7c9b      	ldrb	r3, [r3, #18]
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d110      	bne.n	8004022 <SetMotor+0x2e6>
			htim8.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004006:	4610      	mov	r0, r2
 8004008:	4619      	mov	r1, r3
 800400a:	f7fc fdcd 	bl	8000ba8 <__aeabi_d2uiz>
 800400e:	4603      	mov	r3, r0
 8004010:	b2da      	uxtb	r2, r3
 8004012:	4b3b      	ldr	r3, [pc, #236]	; (8004100 <SetMotor+0x3c4>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	639a      	str	r2, [r3, #56]	; 0x38
			htim8.Instance->CCR1 =0;
 8004018:	4b39      	ldr	r3, [pc, #228]	; (8004100 <SetMotor+0x3c4>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2200      	movs	r2, #0
 800401e:	635a      	str	r2, [r3, #52]	; 0x34
 8004020:	e007      	b.n	8004032 <SetMotor+0x2f6>
		} else {
			htim8.Instance->CCR1 =100;
 8004022:	4b37      	ldr	r3, [pc, #220]	; (8004100 <SetMotor+0x3c4>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	2264      	movs	r2, #100	; 0x64
 8004028:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =100;
 800402a:	4b35      	ldr	r3, [pc, #212]	; (8004100 <SetMotor+0x3c4>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	2264      	movs	r2, #100	; 0x64
 8004030:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Ring)*100;
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	8a1b      	ldrh	r3, [r3, #16]
 8004036:	ee07 3a90 	vmov	s15, r3
 800403a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800403e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8004104 <SetMotor+0x3c8>
 8004042:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004046:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004108 <SetMotor+0x3cc>
 800404a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800404e:	ee17 0a90 	vmov	r0, s15
 8004052:	f7fc fa79 	bl	8000548 <__aeabi_f2d>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	6839      	ldr	r1, [r7, #0]
 800405c:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8004060:	e04a      	b.n	80040f8 <SetMotor+0x3bc>
	case Pinky :
		if ( FingerStruct->Direction_motor== Close) {
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	7c9b      	ldrb	r3, [r3, #18]
 8004066:	2b02      	cmp	r3, #2
 8004068:	d110      	bne.n	800408c <SetMotor+0x350>
			htim1.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004070:	4610      	mov	r0, r2
 8004072:	4619      	mov	r1, r3
 8004074:	f7fc fd98 	bl	8000ba8 <__aeabi_d2uiz>
 8004078:	4603      	mov	r3, r0
 800407a:	b2da      	uxtb	r2, r3
 800407c:	4b23      	ldr	r3, [pc, #140]	; (800410c <SetMotor+0x3d0>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =0;
 8004082:	4b22      	ldr	r3, [pc, #136]	; (800410c <SetMotor+0x3d0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2200      	movs	r2, #0
 8004088:	639a      	str	r2, [r3, #56]	; 0x38
 800408a:	e01c      	b.n	80040c6 <SetMotor+0x38a>
		} else if (FingerStruct->Direction_motor == Open) {
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	7c9b      	ldrb	r3, [r3, #18]
 8004090:	2b01      	cmp	r3, #1
 8004092:	d110      	bne.n	80040b6 <SetMotor+0x37a>
			htim1.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800409a:	4610      	mov	r0, r2
 800409c:	4619      	mov	r1, r3
 800409e:	f7fc fd83 	bl	8000ba8 <__aeabi_d2uiz>
 80040a2:	4603      	mov	r3, r0
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	4b19      	ldr	r3, [pc, #100]	; (800410c <SetMotor+0x3d0>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	639a      	str	r2, [r3, #56]	; 0x38
			htim1.Instance->CCR1 =0;
 80040ac:	4b17      	ldr	r3, [pc, #92]	; (800410c <SetMotor+0x3d0>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	2200      	movs	r2, #0
 80040b2:	635a      	str	r2, [r3, #52]	; 0x34
 80040b4:	e007      	b.n	80040c6 <SetMotor+0x38a>
		} else {
			htim1.Instance->CCR1 =100;
 80040b6:	4b15      	ldr	r3, [pc, #84]	; (800410c <SetMotor+0x3d0>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2264      	movs	r2, #100	; 0x64
 80040bc:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =100;
 80040be:	4b13      	ldr	r3, [pc, #76]	; (800410c <SetMotor+0x3d0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2264      	movs	r2, #100	; 0x64
 80040c4:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Pinky)*100;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	8a1b      	ldrh	r3, [r3, #16]
 80040ca:	ee07 3a90 	vmov	s15, r3
 80040ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80040d2:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004110 <SetMotor+0x3d4>
 80040d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80040da:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8004108 <SetMotor+0x3cc>
 80040de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040e2:	ee17 0a90 	vmov	r0, s15
 80040e6:	f7fc fa2f 	bl	8000548 <__aeabi_f2d>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	6839      	ldr	r1, [r7, #0]
 80040f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 80040f4:	e000      	b.n	80040f8 <SetMotor+0x3bc>

	default:

		break;
 80040f6:	bf00      	nop
	}
}
 80040f8:	bf00      	nop
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004100:	20000618 	.word	0x20000618
 8004104:	46bea000 	.word	0x46bea000
 8004108:	42c80000 	.word	0x42c80000
 800410c:	2000049c 	.word	0x2000049c
 8004110:	46cbe800 	.word	0x46cbe800
 8004114:	00000000 	.word	0x00000000

08004118 <init_motor_controller>:
/*
 *
 */
void init_motor_controller(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af02      	add	r7, sp, #8
	//-----------|start read data from ADC|---------------
	HAL_ADC_Start_DMA(&hadc2,(uint32_t *) ADCData, 6);
 800411e:	2206      	movs	r2, #6
 8004120:	4979      	ldr	r1, [pc, #484]	; (8004308 <init_motor_controller+0x1f0>)
 8004122:	487a      	ldr	r0, [pc, #488]	; (800430c <init_motor_controller+0x1f4>)
 8004124:	f000 fde0 	bl	8004ce8 <HAL_ADC_Start_DMA>
	//---------------|start PWM Timers|-------------------
	//motor5->thumb
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004128:	2100      	movs	r1, #0
 800412a:	4879      	ldr	r0, [pc, #484]	; (8004310 <init_motor_controller+0x1f8>)
 800412c:	f003 ff68 	bl	8008000 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004130:	2104      	movs	r1, #4
 8004132:	4877      	ldr	r0, [pc, #476]	; (8004310 <init_motor_controller+0x1f8>)
 8004134:	f003 ff64 	bl	8008000 <HAL_TIM_PWM_Start>
	//motor4->index
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8004138:	2100      	movs	r1, #0
 800413a:	4876      	ldr	r0, [pc, #472]	; (8004314 <init_motor_controller+0x1fc>)
 800413c:	f003 ff60 	bl	8008000 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8004140:	2104      	movs	r1, #4
 8004142:	4874      	ldr	r0, [pc, #464]	; (8004314 <init_motor_controller+0x1fc>)
 8004144:	f003 ff5c 	bl	8008000 <HAL_TIM_PWM_Start>
	//motor3->middle
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004148:	2108      	movs	r1, #8
 800414a:	4873      	ldr	r0, [pc, #460]	; (8004318 <init_motor_controller+0x200>)
 800414c:	f003 ff58 	bl	8008000 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8004150:	210c      	movs	r1, #12
 8004152:	4871      	ldr	r0, [pc, #452]	; (8004318 <init_motor_controller+0x200>)
 8004154:	f003 ff54 	bl	8008000 <HAL_TIM_PWM_Start>
	//motor2->ring
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8004158:	2100      	movs	r1, #0
 800415a:	4870      	ldr	r0, [pc, #448]	; (800431c <init_motor_controller+0x204>)
 800415c:	f003 ff50 	bl	8008000 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8004160:	2104      	movs	r1, #4
 8004162:	486e      	ldr	r0, [pc, #440]	; (800431c <init_motor_controller+0x204>)
 8004164:	f003 ff4c 	bl	8008000 <HAL_TIM_PWM_Start>
	//motor1->pinky
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8004168:	2100      	movs	r1, #0
 800416a:	486d      	ldr	r0, [pc, #436]	; (8004320 <init_motor_controller+0x208>)
 800416c:	f003 ff48 	bl	8008000 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8004170:	2104      	movs	r1, #4
 8004172:	486b      	ldr	r0, [pc, #428]	; (8004320 <init_motor_controller+0x208>)
 8004174:	f003 ff44 	bl	8008000 <HAL_TIM_PWM_Start>
	//---------------|initialization|----------------------
	HAL_ADC_MspInit(&hadc1);
 8004178:	486a      	ldr	r0, [pc, #424]	; (8004324 <init_motor_controller+0x20c>)
 800417a:	f7fd f9f1 	bl	8001560 <HAL_ADC_MspInit>
	HAL_ADC_MspInit(&hadc2);
 800417e:	4863      	ldr	r0, [pc, #396]	; (800430c <init_motor_controller+0x1f4>)
 8004180:	f7fd f9ee 	bl	8001560 <HAL_ADC_MspInit>
	HAL_UART_MspInit(&huart4);
 8004184:	4868      	ldr	r0, [pc, #416]	; (8004328 <init_motor_controller+0x210>)
 8004186:	f7ff f90b 	bl	80033a0 <HAL_UART_MspInit>
	HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 800418a:	2201      	movs	r2, #1
 800418c:	4967      	ldr	r1, [pc, #412]	; (800432c <init_motor_controller+0x214>)
 800418e:	4866      	ldr	r0, [pc, #408]	; (8004328 <init_motor_controller+0x210>)
 8004190:	f005 f80c 	bl	80091ac <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8004194:	4866      	ldr	r0, [pc, #408]	; (8004330 <init_motor_controller+0x218>)
 8004196:	f003 fe6b 	bl	8007e70 <HAL_TIM_Base_Start_IT>
	TX_State=idel;
 800419a:	4b66      	ldr	r3, [pc, #408]	; (8004334 <init_motor_controller+0x21c>)
 800419c:	2201      	movs	r2, #1
 800419e:	701a      	strb	r2, [r3, #0]
	control_mode=position_mode;
 80041a0:	4b65      	ldr	r3, [pc, #404]	; (8004338 <init_motor_controller+0x220>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	701a      	strb	r2, [r3, #0]
	//-------------|Configure PID settings|----------------
	//********THUMB
	PID(&Fingers_Status.Thumb.PID_Struct, &Fingers_Status.Thumb.position, &Fingers_Status.Thumb.speed, &Fingers_Status.Thumb.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80041a6:	2300      	movs	r3, #0
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	2301      	movs	r3, #1
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	ed9f 2b4e 	vldr	d2, [pc, #312]	; 80042e8 <init_motor_controller+0x1d0>
 80041b2:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 80042f0 <init_motor_controller+0x1d8>
 80041b6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80042f8 <init_motor_controller+0x1e0>
 80041ba:	4b60      	ldr	r3, [pc, #384]	; (800433c <init_motor_controller+0x224>)
 80041bc:	4a60      	ldr	r2, [pc, #384]	; (8004340 <init_motor_controller+0x228>)
 80041be:	4961      	ldr	r1, [pc, #388]	; (8004344 <init_motor_controller+0x22c>)
 80041c0:	4861      	ldr	r0, [pc, #388]	; (8004348 <init_motor_controller+0x230>)
 80041c2:	f7ff f98d 	bl	80034e0 <PID>
	PID_SetMode(&Fingers_Status.Thumb.PID_Struct, _PID_MODE_AUTOMATIC);
 80041c6:	2101      	movs	r1, #1
 80041c8:	485f      	ldr	r0, [pc, #380]	; (8004348 <init_motor_controller+0x230>)
 80041ca:	f7ff fae1 	bl	8003790 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Thumb.PID_Struct, 1);
 80041ce:	2101      	movs	r1, #1
 80041d0:	485d      	ldr	r0, [pc, #372]	; (8004348 <init_motor_controller+0x230>)
 80041d2:	f7ff fc51 	bl	8003a78 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Thumb.PID_Struct, 0, 100);
 80041d6:	ed9f 1b4a 	vldr	d1, [pc, #296]	; 8004300 <init_motor_controller+0x1e8>
 80041da:	ed9f 0b43 	vldr	d0, [pc, #268]	; 80042e8 <init_motor_controller+0x1d0>
 80041de:	485a      	ldr	r0, [pc, #360]	; (8004348 <init_motor_controller+0x230>)
 80041e0:	f7ff faf4 	bl	80037cc <PID_SetOutputLimits>
	//********INDEX
	PID(&Fingers_Status.Index.PID_Struct, &Fingers_Status.Index.position, &Fingers_Status.Index.speed, &Fingers_Status.Index.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80041e4:	2300      	movs	r3, #0
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	2301      	movs	r3, #1
 80041ea:	9300      	str	r3, [sp, #0]
 80041ec:	ed9f 2b3e 	vldr	d2, [pc, #248]	; 80042e8 <init_motor_controller+0x1d0>
 80041f0:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80042f0 <init_motor_controller+0x1d8>
 80041f4:	ed9f 0b40 	vldr	d0, [pc, #256]	; 80042f8 <init_motor_controller+0x1e0>
 80041f8:	4b54      	ldr	r3, [pc, #336]	; (800434c <init_motor_controller+0x234>)
 80041fa:	4a55      	ldr	r2, [pc, #340]	; (8004350 <init_motor_controller+0x238>)
 80041fc:	4955      	ldr	r1, [pc, #340]	; (8004354 <init_motor_controller+0x23c>)
 80041fe:	4856      	ldr	r0, [pc, #344]	; (8004358 <init_motor_controller+0x240>)
 8004200:	f7ff f96e 	bl	80034e0 <PID>
	PID_SetMode(&Fingers_Status.Index.PID_Struct, _PID_MODE_AUTOMATIC);
 8004204:	2101      	movs	r1, #1
 8004206:	4854      	ldr	r0, [pc, #336]	; (8004358 <init_motor_controller+0x240>)
 8004208:	f7ff fac2 	bl	8003790 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Index.PID_Struct, 1);
 800420c:	2101      	movs	r1, #1
 800420e:	4852      	ldr	r0, [pc, #328]	; (8004358 <init_motor_controller+0x240>)
 8004210:	f7ff fc32 	bl	8003a78 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Index.PID_Struct, 0, 100);
 8004214:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8004300 <init_motor_controller+0x1e8>
 8004218:	ed9f 0b33 	vldr	d0, [pc, #204]	; 80042e8 <init_motor_controller+0x1d0>
 800421c:	484e      	ldr	r0, [pc, #312]	; (8004358 <init_motor_controller+0x240>)
 800421e:	f7ff fad5 	bl	80037cc <PID_SetOutputLimits>
	//********MIDDLE
	PID(&Fingers_Status.Middle.PID_Struct, &Fingers_Status.Middle.position, &Fingers_Status.Middle.speed, &Fingers_Status.Middle.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8004222:	2300      	movs	r3, #0
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	2301      	movs	r3, #1
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	ed9f 2b2f 	vldr	d2, [pc, #188]	; 80042e8 <init_motor_controller+0x1d0>
 800422e:	ed9f 1b30 	vldr	d1, [pc, #192]	; 80042f0 <init_motor_controller+0x1d8>
 8004232:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80042f8 <init_motor_controller+0x1e0>
 8004236:	4b49      	ldr	r3, [pc, #292]	; (800435c <init_motor_controller+0x244>)
 8004238:	4a49      	ldr	r2, [pc, #292]	; (8004360 <init_motor_controller+0x248>)
 800423a:	494a      	ldr	r1, [pc, #296]	; (8004364 <init_motor_controller+0x24c>)
 800423c:	484a      	ldr	r0, [pc, #296]	; (8004368 <init_motor_controller+0x250>)
 800423e:	f7ff f94f 	bl	80034e0 <PID>
	PID_SetMode(&Fingers_Status.Middle.PID_Struct, _PID_MODE_AUTOMATIC);
 8004242:	2101      	movs	r1, #1
 8004244:	4848      	ldr	r0, [pc, #288]	; (8004368 <init_motor_controller+0x250>)
 8004246:	f7ff faa3 	bl	8003790 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Middle.PID_Struct, 1);
 800424a:	2101      	movs	r1, #1
 800424c:	4846      	ldr	r0, [pc, #280]	; (8004368 <init_motor_controller+0x250>)
 800424e:	f7ff fc13 	bl	8003a78 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Middle.PID_Struct, 0, 100);
 8004252:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 8004300 <init_motor_controller+0x1e8>
 8004256:	ed9f 0b24 	vldr	d0, [pc, #144]	; 80042e8 <init_motor_controller+0x1d0>
 800425a:	4843      	ldr	r0, [pc, #268]	; (8004368 <init_motor_controller+0x250>)
 800425c:	f7ff fab6 	bl	80037cc <PID_SetOutputLimits>
	//********RING
	PID(&Fingers_Status.Ring.PID_Struct, &Fingers_Status.Ring.position, &Fingers_Status.Ring.speed, &Fingers_Status.Ring.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8004260:	2300      	movs	r3, #0
 8004262:	9301      	str	r3, [sp, #4]
 8004264:	2301      	movs	r3, #1
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	ed9f 2b1f 	vldr	d2, [pc, #124]	; 80042e8 <init_motor_controller+0x1d0>
 800426c:	ed9f 1b20 	vldr	d1, [pc, #128]	; 80042f0 <init_motor_controller+0x1d8>
 8004270:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80042f8 <init_motor_controller+0x1e0>
 8004274:	4b3d      	ldr	r3, [pc, #244]	; (800436c <init_motor_controller+0x254>)
 8004276:	4a3e      	ldr	r2, [pc, #248]	; (8004370 <init_motor_controller+0x258>)
 8004278:	493e      	ldr	r1, [pc, #248]	; (8004374 <init_motor_controller+0x25c>)
 800427a:	483f      	ldr	r0, [pc, #252]	; (8004378 <init_motor_controller+0x260>)
 800427c:	f7ff f930 	bl	80034e0 <PID>
	PID_SetMode(&Fingers_Status.Ring.PID_Struct, _PID_MODE_AUTOMATIC);
 8004280:	2101      	movs	r1, #1
 8004282:	483d      	ldr	r0, [pc, #244]	; (8004378 <init_motor_controller+0x260>)
 8004284:	f7ff fa84 	bl	8003790 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Ring.PID_Struct, 1);
 8004288:	2101      	movs	r1, #1
 800428a:	483b      	ldr	r0, [pc, #236]	; (8004378 <init_motor_controller+0x260>)
 800428c:	f7ff fbf4 	bl	8003a78 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Ring.PID_Struct, 0, 100);
 8004290:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004300 <init_motor_controller+0x1e8>
 8004294:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80042e8 <init_motor_controller+0x1d0>
 8004298:	4837      	ldr	r0, [pc, #220]	; (8004378 <init_motor_controller+0x260>)
 800429a:	f7ff fa97 	bl	80037cc <PID_SetOutputLimits>
	//********PINKY
	PID(&Fingers_Status.Pinky.PID_Struct, &Fingers_Status.Pinky.position, &Fingers_Status.Pinky.speed, &Fingers_Status.Pinky.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 800429e:	2300      	movs	r3, #0
 80042a0:	9301      	str	r3, [sp, #4]
 80042a2:	2301      	movs	r3, #1
 80042a4:	9300      	str	r3, [sp, #0]
 80042a6:	ed9f 2b10 	vldr	d2, [pc, #64]	; 80042e8 <init_motor_controller+0x1d0>
 80042aa:	ed9f 1b11 	vldr	d1, [pc, #68]	; 80042f0 <init_motor_controller+0x1d8>
 80042ae:	ed9f 0b12 	vldr	d0, [pc, #72]	; 80042f8 <init_motor_controller+0x1e0>
 80042b2:	4b32      	ldr	r3, [pc, #200]	; (800437c <init_motor_controller+0x264>)
 80042b4:	4a32      	ldr	r2, [pc, #200]	; (8004380 <init_motor_controller+0x268>)
 80042b6:	4933      	ldr	r1, [pc, #204]	; (8004384 <init_motor_controller+0x26c>)
 80042b8:	4833      	ldr	r0, [pc, #204]	; (8004388 <init_motor_controller+0x270>)
 80042ba:	f7ff f911 	bl	80034e0 <PID>
	PID_SetMode(&Fingers_Status.Pinky.PID_Struct, _PID_MODE_AUTOMATIC);
 80042be:	2101      	movs	r1, #1
 80042c0:	4831      	ldr	r0, [pc, #196]	; (8004388 <init_motor_controller+0x270>)
 80042c2:	f7ff fa65 	bl	8003790 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Pinky.PID_Struct, 1);
 80042c6:	2101      	movs	r1, #1
 80042c8:	482f      	ldr	r0, [pc, #188]	; (8004388 <init_motor_controller+0x270>)
 80042ca:	f7ff fbd5 	bl	8003a78 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Pinky.PID_Struct, 0, 100);
 80042ce:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8004300 <init_motor_controller+0x1e8>
 80042d2:	ed9f 0b05 	vldr	d0, [pc, #20]	; 80042e8 <init_motor_controller+0x1d0>
 80042d6:	482c      	ldr	r0, [pc, #176]	; (8004388 <init_motor_controller+0x270>)
 80042d8:	f7ff fa78 	bl	80037cc <PID_SetOutputLimits>
}
 80042dc:	bf00      	nop
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	f3af 8000 	nop.w
	...
 80042f4:	40080000 	.word	0x40080000
 80042f8:	00000000 	.word	0x00000000
 80042fc:	3ff00000 	.word	0x3ff00000
 8004300:	00000000 	.word	0x00000000
 8004304:	40590000 	.word	0x40590000
 8004308:	200009ec 	.word	0x200009ec
 800430c:	2000038c 	.word	0x2000038c
 8004310:	20000534 	.word	0x20000534
 8004314:	20000580 	.word	0x20000580
 8004318:	200004e8 	.word	0x200004e8
 800431c:	20000618 	.word	0x20000618
 8004320:	2000049c 	.word	0x2000049c
 8004324:	20000328 	.word	0x20000328
 8004328:	20000664 	.word	0x20000664
 800432c:	20000324 	.word	0x20000324
 8004330:	200005cc 	.word	0x200005cc
 8004334:	20000325 	.word	0x20000325
 8004338:	20000327 	.word	0x20000327
 800433c:	200006f0 	.word	0x200006f0
 8004340:	20000708 	.word	0x20000708
 8004344:	200006f8 	.word	0x200006f8
 8004348:	20000718 	.word	0x20000718
 800434c:	20000788 	.word	0x20000788
 8004350:	200007a0 	.word	0x200007a0
 8004354:	20000790 	.word	0x20000790
 8004358:	200007b0 	.word	0x200007b0
 800435c:	20000820 	.word	0x20000820
 8004360:	20000838 	.word	0x20000838
 8004364:	20000828 	.word	0x20000828
 8004368:	20000848 	.word	0x20000848
 800436c:	200008b8 	.word	0x200008b8
 8004370:	200008d0 	.word	0x200008d0
 8004374:	200008c0 	.word	0x200008c0
 8004378:	200008e0 	.word	0x200008e0
 800437c:	20000950 	.word	0x20000950
 8004380:	20000968 	.word	0x20000968
 8004384:	20000958 	.word	0x20000958
 8004388:	20000978 	.word	0x20000978
 800438c:	00000000 	.word	0x00000000

08004390 <Control_Motor>:
	Fingers_Status.Pinky.Stuck_Finger=0;
	Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
	Fingers_Status.Pinky.SetPoint=100;
}
void Control_Motor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	6039      	str	r1, [r7, #0]
 800439a:	71fb      	strb	r3, [r7, #7]
	if(control_mode==position_mode)
 800439c:	4b5c      	ldr	r3, [pc, #368]	; (8004510 <Control_Motor+0x180>)
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	f040 80a5 	bne.w	80044f2 <Control_Motor+0x162>
	{
		if(FingerStruct->SetPoint-FingerStruct->position>0.01)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80043b4:	f7fb ff68 	bl	8000288 <__aeabi_dsub>
 80043b8:	4602      	mov	r2, r0
 80043ba:	460b      	mov	r3, r1
 80043bc:	4610      	mov	r0, r2
 80043be:	4619      	mov	r1, r3
 80043c0:	a34f      	add	r3, pc, #316	; (adr r3, 8004500 <Control_Motor+0x170>)
 80043c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043c6:	f7fc fba7 	bl	8000b18 <__aeabi_dcmpgt>
 80043ca:	4603      	mov	r3, r0
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00f      	beq.n	80043f0 <Control_Motor+0x60>
		{
			FingerStruct->Direction_motor=Open;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	2201      	movs	r2, #1
 80043d4:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2200      	movs	r2, #0
 80043e0:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_DIRECT);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	3328      	adds	r3, #40	; 0x28
 80043e6:	2100      	movs	r1, #0
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff fb05 	bl	80039f8 <PID_SetControllerDirection>
 80043ee:	e026      	b.n	800443e <Control_Motor+0xae>
		}
		else if (FingerStruct->SetPoint-FingerStruct->position<-0.01)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80043fc:	f7fb ff44 	bl	8000288 <__aeabi_dsub>
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	4610      	mov	r0, r2
 8004406:	4619      	mov	r1, r3
 8004408:	a33f      	add	r3, pc, #252	; (adr r3, 8004508 <Control_Motor+0x178>)
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	f7fc fb65 	bl	8000adc <__aeabi_dcmplt>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00f      	beq.n	8004438 <Control_Motor+0xa8>
		{
			FingerStruct->Direction_motor=Close;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	2202      	movs	r2, #2
 800441c:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2202      	movs	r2, #2
 8004422:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	2200      	movs	r2, #0
 8004428:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_REVERSE);
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	3328      	adds	r3, #40	; 0x28
 800442e:	2101      	movs	r1, #1
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff fae1 	bl	80039f8 <PID_SetControllerDirection>
 8004436:	e002      	b.n	800443e <Control_Motor+0xae>
		}
		else
		{
			FingerStruct->Direction_motor=Stop;
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	2200      	movs	r2, #0
 800443c:	749a      	strb	r2, [r3, #18]
		}
		if(FingerStruct->Stuck_Finger)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	7ddb      	ldrb	r3, [r3, #23]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d052      	beq.n	80044ec <Control_Motor+0x15c>
		{
			if( FingerStruct->Current_Counter>600)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800444a:	b29b      	uxth	r3, r3
 800444c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8004450:	d94f      	bls.n	80044f2 <Control_Motor+0x162>
			{
				if(FingerStruct->Direction_motor==Open)
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	7c9b      	ldrb	r3, [r3, #18]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d129      	bne.n	80044ae <Control_Motor+0x11e>
				{
					switch (FingerName) {
 800445a:	79fb      	ldrb	r3, [r7, #7]
 800445c:	2b04      	cmp	r3, #4
 800445e:	d839      	bhi.n	80044d4 <Control_Motor+0x144>
 8004460:	a201      	add	r2, pc, #4	; (adr r2, 8004468 <Control_Motor+0xd8>)
 8004462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004466:	bf00      	nop
 8004468:	0800447d 	.word	0x0800447d
 800446c:	08004487 	.word	0x08004487
 8004470:	08004491 	.word	0x08004491
 8004474:	0800449b 	.word	0x0800449b
 8004478:	080044a5 	.word	0x080044a5
					case Thumb:
						FingerStruct->Encoder=Max_Encoder_Thumb;
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	f241 2227 	movw	r2, #4647	; 0x1227
 8004482:	821a      	strh	r2, [r3, #16]
						break;
 8004484:	e027      	b.n	80044d6 <Control_Motor+0x146>
					case Index:
						FingerStruct->Encoder=Max_Encoder_Index;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	f246 7284 	movw	r2, #26500	; 0x6784
 800448c:	821a      	strh	r2, [r3, #16]
						break;
 800448e:	e022      	b.n	80044d6 <Control_Motor+0x146>
					case Middle:
						FingerStruct->Encoder=Max_Encoder_Middle;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8004496:	821a      	strh	r2, [r3, #16]
						break;
 8004498:	e01d      	b.n	80044d6 <Control_Motor+0x146>
					case Ring:
						FingerStruct->Encoder=Max_Encoder_Ring;
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	f645 7250 	movw	r2, #24400	; 0x5f50
 80044a0:	821a      	strh	r2, [r3, #16]
						break;
 80044a2:	e018      	b.n	80044d6 <Control_Motor+0x146>
					case Pinky:
						FingerStruct->Encoder=Max_Encoder_Pinky;
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	f246 52f4 	movw	r2, #26100	; 0x65f4
 80044aa:	821a      	strh	r2, [r3, #16]
						break;
 80044ac:	e013      	b.n	80044d6 <Control_Motor+0x146>
					default:
						break;
					}
				}
				else if(FingerStruct->Direction_motor==Close && FingerStruct->position<5 )
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	7c9b      	ldrb	r3, [r3, #18]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d10f      	bne.n	80044d6 <Control_Motor+0x146>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80044bc:	f04f 0200 	mov.w	r2, #0
 80044c0:	4b14      	ldr	r3, [pc, #80]	; (8004514 <Control_Motor+0x184>)
 80044c2:	f7fc fb0b 	bl	8000adc <__aeabi_dcmplt>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d004      	beq.n	80044d6 <Control_Motor+0x146>
					FingerStruct->Encoder=0;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	2200      	movs	r2, #0
 80044d0:	821a      	strh	r2, [r3, #16]
 80044d2:	e000      	b.n	80044d6 <Control_Motor+0x146>
						break;
 80044d4:	bf00      	nop
				FingerStruct->Direction_motor=Stop;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2200      	movs	r2, #0
 80044da:	749a      	strb	r2, [r3, #18]
				FingerStruct->speed=0;
 80044dc:	6839      	ldr	r1, [r7, #0]
 80044de:	f04f 0200 	mov.w	r2, #0
 80044e2:	f04f 0300 	mov.w	r3, #0
 80044e6:	e9c1 2306 	strd	r2, r3, [r1, #24]
			}
		}else
			FingerStruct->Current_Counter=0;
	}
}
 80044ea:	e002      	b.n	80044f2 <Control_Motor+0x162>
			FingerStruct->Current_Counter=0;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2200      	movs	r2, #0
 80044f0:	849a      	strh	r2, [r3, #36]	; 0x24
}
 80044f2:	bf00      	nop
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	f3af 8000 	nop.w
 8004500:	47ae147b 	.word	0x47ae147b
 8004504:	3f847ae1 	.word	0x3f847ae1
 8004508:	47ae147b 	.word	0x47ae147b
 800450c:	bf847ae1 	.word	0xbf847ae1
 8004510:	20000327 	.word	0x20000327
 8004514:	40140000 	.word	0x40140000

08004518 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004518:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004550 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800451c:	f7fe fb08 	bl	8002b30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004520:	480c      	ldr	r0, [pc, #48]	; (8004554 <LoopForever+0x6>)
  ldr r1, =_edata
 8004522:	490d      	ldr	r1, [pc, #52]	; (8004558 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004524:	4a0d      	ldr	r2, [pc, #52]	; (800455c <LoopForever+0xe>)
  movs r3, #0
 8004526:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004528:	e002      	b.n	8004530 <LoopCopyDataInit>

0800452a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800452a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800452c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800452e:	3304      	adds	r3, #4

08004530 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004530:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004532:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004534:	d3f9      	bcc.n	800452a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004536:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004538:	4c0a      	ldr	r4, [pc, #40]	; (8004564 <LoopForever+0x16>)
  movs r3, #0
 800453a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800453c:	e001      	b.n	8004542 <LoopFillZerobss>

0800453e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800453e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004540:	3204      	adds	r2, #4

08004542 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004542:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004544:	d3fb      	bcc.n	800453e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004546:	f007 fd2d 	bl	800bfa4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800454a:	f7fd fe77 	bl	800223c <main>

0800454e <LoopForever>:

LoopForever:
    b LoopForever
 800454e:	e7fe      	b.n	800454e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004550:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8004554:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004558:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800455c:	0800eef4 	.word	0x0800eef4
  ldr r2, =_sbss
 8004560:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8004564:	20000b4c 	.word	0x20000b4c

08004568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004568:	e7fe      	b.n	8004568 <ADC1_2_IRQHandler>

0800456a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b082      	sub	sp, #8
 800456e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004570:	2300      	movs	r3, #0
 8004572:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004574:	2003      	movs	r0, #3
 8004576:	f001 fc3f 	bl	8005df8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800457a:	2002      	movs	r0, #2
 800457c:	f000 f80e 	bl	800459c <HAL_InitTick>
 8004580:	4603      	mov	r3, r0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d002      	beq.n	800458c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	71fb      	strb	r3, [r7, #7]
 800458a:	e001      	b.n	8004590 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800458c:	f7fe f90c 	bl	80027a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004590:	79fb      	ldrb	r3, [r7, #7]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80045a8:	4b17      	ldr	r3, [pc, #92]	; (8004608 <HAL_InitTick+0x6c>)
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d023      	beq.n	80045f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80045b0:	4b16      	ldr	r3, [pc, #88]	; (800460c <HAL_InitTick+0x70>)
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	4b14      	ldr	r3, [pc, #80]	; (8004608 <HAL_InitTick+0x6c>)
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	4619      	mov	r1, r3
 80045ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045be:	fbb3 f3f1 	udiv	r3, r3, r1
 80045c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045c6:	4618      	mov	r0, r3
 80045c8:	f001 fc4b 	bl	8005e62 <HAL_SYSTICK_Config>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10f      	bne.n	80045f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b0f      	cmp	r3, #15
 80045d6:	d809      	bhi.n	80045ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045d8:	2200      	movs	r2, #0
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	f04f 30ff 	mov.w	r0, #4294967295
 80045e0:	f001 fc15 	bl	8005e0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80045e4:	4a0a      	ldr	r2, [pc, #40]	; (8004610 <HAL_InitTick+0x74>)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6013      	str	r3, [r2, #0]
 80045ea:	e007      	b.n	80045fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
 80045f0:	e004      	b.n	80045fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
 80045f6:	e001      	b.n	80045fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80045fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3710      	adds	r7, #16
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}
 8004606:	bf00      	nop
 8004608:	20000008 	.word	0x20000008
 800460c:	20000000 	.word	0x20000000
 8004610:	20000004 	.word	0x20000004

08004614 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004614:	b480      	push	{r7}
 8004616:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004618:	4b06      	ldr	r3, [pc, #24]	; (8004634 <HAL_IncTick+0x20>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	461a      	mov	r2, r3
 800461e:	4b06      	ldr	r3, [pc, #24]	; (8004638 <HAL_IncTick+0x24>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4413      	add	r3, r2
 8004624:	4a04      	ldr	r2, [pc, #16]	; (8004638 <HAL_IncTick+0x24>)
 8004626:	6013      	str	r3, [r2, #0]
}
 8004628:	bf00      	nop
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	20000008 	.word	0x20000008
 8004638:	200009fc 	.word	0x200009fc

0800463c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  return uwTick;
 8004640:	4b03      	ldr	r3, [pc, #12]	; (8004650 <HAL_GetTick+0x14>)
 8004642:	681b      	ldr	r3, [r3, #0]
}
 8004644:	4618      	mov	r0, r3
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	200009fc 	.word	0x200009fc

08004654 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800465c:	f7ff ffee 	bl	800463c <HAL_GetTick>
 8004660:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466c:	d005      	beq.n	800467a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800466e:	4b0a      	ldr	r3, [pc, #40]	; (8004698 <HAL_Delay+0x44>)
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	461a      	mov	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	4413      	add	r3, r2
 8004678:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800467a:	bf00      	nop
 800467c:	f7ff ffde 	bl	800463c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	429a      	cmp	r2, r3
 800468a:	d8f7      	bhi.n	800467c <HAL_Delay+0x28>
  {
  }
}
 800468c:	bf00      	nop
 800468e:	bf00      	nop
 8004690:	3710      	adds	r7, #16
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	20000008 	.word	0x20000008

0800469c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	431a      	orrs	r2, r3
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	609a      	str	r2, [r3, #8]
}
 80046b6:	bf00      	nop
 80046b8:	370c      	adds	r7, #12
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
 80046ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	431a      	orrs	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	609a      	str	r2, [r3, #8]
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80046f8:	4618      	mov	r0, r3
 80046fa:	370c      	adds	r7, #12
 80046fc:	46bd      	mov	sp, r7
 80046fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004702:	4770      	bx	lr

08004704 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
 8004710:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	3360      	adds	r3, #96	; 0x60
 8004716:	461a      	mov	r2, r3
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4413      	add	r3, r2
 800471e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	4b08      	ldr	r3, [pc, #32]	; (8004748 <LL_ADC_SetOffset+0x44>)
 8004726:	4013      	ands	r3, r2
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800472e:	683a      	ldr	r2, [r7, #0]
 8004730:	430a      	orrs	r2, r1
 8004732:	4313      	orrs	r3, r2
 8004734:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800473c:	bf00      	nop
 800473e:	371c      	adds	r7, #28
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr
 8004748:	03fff000 	.word	0x03fff000

0800474c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800474c:	b480      	push	{r7}
 800474e:	b085      	sub	sp, #20
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	3360      	adds	r3, #96	; 0x60
 800475a:	461a      	mov	r2, r3
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr

08004778 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004778:	b480      	push	{r7}
 800477a:	b087      	sub	sp, #28
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3360      	adds	r3, #96	; 0x60
 8004788:	461a      	mov	r2, r3
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	009b      	lsls	r3, r3, #2
 800478e:	4413      	add	r3, r2
 8004790:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	431a      	orrs	r2, r3
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80047a2:	bf00      	nop
 80047a4:	371c      	adds	r7, #28
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b087      	sub	sp, #28
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	3330      	adds	r3, #48	; 0x30
 80047e4:	461a      	mov	r2, r3
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	0a1b      	lsrs	r3, r3, #8
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	f003 030c 	and.w	r3, r3, #12
 80047f0:	4413      	add	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	f003 031f 	and.w	r3, r3, #31
 80047fe:	211f      	movs	r1, #31
 8004800:	fa01 f303 	lsl.w	r3, r1, r3
 8004804:	43db      	mvns	r3, r3
 8004806:	401a      	ands	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	0e9b      	lsrs	r3, r3, #26
 800480c:	f003 011f 	and.w	r1, r3, #31
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f003 031f 	and.w	r3, r3, #31
 8004816:	fa01 f303 	lsl.w	r3, r1, r3
 800481a:	431a      	orrs	r2, r3
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004820:	bf00      	nop
 8004822:	371c      	adds	r7, #28
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800482c:	b480      	push	{r7}
 800482e:	b087      	sub	sp, #28
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	3314      	adds	r3, #20
 800483c:	461a      	mov	r2, r3
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	0e5b      	lsrs	r3, r3, #25
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	4413      	add	r3, r2
 800484a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	0d1b      	lsrs	r3, r3, #20
 8004854:	f003 031f 	and.w	r3, r3, #31
 8004858:	2107      	movs	r1, #7
 800485a:	fa01 f303 	lsl.w	r3, r1, r3
 800485e:	43db      	mvns	r3, r3
 8004860:	401a      	ands	r2, r3
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	0d1b      	lsrs	r3, r3, #20
 8004866:	f003 031f 	and.w	r3, r3, #31
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	fa01 f303 	lsl.w	r3, r1, r3
 8004870:	431a      	orrs	r2, r3
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
	...

08004884 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004884:	b480      	push	{r7}
 8004886:	b085      	sub	sp, #20
 8004888:	af00      	add	r7, sp, #0
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800489c:	43db      	mvns	r3, r3
 800489e:	401a      	ands	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0318 	and.w	r3, r3, #24
 80048a6:	4908      	ldr	r1, [pc, #32]	; (80048c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80048a8:	40d9      	lsrs	r1, r3
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	400b      	ands	r3, r1
 80048ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048b2:	431a      	orrs	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80048ba:	bf00      	nop
 80048bc:	3714      	adds	r7, #20
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
 80048c6:	bf00      	nop
 80048c8:	0007ffff 	.word	0x0007ffff

080048cc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f003 031f 	and.w	r3, r3, #31
}
 80048dc:	4618      	mov	r0, r3
 80048de:	370c      	adds	r7, #12
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr

080048e8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80048f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6093      	str	r3, [r2, #8]
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800491c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004920:	d101      	bne.n	8004926 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004934:	b480      	push	{r7}
 8004936:	b083      	sub	sp, #12
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004944:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004948:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800496c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004970:	d101      	bne.n	8004976 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004972:	2301      	movs	r3, #1
 8004974:	e000      	b.n	8004978 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr

08004984 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004994:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004998:	f043 0201 	orr.w	r2, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f003 0301 	and.w	r3, r3, #1
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <LL_ADC_IsEnabled+0x18>
 80049c0:	2301      	movs	r3, #1
 80049c2:	e000      	b.n	80049c6 <LL_ADC_IsEnabled+0x1a>
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b083      	sub	sp, #12
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80049e2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80049e6:	f043 0204 	orr.w	r2, r3, #4
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80049ee:	bf00      	nop
 80049f0:	370c      	adds	r7, #12
 80049f2:	46bd      	mov	sp, r7
 80049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f8:	4770      	bx	lr

080049fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b083      	sub	sp, #12
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 0304 	and.w	r3, r3, #4
 8004a0a:	2b04      	cmp	r3, #4
 8004a0c:	d101      	bne.n	8004a12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e000      	b.n	8004a14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b08      	cmp	r3, #8
 8004a32:	d101      	bne.n	8004a38 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004a34:	2301      	movs	r3, #1
 8004a36:	e000      	b.n	8004a3a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	370c      	adds	r7, #12
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004a48:	b590      	push	{r4, r7, lr}
 8004a4a:	b089      	sub	sp, #36	; 0x24
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a50:	2300      	movs	r3, #0
 8004a52:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e130      	b.n	8004cc4 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d109      	bne.n	8004a84 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7fc fd75 	bl	8001560 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff ff3f 	bl	800490c <LL_ADC_IsDeepPowerDownEnabled>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7ff ff25 	bl	80048e8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff ff5a 	bl	800495c <LL_ADC_IsInternalRegulatorEnabled>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d115      	bne.n	8004ada <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff ff3e 	bl	8004934 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ab8:	4b84      	ldr	r3, [pc, #528]	; (8004ccc <HAL_ADC_Init+0x284>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	099b      	lsrs	r3, r3, #6
 8004abe:	4a84      	ldr	r2, [pc, #528]	; (8004cd0 <HAL_ADC_Init+0x288>)
 8004ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004acc:	e002      	b.n	8004ad4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1f9      	bne.n	8004ace <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7ff ff3c 	bl	800495c <LL_ADC_IsInternalRegulatorEnabled>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d10d      	bne.n	8004b06 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aee:	f043 0210 	orr.w	r2, r3, #16
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	f043 0201 	orr.w	r2, r3, #1
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7ff ff75 	bl	80049fa <LL_ADC_REG_IsConversionOngoing>
 8004b10:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b16:	f003 0310 	and.w	r3, r3, #16
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	f040 80c9 	bne.w	8004cb2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f040 80c5 	bne.w	8004cb2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004b30:	f043 0202 	orr.w	r2, r3, #2
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff ff35 	bl	80049ac <LL_ADC_IsEnabled>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d115      	bne.n	8004b74 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004b48:	4862      	ldr	r0, [pc, #392]	; (8004cd4 <HAL_ADC_Init+0x28c>)
 8004b4a:	f7ff ff2f 	bl	80049ac <LL_ADC_IsEnabled>
 8004b4e:	4604      	mov	r4, r0
 8004b50:	4861      	ldr	r0, [pc, #388]	; (8004cd8 <HAL_ADC_Init+0x290>)
 8004b52:	f7ff ff2b 	bl	80049ac <LL_ADC_IsEnabled>
 8004b56:	4603      	mov	r3, r0
 8004b58:	431c      	orrs	r4, r3
 8004b5a:	4860      	ldr	r0, [pc, #384]	; (8004cdc <HAL_ADC_Init+0x294>)
 8004b5c:	f7ff ff26 	bl	80049ac <LL_ADC_IsEnabled>
 8004b60:	4603      	mov	r3, r0
 8004b62:	4323      	orrs	r3, r4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d105      	bne.n	8004b74 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	485c      	ldr	r0, [pc, #368]	; (8004ce0 <HAL_ADC_Init+0x298>)
 8004b70:	f7ff fd94 	bl	800469c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	7e5b      	ldrb	r3, [r3, #25]
 8004b78:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b7e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004b84:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004b8a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b92:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004b94:	4313      	orrs	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b9e:	2b01      	cmp	r3, #1
 8004ba0:	d106      	bne.n	8004bb0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	045b      	lsls	r3, r3, #17
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d009      	beq.n	8004bcc <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	4b44      	ldr	r3, [pc, #272]	; (8004ce4 <HAL_ADC_Init+0x29c>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6812      	ldr	r2, [r2, #0]
 8004bda:	69b9      	ldr	r1, [r7, #24]
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff ff1b 	bl	8004a20 <LL_ADC_INJ_IsConversionOngoing>
 8004bea:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d13d      	bne.n	8004c6e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d13a      	bne.n	8004c6e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004bfc:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c04:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c14:	f023 0302 	bic.w	r3, r3, #2
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6812      	ldr	r2, [r2, #0]
 8004c1c:	69b9      	ldr	r1, [r7, #24]
 8004c1e:	430b      	orrs	r3, r1
 8004c20:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d118      	bne.n	8004c5e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004c36:	f023 0304 	bic.w	r3, r3, #4
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004c42:	4311      	orrs	r1, r2
 8004c44:	687a      	ldr	r2, [r7, #4]
 8004c46:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004c48:	4311      	orrs	r1, r2
 8004c4a:	687a      	ldr	r2, [r7, #4]
 8004c4c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f042 0201 	orr.w	r2, r2, #1
 8004c5a:	611a      	str	r2, [r3, #16]
 8004c5c:	e007      	b.n	8004c6e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	691a      	ldr	r2, [r3, #16]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0201 	bic.w	r2, r2, #1
 8004c6c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d10c      	bne.n	8004c90 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c7c:	f023 010f 	bic.w	r1, r3, #15
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	1e5a      	subs	r2, r3, #1
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	631a      	str	r2, [r3, #48]	; 0x30
 8004c8e:	e007      	b.n	8004ca0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 020f 	bic.w	r2, r2, #15
 8004c9e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca4:	f023 0303 	bic.w	r3, r3, #3
 8004ca8:	f043 0201 	orr.w	r2, r3, #1
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	655a      	str	r2, [r3, #84]	; 0x54
 8004cb0:	e007      	b.n	8004cc2 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cb6:	f043 0210 	orr.w	r2, r3, #16
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004cc2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3724      	adds	r7, #36	; 0x24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd90      	pop	{r4, r7, pc}
 8004ccc:	20000000 	.word	0x20000000
 8004cd0:	053e2d63 	.word	0x053e2d63
 8004cd4:	50040000 	.word	0x50040000
 8004cd8:	50040100 	.word	0x50040100
 8004cdc:	50040200 	.word	0x50040200
 8004ce0:	50040300 	.word	0x50040300
 8004ce4:	fff0c007 	.word	0xfff0c007

08004ce8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cf4:	4853      	ldr	r0, [pc, #332]	; (8004e44 <HAL_ADC_Start_DMA+0x15c>)
 8004cf6:	f7ff fde9 	bl	80048cc <LL_ADC_GetMultimode>
 8004cfa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff fe7a 	bl	80049fa <LL_ADC_REG_IsConversionOngoing>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f040 8093 	bne.w	8004e34 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_ADC_Start_DMA+0x34>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e08e      	b.n	8004e3a <HAL_ADC_Start_DMA+0x152>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a47      	ldr	r2, [pc, #284]	; (8004e48 <HAL_ADC_Start_DMA+0x160>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d008      	beq.n	8004d40 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d2e:	693b      	ldr	r3, [r7, #16]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d005      	beq.n	8004d40 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	2b05      	cmp	r3, #5
 8004d38:	d002      	beq.n	8004d40 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	2b09      	cmp	r3, #9
 8004d3e:	d172      	bne.n	8004e26 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004d40:	68f8      	ldr	r0, [r7, #12]
 8004d42:	f000 fc9d 	bl	8005680 <ADC_Enable>
 8004d46:	4603      	mov	r3, r0
 8004d48:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004d4a:	7dfb      	ldrb	r3, [r7, #23]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d165      	bne.n	8004e1c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d58:	f023 0301 	bic.w	r3, r3, #1
 8004d5c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a38      	ldr	r2, [pc, #224]	; (8004e4c <HAL_ADC_Start_DMA+0x164>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d002      	beq.n	8004d74 <HAL_ADC_Start_DMA+0x8c>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	e000      	b.n	8004d76 <HAL_ADC_Start_DMA+0x8e>
 8004d74:	4b36      	ldr	r3, [pc, #216]	; (8004e50 <HAL_ADC_Start_DMA+0x168>)
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	6812      	ldr	r2, [r2, #0]
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d002      	beq.n	8004d84 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d105      	bne.n	8004d90 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d88:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d006      	beq.n	8004daa <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da0:	f023 0206 	bic.w	r2, r3, #6
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	659a      	str	r2, [r3, #88]	; 0x58
 8004da8:	e002      	b.n	8004db0 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db4:	4a27      	ldr	r2, [pc, #156]	; (8004e54 <HAL_ADC_Start_DMA+0x16c>)
 8004db6:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dbc:	4a26      	ldr	r2, [pc, #152]	; (8004e58 <HAL_ADC_Start_DMA+0x170>)
 8004dbe:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc4:	4a25      	ldr	r2, [pc, #148]	; (8004e5c <HAL_ADC_Start_DMA+0x174>)
 8004dc6:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	221c      	movs	r2, #28
 8004dce:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0210 	orr.w	r2, r2, #16
 8004de6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	3340      	adds	r3, #64	; 0x40
 8004e02:	4619      	mov	r1, r3
 8004e04:	68ba      	ldr	r2, [r7, #8]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f001 f8f0 	bl	8005fec <HAL_DMA_Start_IT>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff fddc 	bl	80049d2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004e1a:	e00d      	b.n	8004e38 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8004e24:	e008      	b.n	8004e38 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004e32:	e001      	b.n	8004e38 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004e34:	2302      	movs	r3, #2
 8004e36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3718      	adds	r7, #24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	50040300 	.word	0x50040300
 8004e48:	50040200 	.word	0x50040200
 8004e4c:	50040100 	.word	0x50040100
 8004e50:	50040000 	.word	0x50040000
 8004e54:	0800578d 	.word	0x0800578d
 8004e58:	08005865 	.word	0x08005865
 8004e5c:	08005881 	.word	0x08005881

08004e60 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b0b6      	sub	sp, #216	; 0xd8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004eac:	2300      	movs	r3, #0
 8004eae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d101      	bne.n	8004ebe <HAL_ADC_ConfigChannel+0x22>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	e3c9      	b.n	8005652 <HAL_ADC_ConfigChannel+0x7b6>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff fd95 	bl	80049fa <LL_ADC_REG_IsConversionOngoing>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f040 83aa 	bne.w	800562c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b05      	cmp	r3, #5
 8004ee6:	d824      	bhi.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	3b02      	subs	r3, #2
 8004eee:	2b03      	cmp	r3, #3
 8004ef0:	d81b      	bhi.n	8004f2a <HAL_ADC_ConfigChannel+0x8e>
 8004ef2:	a201      	add	r2, pc, #4	; (adr r2, 8004ef8 <HAL_ADC_ConfigChannel+0x5c>)
 8004ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef8:	08004f09 	.word	0x08004f09
 8004efc:	08004f11 	.word	0x08004f11
 8004f00:	08004f19 	.word	0x08004f19
 8004f04:	08004f21 	.word	0x08004f21
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004f08:	230c      	movs	r3, #12
 8004f0a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f0e:	e010      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004f10:	2312      	movs	r3, #18
 8004f12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f16:	e00c      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004f18:	2318      	movs	r3, #24
 8004f1a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f1e:	e008      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004f20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f28:	e003      	b.n	8004f32 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004f2a:	2306      	movs	r3, #6
 8004f2c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004f30:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6818      	ldr	r0, [r3, #0]
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004f40:	f7ff fc48 	bl	80047d4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f7ff fd56 	bl	80049fa <LL_ADC_REG_IsConversionOngoing>
 8004f4e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff fd62 	bl	8004a20 <LL_ADC_INJ_IsConversionOngoing>
 8004f5c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f040 81a4 	bne.w	80052b2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	f040 819f 	bne.w	80052b2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6818      	ldr	r0, [r3, #0]
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	6819      	ldr	r1, [r3, #0]
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	461a      	mov	r2, r3
 8004f82:	f7ff fc53 	bl	800482c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	695a      	ldr	r2, [r3, #20]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	08db      	lsrs	r3, r3, #3
 8004f92:	f003 0303 	and.w	r3, r3, #3
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d00a      	beq.n	8004fbe <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	6919      	ldr	r1, [r3, #16]
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004fb8:	f7ff fba4 	bl	8004704 <LL_ADC_SetOffset>
 8004fbc:	e179      	b.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	2100      	movs	r1, #0
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	f7ff fbc1 	bl	800474c <LL_ADC_GetOffsetChannel>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d10a      	bne.n	8004fea <HAL_ADC_ConfigChannel+0x14e>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2100      	movs	r1, #0
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fbb6 	bl	800474c <LL_ADC_GetOffsetChannel>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	0e9b      	lsrs	r3, r3, #26
 8004fe4:	f003 021f 	and.w	r2, r3, #31
 8004fe8:	e01e      	b.n	8005028 <HAL_ADC_ConfigChannel+0x18c>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f7ff fbab 	bl	800474c <LL_ADC_GetOffsetChannel>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ffc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005000:	fa93 f3a3 	rbit	r3, r3
 8005004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005008:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800500c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005010:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005018:	2320      	movs	r3, #32
 800501a:	e004      	b.n	8005026 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800501c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005020:	fab3 f383 	clz	r3, r3
 8005024:	b2db      	uxtb	r3, r3
 8005026:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005030:	2b00      	cmp	r3, #0
 8005032:	d105      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x1a4>
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	0e9b      	lsrs	r3, r3, #26
 800503a:	f003 031f 	and.w	r3, r3, #31
 800503e:	e018      	b.n	8005072 <HAL_ADC_ConfigChannel+0x1d6>
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800504c:	fa93 f3a3 	rbit	r3, r3
 8005050:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8005054:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005058:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800505c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005064:	2320      	movs	r3, #32
 8005066:	e004      	b.n	8005072 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005068:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800506c:	fab3 f383 	clz	r3, r3
 8005070:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005072:	429a      	cmp	r2, r3
 8005074:	d106      	bne.n	8005084 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2200      	movs	r2, #0
 800507c:	2100      	movs	r1, #0
 800507e:	4618      	mov	r0, r3
 8005080:	f7ff fb7a 	bl	8004778 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2101      	movs	r1, #1
 800508a:	4618      	mov	r0, r3
 800508c:	f7ff fb5e 	bl	800474c <LL_ADC_GetOffsetChannel>
 8005090:	4603      	mov	r3, r0
 8005092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10a      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x214>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2101      	movs	r1, #1
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7ff fb53 	bl	800474c <LL_ADC_GetOffsetChannel>
 80050a6:	4603      	mov	r3, r0
 80050a8:	0e9b      	lsrs	r3, r3, #26
 80050aa:	f003 021f 	and.w	r2, r3, #31
 80050ae:	e01e      	b.n	80050ee <HAL_ADC_ConfigChannel+0x252>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2101      	movs	r1, #1
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7ff fb48 	bl	800474c <LL_ADC_GetOffsetChannel>
 80050bc:	4603      	mov	r3, r0
 80050be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050c6:	fa93 f3a3 	rbit	r3, r3
 80050ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 80050ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80050d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 80050d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80050de:	2320      	movs	r3, #32
 80050e0:	e004      	b.n	80050ec <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80050e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80050e6:	fab3 f383 	clz	r3, r3
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d105      	bne.n	8005106 <HAL_ADC_ConfigChannel+0x26a>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	0e9b      	lsrs	r3, r3, #26
 8005100:	f003 031f 	and.w	r3, r3, #31
 8005104:	e018      	b.n	8005138 <HAL_ADC_ConfigChannel+0x29c>
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800510e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005112:	fa93 f3a3 	rbit	r3, r3
 8005116:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800511a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800511e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005122:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005126:	2b00      	cmp	r3, #0
 8005128:	d101      	bne.n	800512e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800512a:	2320      	movs	r3, #32
 800512c:	e004      	b.n	8005138 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800512e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005132:	fab3 f383 	clz	r3, r3
 8005136:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005138:	429a      	cmp	r2, r3
 800513a:	d106      	bne.n	800514a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	2200      	movs	r2, #0
 8005142:	2101      	movs	r1, #1
 8005144:	4618      	mov	r0, r3
 8005146:	f7ff fb17 	bl	8004778 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2102      	movs	r1, #2
 8005150:	4618      	mov	r0, r3
 8005152:	f7ff fafb 	bl	800474c <LL_ADC_GetOffsetChannel>
 8005156:	4603      	mov	r3, r0
 8005158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10a      	bne.n	8005176 <HAL_ADC_ConfigChannel+0x2da>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2102      	movs	r1, #2
 8005166:	4618      	mov	r0, r3
 8005168:	f7ff faf0 	bl	800474c <LL_ADC_GetOffsetChannel>
 800516c:	4603      	mov	r3, r0
 800516e:	0e9b      	lsrs	r3, r3, #26
 8005170:	f003 021f 	and.w	r2, r3, #31
 8005174:	e01e      	b.n	80051b4 <HAL_ADC_ConfigChannel+0x318>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2102      	movs	r1, #2
 800517c:	4618      	mov	r0, r3
 800517e:	f7ff fae5 	bl	800474c <LL_ADC_GetOffsetChannel>
 8005182:	4603      	mov	r3, r0
 8005184:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005188:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800518c:	fa93 f3a3 	rbit	r3, r3
 8005190:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8005194:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005198:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 800519c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80051a4:	2320      	movs	r3, #32
 80051a6:	e004      	b.n	80051b2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80051a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051ac:	fab3 f383 	clz	r3, r3
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d105      	bne.n	80051cc <HAL_ADC_ConfigChannel+0x330>
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	0e9b      	lsrs	r3, r3, #26
 80051c6:	f003 031f 	and.w	r3, r3, #31
 80051ca:	e014      	b.n	80051f6 <HAL_ADC_ConfigChannel+0x35a>
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051d4:	fa93 f3a3 	rbit	r3, r3
 80051d8:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80051da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80051e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d101      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80051e8:	2320      	movs	r3, #32
 80051ea:	e004      	b.n	80051f6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80051ec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051f0:	fab3 f383 	clz	r3, r3
 80051f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d106      	bne.n	8005208 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2200      	movs	r2, #0
 8005200:	2102      	movs	r1, #2
 8005202:	4618      	mov	r0, r3
 8005204:	f7ff fab8 	bl	8004778 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2103      	movs	r1, #3
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff fa9c 	bl	800474c <LL_ADC_GetOffsetChannel>
 8005214:	4603      	mov	r3, r0
 8005216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800521a:	2b00      	cmp	r3, #0
 800521c:	d10a      	bne.n	8005234 <HAL_ADC_ConfigChannel+0x398>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2103      	movs	r1, #3
 8005224:	4618      	mov	r0, r3
 8005226:	f7ff fa91 	bl	800474c <LL_ADC_GetOffsetChannel>
 800522a:	4603      	mov	r3, r0
 800522c:	0e9b      	lsrs	r3, r3, #26
 800522e:	f003 021f 	and.w	r2, r3, #31
 8005232:	e017      	b.n	8005264 <HAL_ADC_ConfigChannel+0x3c8>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2103      	movs	r1, #3
 800523a:	4618      	mov	r0, r3
 800523c:	f7ff fa86 	bl	800474c <LL_ADC_GetOffsetChannel>
 8005240:	4603      	mov	r3, r0
 8005242:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005244:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005246:	fa93 f3a3 	rbit	r3, r3
 800524a:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800524c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800524e:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8005250:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005252:	2b00      	cmp	r3, #0
 8005254:	d101      	bne.n	800525a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8005256:	2320      	movs	r3, #32
 8005258:	e003      	b.n	8005262 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800525a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800525c:	fab3 f383 	clz	r3, r3
 8005260:	b2db      	uxtb	r3, r3
 8005262:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800526c:	2b00      	cmp	r3, #0
 800526e:	d105      	bne.n	800527c <HAL_ADC_ConfigChannel+0x3e0>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	0e9b      	lsrs	r3, r3, #26
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	e011      	b.n	80052a0 <HAL_ADC_ConfigChannel+0x404>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005282:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005284:	fa93 f3a3 	rbit	r3, r3
 8005288:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800528a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800528c:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800528e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005290:	2b00      	cmp	r3, #0
 8005292:	d101      	bne.n	8005298 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005294:	2320      	movs	r3, #32
 8005296:	e003      	b.n	80052a0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005298:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800529a:	fab3 f383 	clz	r3, r3
 800529e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d106      	bne.n	80052b2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2200      	movs	r2, #0
 80052aa:	2103      	movs	r1, #3
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff fa63 	bl	8004778 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4618      	mov	r0, r3
 80052b8:	f7ff fb78 	bl	80049ac <LL_ADC_IsEnabled>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 8140 	bne.w	8005544 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6819      	ldr	r1, [r3, #0]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	461a      	mov	r2, r3
 80052d2:	f7ff fad7 	bl	8004884 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	4a8f      	ldr	r2, [pc, #572]	; (8005518 <HAL_ADC_ConfigChannel+0x67c>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	f040 8131 	bne.w	8005544 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <HAL_ADC_ConfigChannel+0x46e>
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	0e9b      	lsrs	r3, r3, #26
 80052f8:	3301      	adds	r3, #1
 80052fa:	f003 031f 	and.w	r3, r3, #31
 80052fe:	2b09      	cmp	r3, #9
 8005300:	bf94      	ite	ls
 8005302:	2301      	movls	r3, #1
 8005304:	2300      	movhi	r3, #0
 8005306:	b2db      	uxtb	r3, r3
 8005308:	e019      	b.n	800533e <HAL_ADC_ConfigChannel+0x4a2>
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005310:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005312:	fa93 f3a3 	rbit	r3, r3
 8005316:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005318:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800531a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800531c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8005322:	2320      	movs	r3, #32
 8005324:	e003      	b.n	800532e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	3301      	adds	r3, #1
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2b09      	cmp	r3, #9
 8005336:	bf94      	ite	ls
 8005338:	2301      	movls	r3, #1
 800533a:	2300      	movhi	r3, #0
 800533c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800533e:	2b00      	cmp	r3, #0
 8005340:	d079      	beq.n	8005436 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800534a:	2b00      	cmp	r3, #0
 800534c:	d107      	bne.n	800535e <HAL_ADC_ConfigChannel+0x4c2>
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	0e9b      	lsrs	r3, r3, #26
 8005354:	3301      	adds	r3, #1
 8005356:	069b      	lsls	r3, r3, #26
 8005358:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800535c:	e015      	b.n	800538a <HAL_ADC_ConfigChannel+0x4ee>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005364:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005366:	fa93 f3a3 	rbit	r3, r3
 800536a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800536c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800536e:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8005370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8005376:	2320      	movs	r3, #32
 8005378:	e003      	b.n	8005382 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800537a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800537c:	fab3 f383 	clz	r3, r3
 8005380:	b2db      	uxtb	r3, r3
 8005382:	3301      	adds	r3, #1
 8005384:	069b      	lsls	r3, r3, #26
 8005386:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005392:	2b00      	cmp	r3, #0
 8005394:	d109      	bne.n	80053aa <HAL_ADC_ConfigChannel+0x50e>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	0e9b      	lsrs	r3, r3, #26
 800539c:	3301      	adds	r3, #1
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	2101      	movs	r1, #1
 80053a4:	fa01 f303 	lsl.w	r3, r1, r3
 80053a8:	e017      	b.n	80053da <HAL_ADC_ConfigChannel+0x53e>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053b2:	fa93 f3a3 	rbit	r3, r3
 80053b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80053b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ba:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80053bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80053c2:	2320      	movs	r3, #32
 80053c4:	e003      	b.n	80053ce <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80053c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053c8:	fab3 f383 	clz	r3, r3
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	3301      	adds	r3, #1
 80053d0:	f003 031f 	and.w	r3, r3, #31
 80053d4:	2101      	movs	r1, #1
 80053d6:	fa01 f303 	lsl.w	r3, r1, r3
 80053da:	ea42 0103 	orr.w	r1, r2, r3
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10a      	bne.n	8005400 <HAL_ADC_ConfigChannel+0x564>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	0e9b      	lsrs	r3, r3, #26
 80053f0:	3301      	adds	r3, #1
 80053f2:	f003 021f 	and.w	r2, r3, #31
 80053f6:	4613      	mov	r3, r2
 80053f8:	005b      	lsls	r3, r3, #1
 80053fa:	4413      	add	r3, r2
 80053fc:	051b      	lsls	r3, r3, #20
 80053fe:	e018      	b.n	8005432 <HAL_ADC_ConfigChannel+0x596>
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005408:	fa93 f3a3 	rbit	r3, r3
 800540c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005410:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005414:	2b00      	cmp	r3, #0
 8005416:	d101      	bne.n	800541c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005418:	2320      	movs	r3, #32
 800541a:	e003      	b.n	8005424 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800541c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800541e:	fab3 f383 	clz	r3, r3
 8005422:	b2db      	uxtb	r3, r3
 8005424:	3301      	adds	r3, #1
 8005426:	f003 021f 	and.w	r2, r3, #31
 800542a:	4613      	mov	r3, r2
 800542c:	005b      	lsls	r3, r3, #1
 800542e:	4413      	add	r3, r2
 8005430:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005432:	430b      	orrs	r3, r1
 8005434:	e081      	b.n	800553a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800543e:	2b00      	cmp	r3, #0
 8005440:	d107      	bne.n	8005452 <HAL_ADC_ConfigChannel+0x5b6>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	0e9b      	lsrs	r3, r3, #26
 8005448:	3301      	adds	r3, #1
 800544a:	069b      	lsls	r3, r3, #26
 800544c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005450:	e015      	b.n	800547e <HAL_ADC_ConfigChannel+0x5e2>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800545a:	fa93 f3a3 	rbit	r3, r3
 800545e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8005464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d101      	bne.n	800546e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800546a:	2320      	movs	r3, #32
 800546c:	e003      	b.n	8005476 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800546e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005470:	fab3 f383 	clz	r3, r3
 8005474:	b2db      	uxtb	r3, r3
 8005476:	3301      	adds	r3, #1
 8005478:	069b      	lsls	r3, r3, #26
 800547a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005486:	2b00      	cmp	r3, #0
 8005488:	d109      	bne.n	800549e <HAL_ADC_ConfigChannel+0x602>
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	0e9b      	lsrs	r3, r3, #26
 8005490:	3301      	adds	r3, #1
 8005492:	f003 031f 	and.w	r3, r3, #31
 8005496:	2101      	movs	r1, #1
 8005498:	fa01 f303 	lsl.w	r3, r1, r3
 800549c:	e017      	b.n	80054ce <HAL_ADC_ConfigChannel+0x632>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	fa93 f3a3 	rbit	r3, r3
 80054aa:	61bb      	str	r3, [r7, #24]
  return result;
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80054b6:	2320      	movs	r3, #32
 80054b8:	e003      	b.n	80054c2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80054ba:	6a3b      	ldr	r3, [r7, #32]
 80054bc:	fab3 f383 	clz	r3, r3
 80054c0:	b2db      	uxtb	r3, r3
 80054c2:	3301      	adds	r3, #1
 80054c4:	f003 031f 	and.w	r3, r3, #31
 80054c8:	2101      	movs	r1, #1
 80054ca:	fa01 f303 	lsl.w	r3, r1, r3
 80054ce:	ea42 0103 	orr.w	r1, r2, r3
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10d      	bne.n	80054fa <HAL_ADC_ConfigChannel+0x65e>
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	0e9b      	lsrs	r3, r3, #26
 80054e4:	3301      	adds	r3, #1
 80054e6:	f003 021f 	and.w	r2, r3, #31
 80054ea:	4613      	mov	r3, r2
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	4413      	add	r3, r2
 80054f0:	3b1e      	subs	r3, #30
 80054f2:	051b      	lsls	r3, r3, #20
 80054f4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80054f8:	e01e      	b.n	8005538 <HAL_ADC_ConfigChannel+0x69c>
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	fa93 f3a3 	rbit	r3, r3
 8005506:	60fb      	str	r3, [r7, #12]
  return result;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d104      	bne.n	800551c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8005512:	2320      	movs	r3, #32
 8005514:	e006      	b.n	8005524 <HAL_ADC_ConfigChannel+0x688>
 8005516:	bf00      	nop
 8005518:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	fab3 f383 	clz	r3, r3
 8005522:	b2db      	uxtb	r3, r3
 8005524:	3301      	adds	r3, #1
 8005526:	f003 021f 	and.w	r2, r3, #31
 800552a:	4613      	mov	r3, r2
 800552c:	005b      	lsls	r3, r3, #1
 800552e:	4413      	add	r3, r2
 8005530:	3b1e      	subs	r3, #30
 8005532:	051b      	lsls	r3, r3, #20
 8005534:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005538:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800553e:	4619      	mov	r1, r3
 8005540:	f7ff f974 	bl	800482c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	4b44      	ldr	r3, [pc, #272]	; (800565c <HAL_ADC_ConfigChannel+0x7c0>)
 800554a:	4013      	ands	r3, r2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d07a      	beq.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005550:	4843      	ldr	r0, [pc, #268]	; (8005660 <HAL_ADC_ConfigChannel+0x7c4>)
 8005552:	f7ff f8c9 	bl	80046e8 <LL_ADC_GetCommonPathInternalCh>
 8005556:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a41      	ldr	r2, [pc, #260]	; (8005664 <HAL_ADC_ConfigChannel+0x7c8>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d12c      	bne.n	80055be <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005564:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005568:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d126      	bne.n	80055be <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a3c      	ldr	r2, [pc, #240]	; (8005668 <HAL_ADC_ConfigChannel+0x7cc>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d004      	beq.n	8005584 <HAL_ADC_ConfigChannel+0x6e8>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4a3b      	ldr	r2, [pc, #236]	; (800566c <HAL_ADC_ConfigChannel+0x7d0>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d15d      	bne.n	8005640 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005584:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005588:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800558c:	4619      	mov	r1, r3
 800558e:	4834      	ldr	r0, [pc, #208]	; (8005660 <HAL_ADC_ConfigChannel+0x7c4>)
 8005590:	f7ff f897 	bl	80046c2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005594:	4b36      	ldr	r3, [pc, #216]	; (8005670 <HAL_ADC_ConfigChannel+0x7d4>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	099b      	lsrs	r3, r3, #6
 800559a:	4a36      	ldr	r2, [pc, #216]	; (8005674 <HAL_ADC_ConfigChannel+0x7d8>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	099b      	lsrs	r3, r3, #6
 80055a2:	1c5a      	adds	r2, r3, #1
 80055a4:	4613      	mov	r3, r2
 80055a6:	005b      	lsls	r3, r3, #1
 80055a8:	4413      	add	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055ae:	e002      	b.n	80055b6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	3b01      	subs	r3, #1
 80055b4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d1f9      	bne.n	80055b0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80055bc:	e040      	b.n	8005640 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a2d      	ldr	r2, [pc, #180]	; (8005678 <HAL_ADC_ConfigChannel+0x7dc>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d118      	bne.n	80055fa <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80055c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d112      	bne.n	80055fa <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	4a23      	ldr	r2, [pc, #140]	; (8005668 <HAL_ADC_ConfigChannel+0x7cc>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d004      	beq.n	80055e8 <HAL_ADC_ConfigChannel+0x74c>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a22      	ldr	r2, [pc, #136]	; (800566c <HAL_ADC_ConfigChannel+0x7d0>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d12d      	bne.n	8005644 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80055e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80055ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055f0:	4619      	mov	r1, r3
 80055f2:	481b      	ldr	r0, [pc, #108]	; (8005660 <HAL_ADC_ConfigChannel+0x7c4>)
 80055f4:	f7ff f865 	bl	80046c2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80055f8:	e024      	b.n	8005644 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a1f      	ldr	r2, [pc, #124]	; (800567c <HAL_ADC_ConfigChannel+0x7e0>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d120      	bne.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005604:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005608:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d11a      	bne.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a14      	ldr	r2, [pc, #80]	; (8005668 <HAL_ADC_ConfigChannel+0x7cc>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d115      	bne.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800561a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800561e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005622:	4619      	mov	r1, r3
 8005624:	480e      	ldr	r0, [pc, #56]	; (8005660 <HAL_ADC_ConfigChannel+0x7c4>)
 8005626:	f7ff f84c 	bl	80046c2 <LL_ADC_SetCommonPathInternalCh>
 800562a:	e00c      	b.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005630:	f043 0220 	orr.w	r2, r3, #32
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800563e:	e002      	b.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005640:	bf00      	nop
 8005642:	e000      	b.n	8005646 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005644:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800564e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005652:	4618      	mov	r0, r3
 8005654:	37d8      	adds	r7, #216	; 0xd8
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	80080000 	.word	0x80080000
 8005660:	50040300 	.word	0x50040300
 8005664:	c7520000 	.word	0xc7520000
 8005668:	50040000 	.word	0x50040000
 800566c:	50040200 	.word	0x50040200
 8005670:	20000000 	.word	0x20000000
 8005674:	053e2d63 	.word	0x053e2d63
 8005678:	cb840000 	.word	0xcb840000
 800567c:	80000001 	.word	0x80000001

08005680 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b084      	sub	sp, #16
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005688:	2300      	movs	r3, #0
 800568a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4618      	mov	r0, r3
 8005692:	f7ff f98b 	bl	80049ac <LL_ADC_IsEnabled>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d169      	bne.n	8005770 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689a      	ldr	r2, [r3, #8]
 80056a2:	4b36      	ldr	r3, [pc, #216]	; (800577c <ADC_Enable+0xfc>)
 80056a4:	4013      	ands	r3, r2
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00d      	beq.n	80056c6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ae:	f043 0210 	orr.w	r2, r3, #16
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ba:	f043 0201 	orr.w	r2, r3, #1
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e055      	b.n	8005772 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff f95a 	bl	8004984 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056d0:	482b      	ldr	r0, [pc, #172]	; (8005780 <ADC_Enable+0x100>)
 80056d2:	f7ff f809 	bl	80046e8 <LL_ADC_GetCommonPathInternalCh>
 80056d6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80056d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d013      	beq.n	8005708 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056e0:	4b28      	ldr	r3, [pc, #160]	; (8005784 <ADC_Enable+0x104>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	099b      	lsrs	r3, r3, #6
 80056e6:	4a28      	ldr	r2, [pc, #160]	; (8005788 <ADC_Enable+0x108>)
 80056e8:	fba2 2303 	umull	r2, r3, r2, r3
 80056ec:	099b      	lsrs	r3, r3, #6
 80056ee:	1c5a      	adds	r2, r3, #1
 80056f0:	4613      	mov	r3, r2
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	4413      	add	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80056fa:	e002      	b.n	8005702 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	3b01      	subs	r3, #1
 8005700:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1f9      	bne.n	80056fc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005708:	f7fe ff98 	bl	800463c <HAL_GetTick>
 800570c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800570e:	e028      	b.n	8005762 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f7ff f949 	bl	80049ac <LL_ADC_IsEnabled>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d104      	bne.n	800572a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff f92d 	bl	8004984 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800572a:	f7fe ff87 	bl	800463c <HAL_GetTick>
 800572e:	4602      	mov	r2, r0
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	1ad3      	subs	r3, r2, r3
 8005734:	2b02      	cmp	r3, #2
 8005736:	d914      	bls.n	8005762 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b01      	cmp	r3, #1
 8005744:	d00d      	beq.n	8005762 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800574a:	f043 0210 	orr.w	r2, r3, #16
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005756:	f043 0201 	orr.w	r2, r3, #1
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e007      	b.n	8005772 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b01      	cmp	r3, #1
 800576e:	d1cf      	bne.n	8005710 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3710      	adds	r7, #16
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}
 800577a:	bf00      	nop
 800577c:	8000003f 	.word	0x8000003f
 8005780:	50040300 	.word	0x50040300
 8005784:	20000000 	.word	0x20000000
 8005788:	053e2d63 	.word	0x053e2d63

0800578c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005798:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800579e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d14b      	bne.n	800583e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057aa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d021      	beq.n	8005804 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fe fff2 	bl	80047ae <LL_ADC_REG_IsTriggerSourceSWStart>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d032      	beq.n	8005836 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d12b      	bne.n	8005836 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d11f      	bne.n	8005836 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057fa:	f043 0201 	orr.w	r2, r3, #1
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	655a      	str	r2, [r3, #84]	; 0x54
 8005802:	e018      	b.n	8005836 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	68db      	ldr	r3, [r3, #12]
 800580a:	f003 0302 	and.w	r3, r3, #2
 800580e:	2b00      	cmp	r3, #0
 8005810:	d111      	bne.n	8005836 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005822:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d105      	bne.n	8005836 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800582e:	f043 0201 	orr.w	r2, r3, #1
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005836:	68f8      	ldr	r0, [r7, #12]
 8005838:	f7ff fb12 	bl	8004e60 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800583c:	e00e      	b.n	800585c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005842:	f003 0310 	and.w	r3, r3, #16
 8005846:	2b00      	cmp	r3, #0
 8005848:	d003      	beq.n	8005852 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f7ff fb1c 	bl	8004e88 <HAL_ADC_ErrorCallback>
}
 8005850:	e004      	b.n	800585c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	4798      	blx	r3
}
 800585c:	bf00      	nop
 800585e:	3710      	adds	r7, #16
 8005860:	46bd      	mov	sp, r7
 8005862:	bd80      	pop	{r7, pc}

08005864 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005870:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	f7ff fafe 	bl	8004e74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005878:	bf00      	nop
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005892:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800589e:	f043 0204 	orr.w	r2, r3, #4
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7ff faee 	bl	8004e88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80058ac:	bf00      	nop
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <LL_ADC_IsEnabled>:
{
 80058b4:	b480      	push	{r7}
 80058b6:	b083      	sub	sp, #12
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <LL_ADC_IsEnabled+0x18>
 80058c8:	2301      	movs	r3, #1
 80058ca:	e000      	b.n	80058ce <LL_ADC_IsEnabled+0x1a>
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	370c      	adds	r7, #12
 80058d2:	46bd      	mov	sp, r7
 80058d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d8:	4770      	bx	lr

080058da <LL_ADC_REG_IsConversionOngoing>:
{
 80058da:	b480      	push	{r7}
 80058dc:	b083      	sub	sp, #12
 80058de:	af00      	add	r7, sp, #0
 80058e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 0304 	and.w	r3, r3, #4
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d101      	bne.n	80058f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80058ee:	2301      	movs	r3, #1
 80058f0:	e000      	b.n	80058f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005900:	b590      	push	{r4, r7, lr}
 8005902:	b09f      	sub	sp, #124	; 0x7c
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800590a:	2300      	movs	r3, #0
 800590c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005916:	2b01      	cmp	r3, #1
 8005918:	d101      	bne.n	800591e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800591a:	2302      	movs	r3, #2
 800591c:	e093      	b.n	8005a46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005926:	2300      	movs	r3, #0
 8005928:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800592a:	2300      	movs	r3, #0
 800592c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a47      	ldr	r2, [pc, #284]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d102      	bne.n	800593e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005938:	4b46      	ldr	r3, [pc, #280]	; (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800593a:	60bb      	str	r3, [r7, #8]
 800593c:	e001      	b.n	8005942 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800593e:	2300      	movs	r3, #0
 8005940:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10b      	bne.n	8005960 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e072      	b.n	8005a46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	4618      	mov	r0, r3
 8005964:	f7ff ffb9 	bl	80058da <LL_ADC_REG_IsConversionOngoing>
 8005968:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4618      	mov	r0, r3
 8005970:	f7ff ffb3 	bl	80058da <LL_ADC_REG_IsConversionOngoing>
 8005974:	4603      	mov	r3, r0
 8005976:	2b00      	cmp	r3, #0
 8005978:	d154      	bne.n	8005a24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800597a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800597c:	2b00      	cmp	r3, #0
 800597e:	d151      	bne.n	8005a24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005980:	4b35      	ldr	r3, [pc, #212]	; (8005a58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005982:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d02c      	beq.n	80059e6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800598c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	6859      	ldr	r1, [r3, #4]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800599e:	035b      	lsls	r3, r3, #13
 80059a0:	430b      	orrs	r3, r1
 80059a2:	431a      	orrs	r2, r3
 80059a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059a8:	4829      	ldr	r0, [pc, #164]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80059aa:	f7ff ff83 	bl	80058b4 <LL_ADC_IsEnabled>
 80059ae:	4604      	mov	r4, r0
 80059b0:	4828      	ldr	r0, [pc, #160]	; (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80059b2:	f7ff ff7f 	bl	80058b4 <LL_ADC_IsEnabled>
 80059b6:	4603      	mov	r3, r0
 80059b8:	431c      	orrs	r4, r3
 80059ba:	4828      	ldr	r0, [pc, #160]	; (8005a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80059bc:	f7ff ff7a 	bl	80058b4 <LL_ADC_IsEnabled>
 80059c0:	4603      	mov	r3, r0
 80059c2:	4323      	orrs	r3, r4
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d137      	bne.n	8005a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80059c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80059d0:	f023 030f 	bic.w	r3, r3, #15
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	6811      	ldr	r1, [r2, #0]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	6892      	ldr	r2, [r2, #8]
 80059dc:	430a      	orrs	r2, r1
 80059de:	431a      	orrs	r2, r3
 80059e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80059e4:	e028      	b.n	8005a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80059e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80059ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80059f2:	4817      	ldr	r0, [pc, #92]	; (8005a50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80059f4:	f7ff ff5e 	bl	80058b4 <LL_ADC_IsEnabled>
 80059f8:	4604      	mov	r4, r0
 80059fa:	4816      	ldr	r0, [pc, #88]	; (8005a54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80059fc:	f7ff ff5a 	bl	80058b4 <LL_ADC_IsEnabled>
 8005a00:	4603      	mov	r3, r0
 8005a02:	431c      	orrs	r4, r3
 8005a04:	4815      	ldr	r0, [pc, #84]	; (8005a5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005a06:	f7ff ff55 	bl	80058b4 <LL_ADC_IsEnabled>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	4323      	orrs	r3, r4
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d112      	bne.n	8005a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005a12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005a1a:	f023 030f 	bic.w	r3, r3, #15
 8005a1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a20:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a22:	e009      	b.n	8005a38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a28:	f043 0220 	orr.w	r2, r3, #32
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005a36:	e000      	b.n	8005a3a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005a42:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	377c      	adds	r7, #124	; 0x7c
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd90      	pop	{r4, r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	50040000 	.word	0x50040000
 8005a54:	50040100 	.word	0x50040100
 8005a58:	50040300 	.word	0x50040300
 8005a5c:	50040200 	.word	0x50040200

08005a60 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e0ed      	b.n	8005c4e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d102      	bne.n	8005a84 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fc f82c 	bl	8001adc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f042 0201 	orr.w	r2, r2, #1
 8005a92:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005a94:	f7fe fdd2 	bl	800463c <HAL_GetTick>
 8005a98:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005a9a:	e012      	b.n	8005ac2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005a9c:	f7fe fdce 	bl	800463c <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	1ad3      	subs	r3, r2, r3
 8005aa6:	2b0a      	cmp	r3, #10
 8005aa8:	d90b      	bls.n	8005ac2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2205      	movs	r2, #5
 8005aba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e0c5      	b.n	8005c4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d0e5      	beq.n	8005a9c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0202 	bic.w	r2, r2, #2
 8005ade:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ae0:	f7fe fdac 	bl	800463c <HAL_GetTick>
 8005ae4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005ae6:	e012      	b.n	8005b0e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ae8:	f7fe fda8 	bl	800463c <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b0a      	cmp	r3, #10
 8005af4:	d90b      	bls.n	8005b0e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2205      	movs	r2, #5
 8005b06:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e09f      	b.n	8005c4e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f003 0302 	and.w	r3, r3, #2
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d1e5      	bne.n	8005ae8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	7e1b      	ldrb	r3, [r3, #24]
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d108      	bne.n	8005b36 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	e007      	b.n	8005b46 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005b44:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	7e5b      	ldrb	r3, [r3, #25]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d108      	bne.n	8005b60 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b5c:	601a      	str	r2, [r3, #0]
 8005b5e:	e007      	b.n	8005b70 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	7e9b      	ldrb	r3, [r3, #26]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d108      	bne.n	8005b8a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f042 0220 	orr.w	r2, r2, #32
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	e007      	b.n	8005b9a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f022 0220 	bic.w	r2, r2, #32
 8005b98:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	7edb      	ldrb	r3, [r3, #27]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d108      	bne.n	8005bb4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0210 	bic.w	r2, r2, #16
 8005bb0:	601a      	str	r2, [r3, #0]
 8005bb2:	e007      	b.n	8005bc4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0210 	orr.w	r2, r2, #16
 8005bc2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	7f1b      	ldrb	r3, [r3, #28]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d108      	bne.n	8005bde <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0208 	orr.w	r2, r2, #8
 8005bda:	601a      	str	r2, [r3, #0]
 8005bdc:	e007      	b.n	8005bee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0208 	bic.w	r2, r2, #8
 8005bec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	7f5b      	ldrb	r3, [r3, #29]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d108      	bne.n	8005c08 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0204 	orr.w	r2, r2, #4
 8005c04:	601a      	str	r2, [r3, #0]
 8005c06:	e007      	b.n	8005c18 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f022 0204 	bic.w	r2, r2, #4
 8005c16:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689a      	ldr	r2, [r3, #8]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	431a      	orrs	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	691b      	ldr	r3, [r3, #16]
 8005c26:	431a      	orrs	r2, r3
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	695b      	ldr	r3, [r3, #20]
 8005c2c:	ea42 0103 	orr.w	r1, r2, r3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	1e5a      	subs	r2, r3, #1
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	430a      	orrs	r2, r1
 8005c3c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
	...

08005c58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b085      	sub	sp, #20
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f003 0307 	and.w	r3, r3, #7
 8005c66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c68:	4b0c      	ldr	r3, [pc, #48]	; (8005c9c <__NVIC_SetPriorityGrouping+0x44>)
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c6e:	68ba      	ldr	r2, [r7, #8]
 8005c70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c74:	4013      	ands	r3, r2
 8005c76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c8a:	4a04      	ldr	r2, [pc, #16]	; (8005c9c <__NVIC_SetPriorityGrouping+0x44>)
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	60d3      	str	r3, [r2, #12]
}
 8005c90:	bf00      	nop
 8005c92:	3714      	adds	r7, #20
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr
 8005c9c:	e000ed00 	.word	0xe000ed00

08005ca0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ca4:	4b04      	ldr	r3, [pc, #16]	; (8005cb8 <__NVIC_GetPriorityGrouping+0x18>)
 8005ca6:	68db      	ldr	r3, [r3, #12]
 8005ca8:	0a1b      	lsrs	r3, r3, #8
 8005caa:	f003 0307 	and.w	r3, r3, #7
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	46bd      	mov	sp, r7
 8005cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb6:	4770      	bx	lr
 8005cb8:	e000ed00 	.word	0xe000ed00

08005cbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	db0b      	blt.n	8005ce6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cce:	79fb      	ldrb	r3, [r7, #7]
 8005cd0:	f003 021f 	and.w	r2, r3, #31
 8005cd4:	4907      	ldr	r1, [pc, #28]	; (8005cf4 <__NVIC_EnableIRQ+0x38>)
 8005cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cda:	095b      	lsrs	r3, r3, #5
 8005cdc:	2001      	movs	r0, #1
 8005cde:	fa00 f202 	lsl.w	r2, r0, r2
 8005ce2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005ce6:	bf00      	nop
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	e000e100 	.word	0xe000e100

08005cf8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	4603      	mov	r3, r0
 8005d00:	6039      	str	r1, [r7, #0]
 8005d02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	db0a      	blt.n	8005d22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	490c      	ldr	r1, [pc, #48]	; (8005d44 <__NVIC_SetPriority+0x4c>)
 8005d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d16:	0112      	lsls	r2, r2, #4
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	440b      	add	r3, r1
 8005d1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d20:	e00a      	b.n	8005d38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	4908      	ldr	r1, [pc, #32]	; (8005d48 <__NVIC_SetPriority+0x50>)
 8005d28:	79fb      	ldrb	r3, [r7, #7]
 8005d2a:	f003 030f 	and.w	r3, r3, #15
 8005d2e:	3b04      	subs	r3, #4
 8005d30:	0112      	lsls	r2, r2, #4
 8005d32:	b2d2      	uxtb	r2, r2
 8005d34:	440b      	add	r3, r1
 8005d36:	761a      	strb	r2, [r3, #24]
}
 8005d38:	bf00      	nop
 8005d3a:	370c      	adds	r7, #12
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d42:	4770      	bx	lr
 8005d44:	e000e100 	.word	0xe000e100
 8005d48:	e000ed00 	.word	0xe000ed00

08005d4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b089      	sub	sp, #36	; 0x24
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	60f8      	str	r0, [r7, #12]
 8005d54:	60b9      	str	r1, [r7, #8]
 8005d56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f003 0307 	and.w	r3, r3, #7
 8005d5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f1c3 0307 	rsb	r3, r3, #7
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	bf28      	it	cs
 8005d6a:	2304      	movcs	r3, #4
 8005d6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	3304      	adds	r3, #4
 8005d72:	2b06      	cmp	r3, #6
 8005d74:	d902      	bls.n	8005d7c <NVIC_EncodePriority+0x30>
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	3b03      	subs	r3, #3
 8005d7a:	e000      	b.n	8005d7e <NVIC_EncodePriority+0x32>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d80:	f04f 32ff 	mov.w	r2, #4294967295
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	fa02 f303 	lsl.w	r3, r2, r3
 8005d8a:	43da      	mvns	r2, r3
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	401a      	ands	r2, r3
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d94:	f04f 31ff 	mov.w	r1, #4294967295
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d9e:	43d9      	mvns	r1, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005da4:	4313      	orrs	r3, r2
         );
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3724      	adds	r7, #36	; 0x24
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
	...

08005db4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b082      	sub	sp, #8
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005dc4:	d301      	bcc.n	8005dca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e00f      	b.n	8005dea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dca:	4a0a      	ldr	r2, [pc, #40]	; (8005df4 <SysTick_Config+0x40>)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005dd2:	210f      	movs	r1, #15
 8005dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dd8:	f7ff ff8e 	bl	8005cf8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ddc:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <SysTick_Config+0x40>)
 8005dde:	2200      	movs	r2, #0
 8005de0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005de2:	4b04      	ldr	r3, [pc, #16]	; (8005df4 <SysTick_Config+0x40>)
 8005de4:	2207      	movs	r2, #7
 8005de6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}
 8005df2:	bf00      	nop
 8005df4:	e000e010 	.word	0xe000e010

08005df8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f7ff ff29 	bl	8005c58 <__NVIC_SetPriorityGrouping>
}
 8005e06:	bf00      	nop
 8005e08:	3708      	adds	r7, #8
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b086      	sub	sp, #24
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	4603      	mov	r3, r0
 8005e16:	60b9      	str	r1, [r7, #8]
 8005e18:	607a      	str	r2, [r7, #4]
 8005e1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e20:	f7ff ff3e 	bl	8005ca0 <__NVIC_GetPriorityGrouping>
 8005e24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	68b9      	ldr	r1, [r7, #8]
 8005e2a:	6978      	ldr	r0, [r7, #20]
 8005e2c:	f7ff ff8e 	bl	8005d4c <NVIC_EncodePriority>
 8005e30:	4602      	mov	r2, r0
 8005e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e36:	4611      	mov	r1, r2
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f7ff ff5d 	bl	8005cf8 <__NVIC_SetPriority>
}
 8005e3e:	bf00      	nop
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b082      	sub	sp, #8
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7ff ff31 	bl	8005cbc <__NVIC_EnableIRQ>
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b082      	sub	sp, #8
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f7ff ffa2 	bl	8005db4 <SysTick_Config>
 8005e70:	4603      	mov	r3, r0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3708      	adds	r7, #8
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b085      	sub	sp, #20
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e098      	b.n	8005fc0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	4b4d      	ldr	r3, [pc, #308]	; (8005fcc <HAL_DMA_Init+0x150>)
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d80f      	bhi.n	8005eba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	4b4b      	ldr	r3, [pc, #300]	; (8005fd0 <HAL_DMA_Init+0x154>)
 8005ea2:	4413      	add	r3, r2
 8005ea4:	4a4b      	ldr	r2, [pc, #300]	; (8005fd4 <HAL_DMA_Init+0x158>)
 8005ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eaa:	091b      	lsrs	r3, r3, #4
 8005eac:	009a      	lsls	r2, r3, #2
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a48      	ldr	r2, [pc, #288]	; (8005fd8 <HAL_DMA_Init+0x15c>)
 8005eb6:	641a      	str	r2, [r3, #64]	; 0x40
 8005eb8:	e00e      	b.n	8005ed8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4b46      	ldr	r3, [pc, #280]	; (8005fdc <HAL_DMA_Init+0x160>)
 8005ec2:	4413      	add	r3, r2
 8005ec4:	4a43      	ldr	r2, [pc, #268]	; (8005fd4 <HAL_DMA_Init+0x158>)
 8005ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eca:	091b      	lsrs	r3, r3, #4
 8005ecc:	009a      	lsls	r2, r3, #2
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	4a42      	ldr	r2, [pc, #264]	; (8005fe0 <HAL_DMA_Init+0x164>)
 8005ed6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2202      	movs	r2, #2
 8005edc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005eee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005efc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	699b      	ldr	r3, [r3, #24]
 8005f0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005f32:	d039      	beq.n	8005fa8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f38:	4a27      	ldr	r2, [pc, #156]	; (8005fd8 <HAL_DMA_Init+0x15c>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d11a      	bne.n	8005f74 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005f3e:	4b29      	ldr	r3, [pc, #164]	; (8005fe4 <HAL_DMA_Init+0x168>)
 8005f40:	681a      	ldr	r2, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f46:	f003 031c 	and.w	r3, r3, #28
 8005f4a:	210f      	movs	r1, #15
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	43db      	mvns	r3, r3
 8005f52:	4924      	ldr	r1, [pc, #144]	; (8005fe4 <HAL_DMA_Init+0x168>)
 8005f54:	4013      	ands	r3, r2
 8005f56:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005f58:	4b22      	ldr	r3, [pc, #136]	; (8005fe4 <HAL_DMA_Init+0x168>)
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6859      	ldr	r1, [r3, #4]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f64:	f003 031c 	and.w	r3, r3, #28
 8005f68:	fa01 f303 	lsl.w	r3, r1, r3
 8005f6c:	491d      	ldr	r1, [pc, #116]	; (8005fe4 <HAL_DMA_Init+0x168>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]
 8005f72:	e019      	b.n	8005fa8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005f74:	4b1c      	ldr	r3, [pc, #112]	; (8005fe8 <HAL_DMA_Init+0x16c>)
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f7c:	f003 031c 	and.w	r3, r3, #28
 8005f80:	210f      	movs	r1, #15
 8005f82:	fa01 f303 	lsl.w	r3, r1, r3
 8005f86:	43db      	mvns	r3, r3
 8005f88:	4917      	ldr	r1, [pc, #92]	; (8005fe8 <HAL_DMA_Init+0x16c>)
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005f8e:	4b16      	ldr	r3, [pc, #88]	; (8005fe8 <HAL_DMA_Init+0x16c>)
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6859      	ldr	r1, [r3, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f9a:	f003 031c 	and.w	r3, r3, #28
 8005f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa2:	4911      	ldr	r1, [pc, #68]	; (8005fe8 <HAL_DMA_Init+0x16c>)
 8005fa4:	4313      	orrs	r3, r2
 8005fa6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3714      	adds	r7, #20
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr
 8005fcc:	40020407 	.word	0x40020407
 8005fd0:	bffdfff8 	.word	0xbffdfff8
 8005fd4:	cccccccd 	.word	0xcccccccd
 8005fd8:	40020000 	.word	0x40020000
 8005fdc:	bffdfbf8 	.word	0xbffdfbf8
 8005fe0:	40020400 	.word	0x40020400
 8005fe4:	400200a8 	.word	0x400200a8
 8005fe8:	400204a8 	.word	0x400204a8

08005fec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
 8005ff8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006004:	2b01      	cmp	r3, #1
 8006006:	d101      	bne.n	800600c <HAL_DMA_Start_IT+0x20>
 8006008:	2302      	movs	r3, #2
 800600a:	e04b      	b.n	80060a4 <HAL_DMA_Start_IT+0xb8>
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b01      	cmp	r3, #1
 800601e:	d13a      	bne.n	8006096 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2202      	movs	r2, #2
 8006024:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 0201 	bic.w	r2, r2, #1
 800603c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	68b9      	ldr	r1, [r7, #8]
 8006044:	68f8      	ldr	r0, [r7, #12]
 8006046:	f000 f95f 	bl	8006308 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800604e:	2b00      	cmp	r3, #0
 8006050:	d008      	beq.n	8006064 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f042 020e 	orr.w	r2, r2, #14
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	e00f      	b.n	8006084 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681a      	ldr	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0204 	bic.w	r2, r2, #4
 8006072:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f042 020a 	orr.w	r2, r2, #10
 8006082:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681a      	ldr	r2, [r3, #0]
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f042 0201 	orr.w	r2, r2, #1
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	e005      	b.n	80060a2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800609e:	2302      	movs	r3, #2
 80060a0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80060a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3718      	adds	r7, #24
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060b4:	2300      	movs	r3, #0
 80060b6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d008      	beq.n	80060d6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2204      	movs	r2, #4
 80060c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80060d2:	2301      	movs	r3, #1
 80060d4:	e022      	b.n	800611c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f022 020e 	bic.w	r2, r2, #14
 80060e4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 0201 	bic.w	r2, r2, #1
 80060f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060fa:	f003 021c 	and.w	r2, r3, #28
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006102:	2101      	movs	r1, #1
 8006104:	fa01 f202 	lsl.w	r2, r1, r2
 8006108:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2201      	movs	r2, #1
 800610e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800611a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800611c:	4618      	mov	r0, r3
 800611e:	3714      	adds	r7, #20
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr

08006128 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b084      	sub	sp, #16
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b02      	cmp	r3, #2
 800613e:	d005      	beq.n	800614c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2204      	movs	r2, #4
 8006144:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	73fb      	strb	r3, [r7, #15]
 800614a:	e029      	b.n	80061a0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 020e 	bic.w	r2, r2, #14
 800615a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0201 	bic.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006170:	f003 021c 	and.w	r2, r3, #28
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	2101      	movs	r1, #1
 800617a:	fa01 f202 	lsl.w	r2, r1, r2
 800617e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006194:	2b00      	cmp	r3, #0
 8006196:	d003      	beq.n	80061a0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	4798      	blx	r3
    }
  }
  return status;
 80061a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b084      	sub	sp, #16
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061c6:	f003 031c 	and.w	r3, r3, #28
 80061ca:	2204      	movs	r2, #4
 80061cc:	409a      	lsls	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	4013      	ands	r3, r2
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d026      	beq.n	8006224 <HAL_DMA_IRQHandler+0x7a>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d021      	beq.n	8006224 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f003 0320 	and.w	r3, r3, #32
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d107      	bne.n	80061fe <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f022 0204 	bic.w	r2, r2, #4
 80061fc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006202:	f003 021c 	and.w	r2, r3, #28
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800620a:	2104      	movs	r1, #4
 800620c:	fa01 f202 	lsl.w	r2, r1, r2
 8006210:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006216:	2b00      	cmp	r3, #0
 8006218:	d071      	beq.n	80062fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006222:	e06c      	b.n	80062fe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006228:	f003 031c 	and.w	r3, r3, #28
 800622c:	2202      	movs	r2, #2
 800622e:	409a      	lsls	r2, r3
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	4013      	ands	r3, r2
 8006234:	2b00      	cmp	r3, #0
 8006236:	d02e      	beq.n	8006296 <HAL_DMA_IRQHandler+0xec>
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d029      	beq.n	8006296 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f003 0320 	and.w	r3, r3, #32
 800624c:	2b00      	cmp	r3, #0
 800624e:	d10b      	bne.n	8006268 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 020a 	bic.w	r2, r2, #10
 800625e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2201      	movs	r2, #1
 8006264:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800626c:	f003 021c 	and.w	r2, r3, #28
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006274:	2102      	movs	r1, #2
 8006276:	fa01 f202 	lsl.w	r2, r1, r2
 800627a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	2b00      	cmp	r3, #0
 800628a:	d038      	beq.n	80062fe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006294:	e033      	b.n	80062fe <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800629a:	f003 031c 	and.w	r3, r3, #28
 800629e:	2208      	movs	r2, #8
 80062a0:	409a      	lsls	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d02a      	beq.n	8006300 <HAL_DMA_IRQHandler+0x156>
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d025      	beq.n	8006300 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 020e 	bic.w	r2, r2, #14
 80062c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c8:	f003 021c 	and.w	r2, r3, #28
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d0:	2101      	movs	r1, #1
 80062d2:	fa01 f202 	lsl.w	r2, r1, r2
 80062d6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d004      	beq.n	8006300 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80062fe:	bf00      	nop
 8006300:	bf00      	nop
}
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
 8006314:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631a:	f003 021c 	and.w	r2, r3, #28
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006322:	2101      	movs	r1, #1
 8006324:	fa01 f202 	lsl.w	r2, r1, r2
 8006328:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	683a      	ldr	r2, [r7, #0]
 8006330:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	2b10      	cmp	r3, #16
 8006338:	d108      	bne.n	800634c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800634a:	e007      	b.n	800635c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	68ba      	ldr	r2, [r7, #8]
 8006352:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	60da      	str	r2, [r3, #12]
}
 800635c:	bf00      	nop
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006372:	2300      	movs	r3, #0
 8006374:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006376:	e17f      	b.n	8006678 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	681a      	ldr	r2, [r3, #0]
 800637c:	2101      	movs	r1, #1
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	fa01 f303 	lsl.w	r3, r1, r3
 8006384:	4013      	ands	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	f000 8171 	beq.w	8006672 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f003 0303 	and.w	r3, r3, #3
 8006398:	2b01      	cmp	r3, #1
 800639a:	d005      	beq.n	80063a8 <HAL_GPIO_Init+0x40>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f003 0303 	and.w	r3, r3, #3
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d130      	bne.n	800640a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	2203      	movs	r2, #3
 80063b4:	fa02 f303 	lsl.w	r3, r2, r3
 80063b8:	43db      	mvns	r3, r3
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	4013      	ands	r3, r2
 80063be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	68da      	ldr	r2, [r3, #12]
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	693a      	ldr	r2, [r7, #16]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80063de:	2201      	movs	r2, #1
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	fa02 f303 	lsl.w	r3, r2, r3
 80063e6:	43db      	mvns	r3, r3
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	4013      	ands	r3, r2
 80063ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	091b      	lsrs	r3, r3, #4
 80063f4:	f003 0201 	and.w	r2, r3, #1
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	fa02 f303 	lsl.w	r3, r2, r3
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	4313      	orrs	r3, r2
 8006402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	693a      	ldr	r2, [r7, #16]
 8006408:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	2b03      	cmp	r3, #3
 8006414:	d118      	bne.n	8006448 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800641c:	2201      	movs	r2, #1
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	fa02 f303 	lsl.w	r3, r2, r3
 8006424:	43db      	mvns	r3, r3
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4013      	ands	r3, r2
 800642a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	08db      	lsrs	r3, r3, #3
 8006432:	f003 0201 	and.w	r2, r3, #1
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	fa02 f303 	lsl.w	r3, r2, r3
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4313      	orrs	r3, r2
 8006440:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	693a      	ldr	r2, [r7, #16]
 8006446:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f003 0303 	and.w	r3, r3, #3
 8006450:	2b03      	cmp	r3, #3
 8006452:	d017      	beq.n	8006484 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	2203      	movs	r2, #3
 8006460:	fa02 f303 	lsl.w	r3, r2, r3
 8006464:	43db      	mvns	r3, r3
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	4013      	ands	r3, r2
 800646a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	005b      	lsls	r3, r3, #1
 8006474:	fa02 f303 	lsl.w	r3, r2, r3
 8006478:	693a      	ldr	r2, [r7, #16]
 800647a:	4313      	orrs	r3, r2
 800647c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f003 0303 	and.w	r3, r3, #3
 800648c:	2b02      	cmp	r3, #2
 800648e:	d123      	bne.n	80064d8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	08da      	lsrs	r2, r3, #3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	3208      	adds	r2, #8
 8006498:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800649c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f003 0307 	and.w	r3, r3, #7
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	220f      	movs	r2, #15
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	43db      	mvns	r3, r3
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4013      	ands	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	691a      	ldr	r2, [r3, #16]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	f003 0307 	and.w	r3, r3, #7
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	fa02 f303 	lsl.w	r3, r2, r3
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	4313      	orrs	r3, r2
 80064c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	08da      	lsrs	r2, r3, #3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	3208      	adds	r2, #8
 80064d2:	6939      	ldr	r1, [r7, #16]
 80064d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	005b      	lsls	r3, r3, #1
 80064e2:	2203      	movs	r2, #3
 80064e4:	fa02 f303 	lsl.w	r3, r2, r3
 80064e8:	43db      	mvns	r3, r3
 80064ea:	693a      	ldr	r2, [r7, #16]
 80064ec:	4013      	ands	r3, r2
 80064ee:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f003 0203 	and.w	r2, r3, #3
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006500:	693a      	ldr	r2, [r7, #16]
 8006502:	4313      	orrs	r3, r2
 8006504:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	693a      	ldr	r2, [r7, #16]
 800650a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 80ac 	beq.w	8006672 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800651a:	4b5f      	ldr	r3, [pc, #380]	; (8006698 <HAL_GPIO_Init+0x330>)
 800651c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800651e:	4a5e      	ldr	r2, [pc, #376]	; (8006698 <HAL_GPIO_Init+0x330>)
 8006520:	f043 0301 	orr.w	r3, r3, #1
 8006524:	6613      	str	r3, [r2, #96]	; 0x60
 8006526:	4b5c      	ldr	r3, [pc, #368]	; (8006698 <HAL_GPIO_Init+0x330>)
 8006528:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	60bb      	str	r3, [r7, #8]
 8006530:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006532:	4a5a      	ldr	r2, [pc, #360]	; (800669c <HAL_GPIO_Init+0x334>)
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	089b      	lsrs	r3, r3, #2
 8006538:	3302      	adds	r3, #2
 800653a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800653e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	220f      	movs	r2, #15
 800654a:	fa02 f303 	lsl.w	r3, r2, r3
 800654e:	43db      	mvns	r3, r3
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4013      	ands	r3, r2
 8006554:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800655c:	d025      	beq.n	80065aa <HAL_GPIO_Init+0x242>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a4f      	ldr	r2, [pc, #316]	; (80066a0 <HAL_GPIO_Init+0x338>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d01f      	beq.n	80065a6 <HAL_GPIO_Init+0x23e>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a4e      	ldr	r2, [pc, #312]	; (80066a4 <HAL_GPIO_Init+0x33c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d019      	beq.n	80065a2 <HAL_GPIO_Init+0x23a>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a4d      	ldr	r2, [pc, #308]	; (80066a8 <HAL_GPIO_Init+0x340>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d013      	beq.n	800659e <HAL_GPIO_Init+0x236>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a4c      	ldr	r2, [pc, #304]	; (80066ac <HAL_GPIO_Init+0x344>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d00d      	beq.n	800659a <HAL_GPIO_Init+0x232>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a4b      	ldr	r2, [pc, #300]	; (80066b0 <HAL_GPIO_Init+0x348>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d007      	beq.n	8006596 <HAL_GPIO_Init+0x22e>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a4a      	ldr	r2, [pc, #296]	; (80066b4 <HAL_GPIO_Init+0x34c>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d101      	bne.n	8006592 <HAL_GPIO_Init+0x22a>
 800658e:	2306      	movs	r3, #6
 8006590:	e00c      	b.n	80065ac <HAL_GPIO_Init+0x244>
 8006592:	2307      	movs	r3, #7
 8006594:	e00a      	b.n	80065ac <HAL_GPIO_Init+0x244>
 8006596:	2305      	movs	r3, #5
 8006598:	e008      	b.n	80065ac <HAL_GPIO_Init+0x244>
 800659a:	2304      	movs	r3, #4
 800659c:	e006      	b.n	80065ac <HAL_GPIO_Init+0x244>
 800659e:	2303      	movs	r3, #3
 80065a0:	e004      	b.n	80065ac <HAL_GPIO_Init+0x244>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e002      	b.n	80065ac <HAL_GPIO_Init+0x244>
 80065a6:	2301      	movs	r3, #1
 80065a8:	e000      	b.n	80065ac <HAL_GPIO_Init+0x244>
 80065aa:	2300      	movs	r3, #0
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	f002 0203 	and.w	r2, r2, #3
 80065b2:	0092      	lsls	r2, r2, #2
 80065b4:	4093      	lsls	r3, r2
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80065bc:	4937      	ldr	r1, [pc, #220]	; (800669c <HAL_GPIO_Init+0x334>)
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	089b      	lsrs	r3, r3, #2
 80065c2:	3302      	adds	r3, #2
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80065ca:	4b3b      	ldr	r3, [pc, #236]	; (80066b8 <HAL_GPIO_Init+0x350>)
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	43db      	mvns	r3, r3
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	4013      	ands	r3, r2
 80065d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80065e6:	693a      	ldr	r2, [r7, #16]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	4313      	orrs	r3, r2
 80065ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80065ee:	4a32      	ldr	r2, [pc, #200]	; (80066b8 <HAL_GPIO_Init+0x350>)
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80065f4:	4b30      	ldr	r3, [pc, #192]	; (80066b8 <HAL_GPIO_Init+0x350>)
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	43db      	mvns	r3, r3
 80065fe:	693a      	ldr	r2, [r7, #16]
 8006600:	4013      	ands	r3, r2
 8006602:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d003      	beq.n	8006618 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	4313      	orrs	r3, r2
 8006616:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006618:	4a27      	ldr	r2, [pc, #156]	; (80066b8 <HAL_GPIO_Init+0x350>)
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800661e:	4b26      	ldr	r3, [pc, #152]	; (80066b8 <HAL_GPIO_Init+0x350>)
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	43db      	mvns	r3, r3
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4013      	ands	r3, r2
 800662c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800663a:	693a      	ldr	r2, [r7, #16]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	4313      	orrs	r3, r2
 8006640:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006642:	4a1d      	ldr	r2, [pc, #116]	; (80066b8 <HAL_GPIO_Init+0x350>)
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006648:	4b1b      	ldr	r3, [pc, #108]	; (80066b8 <HAL_GPIO_Init+0x350>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	43db      	mvns	r3, r3
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4013      	ands	r3, r2
 8006656:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006660:	2b00      	cmp	r3, #0
 8006662:	d003      	beq.n	800666c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8006664:	693a      	ldr	r2, [r7, #16]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	4313      	orrs	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800666c:	4a12      	ldr	r2, [pc, #72]	; (80066b8 <HAL_GPIO_Init+0x350>)
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	3301      	adds	r3, #1
 8006676:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	fa22 f303 	lsr.w	r3, r2, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	f47f ae78 	bne.w	8006378 <HAL_GPIO_Init+0x10>
  }
}
 8006688:	bf00      	nop
 800668a:	bf00      	nop
 800668c:	371c      	adds	r7, #28
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr
 8006696:	bf00      	nop
 8006698:	40021000 	.word	0x40021000
 800669c:	40010000 	.word	0x40010000
 80066a0:	48000400 	.word	0x48000400
 80066a4:	48000800 	.word	0x48000800
 80066a8:	48000c00 	.word	0x48000c00
 80066ac:	48001000 	.word	0x48001000
 80066b0:	48001400 	.word	0x48001400
 80066b4:	48001800 	.word	0x48001800
 80066b8:	40010400 	.word	0x40010400

080066bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80066bc:	b480      	push	{r7}
 80066be:	b085      	sub	sp, #20
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
 80066c4:	460b      	mov	r3, r1
 80066c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	691a      	ldr	r2, [r3, #16]
 80066cc:	887b      	ldrh	r3, [r7, #2]
 80066ce:	4013      	ands	r3, r2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d002      	beq.n	80066da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066d4:	2301      	movs	r3, #1
 80066d6:	73fb      	strb	r3, [r7, #15]
 80066d8:	e001      	b.n	80066de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066da:	2300      	movs	r3, #0
 80066dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066de:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3714      	adds	r7, #20
 80066e4:	46bd      	mov	sp, r7
 80066e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ea:	4770      	bx	lr

080066ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	460b      	mov	r3, r1
 80066f6:	807b      	strh	r3, [r7, #2]
 80066f8:	4613      	mov	r3, r2
 80066fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066fc:	787b      	ldrb	r3, [r7, #1]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006702:	887a      	ldrh	r2, [r7, #2]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006708:	e002      	b.n	8006710 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800670a:	887a      	ldrh	r2, [r7, #2]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006710:	bf00      	nop
 8006712:	370c      	adds	r7, #12
 8006714:	46bd      	mov	sp, r7
 8006716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671a:	4770      	bx	lr

0800671c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	460b      	mov	r3, r1
 8006726:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800672e:	887a      	ldrh	r2, [r7, #2]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	4013      	ands	r3, r2
 8006734:	041a      	lsls	r2, r3, #16
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	43d9      	mvns	r1, r3
 800673a:	887b      	ldrh	r3, [r7, #2]
 800673c:	400b      	ands	r3, r1
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	619a      	str	r2, [r3, #24]
}
 8006744:	bf00      	nop
 8006746:	3714      	adds	r7, #20
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	4603      	mov	r3, r0
 8006758:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800675a:	4b08      	ldr	r3, [pc, #32]	; (800677c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800675c:	695a      	ldr	r2, [r3, #20]
 800675e:	88fb      	ldrh	r3, [r7, #6]
 8006760:	4013      	ands	r3, r2
 8006762:	2b00      	cmp	r3, #0
 8006764:	d006      	beq.n	8006774 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006766:	4a05      	ldr	r2, [pc, #20]	; (800677c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006768:	88fb      	ldrh	r3, [r7, #6]
 800676a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800676c:	88fb      	ldrh	r3, [r7, #6]
 800676e:	4618      	mov	r0, r3
 8006770:	f7fb faca 	bl	8001d08 <HAL_GPIO_EXTI_Callback>
  }
}
 8006774:	bf00      	nop
 8006776:	3708      	adds	r7, #8
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	40010400 	.word	0x40010400

08006780 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006780:	b480      	push	{r7}
 8006782:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006784:	4b04      	ldr	r3, [pc, #16]	; (8006798 <HAL_PWREx_GetVoltageRange+0x18>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800678c:	4618      	mov	r0, r3
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop
 8006798:	40007000 	.word	0x40007000

0800679c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800679c:	b480      	push	{r7}
 800679e:	b085      	sub	sp, #20
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067aa:	d130      	bne.n	800680e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80067ac:	4b23      	ldr	r3, [pc, #140]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067b8:	d038      	beq.n	800682c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067ba:	4b20      	ldr	r3, [pc, #128]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80067c2:	4a1e      	ldr	r2, [pc, #120]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067c4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067ca:	4b1d      	ldr	r3, [pc, #116]	; (8006840 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2232      	movs	r2, #50	; 0x32
 80067d0:	fb02 f303 	mul.w	r3, r2, r3
 80067d4:	4a1b      	ldr	r2, [pc, #108]	; (8006844 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80067d6:	fba2 2303 	umull	r2, r3, r2, r3
 80067da:	0c9b      	lsrs	r3, r3, #18
 80067dc:	3301      	adds	r3, #1
 80067de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067e0:	e002      	b.n	80067e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	3b01      	subs	r3, #1
 80067e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80067e8:	4b14      	ldr	r3, [pc, #80]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067ea:	695b      	ldr	r3, [r3, #20]
 80067ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067f4:	d102      	bne.n	80067fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d1f2      	bne.n	80067e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80067fc:	4b0f      	ldr	r3, [pc, #60]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006808:	d110      	bne.n	800682c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e00f      	b.n	800682e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800680e:	4b0b      	ldr	r3, [pc, #44]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800681a:	d007      	beq.n	800682c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800681c:	4b07      	ldr	r3, [pc, #28]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006824:	4a05      	ldr	r2, [pc, #20]	; (800683c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006826:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800682a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	40007000 	.word	0x40007000
 8006840:	20000000 	.word	0x20000000
 8006844:	431bde83 	.word	0x431bde83

08006848 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b088      	sub	sp, #32
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d101      	bne.n	800685a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006856:	2301      	movs	r3, #1
 8006858:	e3ca      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800685a:	4b97      	ldr	r3, [pc, #604]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f003 030c 	and.w	r3, r3, #12
 8006862:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006864:	4b94      	ldr	r3, [pc, #592]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f003 0303 	and.w	r3, r3, #3
 800686c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0310 	and.w	r3, r3, #16
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 80e4 	beq.w	8006a44 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800687c:	69bb      	ldr	r3, [r7, #24]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d007      	beq.n	8006892 <HAL_RCC_OscConfig+0x4a>
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	2b0c      	cmp	r3, #12
 8006886:	f040 808b 	bne.w	80069a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2b01      	cmp	r3, #1
 800688e:	f040 8087 	bne.w	80069a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006892:	4b89      	ldr	r3, [pc, #548]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0302 	and.w	r3, r3, #2
 800689a:	2b00      	cmp	r3, #0
 800689c:	d005      	beq.n	80068aa <HAL_RCC_OscConfig+0x62>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d101      	bne.n	80068aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e3a2      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1a      	ldr	r2, [r3, #32]
 80068ae:	4b82      	ldr	r3, [pc, #520]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0308 	and.w	r3, r3, #8
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d004      	beq.n	80068c4 <HAL_RCC_OscConfig+0x7c>
 80068ba:	4b7f      	ldr	r3, [pc, #508]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068c2:	e005      	b.n	80068d0 <HAL_RCC_OscConfig+0x88>
 80068c4:	4b7c      	ldr	r3, [pc, #496]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068ca:	091b      	lsrs	r3, r3, #4
 80068cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d223      	bcs.n	800691c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a1b      	ldr	r3, [r3, #32]
 80068d8:	4618      	mov	r0, r3
 80068da:	f000 fd55 	bl	8007388 <RCC_SetFlashLatencyFromMSIRange>
 80068de:	4603      	mov	r3, r0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d001      	beq.n	80068e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e383      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80068e8:	4b73      	ldr	r3, [pc, #460]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a72      	ldr	r2, [pc, #456]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068ee:	f043 0308 	orr.w	r3, r3, #8
 80068f2:	6013      	str	r3, [r2, #0]
 80068f4:	4b70      	ldr	r3, [pc, #448]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	496d      	ldr	r1, [pc, #436]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006902:	4313      	orrs	r3, r2
 8006904:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006906:	4b6c      	ldr	r3, [pc, #432]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	69db      	ldr	r3, [r3, #28]
 8006912:	021b      	lsls	r3, r3, #8
 8006914:	4968      	ldr	r1, [pc, #416]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006916:	4313      	orrs	r3, r2
 8006918:	604b      	str	r3, [r1, #4]
 800691a:	e025      	b.n	8006968 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800691c:	4b66      	ldr	r3, [pc, #408]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a65      	ldr	r2, [pc, #404]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006922:	f043 0308 	orr.w	r3, r3, #8
 8006926:	6013      	str	r3, [r2, #0]
 8006928:	4b63      	ldr	r3, [pc, #396]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	4960      	ldr	r1, [pc, #384]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006936:	4313      	orrs	r3, r2
 8006938:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800693a:	4b5f      	ldr	r3, [pc, #380]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	69db      	ldr	r3, [r3, #28]
 8006946:	021b      	lsls	r3, r3, #8
 8006948:	495b      	ldr	r1, [pc, #364]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 800694a:	4313      	orrs	r3, r2
 800694c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d109      	bne.n	8006968 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	4618      	mov	r0, r3
 800695a:	f000 fd15 	bl	8007388 <RCC_SetFlashLatencyFromMSIRange>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d001      	beq.n	8006968 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e343      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006968:	f000 fc4a 	bl	8007200 <HAL_RCC_GetSysClockFreq>
 800696c:	4602      	mov	r2, r0
 800696e:	4b52      	ldr	r3, [pc, #328]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	091b      	lsrs	r3, r3, #4
 8006974:	f003 030f 	and.w	r3, r3, #15
 8006978:	4950      	ldr	r1, [pc, #320]	; (8006abc <HAL_RCC_OscConfig+0x274>)
 800697a:	5ccb      	ldrb	r3, [r1, r3]
 800697c:	f003 031f 	and.w	r3, r3, #31
 8006980:	fa22 f303 	lsr.w	r3, r2, r3
 8006984:	4a4e      	ldr	r2, [pc, #312]	; (8006ac0 <HAL_RCC_OscConfig+0x278>)
 8006986:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006988:	4b4e      	ldr	r3, [pc, #312]	; (8006ac4 <HAL_RCC_OscConfig+0x27c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4618      	mov	r0, r3
 800698e:	f7fd fe05 	bl	800459c <HAL_InitTick>
 8006992:	4603      	mov	r3, r0
 8006994:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006996:	7bfb      	ldrb	r3, [r7, #15]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d052      	beq.n	8006a42 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800699c:	7bfb      	ldrb	r3, [r7, #15]
 800699e:	e327      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d032      	beq.n	8006a0e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80069a8:	4b43      	ldr	r3, [pc, #268]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a42      	ldr	r2, [pc, #264]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069ae:	f043 0301 	orr.w	r3, r3, #1
 80069b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80069b4:	f7fd fe42 	bl	800463c <HAL_GetTick>
 80069b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069ba:	e008      	b.n	80069ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80069bc:	f7fd fe3e 	bl	800463c <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d901      	bls.n	80069ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80069ca:	2303      	movs	r3, #3
 80069cc:	e310      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80069ce:	4b3a      	ldr	r3, [pc, #232]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d0f0      	beq.n	80069bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069da:	4b37      	ldr	r3, [pc, #220]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	4a36      	ldr	r2, [pc, #216]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069e0:	f043 0308 	orr.w	r3, r3, #8
 80069e4:	6013      	str	r3, [r2, #0]
 80069e6:	4b34      	ldr	r3, [pc, #208]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	4931      	ldr	r1, [pc, #196]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069f4:	4313      	orrs	r3, r2
 80069f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069f8:	4b2f      	ldr	r3, [pc, #188]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	69db      	ldr	r3, [r3, #28]
 8006a04:	021b      	lsls	r3, r3, #8
 8006a06:	492c      	ldr	r1, [pc, #176]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	604b      	str	r3, [r1, #4]
 8006a0c:	e01a      	b.n	8006a44 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006a0e:	4b2a      	ldr	r3, [pc, #168]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a29      	ldr	r2, [pc, #164]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a14:	f023 0301 	bic.w	r3, r3, #1
 8006a18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a1a:	f7fd fe0f 	bl	800463c <HAL_GetTick>
 8006a1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a20:	e008      	b.n	8006a34 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a22:	f7fd fe0b 	bl	800463c <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d901      	bls.n	8006a34 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	e2dd      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006a34:	4b20      	ldr	r3, [pc, #128]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1f0      	bne.n	8006a22 <HAL_RCC_OscConfig+0x1da>
 8006a40:	e000      	b.n	8006a44 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006a42:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d074      	beq.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	2b08      	cmp	r3, #8
 8006a54:	d005      	beq.n	8006a62 <HAL_RCC_OscConfig+0x21a>
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b0c      	cmp	r3, #12
 8006a5a:	d10e      	bne.n	8006a7a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	2b03      	cmp	r3, #3
 8006a60:	d10b      	bne.n	8006a7a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a62:	4b15      	ldr	r3, [pc, #84]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d064      	beq.n	8006b38 <HAL_RCC_OscConfig+0x2f0>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d160      	bne.n	8006b38 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e2ba      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a82:	d106      	bne.n	8006a92 <HAL_RCC_OscConfig+0x24a>
 8006a84:	4b0c      	ldr	r3, [pc, #48]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a0b      	ldr	r2, [pc, #44]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a8e:	6013      	str	r3, [r2, #0]
 8006a90:	e026      	b.n	8006ae0 <HAL_RCC_OscConfig+0x298>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a9a:	d115      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x280>
 8006a9c:	4b06      	ldr	r3, [pc, #24]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a05      	ldr	r2, [pc, #20]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aa2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006aa6:	6013      	str	r3, [r2, #0]
 8006aa8:	4b03      	ldr	r3, [pc, #12]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a02      	ldr	r2, [pc, #8]	; (8006ab8 <HAL_RCC_OscConfig+0x270>)
 8006aae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ab2:	6013      	str	r3, [r2, #0]
 8006ab4:	e014      	b.n	8006ae0 <HAL_RCC_OscConfig+0x298>
 8006ab6:	bf00      	nop
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	0800ea70 	.word	0x0800ea70
 8006ac0:	20000000 	.word	0x20000000
 8006ac4:	20000004 	.word	0x20000004
 8006ac8:	4ba0      	ldr	r3, [pc, #640]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	4a9f      	ldr	r2, [pc, #636]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ad2:	6013      	str	r3, [r2, #0]
 8006ad4:	4b9d      	ldr	r3, [pc, #628]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a9c      	ldr	r2, [pc, #624]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ada:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ade:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d013      	beq.n	8006b10 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae8:	f7fd fda8 	bl	800463c <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006af0:	f7fd fda4 	bl	800463c <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b64      	cmp	r3, #100	; 0x64
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e276      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b02:	4b92      	ldr	r3, [pc, #584]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0f0      	beq.n	8006af0 <HAL_RCC_OscConfig+0x2a8>
 8006b0e:	e014      	b.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b10:	f7fd fd94 	bl	800463c <HAL_GetTick>
 8006b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b16:	e008      	b.n	8006b2a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b18:	f7fd fd90 	bl	800463c <HAL_GetTick>
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	693b      	ldr	r3, [r7, #16]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	2b64      	cmp	r3, #100	; 0x64
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e262      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b2a:	4b88      	ldr	r3, [pc, #544]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1f0      	bne.n	8006b18 <HAL_RCC_OscConfig+0x2d0>
 8006b36:	e000      	b.n	8006b3a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f003 0302 	and.w	r3, r3, #2
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d060      	beq.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	2b04      	cmp	r3, #4
 8006b4a:	d005      	beq.n	8006b58 <HAL_RCC_OscConfig+0x310>
 8006b4c:	69bb      	ldr	r3, [r7, #24]
 8006b4e:	2b0c      	cmp	r3, #12
 8006b50:	d119      	bne.n	8006b86 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	2b02      	cmp	r3, #2
 8006b56:	d116      	bne.n	8006b86 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b58:	4b7c      	ldr	r3, [pc, #496]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_RCC_OscConfig+0x328>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e23f      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b70:	4b76      	ldr	r3, [pc, #472]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	061b      	lsls	r3, r3, #24
 8006b7e:	4973      	ldr	r1, [pc, #460]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b84:	e040      	b.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d023      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b8e:	4b6f      	ldr	r3, [pc, #444]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a6e      	ldr	r2, [pc, #440]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006b94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b9a:	f7fd fd4f 	bl	800463c <HAL_GetTick>
 8006b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ba0:	e008      	b.n	8006bb4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006ba2:	f7fd fd4b 	bl	800463c <HAL_GetTick>
 8006ba6:	4602      	mov	r2, r0
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d901      	bls.n	8006bb4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e21d      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bb4:	4b65      	ldr	r3, [pc, #404]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d0f0      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bc0:	4b62      	ldr	r3, [pc, #392]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	061b      	lsls	r3, r3, #24
 8006bce:	495f      	ldr	r1, [pc, #380]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	604b      	str	r3, [r1, #4]
 8006bd4:	e018      	b.n	8006c08 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bd6:	4b5d      	ldr	r3, [pc, #372]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	4a5c      	ldr	r2, [pc, #368]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006be0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006be2:	f7fd fd2b 	bl	800463c <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006be8:	e008      	b.n	8006bfc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bea:	f7fd fd27 	bl	800463c <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e1f9      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006bfc:	4b53      	ldr	r3, [pc, #332]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f0      	bne.n	8006bea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d03c      	beq.n	8006c8e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	695b      	ldr	r3, [r3, #20]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d01c      	beq.n	8006c56 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c1c:	4b4b      	ldr	r3, [pc, #300]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c22:	4a4a      	ldr	r2, [pc, #296]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c24:	f043 0301 	orr.w	r3, r3, #1
 8006c28:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c2c:	f7fd fd06 	bl	800463c <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c34:	f7fd fd02 	bl	800463c <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e1d4      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006c46:	4b41      	ldr	r3, [pc, #260]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0ef      	beq.n	8006c34 <HAL_RCC_OscConfig+0x3ec>
 8006c54:	e01b      	b.n	8006c8e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c56:	4b3d      	ldr	r3, [pc, #244]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c5c:	4a3b      	ldr	r2, [pc, #236]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c5e:	f023 0301 	bic.w	r3, r3, #1
 8006c62:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c66:	f7fd fce9 	bl	800463c <HAL_GetTick>
 8006c6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c6c:	e008      	b.n	8006c80 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c6e:	f7fd fce5 	bl	800463c <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d901      	bls.n	8006c80 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e1b7      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006c80:	4b32      	ldr	r3, [pc, #200]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d1ef      	bne.n	8006c6e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0304 	and.w	r3, r3, #4
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80a6 	beq.w	8006de8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006ca0:	4b2a      	ldr	r3, [pc, #168]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10d      	bne.n	8006cc8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cac:	4b27      	ldr	r3, [pc, #156]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cb0:	4a26      	ldr	r2, [pc, #152]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cb2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cb6:	6593      	str	r3, [r2, #88]	; 0x58
 8006cb8:	4b24      	ldr	r3, [pc, #144]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006cba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cc0:	60bb      	str	r3, [r7, #8]
 8006cc2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cc4:	2301      	movs	r3, #1
 8006cc6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cc8:	4b21      	ldr	r3, [pc, #132]	; (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d118      	bne.n	8006d06 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006cd4:	4b1e      	ldr	r3, [pc, #120]	; (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a1d      	ldr	r2, [pc, #116]	; (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cde:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ce0:	f7fd fcac 	bl	800463c <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ce8:	f7fd fca8 	bl	800463c <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e17a      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006cfa:	4b15      	ldr	r3, [pc, #84]	; (8006d50 <HAL_RCC_OscConfig+0x508>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d0f0      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d108      	bne.n	8006d20 <HAL_RCC_OscConfig+0x4d8>
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d14:	4a0d      	ldr	r2, [pc, #52]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d16:	f043 0301 	orr.w	r3, r3, #1
 8006d1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d1e:	e029      	b.n	8006d74 <HAL_RCC_OscConfig+0x52c>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	2b05      	cmp	r3, #5
 8006d26:	d115      	bne.n	8006d54 <HAL_RCC_OscConfig+0x50c>
 8006d28:	4b08      	ldr	r3, [pc, #32]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d2e:	4a07      	ldr	r2, [pc, #28]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d30:	f043 0304 	orr.w	r3, r3, #4
 8006d34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d38:	4b04      	ldr	r3, [pc, #16]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d3e:	4a03      	ldr	r2, [pc, #12]	; (8006d4c <HAL_RCC_OscConfig+0x504>)
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d48:	e014      	b.n	8006d74 <HAL_RCC_OscConfig+0x52c>
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	40007000 	.word	0x40007000
 8006d54:	4b9c      	ldr	r3, [pc, #624]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d5a:	4a9b      	ldr	r2, [pc, #620]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006d5c:	f023 0301 	bic.w	r3, r3, #1
 8006d60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006d64:	4b98      	ldr	r3, [pc, #608]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d6a:	4a97      	ldr	r2, [pc, #604]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006d6c:	f023 0304 	bic.w	r3, r3, #4
 8006d70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d016      	beq.n	8006daa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d7c:	f7fd fc5e 	bl	800463c <HAL_GetTick>
 8006d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d82:	e00a      	b.n	8006d9a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d84:	f7fd fc5a 	bl	800463c <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d901      	bls.n	8006d9a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e12a      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d9a:	4b8b      	ldr	r3, [pc, #556]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da0:	f003 0302 	and.w	r3, r3, #2
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d0ed      	beq.n	8006d84 <HAL_RCC_OscConfig+0x53c>
 8006da8:	e015      	b.n	8006dd6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006daa:	f7fd fc47 	bl	800463c <HAL_GetTick>
 8006dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006db0:	e00a      	b.n	8006dc8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006db2:	f7fd fc43 	bl	800463c <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	693b      	ldr	r3, [r7, #16]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e113      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006dc8:	4b7f      	ldr	r3, [pc, #508]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006dca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1ed      	bne.n	8006db2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dd6:	7ffb      	ldrb	r3, [r7, #31]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d105      	bne.n	8006de8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ddc:	4b7a      	ldr	r3, [pc, #488]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006de0:	4a79      	ldr	r2, [pc, #484]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006de2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006de6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f000 80fe 	beq.w	8006fee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df6:	2b02      	cmp	r3, #2
 8006df8:	f040 80d0 	bne.w	8006f9c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006dfc:	4b72      	ldr	r3, [pc, #456]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	f003 0203 	and.w	r2, r3, #3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d130      	bne.n	8006e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d127      	bne.n	8006e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	d11f      	bne.n	8006e72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e38:	687a      	ldr	r2, [r7, #4]
 8006e3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e3c:	2a07      	cmp	r2, #7
 8006e3e:	bf14      	ite	ne
 8006e40:	2201      	movne	r2, #1
 8006e42:	2200      	moveq	r2, #0
 8006e44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d113      	bne.n	8006e72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e54:	085b      	lsrs	r3, r3, #1
 8006e56:	3b01      	subs	r3, #1
 8006e58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d109      	bne.n	8006e72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	085b      	lsrs	r3, r3, #1
 8006e6a:	3b01      	subs	r3, #1
 8006e6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d06e      	beq.n	8006f50 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	2b0c      	cmp	r3, #12
 8006e76:	d069      	beq.n	8006f4c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006e78:	4b53      	ldr	r3, [pc, #332]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d105      	bne.n	8006e90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006e84:	4b50      	ldr	r3, [pc, #320]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e0ad      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006e94:	4b4c      	ldr	r3, [pc, #304]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a4b      	ldr	r2, [pc, #300]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006e9a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006ea0:	f7fd fbcc 	bl	800463c <HAL_GetTick>
 8006ea4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ea6:	e008      	b.n	8006eba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ea8:	f7fd fbc8 	bl	800463c <HAL_GetTick>
 8006eac:	4602      	mov	r2, r0
 8006eae:	693b      	ldr	r3, [r7, #16]
 8006eb0:	1ad3      	subs	r3, r2, r3
 8006eb2:	2b02      	cmp	r3, #2
 8006eb4:	d901      	bls.n	8006eba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e09a      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006eba:	4b43      	ldr	r3, [pc, #268]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d1f0      	bne.n	8006ea8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ec6:	4b40      	ldr	r3, [pc, #256]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006ec8:	68da      	ldr	r2, [r3, #12]
 8006eca:	4b40      	ldr	r3, [pc, #256]	; (8006fcc <HAL_RCC_OscConfig+0x784>)
 8006ecc:	4013      	ands	r3, r2
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006ed6:	3a01      	subs	r2, #1
 8006ed8:	0112      	lsls	r2, r2, #4
 8006eda:	4311      	orrs	r1, r2
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ee0:	0212      	lsls	r2, r2, #8
 8006ee2:	4311      	orrs	r1, r2
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006ee8:	0852      	lsrs	r2, r2, #1
 8006eea:	3a01      	subs	r2, #1
 8006eec:	0552      	lsls	r2, r2, #21
 8006eee:	4311      	orrs	r1, r2
 8006ef0:	687a      	ldr	r2, [r7, #4]
 8006ef2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006ef4:	0852      	lsrs	r2, r2, #1
 8006ef6:	3a01      	subs	r2, #1
 8006ef8:	0652      	lsls	r2, r2, #25
 8006efa:	4311      	orrs	r1, r2
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006f00:	0912      	lsrs	r2, r2, #4
 8006f02:	0452      	lsls	r2, r2, #17
 8006f04:	430a      	orrs	r2, r1
 8006f06:	4930      	ldr	r1, [pc, #192]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006f0c:	4b2e      	ldr	r3, [pc, #184]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a2d      	ldr	r2, [pc, #180]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f18:	4b2b      	ldr	r3, [pc, #172]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	4a2a      	ldr	r2, [pc, #168]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006f24:	f7fd fb8a 	bl	800463c <HAL_GetTick>
 8006f28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f2a:	e008      	b.n	8006f3e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f2c:	f7fd fb86 	bl	800463c <HAL_GetTick>
 8006f30:	4602      	mov	r2, r0
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	1ad3      	subs	r3, r2, r3
 8006f36:	2b02      	cmp	r3, #2
 8006f38:	d901      	bls.n	8006f3e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8006f3a:	2303      	movs	r3, #3
 8006f3c:	e058      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f3e:	4b22      	ldr	r3, [pc, #136]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d0f0      	beq.n	8006f2c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f4a:	e050      	b.n	8006fee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006f4c:	2301      	movs	r3, #1
 8006f4e:	e04f      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f50:	4b1d      	ldr	r3, [pc, #116]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d148      	bne.n	8006fee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006f5c:	4b1a      	ldr	r3, [pc, #104]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a19      	ldr	r2, [pc, #100]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006f68:	4b17      	ldr	r3, [pc, #92]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	4a16      	ldr	r2, [pc, #88]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006f74:	f7fd fb62 	bl	800463c <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f7c:	f7fd fb5e 	bl	800463c <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b02      	cmp	r3, #2
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e030      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f8e:	4b0e      	ldr	r3, [pc, #56]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0f0      	beq.n	8006f7c <HAL_RCC_OscConfig+0x734>
 8006f9a:	e028      	b.n	8006fee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	2b0c      	cmp	r3, #12
 8006fa0:	d023      	beq.n	8006fea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006fa2:	4b09      	ldr	r3, [pc, #36]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a08      	ldr	r2, [pc, #32]	; (8006fc8 <HAL_RCC_OscConfig+0x780>)
 8006fa8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fae:	f7fd fb45 	bl	800463c <HAL_GetTick>
 8006fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fb4:	e00c      	b.n	8006fd0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fb6:	f7fd fb41 	bl	800463c <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	2b02      	cmp	r3, #2
 8006fc2:	d905      	bls.n	8006fd0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e013      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
 8006fc8:	40021000 	.word	0x40021000
 8006fcc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fd0:	4b09      	ldr	r3, [pc, #36]	; (8006ff8 <HAL_RCC_OscConfig+0x7b0>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d1ec      	bne.n	8006fb6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006fdc:	4b06      	ldr	r3, [pc, #24]	; (8006ff8 <HAL_RCC_OscConfig+0x7b0>)
 8006fde:	68da      	ldr	r2, [r3, #12]
 8006fe0:	4905      	ldr	r1, [pc, #20]	; (8006ff8 <HAL_RCC_OscConfig+0x7b0>)
 8006fe2:	4b06      	ldr	r3, [pc, #24]	; (8006ffc <HAL_RCC_OscConfig+0x7b4>)
 8006fe4:	4013      	ands	r3, r2
 8006fe6:	60cb      	str	r3, [r1, #12]
 8006fe8:	e001      	b.n	8006fee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e000      	b.n	8006ff0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3720      	adds	r7, #32
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}
 8006ff8:	40021000 	.word	0x40021000
 8006ffc:	feeefffc 	.word	0xfeeefffc

08007000 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b084      	sub	sp, #16
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
 8007008:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d101      	bne.n	8007014 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007010:	2301      	movs	r3, #1
 8007012:	e0e7      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007014:	4b75      	ldr	r3, [pc, #468]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	683a      	ldr	r2, [r7, #0]
 800701e:	429a      	cmp	r2, r3
 8007020:	d910      	bls.n	8007044 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007022:	4b72      	ldr	r3, [pc, #456]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f023 0207 	bic.w	r2, r3, #7
 800702a:	4970      	ldr	r1, [pc, #448]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	4313      	orrs	r3, r2
 8007030:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007032:	4b6e      	ldr	r3, [pc, #440]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0307 	and.w	r3, r3, #7
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	429a      	cmp	r2, r3
 800703e:	d001      	beq.n	8007044 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e0cf      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0302 	and.w	r3, r3, #2
 800704c:	2b00      	cmp	r3, #0
 800704e:	d010      	beq.n	8007072 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	689a      	ldr	r2, [r3, #8]
 8007054:	4b66      	ldr	r3, [pc, #408]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800705c:	429a      	cmp	r2, r3
 800705e:	d908      	bls.n	8007072 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007060:	4b63      	ldr	r3, [pc, #396]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	4960      	ldr	r1, [pc, #384]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 800706e:	4313      	orrs	r3, r2
 8007070:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d04c      	beq.n	8007118 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	2b03      	cmp	r3, #3
 8007084:	d107      	bne.n	8007096 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007086:	4b5a      	ldr	r3, [pc, #360]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d121      	bne.n	80070d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e0a6      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	2b02      	cmp	r3, #2
 800709c:	d107      	bne.n	80070ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800709e:	4b54      	ldr	r3, [pc, #336]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d115      	bne.n	80070d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e09a      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d107      	bne.n	80070c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80070b6:	4b4e      	ldr	r3, [pc, #312]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 0302 	and.w	r3, r3, #2
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d109      	bne.n	80070d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e08e      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80070c6:	4b4a      	ldr	r3, [pc, #296]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d101      	bne.n	80070d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80070d2:	2301      	movs	r3, #1
 80070d4:	e086      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80070d6:	4b46      	ldr	r3, [pc, #280]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f023 0203 	bic.w	r2, r3, #3
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	4943      	ldr	r1, [pc, #268]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070e8:	f7fd faa8 	bl	800463c <HAL_GetTick>
 80070ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070ee:	e00a      	b.n	8007106 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070f0:	f7fd faa4 	bl	800463c <HAL_GetTick>
 80070f4:	4602      	mov	r2, r0
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	1ad3      	subs	r3, r2, r3
 80070fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80070fe:	4293      	cmp	r3, r2
 8007100:	d901      	bls.n	8007106 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e06e      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007106:	4b3a      	ldr	r3, [pc, #232]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f003 020c 	and.w	r2, r3, #12
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685b      	ldr	r3, [r3, #4]
 8007112:	009b      	lsls	r3, r3, #2
 8007114:	429a      	cmp	r2, r3
 8007116:	d1eb      	bne.n	80070f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d010      	beq.n	8007146 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	4b31      	ldr	r3, [pc, #196]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007130:	429a      	cmp	r2, r3
 8007132:	d208      	bcs.n	8007146 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007134:	4b2e      	ldr	r3, [pc, #184]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	492b      	ldr	r1, [pc, #172]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007142:	4313      	orrs	r3, r2
 8007144:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007146:	4b29      	ldr	r3, [pc, #164]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0307 	and.w	r3, r3, #7
 800714e:	683a      	ldr	r2, [r7, #0]
 8007150:	429a      	cmp	r2, r3
 8007152:	d210      	bcs.n	8007176 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007154:	4b25      	ldr	r3, [pc, #148]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f023 0207 	bic.w	r2, r3, #7
 800715c:	4923      	ldr	r1, [pc, #140]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	4313      	orrs	r3, r2
 8007162:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007164:	4b21      	ldr	r3, [pc, #132]	; (80071ec <HAL_RCC_ClockConfig+0x1ec>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0307 	and.w	r3, r3, #7
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d001      	beq.n	8007176 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e036      	b.n	80071e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0304 	and.w	r3, r3, #4
 800717e:	2b00      	cmp	r3, #0
 8007180:	d008      	beq.n	8007194 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007182:	4b1b      	ldr	r3, [pc, #108]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	4918      	ldr	r1, [pc, #96]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 8007190:	4313      	orrs	r3, r2
 8007192:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0308 	and.w	r3, r3, #8
 800719c:	2b00      	cmp	r3, #0
 800719e:	d009      	beq.n	80071b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071a0:	4b13      	ldr	r3, [pc, #76]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	691b      	ldr	r3, [r3, #16]
 80071ac:	00db      	lsls	r3, r3, #3
 80071ae:	4910      	ldr	r1, [pc, #64]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80071b0:	4313      	orrs	r3, r2
 80071b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80071b4:	f000 f824 	bl	8007200 <HAL_RCC_GetSysClockFreq>
 80071b8:	4602      	mov	r2, r0
 80071ba:	4b0d      	ldr	r3, [pc, #52]	; (80071f0 <HAL_RCC_ClockConfig+0x1f0>)
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	091b      	lsrs	r3, r3, #4
 80071c0:	f003 030f 	and.w	r3, r3, #15
 80071c4:	490b      	ldr	r1, [pc, #44]	; (80071f4 <HAL_RCC_ClockConfig+0x1f4>)
 80071c6:	5ccb      	ldrb	r3, [r1, r3]
 80071c8:	f003 031f 	and.w	r3, r3, #31
 80071cc:	fa22 f303 	lsr.w	r3, r2, r3
 80071d0:	4a09      	ldr	r2, [pc, #36]	; (80071f8 <HAL_RCC_ClockConfig+0x1f8>)
 80071d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80071d4:	4b09      	ldr	r3, [pc, #36]	; (80071fc <HAL_RCC_ClockConfig+0x1fc>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4618      	mov	r0, r3
 80071da:	f7fd f9df 	bl	800459c <HAL_InitTick>
 80071de:	4603      	mov	r3, r0
 80071e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80071e2:	7afb      	ldrb	r3, [r7, #11]
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	40022000 	.word	0x40022000
 80071f0:	40021000 	.word	0x40021000
 80071f4:	0800ea70 	.word	0x0800ea70
 80071f8:	20000000 	.word	0x20000000
 80071fc:	20000004 	.word	0x20000004

08007200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007200:	b480      	push	{r7}
 8007202:	b089      	sub	sp, #36	; 0x24
 8007204:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007206:	2300      	movs	r3, #0
 8007208:	61fb      	str	r3, [r7, #28]
 800720a:	2300      	movs	r3, #0
 800720c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800720e:	4b3e      	ldr	r3, [pc, #248]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 030c 	and.w	r3, r3, #12
 8007216:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007218:	4b3b      	ldr	r3, [pc, #236]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f003 0303 	and.w	r3, r3, #3
 8007220:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d005      	beq.n	8007234 <HAL_RCC_GetSysClockFreq+0x34>
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	2b0c      	cmp	r3, #12
 800722c:	d121      	bne.n	8007272 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2b01      	cmp	r3, #1
 8007232:	d11e      	bne.n	8007272 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007234:	4b34      	ldr	r3, [pc, #208]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0308 	and.w	r3, r3, #8
 800723c:	2b00      	cmp	r3, #0
 800723e:	d107      	bne.n	8007250 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007240:	4b31      	ldr	r3, [pc, #196]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 8007242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007246:	0a1b      	lsrs	r3, r3, #8
 8007248:	f003 030f 	and.w	r3, r3, #15
 800724c:	61fb      	str	r3, [r7, #28]
 800724e:	e005      	b.n	800725c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007250:	4b2d      	ldr	r3, [pc, #180]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	091b      	lsrs	r3, r3, #4
 8007256:	f003 030f 	and.w	r3, r3, #15
 800725a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800725c:	4a2b      	ldr	r2, [pc, #172]	; (800730c <HAL_RCC_GetSysClockFreq+0x10c>)
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007264:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d10d      	bne.n	8007288 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800726c:	69fb      	ldr	r3, [r7, #28]
 800726e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007270:	e00a      	b.n	8007288 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	2b04      	cmp	r3, #4
 8007276:	d102      	bne.n	800727e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007278:	4b25      	ldr	r3, [pc, #148]	; (8007310 <HAL_RCC_GetSysClockFreq+0x110>)
 800727a:	61bb      	str	r3, [r7, #24]
 800727c:	e004      	b.n	8007288 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	2b08      	cmp	r3, #8
 8007282:	d101      	bne.n	8007288 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007284:	4b23      	ldr	r3, [pc, #140]	; (8007314 <HAL_RCC_GetSysClockFreq+0x114>)
 8007286:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	2b0c      	cmp	r3, #12
 800728c:	d134      	bne.n	80072f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800728e:	4b1e      	ldr	r3, [pc, #120]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	f003 0303 	and.w	r3, r3, #3
 8007296:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	2b02      	cmp	r3, #2
 800729c:	d003      	beq.n	80072a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d003      	beq.n	80072ac <HAL_RCC_GetSysClockFreq+0xac>
 80072a4:	e005      	b.n	80072b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80072a6:	4b1a      	ldr	r3, [pc, #104]	; (8007310 <HAL_RCC_GetSysClockFreq+0x110>)
 80072a8:	617b      	str	r3, [r7, #20]
      break;
 80072aa:	e005      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80072ac:	4b19      	ldr	r3, [pc, #100]	; (8007314 <HAL_RCC_GetSysClockFreq+0x114>)
 80072ae:	617b      	str	r3, [r7, #20]
      break;
 80072b0:	e002      	b.n	80072b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	617b      	str	r3, [r7, #20]
      break;
 80072b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80072b8:	4b13      	ldr	r3, [pc, #76]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	091b      	lsrs	r3, r3, #4
 80072be:	f003 0307 	and.w	r3, r3, #7
 80072c2:	3301      	adds	r3, #1
 80072c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80072c6:	4b10      	ldr	r3, [pc, #64]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	0a1b      	lsrs	r3, r3, #8
 80072cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	fb03 f202 	mul.w	r2, r3, r2
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80072de:	4b0a      	ldr	r3, [pc, #40]	; (8007308 <HAL_RCC_GetSysClockFreq+0x108>)
 80072e0:	68db      	ldr	r3, [r3, #12]
 80072e2:	0e5b      	lsrs	r3, r3, #25
 80072e4:	f003 0303 	and.w	r3, r3, #3
 80072e8:	3301      	adds	r3, #1
 80072ea:	005b      	lsls	r3, r3, #1
 80072ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80072f8:	69bb      	ldr	r3, [r7, #24]
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3724      	adds	r7, #36	; 0x24
 80072fe:	46bd      	mov	sp, r7
 8007300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007304:	4770      	bx	lr
 8007306:	bf00      	nop
 8007308:	40021000 	.word	0x40021000
 800730c:	0800ea88 	.word	0x0800ea88
 8007310:	00f42400 	.word	0x00f42400
 8007314:	007a1200 	.word	0x007a1200

08007318 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007318:	b480      	push	{r7}
 800731a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800731c:	4b03      	ldr	r3, [pc, #12]	; (800732c <HAL_RCC_GetHCLKFreq+0x14>)
 800731e:	681b      	ldr	r3, [r3, #0]
}
 8007320:	4618      	mov	r0, r3
 8007322:	46bd      	mov	sp, r7
 8007324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007328:	4770      	bx	lr
 800732a:	bf00      	nop
 800732c:	20000000 	.word	0x20000000

08007330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007334:	f7ff fff0 	bl	8007318 <HAL_RCC_GetHCLKFreq>
 8007338:	4602      	mov	r2, r0
 800733a:	4b06      	ldr	r3, [pc, #24]	; (8007354 <HAL_RCC_GetPCLK1Freq+0x24>)
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	0a1b      	lsrs	r3, r3, #8
 8007340:	f003 0307 	and.w	r3, r3, #7
 8007344:	4904      	ldr	r1, [pc, #16]	; (8007358 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007346:	5ccb      	ldrb	r3, [r1, r3]
 8007348:	f003 031f 	and.w	r3, r3, #31
 800734c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007350:	4618      	mov	r0, r3
 8007352:	bd80      	pop	{r7, pc}
 8007354:	40021000 	.word	0x40021000
 8007358:	0800ea80 	.word	0x0800ea80

0800735c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007360:	f7ff ffda 	bl	8007318 <HAL_RCC_GetHCLKFreq>
 8007364:	4602      	mov	r2, r0
 8007366:	4b06      	ldr	r3, [pc, #24]	; (8007380 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007368:	689b      	ldr	r3, [r3, #8]
 800736a:	0adb      	lsrs	r3, r3, #11
 800736c:	f003 0307 	and.w	r3, r3, #7
 8007370:	4904      	ldr	r1, [pc, #16]	; (8007384 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007372:	5ccb      	ldrb	r3, [r1, r3]
 8007374:	f003 031f 	and.w	r3, r3, #31
 8007378:	fa22 f303 	lsr.w	r3, r2, r3
}
 800737c:	4618      	mov	r0, r3
 800737e:	bd80      	pop	{r7, pc}
 8007380:	40021000 	.word	0x40021000
 8007384:	0800ea80 	.word	0x0800ea80

08007388 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b086      	sub	sp, #24
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007390:	2300      	movs	r3, #0
 8007392:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007394:	4b2a      	ldr	r3, [pc, #168]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d003      	beq.n	80073a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80073a0:	f7ff f9ee 	bl	8006780 <HAL_PWREx_GetVoltageRange>
 80073a4:	6178      	str	r0, [r7, #20]
 80073a6:	e014      	b.n	80073d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80073a8:	4b25      	ldr	r3, [pc, #148]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ac:	4a24      	ldr	r2, [pc, #144]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073b2:	6593      	str	r3, [r2, #88]	; 0x58
 80073b4:	4b22      	ldr	r3, [pc, #136]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073bc:	60fb      	str	r3, [r7, #12]
 80073be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80073c0:	f7ff f9de 	bl	8006780 <HAL_PWREx_GetVoltageRange>
 80073c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80073c6:	4b1e      	ldr	r3, [pc, #120]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073ca:	4a1d      	ldr	r2, [pc, #116]	; (8007440 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80073cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073d0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073d8:	d10b      	bne.n	80073f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b80      	cmp	r3, #128	; 0x80
 80073de:	d919      	bls.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2ba0      	cmp	r3, #160	; 0xa0
 80073e4:	d902      	bls.n	80073ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80073e6:	2302      	movs	r3, #2
 80073e8:	613b      	str	r3, [r7, #16]
 80073ea:	e013      	b.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80073ec:	2301      	movs	r3, #1
 80073ee:	613b      	str	r3, [r7, #16]
 80073f0:	e010      	b.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2b80      	cmp	r3, #128	; 0x80
 80073f6:	d902      	bls.n	80073fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80073f8:	2303      	movs	r3, #3
 80073fa:	613b      	str	r3, [r7, #16]
 80073fc:	e00a      	b.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b80      	cmp	r3, #128	; 0x80
 8007402:	d102      	bne.n	800740a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007404:	2302      	movs	r3, #2
 8007406:	613b      	str	r3, [r7, #16]
 8007408:	e004      	b.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b70      	cmp	r3, #112	; 0x70
 800740e:	d101      	bne.n	8007414 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007410:	2301      	movs	r3, #1
 8007412:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007414:	4b0b      	ldr	r3, [pc, #44]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f023 0207 	bic.w	r2, r3, #7
 800741c:	4909      	ldr	r1, [pc, #36]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	4313      	orrs	r3, r2
 8007422:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007424:	4b07      	ldr	r3, [pc, #28]	; (8007444 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	693a      	ldr	r2, [r7, #16]
 800742e:	429a      	cmp	r2, r3
 8007430:	d001      	beq.n	8007436 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	e000      	b.n	8007438 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3718      	adds	r7, #24
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	40021000 	.word	0x40021000
 8007444:	40022000 	.word	0x40022000

08007448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007450:	2300      	movs	r3, #0
 8007452:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007454:	2300      	movs	r3, #0
 8007456:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007460:	2b00      	cmp	r3, #0
 8007462:	d041      	beq.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007468:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800746c:	d02a      	beq.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800746e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007472:	d824      	bhi.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007474:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007478:	d008      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800747a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800747e:	d81e      	bhi.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007480:	2b00      	cmp	r3, #0
 8007482:	d00a      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007484:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007488:	d010      	beq.n	80074ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800748a:	e018      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800748c:	4b86      	ldr	r3, [pc, #536]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800748e:	68db      	ldr	r3, [r3, #12]
 8007490:	4a85      	ldr	r2, [pc, #532]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007496:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007498:	e015      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	3304      	adds	r3, #4
 800749e:	2100      	movs	r1, #0
 80074a0:	4618      	mov	r0, r3
 80074a2:	f000 fabb 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 80074a6:	4603      	mov	r3, r0
 80074a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074aa:	e00c      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3320      	adds	r3, #32
 80074b0:	2100      	movs	r1, #0
 80074b2:	4618      	mov	r0, r3
 80074b4:	f000 fba6 	bl	8007c04 <RCCEx_PLLSAI2_Config>
 80074b8:	4603      	mov	r3, r0
 80074ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80074bc:	e003      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	74fb      	strb	r3, [r7, #19]
      break;
 80074c2:	e000      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80074c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80074c6:	7cfb      	ldrb	r3, [r7, #19]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d10b      	bne.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80074cc:	4b76      	ldr	r3, [pc, #472]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074d2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074da:	4973      	ldr	r1, [pc, #460]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80074e2:	e001      	b.n	80074e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074e4:	7cfb      	ldrb	r3, [r7, #19]
 80074e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d041      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074f8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80074fc:	d02a      	beq.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80074fe:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007502:	d824      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007504:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007508:	d008      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800750a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800750e:	d81e      	bhi.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00a      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007514:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007518:	d010      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800751a:	e018      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800751c:	4b62      	ldr	r3, [pc, #392]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	4a61      	ldr	r2, [pc, #388]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007526:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007528:	e015      	b.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	3304      	adds	r3, #4
 800752e:	2100      	movs	r1, #0
 8007530:	4618      	mov	r0, r3
 8007532:	f000 fa73 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8007536:	4603      	mov	r3, r0
 8007538:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800753a:	e00c      	b.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	3320      	adds	r3, #32
 8007540:	2100      	movs	r1, #0
 8007542:	4618      	mov	r0, r3
 8007544:	f000 fb5e 	bl	8007c04 <RCCEx_PLLSAI2_Config>
 8007548:	4603      	mov	r3, r0
 800754a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800754c:	e003      	b.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	74fb      	strb	r3, [r7, #19]
      break;
 8007552:	e000      	b.n	8007556 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8007554:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007556:	7cfb      	ldrb	r3, [r7, #19]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10b      	bne.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800755c:	4b52      	ldr	r3, [pc, #328]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800755e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007562:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800756a:	494f      	ldr	r1, [pc, #316]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800756c:	4313      	orrs	r3, r2
 800756e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007572:	e001      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007574:	7cfb      	ldrb	r3, [r7, #19]
 8007576:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 80a0 	beq.w	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007586:	2300      	movs	r3, #0
 8007588:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800758a:	4b47      	ldr	r3, [pc, #284]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800758c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800758e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007592:	2b00      	cmp	r3, #0
 8007594:	d101      	bne.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8007596:	2301      	movs	r3, #1
 8007598:	e000      	b.n	800759c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800759a:	2300      	movs	r3, #0
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00d      	beq.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075a0:	4b41      	ldr	r3, [pc, #260]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a4:	4a40      	ldr	r2, [pc, #256]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075aa:	6593      	str	r3, [r2, #88]	; 0x58
 80075ac:	4b3e      	ldr	r3, [pc, #248]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075b4:	60bb      	str	r3, [r7, #8]
 80075b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075b8:	2301      	movs	r3, #1
 80075ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075bc:	4b3b      	ldr	r3, [pc, #236]	; (80076ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a3a      	ldr	r2, [pc, #232]	; (80076ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80075c8:	f7fd f838 	bl	800463c <HAL_GetTick>
 80075cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075ce:	e009      	b.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075d0:	f7fd f834 	bl	800463c <HAL_GetTick>
 80075d4:	4602      	mov	r2, r0
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	1ad3      	subs	r3, r2, r3
 80075da:	2b02      	cmp	r3, #2
 80075dc:	d902      	bls.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80075de:	2303      	movs	r3, #3
 80075e0:	74fb      	strb	r3, [r7, #19]
        break;
 80075e2:	e005      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80075e4:	4b31      	ldr	r3, [pc, #196]	; (80076ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0ef      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80075f0:	7cfb      	ldrb	r3, [r7, #19]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d15c      	bne.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80075f6:	4b2c      	ldr	r3, [pc, #176]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80075f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007600:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d01f      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	429a      	cmp	r2, r3
 8007612:	d019      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007614:	4b24      	ldr	r3, [pc, #144]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800761a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800761e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007620:	4b21      	ldr	r3, [pc, #132]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007622:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007626:	4a20      	ldr	r2, [pc, #128]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800762c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007630:	4b1d      	ldr	r3, [pc, #116]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007632:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007636:	4a1c      	ldr	r2, [pc, #112]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007638:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800763c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007640:	4a19      	ldr	r2, [pc, #100]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d016      	beq.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007652:	f7fc fff3 	bl	800463c <HAL_GetTick>
 8007656:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007658:	e00b      	b.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800765a:	f7fc ffef 	bl	800463c <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	f241 3288 	movw	r2, #5000	; 0x1388
 8007668:	4293      	cmp	r3, r2
 800766a:	d902      	bls.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800766c:	2303      	movs	r3, #3
 800766e:	74fb      	strb	r3, [r7, #19]
            break;
 8007670:	e006      	b.n	8007680 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007672:	4b0d      	ldr	r3, [pc, #52]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007678:	f003 0302 	and.w	r3, r3, #2
 800767c:	2b00      	cmp	r3, #0
 800767e:	d0ec      	beq.n	800765a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007680:	7cfb      	ldrb	r3, [r7, #19]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d10c      	bne.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007686:	4b08      	ldr	r3, [pc, #32]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007688:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800768c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007696:	4904      	ldr	r1, [pc, #16]	; (80076a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007698:	4313      	orrs	r3, r2
 800769a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800769e:	e009      	b.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80076a0:	7cfb      	ldrb	r3, [r7, #19]
 80076a2:	74bb      	strb	r3, [r7, #18]
 80076a4:	e006      	b.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80076a6:	bf00      	nop
 80076a8:	40021000 	.word	0x40021000
 80076ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076b0:	7cfb      	ldrb	r3, [r7, #19]
 80076b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076b4:	7c7b      	ldrb	r3, [r7, #17]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d105      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076ba:	4b9e      	ldr	r3, [pc, #632]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076be:	4a9d      	ldr	r2, [pc, #628]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80076d2:	4b98      	ldr	r3, [pc, #608]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d8:	f023 0203 	bic.w	r2, r3, #3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e0:	4994      	ldr	r1, [pc, #592]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076e2:	4313      	orrs	r3, r2
 80076e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00a      	beq.n	800770a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80076f4:	4b8f      	ldr	r3, [pc, #572]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80076f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076fa:	f023 020c 	bic.w	r2, r3, #12
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007702:	498c      	ldr	r1, [pc, #560]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007704:	4313      	orrs	r3, r2
 8007706:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007716:	4b87      	ldr	r3, [pc, #540]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007718:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800771c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007724:	4983      	ldr	r1, [pc, #524]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0308 	and.w	r3, r3, #8
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00a      	beq.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007738:	4b7e      	ldr	r3, [pc, #504]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800773a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800773e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007746:	497b      	ldr	r1, [pc, #492]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007748:	4313      	orrs	r3, r2
 800774a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f003 0310 	and.w	r3, r3, #16
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00a      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800775a:	4b76      	ldr	r3, [pc, #472]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800775c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007760:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007768:	4972      	ldr	r1, [pc, #456]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800776a:	4313      	orrs	r3, r2
 800776c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f003 0320 	and.w	r3, r3, #32
 8007778:	2b00      	cmp	r3, #0
 800777a:	d00a      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800777c:	4b6d      	ldr	r3, [pc, #436]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800777e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007782:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800778a:	496a      	ldr	r1, [pc, #424]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800778c:	4313      	orrs	r3, r2
 800778e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800779a:	2b00      	cmp	r3, #0
 800779c:	d00a      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800779e:	4b65      	ldr	r3, [pc, #404]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077ac:	4961      	ldr	r1, [pc, #388]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077ae:	4313      	orrs	r3, r2
 80077b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00a      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80077c0:	4b5c      	ldr	r3, [pc, #368]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077ce:	4959      	ldr	r1, [pc, #356]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077d0:	4313      	orrs	r3, r2
 80077d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d00a      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80077e2:	4b54      	ldr	r3, [pc, #336]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077e8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f0:	4950      	ldr	r1, [pc, #320]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00a      	beq.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007804:	4b4b      	ldr	r3, [pc, #300]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800780a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007812:	4948      	ldr	r1, [pc, #288]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007814:	4313      	orrs	r3, r2
 8007816:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007822:	2b00      	cmp	r3, #0
 8007824:	d00a      	beq.n	800783c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007826:	4b43      	ldr	r3, [pc, #268]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800782c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007834:	493f      	ldr	r1, [pc, #252]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007836:	4313      	orrs	r3, r2
 8007838:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007844:	2b00      	cmp	r3, #0
 8007846:	d028      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007848:	4b3a      	ldr	r3, [pc, #232]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800784a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800784e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007856:	4937      	ldr	r1, [pc, #220]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007858:	4313      	orrs	r3, r2
 800785a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007862:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007866:	d106      	bne.n	8007876 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007868:	4b32      	ldr	r3, [pc, #200]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800786a:	68db      	ldr	r3, [r3, #12]
 800786c:	4a31      	ldr	r2, [pc, #196]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800786e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007872:	60d3      	str	r3, [r2, #12]
 8007874:	e011      	b.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800787a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800787e:	d10c      	bne.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	3304      	adds	r3, #4
 8007884:	2101      	movs	r1, #1
 8007886:	4618      	mov	r0, r3
 8007888:	f000 f8c8 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 800788c:	4603      	mov	r3, r0
 800788e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007890:	7cfb      	ldrb	r3, [r7, #19]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d001      	beq.n	800789a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007896:	7cfb      	ldrb	r3, [r7, #19]
 8007898:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d028      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80078a6:	4b23      	ldr	r3, [pc, #140]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ac:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b4:	491f      	ldr	r1, [pc, #124]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078b6:	4313      	orrs	r3, r2
 80078b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078c4:	d106      	bne.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80078c6:	4b1b      	ldr	r3, [pc, #108]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078c8:	68db      	ldr	r3, [r3, #12]
 80078ca:	4a1a      	ldr	r2, [pc, #104]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80078cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80078d0:	60d3      	str	r3, [r2, #12]
 80078d2:	e011      	b.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80078dc:	d10c      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	3304      	adds	r3, #4
 80078e2:	2101      	movs	r1, #1
 80078e4:	4618      	mov	r0, r3
 80078e6:	f000 f899 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 80078ea:	4603      	mov	r3, r0
 80078ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80078ee:	7cfb      	ldrb	r3, [r7, #19]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d001      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80078f4:	7cfb      	ldrb	r3, [r7, #19]
 80078f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d02b      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007904:	4b0b      	ldr	r3, [pc, #44]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800790a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007912:	4908      	ldr	r1, [pc, #32]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007914:	4313      	orrs	r3, r2
 8007916:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800791e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007922:	d109      	bne.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007924:	4b03      	ldr	r3, [pc, #12]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	4a02      	ldr	r2, [pc, #8]	; (8007934 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800792a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800792e:	60d3      	str	r3, [r2, #12]
 8007930:	e014      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007932:	bf00      	nop
 8007934:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800793c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007940:	d10c      	bne.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	3304      	adds	r3, #4
 8007946:	2101      	movs	r1, #1
 8007948:	4618      	mov	r0, r3
 800794a:	f000 f867 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 800794e:	4603      	mov	r3, r0
 8007950:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007952:	7cfb      	ldrb	r3, [r7, #19]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d001      	beq.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007958:	7cfb      	ldrb	r3, [r7, #19]
 800795a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007964:	2b00      	cmp	r3, #0
 8007966:	d02f      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007968:	4b2b      	ldr	r3, [pc, #172]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800796a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800796e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007976:	4928      	ldr	r1, [pc, #160]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007978:	4313      	orrs	r3, r2
 800797a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007982:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007986:	d10d      	bne.n	80079a4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	3304      	adds	r3, #4
 800798c:	2102      	movs	r1, #2
 800798e:	4618      	mov	r0, r3
 8007990:	f000 f844 	bl	8007a1c <RCCEx_PLLSAI1_Config>
 8007994:	4603      	mov	r3, r0
 8007996:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007998:	7cfb      	ldrb	r3, [r7, #19]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d014      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800799e:	7cfb      	ldrb	r3, [r7, #19]
 80079a0:	74bb      	strb	r3, [r7, #18]
 80079a2:	e011      	b.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80079a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80079ac:	d10c      	bne.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	3320      	adds	r3, #32
 80079b2:	2102      	movs	r1, #2
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 f925 	bl	8007c04 <RCCEx_PLLSAI2_Config>
 80079ba:	4603      	mov	r3, r0
 80079bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80079be:	7cfb      	ldrb	r3, [r7, #19]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d001      	beq.n	80079c8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80079c4:	7cfb      	ldrb	r3, [r7, #19]
 80079c6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00a      	beq.n	80079ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80079d4:	4b10      	ldr	r3, [pc, #64]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079da:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079e2:	490d      	ldr	r1, [pc, #52]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079e4:	4313      	orrs	r3, r2
 80079e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d00b      	beq.n	8007a0e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80079f6:	4b08      	ldr	r3, [pc, #32]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80079f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a06:	4904      	ldr	r1, [pc, #16]	; (8007a18 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007a0e:	7cbb      	ldrb	r3, [r7, #18]
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3718      	adds	r7, #24
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}
 8007a18:	40021000 	.word	0x40021000

08007a1c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a2a:	4b75      	ldr	r3, [pc, #468]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d018      	beq.n	8007a68 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a36:	4b72      	ldr	r3, [pc, #456]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f003 0203 	and.w	r2, r3, #3
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d10d      	bne.n	8007a62 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
       ||
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d009      	beq.n	8007a62 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007a4e:	4b6c      	ldr	r3, [pc, #432]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	091b      	lsrs	r3, r3, #4
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	685b      	ldr	r3, [r3, #4]
       ||
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	d047      	beq.n	8007af2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	73fb      	strb	r3, [r7, #15]
 8007a66:	e044      	b.n	8007af2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d018      	beq.n	8007aa2 <RCCEx_PLLSAI1_Config+0x86>
 8007a70:	2b03      	cmp	r3, #3
 8007a72:	d825      	bhi.n	8007ac0 <RCCEx_PLLSAI1_Config+0xa4>
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d002      	beq.n	8007a7e <RCCEx_PLLSAI1_Config+0x62>
 8007a78:	2b02      	cmp	r3, #2
 8007a7a:	d009      	beq.n	8007a90 <RCCEx_PLLSAI1_Config+0x74>
 8007a7c:	e020      	b.n	8007ac0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a7e:	4b60      	ldr	r3, [pc, #384]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d11d      	bne.n	8007ac6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a8e:	e01a      	b.n	8007ac6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a90:	4b5b      	ldr	r3, [pc, #364]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d116      	bne.n	8007aca <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007aa0:	e013      	b.n	8007aca <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007aa2:	4b57      	ldr	r3, [pc, #348]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d10f      	bne.n	8007ace <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007aae:	4b54      	ldr	r3, [pc, #336]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007abe:	e006      	b.n	8007ace <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ac4:	e004      	b.n	8007ad0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ac6:	bf00      	nop
 8007ac8:	e002      	b.n	8007ad0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007aca:	bf00      	nop
 8007acc:	e000      	b.n	8007ad0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007ace:	bf00      	nop
    }

    if(status == HAL_OK)
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d10d      	bne.n	8007af2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007ad6:	4b4a      	ldr	r3, [pc, #296]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6819      	ldr	r1, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	430b      	orrs	r3, r1
 8007aec:	4944      	ldr	r1, [pc, #272]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d17d      	bne.n	8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007af8:	4b41      	ldr	r3, [pc, #260]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a40      	ldr	r2, [pc, #256]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007afe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007b02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b04:	f7fc fd9a 	bl	800463c <HAL_GetTick>
 8007b08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b0a:	e009      	b.n	8007b20 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b0c:	f7fc fd96 	bl	800463c <HAL_GetTick>
 8007b10:	4602      	mov	r2, r0
 8007b12:	68bb      	ldr	r3, [r7, #8]
 8007b14:	1ad3      	subs	r3, r2, r3
 8007b16:	2b02      	cmp	r3, #2
 8007b18:	d902      	bls.n	8007b20 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	73fb      	strb	r3, [r7, #15]
        break;
 8007b1e:	e005      	b.n	8007b2c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007b20:	4b37      	ldr	r3, [pc, #220]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1ef      	bne.n	8007b0c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d160      	bne.n	8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d111      	bne.n	8007b5c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b38:	4b31      	ldr	r3, [pc, #196]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007b40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	6892      	ldr	r2, [r2, #8]
 8007b48:	0211      	lsls	r1, r2, #8
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	68d2      	ldr	r2, [r2, #12]
 8007b4e:	0912      	lsrs	r2, r2, #4
 8007b50:	0452      	lsls	r2, r2, #17
 8007b52:	430a      	orrs	r2, r1
 8007b54:	492a      	ldr	r1, [pc, #168]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b56:	4313      	orrs	r3, r2
 8007b58:	610b      	str	r3, [r1, #16]
 8007b5a:	e027      	b.n	8007bac <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	2b01      	cmp	r3, #1
 8007b60:	d112      	bne.n	8007b88 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b62:	4b27      	ldr	r3, [pc, #156]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007b6a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6892      	ldr	r2, [r2, #8]
 8007b72:	0211      	lsls	r1, r2, #8
 8007b74:	687a      	ldr	r2, [r7, #4]
 8007b76:	6912      	ldr	r2, [r2, #16]
 8007b78:	0852      	lsrs	r2, r2, #1
 8007b7a:	3a01      	subs	r2, #1
 8007b7c:	0552      	lsls	r2, r2, #21
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	491f      	ldr	r1, [pc, #124]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	610b      	str	r3, [r1, #16]
 8007b86:	e011      	b.n	8007bac <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b88:	4b1d      	ldr	r3, [pc, #116]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007b90:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	6892      	ldr	r2, [r2, #8]
 8007b98:	0211      	lsls	r1, r2, #8
 8007b9a:	687a      	ldr	r2, [r7, #4]
 8007b9c:	6952      	ldr	r2, [r2, #20]
 8007b9e:	0852      	lsrs	r2, r2, #1
 8007ba0:	3a01      	subs	r2, #1
 8007ba2:	0652      	lsls	r2, r2, #25
 8007ba4:	430a      	orrs	r2, r1
 8007ba6:	4916      	ldr	r1, [pc, #88]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007bac:	4b14      	ldr	r3, [pc, #80]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a13      	ldr	r2, [pc, #76]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bb2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007bb6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bb8:	f7fc fd40 	bl	800463c <HAL_GetTick>
 8007bbc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bbe:	e009      	b.n	8007bd4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007bc0:	f7fc fd3c 	bl	800463c <HAL_GetTick>
 8007bc4:	4602      	mov	r2, r0
 8007bc6:	68bb      	ldr	r3, [r7, #8]
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	2b02      	cmp	r3, #2
 8007bcc:	d902      	bls.n	8007bd4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8007bce:	2303      	movs	r3, #3
 8007bd0:	73fb      	strb	r3, [r7, #15]
          break;
 8007bd2:	e005      	b.n	8007be0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007bd4:	4b0a      	ldr	r3, [pc, #40]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0ef      	beq.n	8007bc0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8007be0:	7bfb      	ldrb	r3, [r7, #15]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d106      	bne.n	8007bf4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007be6:	4b06      	ldr	r3, [pc, #24]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007be8:	691a      	ldr	r2, [r3, #16]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	699b      	ldr	r3, [r3, #24]
 8007bee:	4904      	ldr	r1, [pc, #16]	; (8007c00 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3710      	adds	r7, #16
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	40021000 	.word	0x40021000

08007c04 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b084      	sub	sp, #16
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c12:	4b6a      	ldr	r3, [pc, #424]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	f003 0303 	and.w	r3, r3, #3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d018      	beq.n	8007c50 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007c1e:	4b67      	ldr	r3, [pc, #412]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f003 0203 	and.w	r2, r3, #3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	d10d      	bne.n	8007c4a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
       ||
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d009      	beq.n	8007c4a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007c36:	4b61      	ldr	r3, [pc, #388]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	091b      	lsrs	r3, r3, #4
 8007c3c:	f003 0307 	and.w	r3, r3, #7
 8007c40:	1c5a      	adds	r2, r3, #1
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	685b      	ldr	r3, [r3, #4]
       ||
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d047      	beq.n	8007cda <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	73fb      	strb	r3, [r7, #15]
 8007c4e:	e044      	b.n	8007cda <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2b03      	cmp	r3, #3
 8007c56:	d018      	beq.n	8007c8a <RCCEx_PLLSAI2_Config+0x86>
 8007c58:	2b03      	cmp	r3, #3
 8007c5a:	d825      	bhi.n	8007ca8 <RCCEx_PLLSAI2_Config+0xa4>
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d002      	beq.n	8007c66 <RCCEx_PLLSAI2_Config+0x62>
 8007c60:	2b02      	cmp	r3, #2
 8007c62:	d009      	beq.n	8007c78 <RCCEx_PLLSAI2_Config+0x74>
 8007c64:	e020      	b.n	8007ca8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c66:	4b55      	ldr	r3, [pc, #340]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f003 0302 	and.w	r3, r3, #2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d11d      	bne.n	8007cae <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c76:	e01a      	b.n	8007cae <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007c78:	4b50      	ldr	r3, [pc, #320]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d116      	bne.n	8007cb2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c88:	e013      	b.n	8007cb2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007c8a:	4b4c      	ldr	r3, [pc, #304]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10f      	bne.n	8007cb6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007c96:	4b49      	ldr	r3, [pc, #292]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d109      	bne.n	8007cb6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007ca6:	e006      	b.n	8007cb6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	73fb      	strb	r3, [r7, #15]
      break;
 8007cac:	e004      	b.n	8007cb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cae:	bf00      	nop
 8007cb0:	e002      	b.n	8007cb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cb2:	bf00      	nop
 8007cb4:	e000      	b.n	8007cb8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007cb6:	bf00      	nop
    }

    if(status == HAL_OK)
 8007cb8:	7bfb      	ldrb	r3, [r7, #15]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d10d      	bne.n	8007cda <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007cbe:	4b3f      	ldr	r3, [pc, #252]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cc0:	68db      	ldr	r3, [r3, #12]
 8007cc2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6819      	ldr	r1, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	3b01      	subs	r3, #1
 8007cd0:	011b      	lsls	r3, r3, #4
 8007cd2:	430b      	orrs	r3, r1
 8007cd4:	4939      	ldr	r1, [pc, #228]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007cda:	7bfb      	ldrb	r3, [r7, #15]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d167      	bne.n	8007db0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007ce0:	4b36      	ldr	r3, [pc, #216]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a35      	ldr	r2, [pc, #212]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007ce6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cec:	f7fc fca6 	bl	800463c <HAL_GetTick>
 8007cf0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cf2:	e009      	b.n	8007d08 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007cf4:	f7fc fca2 	bl	800463c <HAL_GetTick>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d902      	bls.n	8007d08 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	73fb      	strb	r3, [r7, #15]
        break;
 8007d06:	e005      	b.n	8007d14 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007d08:	4b2c      	ldr	r3, [pc, #176]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1ef      	bne.n	8007cf4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d14:	7bfb      	ldrb	r3, [r7, #15]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d14a      	bne.n	8007db0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d111      	bne.n	8007d44 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d20:	4b26      	ldr	r3, [pc, #152]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	6892      	ldr	r2, [r2, #8]
 8007d30:	0211      	lsls	r1, r2, #8
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68d2      	ldr	r2, [r2, #12]
 8007d36:	0912      	lsrs	r2, r2, #4
 8007d38:	0452      	lsls	r2, r2, #17
 8007d3a:	430a      	orrs	r2, r1
 8007d3c:	491f      	ldr	r1, [pc, #124]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	614b      	str	r3, [r1, #20]
 8007d42:	e011      	b.n	8007d68 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d44:	4b1d      	ldr	r3, [pc, #116]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d46:	695b      	ldr	r3, [r3, #20]
 8007d48:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007d4c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007d50:	687a      	ldr	r2, [r7, #4]
 8007d52:	6892      	ldr	r2, [r2, #8]
 8007d54:	0211      	lsls	r1, r2, #8
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	6912      	ldr	r2, [r2, #16]
 8007d5a:	0852      	lsrs	r2, r2, #1
 8007d5c:	3a01      	subs	r2, #1
 8007d5e:	0652      	lsls	r2, r2, #25
 8007d60:	430a      	orrs	r2, r1
 8007d62:	4916      	ldr	r1, [pc, #88]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007d68:	4b14      	ldr	r3, [pc, #80]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a13      	ldr	r2, [pc, #76]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d74:	f7fc fc62 	bl	800463c <HAL_GetTick>
 8007d78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d7a:	e009      	b.n	8007d90 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d7c:	f7fc fc5e 	bl	800463c <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d902      	bls.n	8007d90 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	73fb      	strb	r3, [r7, #15]
          break;
 8007d8e:	e005      	b.n	8007d9c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d90:	4b0a      	ldr	r3, [pc, #40]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0ef      	beq.n	8007d7c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d106      	bne.n	8007db0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007da2:	4b06      	ldr	r3, [pc, #24]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007da4:	695a      	ldr	r2, [r3, #20]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	695b      	ldr	r3, [r3, #20]
 8007daa:	4904      	ldr	r1, [pc, #16]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1b8>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	40021000 	.word	0x40021000

08007dc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b082      	sub	sp, #8
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d101      	bne.n	8007dd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e049      	b.n	8007e66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007dd8:	b2db      	uxtb	r3, r3
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d106      	bne.n	8007dec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f7fb f9ba 	bl	8003160 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2202      	movs	r2, #2
 8007df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681a      	ldr	r2, [r3, #0]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	4610      	mov	r0, r2
 8007e00:	f000 fc42 	bl	8008688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2201      	movs	r2, #1
 8007e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2201      	movs	r2, #1
 8007e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2201      	movs	r2, #1
 8007e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3708      	adds	r7, #8
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
	...

08007e70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b085      	sub	sp, #20
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d001      	beq.n	8007e88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e04f      	b.n	8007f28 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	68da      	ldr	r2, [r3, #12]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f042 0201 	orr.w	r2, r2, #1
 8007e9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a23      	ldr	r2, [pc, #140]	; (8007f34 <HAL_TIM_Base_Start_IT+0xc4>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d01d      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007eb2:	d018      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a1f      	ldr	r2, [pc, #124]	; (8007f38 <HAL_TIM_Base_Start_IT+0xc8>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d013      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a1e      	ldr	r2, [pc, #120]	; (8007f3c <HAL_TIM_Base_Start_IT+0xcc>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00e      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a1c      	ldr	r2, [pc, #112]	; (8007f40 <HAL_TIM_Base_Start_IT+0xd0>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d009      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a1b      	ldr	r2, [pc, #108]	; (8007f44 <HAL_TIM_Base_Start_IT+0xd4>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d004      	beq.n	8007ee6 <HAL_TIM_Base_Start_IT+0x76>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a19      	ldr	r2, [pc, #100]	; (8007f48 <HAL_TIM_Base_Start_IT+0xd8>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d115      	bne.n	8007f12 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689a      	ldr	r2, [r3, #8]
 8007eec:	4b17      	ldr	r3, [pc, #92]	; (8007f4c <HAL_TIM_Base_Start_IT+0xdc>)
 8007eee:	4013      	ands	r3, r2
 8007ef0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b06      	cmp	r3, #6
 8007ef6:	d015      	beq.n	8007f24 <HAL_TIM_Base_Start_IT+0xb4>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007efe:	d011      	beq.n	8007f24 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f042 0201 	orr.w	r2, r2, #1
 8007f0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f10:	e008      	b.n	8007f24 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0201 	orr.w	r2, r2, #1
 8007f20:	601a      	str	r2, [r3, #0]
 8007f22:	e000      	b.n	8007f26 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr
 8007f34:	40012c00 	.word	0x40012c00
 8007f38:	40000400 	.word	0x40000400
 8007f3c:	40000800 	.word	0x40000800
 8007f40:	40000c00 	.word	0x40000c00
 8007f44:	40013400 	.word	0x40013400
 8007f48:	40014000 	.word	0x40014000
 8007f4c:	00010007 	.word	0x00010007

08007f50 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007f5e:	2301      	movs	r3, #1
 8007f60:	e049      	b.n	8007ff6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d106      	bne.n	8007f7c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f7fb f884 	bl	8003084 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2202      	movs	r2, #2
 8007f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681a      	ldr	r2, [r3, #0]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	3304      	adds	r3, #4
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	4610      	mov	r0, r2
 8007f90:	f000 fb7a 	bl	8008688 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2201      	movs	r2, #1
 8007f98:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2201      	movs	r2, #1
 8007fb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2201      	movs	r2, #1
 8007ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3708      	adds	r7, #8
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
	...

08008000 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b084      	sub	sp, #16
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
 8008008:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d109      	bne.n	8008024 <HAL_TIM_PWM_Start+0x24>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b01      	cmp	r3, #1
 800801a:	bf14      	ite	ne
 800801c:	2301      	movne	r3, #1
 800801e:	2300      	moveq	r3, #0
 8008020:	b2db      	uxtb	r3, r3
 8008022:	e03c      	b.n	800809e <HAL_TIM_PWM_Start+0x9e>
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	2b04      	cmp	r3, #4
 8008028:	d109      	bne.n	800803e <HAL_TIM_PWM_Start+0x3e>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b01      	cmp	r3, #1
 8008034:	bf14      	ite	ne
 8008036:	2301      	movne	r3, #1
 8008038:	2300      	moveq	r3, #0
 800803a:	b2db      	uxtb	r3, r3
 800803c:	e02f      	b.n	800809e <HAL_TIM_PWM_Start+0x9e>
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	2b08      	cmp	r3, #8
 8008042:	d109      	bne.n	8008058 <HAL_TIM_PWM_Start+0x58>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800804a:	b2db      	uxtb	r3, r3
 800804c:	2b01      	cmp	r3, #1
 800804e:	bf14      	ite	ne
 8008050:	2301      	movne	r3, #1
 8008052:	2300      	moveq	r3, #0
 8008054:	b2db      	uxtb	r3, r3
 8008056:	e022      	b.n	800809e <HAL_TIM_PWM_Start+0x9e>
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	2b0c      	cmp	r3, #12
 800805c:	d109      	bne.n	8008072 <HAL_TIM_PWM_Start+0x72>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b01      	cmp	r3, #1
 8008068:	bf14      	ite	ne
 800806a:	2301      	movne	r3, #1
 800806c:	2300      	moveq	r3, #0
 800806e:	b2db      	uxtb	r3, r3
 8008070:	e015      	b.n	800809e <HAL_TIM_PWM_Start+0x9e>
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2b10      	cmp	r3, #16
 8008076:	d109      	bne.n	800808c <HAL_TIM_PWM_Start+0x8c>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800807e:	b2db      	uxtb	r3, r3
 8008080:	2b01      	cmp	r3, #1
 8008082:	bf14      	ite	ne
 8008084:	2301      	movne	r3, #1
 8008086:	2300      	moveq	r3, #0
 8008088:	b2db      	uxtb	r3, r3
 800808a:	e008      	b.n	800809e <HAL_TIM_PWM_Start+0x9e>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b01      	cmp	r3, #1
 8008096:	bf14      	ite	ne
 8008098:	2301      	movne	r3, #1
 800809a:	2300      	moveq	r3, #0
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d001      	beq.n	80080a6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e09c      	b.n	80081e0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d104      	bne.n	80080b6 <HAL_TIM_PWM_Start+0xb6>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2202      	movs	r2, #2
 80080b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080b4:	e023      	b.n	80080fe <HAL_TIM_PWM_Start+0xfe>
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	2b04      	cmp	r3, #4
 80080ba:	d104      	bne.n	80080c6 <HAL_TIM_PWM_Start+0xc6>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2202      	movs	r2, #2
 80080c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080c4:	e01b      	b.n	80080fe <HAL_TIM_PWM_Start+0xfe>
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	2b08      	cmp	r3, #8
 80080ca:	d104      	bne.n	80080d6 <HAL_TIM_PWM_Start+0xd6>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2202      	movs	r2, #2
 80080d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080d4:	e013      	b.n	80080fe <HAL_TIM_PWM_Start+0xfe>
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	2b0c      	cmp	r3, #12
 80080da:	d104      	bne.n	80080e6 <HAL_TIM_PWM_Start+0xe6>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	2202      	movs	r2, #2
 80080e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80080e4:	e00b      	b.n	80080fe <HAL_TIM_PWM_Start+0xfe>
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	2b10      	cmp	r3, #16
 80080ea:	d104      	bne.n	80080f6 <HAL_TIM_PWM_Start+0xf6>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2202      	movs	r2, #2
 80080f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80080f4:	e003      	b.n	80080fe <HAL_TIM_PWM_Start+0xfe>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2202      	movs	r2, #2
 80080fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	2201      	movs	r2, #1
 8008104:	6839      	ldr	r1, [r7, #0]
 8008106:	4618      	mov	r0, r3
 8008108:	f000 fe2e 	bl	8008d68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a35      	ldr	r2, [pc, #212]	; (80081e8 <HAL_TIM_PWM_Start+0x1e8>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d013      	beq.n	800813e <HAL_TIM_PWM_Start+0x13e>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a34      	ldr	r2, [pc, #208]	; (80081ec <HAL_TIM_PWM_Start+0x1ec>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d00e      	beq.n	800813e <HAL_TIM_PWM_Start+0x13e>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a32      	ldr	r2, [pc, #200]	; (80081f0 <HAL_TIM_PWM_Start+0x1f0>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d009      	beq.n	800813e <HAL_TIM_PWM_Start+0x13e>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a31      	ldr	r2, [pc, #196]	; (80081f4 <HAL_TIM_PWM_Start+0x1f4>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d004      	beq.n	800813e <HAL_TIM_PWM_Start+0x13e>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a2f      	ldr	r2, [pc, #188]	; (80081f8 <HAL_TIM_PWM_Start+0x1f8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d101      	bne.n	8008142 <HAL_TIM_PWM_Start+0x142>
 800813e:	2301      	movs	r3, #1
 8008140:	e000      	b.n	8008144 <HAL_TIM_PWM_Start+0x144>
 8008142:	2300      	movs	r3, #0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d007      	beq.n	8008158 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008156:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	4a22      	ldr	r2, [pc, #136]	; (80081e8 <HAL_TIM_PWM_Start+0x1e8>)
 800815e:	4293      	cmp	r3, r2
 8008160:	d01d      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800816a:	d018      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a22      	ldr	r2, [pc, #136]	; (80081fc <HAL_TIM_PWM_Start+0x1fc>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d013      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a21      	ldr	r2, [pc, #132]	; (8008200 <HAL_TIM_PWM_Start+0x200>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d00e      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4a1f      	ldr	r2, [pc, #124]	; (8008204 <HAL_TIM_PWM_Start+0x204>)
 8008186:	4293      	cmp	r3, r2
 8008188:	d009      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4a17      	ldr	r2, [pc, #92]	; (80081ec <HAL_TIM_PWM_Start+0x1ec>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d004      	beq.n	800819e <HAL_TIM_PWM_Start+0x19e>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a15      	ldr	r2, [pc, #84]	; (80081f0 <HAL_TIM_PWM_Start+0x1f0>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d115      	bne.n	80081ca <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	4b18      	ldr	r3, [pc, #96]	; (8008208 <HAL_TIM_PWM_Start+0x208>)
 80081a6:	4013      	ands	r3, r2
 80081a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2b06      	cmp	r3, #6
 80081ae:	d015      	beq.n	80081dc <HAL_TIM_PWM_Start+0x1dc>
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081b6:	d011      	beq.n	80081dc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	681a      	ldr	r2, [r3, #0]
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f042 0201 	orr.w	r2, r2, #1
 80081c6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081c8:	e008      	b.n	80081dc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f042 0201 	orr.w	r2, r2, #1
 80081d8:	601a      	str	r2, [r3, #0]
 80081da:	e000      	b.n	80081de <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081dc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80081de:	2300      	movs	r3, #0
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3710      	adds	r7, #16
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bd80      	pop	{r7, pc}
 80081e8:	40012c00 	.word	0x40012c00
 80081ec:	40013400 	.word	0x40013400
 80081f0:	40014000 	.word	0x40014000
 80081f4:	40014400 	.word	0x40014400
 80081f8:	40014800 	.word	0x40014800
 80081fc:	40000400 	.word	0x40000400
 8008200:	40000800 	.word	0x40000800
 8008204:	40000c00 	.word	0x40000c00
 8008208:	00010007 	.word	0x00010007

0800820c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	691b      	ldr	r3, [r3, #16]
 8008222:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	f003 0302 	and.w	r3, r3, #2
 800822a:	2b00      	cmp	r3, #0
 800822c:	d020      	beq.n	8008270 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d01b      	beq.n	8008270 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f06f 0202 	mvn.w	r2, #2
 8008240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2201      	movs	r2, #1
 8008246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	f003 0303 	and.w	r3, r3, #3
 8008252:	2b00      	cmp	r3, #0
 8008254:	d003      	beq.n	800825e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f9f8 	bl	800864c <HAL_TIM_IC_CaptureCallback>
 800825c:	e005      	b.n	800826a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f9ea 	bl	8008638 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f9fb 	bl	8008660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f003 0304 	and.w	r3, r3, #4
 8008276:	2b00      	cmp	r3, #0
 8008278:	d020      	beq.n	80082bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f003 0304 	and.w	r3, r3, #4
 8008280:	2b00      	cmp	r3, #0
 8008282:	d01b      	beq.n	80082bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f06f 0204 	mvn.w	r2, #4
 800828c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2202      	movs	r2, #2
 8008292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f9d2 	bl	800864c <HAL_TIM_IC_CaptureCallback>
 80082a8:	e005      	b.n	80082b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f9c4 	bl	8008638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f9d5 	bl	8008660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	f003 0308 	and.w	r3, r3, #8
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d020      	beq.n	8008308 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	f003 0308 	and.w	r3, r3, #8
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d01b      	beq.n	8008308 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f06f 0208 	mvn.w	r2, #8
 80082d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2204      	movs	r2, #4
 80082de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	69db      	ldr	r3, [r3, #28]
 80082e6:	f003 0303 	and.w	r3, r3, #3
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 f9ac 	bl	800864c <HAL_TIM_IC_CaptureCallback>
 80082f4:	e005      	b.n	8008302 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f000 f99e 	bl	8008638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 f9af 	bl	8008660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	f003 0310 	and.w	r3, r3, #16
 800830e:	2b00      	cmp	r3, #0
 8008310:	d020      	beq.n	8008354 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f003 0310 	and.w	r3, r3, #16
 8008318:	2b00      	cmp	r3, #0
 800831a:	d01b      	beq.n	8008354 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f06f 0210 	mvn.w	r2, #16
 8008324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2208      	movs	r2, #8
 800832a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	69db      	ldr	r3, [r3, #28]
 8008332:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f986 	bl	800864c <HAL_TIM_IC_CaptureCallback>
 8008340:	e005      	b.n	800834e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f000 f978 	bl	8008638 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f000 f989 	bl	8008660 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	f003 0301 	and.w	r3, r3, #1
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00c      	beq.n	8008378 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	f003 0301 	and.w	r3, r3, #1
 8008364:	2b00      	cmp	r3, #0
 8008366:	d007      	beq.n	8008378 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f06f 0201 	mvn.w	r2, #1
 8008370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fa fa08 	bl	8002788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800837e:	2b00      	cmp	r3, #0
 8008380:	d00c      	beq.n	800839c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008388:	2b00      	cmp	r3, #0
 800838a:	d007      	beq.n	800839c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fe1c 	bl	8008fd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00c      	beq.n	80083c0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d007      	beq.n	80083c0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80083b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80083ba:	6878      	ldr	r0, [r7, #4]
 80083bc:	f000 fe14 	bl	8008fe8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00c      	beq.n	80083e4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d007      	beq.n	80083e4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80083dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f948 	bl	8008674 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	f003 0320 	and.w	r3, r3, #32
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00c      	beq.n	8008408 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f003 0320 	and.w	r3, r3, #32
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d007      	beq.n	8008408 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f06f 0220 	mvn.w	r2, #32
 8008400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fddc 	bl	8008fc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800841c:	2300      	movs	r3, #0
 800841e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008426:	2b01      	cmp	r3, #1
 8008428:	d101      	bne.n	800842e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800842a:	2302      	movs	r3, #2
 800842c:	e0ff      	b.n	800862e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2b14      	cmp	r3, #20
 800843a:	f200 80f0 	bhi.w	800861e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800843e:	a201      	add	r2, pc, #4	; (adr r2, 8008444 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008444:	08008499 	.word	0x08008499
 8008448:	0800861f 	.word	0x0800861f
 800844c:	0800861f 	.word	0x0800861f
 8008450:	0800861f 	.word	0x0800861f
 8008454:	080084d9 	.word	0x080084d9
 8008458:	0800861f 	.word	0x0800861f
 800845c:	0800861f 	.word	0x0800861f
 8008460:	0800861f 	.word	0x0800861f
 8008464:	0800851b 	.word	0x0800851b
 8008468:	0800861f 	.word	0x0800861f
 800846c:	0800861f 	.word	0x0800861f
 8008470:	0800861f 	.word	0x0800861f
 8008474:	0800855b 	.word	0x0800855b
 8008478:	0800861f 	.word	0x0800861f
 800847c:	0800861f 	.word	0x0800861f
 8008480:	0800861f 	.word	0x0800861f
 8008484:	0800859d 	.word	0x0800859d
 8008488:	0800861f 	.word	0x0800861f
 800848c:	0800861f 	.word	0x0800861f
 8008490:	0800861f 	.word	0x0800861f
 8008494:	080085dd 	.word	0x080085dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68b9      	ldr	r1, [r7, #8]
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 f98c 	bl	80087bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	699a      	ldr	r2, [r3, #24]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f042 0208 	orr.w	r2, r2, #8
 80084b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	699a      	ldr	r2, [r3, #24]
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f022 0204 	bic.w	r2, r2, #4
 80084c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6999      	ldr	r1, [r3, #24]
 80084ca:	68bb      	ldr	r3, [r7, #8]
 80084cc:	691a      	ldr	r2, [r3, #16]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	430a      	orrs	r2, r1
 80084d4:	619a      	str	r2, [r3, #24]
      break;
 80084d6:	e0a5      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	68b9      	ldr	r1, [r7, #8]
 80084de:	4618      	mov	r0, r3
 80084e0:	f000 f9fc 	bl	80088dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	699a      	ldr	r2, [r3, #24]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	699a      	ldr	r2, [r3, #24]
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008502:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6999      	ldr	r1, [r3, #24]
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	021a      	lsls	r2, r3, #8
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	430a      	orrs	r2, r1
 8008516:	619a      	str	r2, [r3, #24]
      break;
 8008518:	e084      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	68b9      	ldr	r1, [r7, #8]
 8008520:	4618      	mov	r0, r3
 8008522:	f000 fa65 	bl	80089f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f042 0208 	orr.w	r2, r2, #8
 8008534:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	69da      	ldr	r2, [r3, #28]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f022 0204 	bic.w	r2, r2, #4
 8008544:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69d9      	ldr	r1, [r3, #28]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	691a      	ldr	r2, [r3, #16]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	430a      	orrs	r2, r1
 8008556:	61da      	str	r2, [r3, #28]
      break;
 8008558:	e064      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68b9      	ldr	r1, [r7, #8]
 8008560:	4618      	mov	r0, r3
 8008562:	f000 facd 	bl	8008b00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008574:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	69da      	ldr	r2, [r3, #28]
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008584:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	69d9      	ldr	r1, [r3, #28]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	691b      	ldr	r3, [r3, #16]
 8008590:	021a      	lsls	r2, r3, #8
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	430a      	orrs	r2, r1
 8008598:	61da      	str	r2, [r3, #28]
      break;
 800859a:	e043      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	68b9      	ldr	r1, [r7, #8]
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 fb16 	bl	8008bd4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f042 0208 	orr.w	r2, r2, #8
 80085b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f022 0204 	bic.w	r2, r2, #4
 80085c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	691a      	ldr	r2, [r3, #16]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	430a      	orrs	r2, r1
 80085d8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80085da:	e023      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	68b9      	ldr	r1, [r7, #8]
 80085e2:	4618      	mov	r0, r3
 80085e4:	f000 fb5a 	bl	8008c9c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80085f6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008606:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	691b      	ldr	r3, [r3, #16]
 8008612:	021a      	lsls	r2, r3, #8
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	430a      	orrs	r2, r1
 800861a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800861c:	e002      	b.n	8008624 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	75fb      	strb	r3, [r7, #23]
      break;
 8008622:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800862c:	7dfb      	ldrb	r3, [r7, #23]
}
 800862e:	4618      	mov	r0, r3
 8008630:	3718      	adds	r7, #24
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop

08008638 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008640:	bf00      	nop
 8008642:	370c      	adds	r7, #12
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008654:	bf00      	nop
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008688:	b480      	push	{r7}
 800868a:	b085      	sub	sp, #20
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a40      	ldr	r2, [pc, #256]	; (800879c <TIM_Base_SetConfig+0x114>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d013      	beq.n	80086c8 <TIM_Base_SetConfig+0x40>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086a6:	d00f      	beq.n	80086c8 <TIM_Base_SetConfig+0x40>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	4a3d      	ldr	r2, [pc, #244]	; (80087a0 <TIM_Base_SetConfig+0x118>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d00b      	beq.n	80086c8 <TIM_Base_SetConfig+0x40>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4a3c      	ldr	r2, [pc, #240]	; (80087a4 <TIM_Base_SetConfig+0x11c>)
 80086b4:	4293      	cmp	r3, r2
 80086b6:	d007      	beq.n	80086c8 <TIM_Base_SetConfig+0x40>
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	4a3b      	ldr	r2, [pc, #236]	; (80087a8 <TIM_Base_SetConfig+0x120>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d003      	beq.n	80086c8 <TIM_Base_SetConfig+0x40>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	4a3a      	ldr	r2, [pc, #232]	; (80087ac <TIM_Base_SetConfig+0x124>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d108      	bne.n	80086da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	4313      	orrs	r3, r2
 80086d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a2f      	ldr	r2, [pc, #188]	; (800879c <TIM_Base_SetConfig+0x114>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d01f      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086e8:	d01b      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a2c      	ldr	r2, [pc, #176]	; (80087a0 <TIM_Base_SetConfig+0x118>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d017      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	4a2b      	ldr	r2, [pc, #172]	; (80087a4 <TIM_Base_SetConfig+0x11c>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d013      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	4a2a      	ldr	r2, [pc, #168]	; (80087a8 <TIM_Base_SetConfig+0x120>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d00f      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	4a29      	ldr	r2, [pc, #164]	; (80087ac <TIM_Base_SetConfig+0x124>)
 8008706:	4293      	cmp	r3, r2
 8008708:	d00b      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a28      	ldr	r2, [pc, #160]	; (80087b0 <TIM_Base_SetConfig+0x128>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d007      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a27      	ldr	r2, [pc, #156]	; (80087b4 <TIM_Base_SetConfig+0x12c>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d003      	beq.n	8008722 <TIM_Base_SetConfig+0x9a>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	4a26      	ldr	r2, [pc, #152]	; (80087b8 <TIM_Base_SetConfig+0x130>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d108      	bne.n	8008734 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800872a:	683b      	ldr	r3, [r7, #0]
 800872c:	68db      	ldr	r3, [r3, #12]
 800872e:	68fa      	ldr	r2, [r7, #12]
 8008730:	4313      	orrs	r3, r2
 8008732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	695b      	ldr	r3, [r3, #20]
 800873e:	4313      	orrs	r3, r2
 8008740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	689a      	ldr	r2, [r3, #8]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a10      	ldr	r2, [pc, #64]	; (800879c <TIM_Base_SetConfig+0x114>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d00f      	beq.n	8008780 <TIM_Base_SetConfig+0xf8>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a12      	ldr	r2, [pc, #72]	; (80087ac <TIM_Base_SetConfig+0x124>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00b      	beq.n	8008780 <TIM_Base_SetConfig+0xf8>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a11      	ldr	r2, [pc, #68]	; (80087b0 <TIM_Base_SetConfig+0x128>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d007      	beq.n	8008780 <TIM_Base_SetConfig+0xf8>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a10      	ldr	r2, [pc, #64]	; (80087b4 <TIM_Base_SetConfig+0x12c>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d003      	beq.n	8008780 <TIM_Base_SetConfig+0xf8>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a0f      	ldr	r2, [pc, #60]	; (80087b8 <TIM_Base_SetConfig+0x130>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d103      	bne.n	8008788 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	691a      	ldr	r2, [r3, #16]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	615a      	str	r2, [r3, #20]
}
 800878e:	bf00      	nop
 8008790:	3714      	adds	r7, #20
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr
 800879a:	bf00      	nop
 800879c:	40012c00 	.word	0x40012c00
 80087a0:	40000400 	.word	0x40000400
 80087a4:	40000800 	.word	0x40000800
 80087a8:	40000c00 	.word	0x40000c00
 80087ac:	40013400 	.word	0x40013400
 80087b0:	40014000 	.word	0x40014000
 80087b4:	40014400 	.word	0x40014400
 80087b8:	40014800 	.word	0x40014800

080087bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087bc:	b480      	push	{r7}
 80087be:	b087      	sub	sp, #28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	f023 0201 	bic.w	r2, r3, #1
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	699b      	ldr	r3, [r3, #24]
 80087e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f023 0303 	bic.w	r3, r3, #3
 80087f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	68fa      	ldr	r2, [r7, #12]
 80087fe:	4313      	orrs	r3, r2
 8008800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	f023 0302 	bic.w	r3, r3, #2
 8008808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	689b      	ldr	r3, [r3, #8]
 800880e:	697a      	ldr	r2, [r7, #20]
 8008810:	4313      	orrs	r3, r2
 8008812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	4a2c      	ldr	r2, [pc, #176]	; (80088c8 <TIM_OC1_SetConfig+0x10c>)
 8008818:	4293      	cmp	r3, r2
 800881a:	d00f      	beq.n	800883c <TIM_OC1_SetConfig+0x80>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4a2b      	ldr	r2, [pc, #172]	; (80088cc <TIM_OC1_SetConfig+0x110>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d00b      	beq.n	800883c <TIM_OC1_SetConfig+0x80>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	4a2a      	ldr	r2, [pc, #168]	; (80088d0 <TIM_OC1_SetConfig+0x114>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d007      	beq.n	800883c <TIM_OC1_SetConfig+0x80>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a29      	ldr	r2, [pc, #164]	; (80088d4 <TIM_OC1_SetConfig+0x118>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d003      	beq.n	800883c <TIM_OC1_SetConfig+0x80>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a28      	ldr	r2, [pc, #160]	; (80088d8 <TIM_OC1_SetConfig+0x11c>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d10c      	bne.n	8008856 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	f023 0308 	bic.w	r3, r3, #8
 8008842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	68db      	ldr	r3, [r3, #12]
 8008848:	697a      	ldr	r2, [r7, #20]
 800884a:	4313      	orrs	r3, r2
 800884c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f023 0304 	bic.w	r3, r3, #4
 8008854:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	4a1b      	ldr	r2, [pc, #108]	; (80088c8 <TIM_OC1_SetConfig+0x10c>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d00f      	beq.n	800887e <TIM_OC1_SetConfig+0xc2>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	4a1a      	ldr	r2, [pc, #104]	; (80088cc <TIM_OC1_SetConfig+0x110>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d00b      	beq.n	800887e <TIM_OC1_SetConfig+0xc2>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	4a19      	ldr	r2, [pc, #100]	; (80088d0 <TIM_OC1_SetConfig+0x114>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d007      	beq.n	800887e <TIM_OC1_SetConfig+0xc2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4a18      	ldr	r2, [pc, #96]	; (80088d4 <TIM_OC1_SetConfig+0x118>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d003      	beq.n	800887e <TIM_OC1_SetConfig+0xc2>
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	4a17      	ldr	r2, [pc, #92]	; (80088d8 <TIM_OC1_SetConfig+0x11c>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d111      	bne.n	80088a2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800888c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	695b      	ldr	r3, [r3, #20]
 8008892:	693a      	ldr	r2, [r7, #16]
 8008894:	4313      	orrs	r3, r2
 8008896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	699b      	ldr	r3, [r3, #24]
 800889c:	693a      	ldr	r2, [r7, #16]
 800889e:	4313      	orrs	r3, r2
 80088a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	693a      	ldr	r2, [r7, #16]
 80088a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	68fa      	ldr	r2, [r7, #12]
 80088ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	685a      	ldr	r2, [r3, #4]
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	697a      	ldr	r2, [r7, #20]
 80088ba:	621a      	str	r2, [r3, #32]
}
 80088bc:	bf00      	nop
 80088be:	371c      	adds	r7, #28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr
 80088c8:	40012c00 	.word	0x40012c00
 80088cc:	40013400 	.word	0x40013400
 80088d0:	40014000 	.word	0x40014000
 80088d4:	40014400 	.word	0x40014400
 80088d8:	40014800 	.word	0x40014800

080088dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088dc:	b480      	push	{r7}
 80088de:	b087      	sub	sp, #28
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	f023 0210 	bic.w	r2, r3, #16
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	699b      	ldr	r3, [r3, #24]
 8008902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800890a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800890e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	021b      	lsls	r3, r3, #8
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f023 0320 	bic.w	r3, r3, #32
 800892a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	011b      	lsls	r3, r3, #4
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	4313      	orrs	r3, r2
 8008936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a28      	ldr	r2, [pc, #160]	; (80089dc <TIM_OC2_SetConfig+0x100>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d003      	beq.n	8008948 <TIM_OC2_SetConfig+0x6c>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a27      	ldr	r2, [pc, #156]	; (80089e0 <TIM_OC2_SetConfig+0x104>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d10d      	bne.n	8008964 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800894e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	4313      	orrs	r3, r2
 800895a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008962:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a1d      	ldr	r2, [pc, #116]	; (80089dc <TIM_OC2_SetConfig+0x100>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d00f      	beq.n	800898c <TIM_OC2_SetConfig+0xb0>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a1c      	ldr	r2, [pc, #112]	; (80089e0 <TIM_OC2_SetConfig+0x104>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d00b      	beq.n	800898c <TIM_OC2_SetConfig+0xb0>
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a1b      	ldr	r2, [pc, #108]	; (80089e4 <TIM_OC2_SetConfig+0x108>)
 8008978:	4293      	cmp	r3, r2
 800897a:	d007      	beq.n	800898c <TIM_OC2_SetConfig+0xb0>
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a1a      	ldr	r2, [pc, #104]	; (80089e8 <TIM_OC2_SetConfig+0x10c>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d003      	beq.n	800898c <TIM_OC2_SetConfig+0xb0>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a19      	ldr	r2, [pc, #100]	; (80089ec <TIM_OC2_SetConfig+0x110>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d113      	bne.n	80089b4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008992:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800899a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	695b      	ldr	r3, [r3, #20]
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	699b      	ldr	r3, [r3, #24]
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	4313      	orrs	r3, r2
 80089b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	693a      	ldr	r2, [r7, #16]
 80089b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	685a      	ldr	r2, [r3, #4]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	697a      	ldr	r2, [r7, #20]
 80089cc:	621a      	str	r2, [r3, #32]
}
 80089ce:	bf00      	nop
 80089d0:	371c      	adds	r7, #28
 80089d2:	46bd      	mov	sp, r7
 80089d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop
 80089dc:	40012c00 	.word	0x40012c00
 80089e0:	40013400 	.word	0x40013400
 80089e4:	40014000 	.word	0x40014000
 80089e8:	40014400 	.word	0x40014400
 80089ec:	40014800 	.word	0x40014800

080089f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a1b      	ldr	r3, [r3, #32]
 80089fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6a1b      	ldr	r3, [r3, #32]
 8008a04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	f023 0303 	bic.w	r3, r3, #3
 8008a2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68fa      	ldr	r2, [r7, #12]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	021b      	lsls	r3, r3, #8
 8008a44:	697a      	ldr	r2, [r7, #20]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	4a27      	ldr	r2, [pc, #156]	; (8008aec <TIM_OC3_SetConfig+0xfc>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d003      	beq.n	8008a5a <TIM_OC3_SetConfig+0x6a>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	4a26      	ldr	r2, [pc, #152]	; (8008af0 <TIM_OC3_SetConfig+0x100>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d10d      	bne.n	8008a76 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a5a:	697b      	ldr	r3, [r7, #20]
 8008a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	68db      	ldr	r3, [r3, #12]
 8008a66:	021b      	lsls	r3, r3, #8
 8008a68:	697a      	ldr	r2, [r7, #20]
 8008a6a:	4313      	orrs	r3, r2
 8008a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	4a1c      	ldr	r2, [pc, #112]	; (8008aec <TIM_OC3_SetConfig+0xfc>)
 8008a7a:	4293      	cmp	r3, r2
 8008a7c:	d00f      	beq.n	8008a9e <TIM_OC3_SetConfig+0xae>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	4a1b      	ldr	r2, [pc, #108]	; (8008af0 <TIM_OC3_SetConfig+0x100>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d00b      	beq.n	8008a9e <TIM_OC3_SetConfig+0xae>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	4a1a      	ldr	r2, [pc, #104]	; (8008af4 <TIM_OC3_SetConfig+0x104>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d007      	beq.n	8008a9e <TIM_OC3_SetConfig+0xae>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a19      	ldr	r2, [pc, #100]	; (8008af8 <TIM_OC3_SetConfig+0x108>)
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d003      	beq.n	8008a9e <TIM_OC3_SetConfig+0xae>
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	4a18      	ldr	r2, [pc, #96]	; (8008afc <TIM_OC3_SetConfig+0x10c>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d113      	bne.n	8008ac6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a9e:	693b      	ldr	r3, [r7, #16]
 8008aa0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008aa4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008aac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	695b      	ldr	r3, [r3, #20]
 8008ab2:	011b      	lsls	r3, r3, #4
 8008ab4:	693a      	ldr	r2, [r7, #16]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	699b      	ldr	r3, [r3, #24]
 8008abe:	011b      	lsls	r3, r3, #4
 8008ac0:	693a      	ldr	r2, [r7, #16]
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	693a      	ldr	r2, [r7, #16]
 8008aca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	68fa      	ldr	r2, [r7, #12]
 8008ad0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	685a      	ldr	r2, [r3, #4]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	697a      	ldr	r2, [r7, #20]
 8008ade:	621a      	str	r2, [r3, #32]
}
 8008ae0:	bf00      	nop
 8008ae2:	371c      	adds	r7, #28
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr
 8008aec:	40012c00 	.word	0x40012c00
 8008af0:	40013400 	.word	0x40013400
 8008af4:	40014000 	.word	0x40014000
 8008af8:	40014400 	.word	0x40014400
 8008afc:	40014800 	.word	0x40014800

08008b00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b087      	sub	sp, #28
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
 8008b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6a1b      	ldr	r3, [r3, #32]
 8008b0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	6a1b      	ldr	r3, [r3, #32]
 8008b14:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	69db      	ldr	r3, [r3, #28]
 8008b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b2e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	021b      	lsls	r3, r3, #8
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	4313      	orrs	r3, r2
 8008b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008b4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	031b      	lsls	r3, r3, #12
 8008b56:	693a      	ldr	r2, [r7, #16]
 8008b58:	4313      	orrs	r3, r2
 8008b5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a18      	ldr	r2, [pc, #96]	; (8008bc0 <TIM_OC4_SetConfig+0xc0>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d00f      	beq.n	8008b84 <TIM_OC4_SetConfig+0x84>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a17      	ldr	r2, [pc, #92]	; (8008bc4 <TIM_OC4_SetConfig+0xc4>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d00b      	beq.n	8008b84 <TIM_OC4_SetConfig+0x84>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a16      	ldr	r2, [pc, #88]	; (8008bc8 <TIM_OC4_SetConfig+0xc8>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d007      	beq.n	8008b84 <TIM_OC4_SetConfig+0x84>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	4a15      	ldr	r2, [pc, #84]	; (8008bcc <TIM_OC4_SetConfig+0xcc>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d003      	beq.n	8008b84 <TIM_OC4_SetConfig+0x84>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	4a14      	ldr	r2, [pc, #80]	; (8008bd0 <TIM_OC4_SetConfig+0xd0>)
 8008b80:	4293      	cmp	r3, r2
 8008b82:	d109      	bne.n	8008b98 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	695b      	ldr	r3, [r3, #20]
 8008b90:	019b      	lsls	r3, r3, #6
 8008b92:	697a      	ldr	r2, [r7, #20]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	697a      	ldr	r2, [r7, #20]
 8008b9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	68fa      	ldr	r2, [r7, #12]
 8008ba2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008ba4:	683b      	ldr	r3, [r7, #0]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	693a      	ldr	r2, [r7, #16]
 8008bb0:	621a      	str	r2, [r3, #32]
}
 8008bb2:	bf00      	nop
 8008bb4:	371c      	adds	r7, #28
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr
 8008bbe:	bf00      	nop
 8008bc0:	40012c00 	.word	0x40012c00
 8008bc4:	40013400 	.word	0x40013400
 8008bc8:	40014000 	.word	0x40014000
 8008bcc:	40014400 	.word	0x40014400
 8008bd0:	40014800 	.word	0x40014800

08008bd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b087      	sub	sp, #28
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a1b      	ldr	r3, [r3, #32]
 8008be8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c08:	683b      	ldr	r3, [r7, #0]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	68fa      	ldr	r2, [r7, #12]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008c18:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	041b      	lsls	r3, r3, #16
 8008c20:	693a      	ldr	r2, [r7, #16]
 8008c22:	4313      	orrs	r3, r2
 8008c24:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	4a17      	ldr	r2, [pc, #92]	; (8008c88 <TIM_OC5_SetConfig+0xb4>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d00f      	beq.n	8008c4e <TIM_OC5_SetConfig+0x7a>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	4a16      	ldr	r2, [pc, #88]	; (8008c8c <TIM_OC5_SetConfig+0xb8>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d00b      	beq.n	8008c4e <TIM_OC5_SetConfig+0x7a>
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	4a15      	ldr	r2, [pc, #84]	; (8008c90 <TIM_OC5_SetConfig+0xbc>)
 8008c3a:	4293      	cmp	r3, r2
 8008c3c:	d007      	beq.n	8008c4e <TIM_OC5_SetConfig+0x7a>
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4a14      	ldr	r2, [pc, #80]	; (8008c94 <TIM_OC5_SetConfig+0xc0>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d003      	beq.n	8008c4e <TIM_OC5_SetConfig+0x7a>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a13      	ldr	r2, [pc, #76]	; (8008c98 <TIM_OC5_SetConfig+0xc4>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d109      	bne.n	8008c62 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	695b      	ldr	r3, [r3, #20]
 8008c5a:	021b      	lsls	r3, r3, #8
 8008c5c:	697a      	ldr	r2, [r7, #20]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	697a      	ldr	r2, [r7, #20]
 8008c66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	68fa      	ldr	r2, [r7, #12]
 8008c6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	685a      	ldr	r2, [r3, #4]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	621a      	str	r2, [r3, #32]
}
 8008c7c:	bf00      	nop
 8008c7e:	371c      	adds	r7, #28
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr
 8008c88:	40012c00 	.word	0x40012c00
 8008c8c:	40013400 	.word	0x40013400
 8008c90:	40014000 	.word	0x40014000
 8008c94:	40014400 	.word	0x40014400
 8008c98:	40014800 	.word	0x40014800

08008c9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b087      	sub	sp, #28
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
 8008ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a1b      	ldr	r3, [r3, #32]
 8008caa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6a1b      	ldr	r3, [r3, #32]
 8008cb0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008cca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008cd0:	683b      	ldr	r3, [r7, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	021b      	lsls	r3, r3, #8
 8008cd6:	68fa      	ldr	r2, [r7, #12]
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008ce2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	051b      	lsls	r3, r3, #20
 8008cea:	693a      	ldr	r2, [r7, #16]
 8008cec:	4313      	orrs	r3, r2
 8008cee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a18      	ldr	r2, [pc, #96]	; (8008d54 <TIM_OC6_SetConfig+0xb8>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d00f      	beq.n	8008d18 <TIM_OC6_SetConfig+0x7c>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a17      	ldr	r2, [pc, #92]	; (8008d58 <TIM_OC6_SetConfig+0xbc>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d00b      	beq.n	8008d18 <TIM_OC6_SetConfig+0x7c>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	4a16      	ldr	r2, [pc, #88]	; (8008d5c <TIM_OC6_SetConfig+0xc0>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d007      	beq.n	8008d18 <TIM_OC6_SetConfig+0x7c>
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	4a15      	ldr	r2, [pc, #84]	; (8008d60 <TIM_OC6_SetConfig+0xc4>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d003      	beq.n	8008d18 <TIM_OC6_SetConfig+0x7c>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	4a14      	ldr	r2, [pc, #80]	; (8008d64 <TIM_OC6_SetConfig+0xc8>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d109      	bne.n	8008d2c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008d1e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	695b      	ldr	r3, [r3, #20]
 8008d24:	029b      	lsls	r3, r3, #10
 8008d26:	697a      	ldr	r2, [r7, #20]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	685a      	ldr	r2, [r3, #4]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	693a      	ldr	r2, [r7, #16]
 8008d44:	621a      	str	r2, [r3, #32]
}
 8008d46:	bf00      	nop
 8008d48:	371c      	adds	r7, #28
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	40012c00 	.word	0x40012c00
 8008d58:	40013400 	.word	0x40013400
 8008d5c:	40014000 	.word	0x40014000
 8008d60:	40014400 	.word	0x40014400
 8008d64:	40014800 	.word	0x40014800

08008d68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b087      	sub	sp, #28
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	60f8      	str	r0, [r7, #12]
 8008d70:	60b9      	str	r1, [r7, #8]
 8008d72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	f003 031f 	and.w	r3, r3, #31
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008d80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	6a1a      	ldr	r2, [r3, #32]
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	43db      	mvns	r3, r3
 8008d8a:	401a      	ands	r2, r3
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	6a1a      	ldr	r2, [r3, #32]
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	f003 031f 	and.w	r3, r3, #31
 8008d9a:	6879      	ldr	r1, [r7, #4]
 8008d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008da0:	431a      	orrs	r2, r3
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	621a      	str	r2, [r3, #32]
}
 8008da6:	bf00      	nop
 8008da8:	371c      	adds	r7, #28
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
	...

08008db4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008dc8:	2302      	movs	r3, #2
 8008dca:	e068      	b.n	8008e9e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	4a2e      	ldr	r2, [pc, #184]	; (8008eac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d004      	beq.n	8008e00 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4a2d      	ldr	r2, [pc, #180]	; (8008eb0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	d108      	bne.n	8008e12 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e06:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	68fa      	ldr	r2, [r7, #12]
 8008e0e:	4313      	orrs	r3, r2
 8008e10:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e18:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	68fa      	ldr	r2, [r7, #12]
 8008e20:	4313      	orrs	r3, r2
 8008e22:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	68fa      	ldr	r2, [r7, #12]
 8008e2a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4a1e      	ldr	r2, [pc, #120]	; (8008eac <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d01d      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e3e:	d018      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	4a1b      	ldr	r2, [pc, #108]	; (8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008e46:	4293      	cmp	r3, r2
 8008e48:	d013      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a1a      	ldr	r2, [pc, #104]	; (8008eb8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d00e      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4a18      	ldr	r2, [pc, #96]	; (8008ebc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d009      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a13      	ldr	r2, [pc, #76]	; (8008eb0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d004      	beq.n	8008e72 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a14      	ldr	r2, [pc, #80]	; (8008ec0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d10c      	bne.n	8008e8c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	4313      	orrs	r3, r2
 8008e82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	68ba      	ldr	r2, [r7, #8]
 8008e8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e9c:	2300      	movs	r3, #0
}
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	3714      	adds	r7, #20
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	40012c00 	.word	0x40012c00
 8008eb0:	40013400 	.word	0x40013400
 8008eb4:	40000400 	.word	0x40000400
 8008eb8:	40000800 	.word	0x40000800
 8008ebc:	40000c00 	.word	0x40000c00
 8008ec0:	40014000 	.word	0x40014000

08008ec4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ec4:	b480      	push	{r7}
 8008ec6:	b085      	sub	sp, #20
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	6078      	str	r0, [r7, #4]
 8008ecc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d101      	bne.n	8008ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008edc:	2302      	movs	r3, #2
 8008ede:	e065      	b.n	8008fac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	4313      	orrs	r3, r2
 8008f02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	691b      	ldr	r3, [r3, #16]
 8008f2a:	4313      	orrs	r3, r2
 8008f2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	695b      	ldr	r3, [r3, #20]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f46:	4313      	orrs	r3, r2
 8008f48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	699b      	ldr	r3, [r3, #24]
 8008f54:	041b      	lsls	r3, r3, #16
 8008f56:	4313      	orrs	r3, r2
 8008f58:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a16      	ldr	r2, [pc, #88]	; (8008fb8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d004      	beq.n	8008f6e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a14      	ldr	r2, [pc, #80]	; (8008fbc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d115      	bne.n	8008f9a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f78:	051b      	lsls	r3, r3, #20
 8008f7a:	4313      	orrs	r3, r2
 8008f7c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	69db      	ldr	r3, [r3, #28]
 8008f88:	4313      	orrs	r3, r2
 8008f8a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	6a1b      	ldr	r3, [r3, #32]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr
 8008fb8:	40012c00 	.word	0x40012c00
 8008fbc:	40013400 	.word	0x40013400

08008fc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b083      	sub	sp, #12
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fc8:	bf00      	nop
 8008fca:	370c      	adds	r7, #12
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b083      	sub	sp, #12
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fdc:	bf00      	nop
 8008fde:	370c      	adds	r7, #12
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b083      	sub	sp, #12
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008ff0:	bf00      	nop
 8008ff2:	370c      	adds	r7, #12
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d101      	bne.n	800900e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e040      	b.n	8009090 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009012:	2b00      	cmp	r3, #0
 8009014:	d106      	bne.n	8009024 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	2200      	movs	r2, #0
 800901a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f7fa f9be 	bl	80033a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2224      	movs	r2, #36	; 0x24
 8009028:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f022 0201 	bic.w	r2, r2, #1
 8009038:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903e:	2b00      	cmp	r3, #0
 8009040:	d002      	beq.n	8009048 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 feb6 	bl	8009db4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 fbfb 	bl	8009844 <UART_SetConfig>
 800904e:	4603      	mov	r3, r0
 8009050:	2b01      	cmp	r3, #1
 8009052:	d101      	bne.n	8009058 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009054:	2301      	movs	r3, #1
 8009056:	e01b      	b.n	8009090 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009066:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	689a      	ldr	r2, [r3, #8]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009076:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f042 0201 	orr.w	r2, r2, #1
 8009086:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f000 ff35 	bl	8009ef8 <UART_CheckIdleState>
 800908e:	4603      	mov	r3, r0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3708      	adds	r7, #8
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b08a      	sub	sp, #40	; 0x28
 800909c:	af02      	add	r7, sp, #8
 800909e:	60f8      	str	r0, [r7, #12]
 80090a0:	60b9      	str	r1, [r7, #8]
 80090a2:	603b      	str	r3, [r7, #0]
 80090a4:	4613      	mov	r3, r2
 80090a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80090ac:	2b20      	cmp	r3, #32
 80090ae:	d178      	bne.n	80091a2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d002      	beq.n	80090bc <HAL_UART_Transmit+0x24>
 80090b6:	88fb      	ldrh	r3, [r7, #6]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d101      	bne.n	80090c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	e071      	b.n	80091a4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2221      	movs	r2, #33	; 0x21
 80090cc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80090ce:	f7fb fab5 	bl	800463c <HAL_GetTick>
 80090d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	88fa      	ldrh	r2, [r7, #6]
 80090d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	88fa      	ldrh	r2, [r7, #6]
 80090e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	689b      	ldr	r3, [r3, #8]
 80090e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090ec:	d108      	bne.n	8009100 <HAL_UART_Transmit+0x68>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d104      	bne.n	8009100 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80090f6:	2300      	movs	r3, #0
 80090f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090fa:	68bb      	ldr	r3, [r7, #8]
 80090fc:	61bb      	str	r3, [r7, #24]
 80090fe:	e003      	b.n	8009108 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009104:	2300      	movs	r3, #0
 8009106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009108:	e030      	b.n	800916c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	9300      	str	r3, [sp, #0]
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	2200      	movs	r2, #0
 8009112:	2180      	movs	r1, #128	; 0x80
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f000 ff97 	bl	800a048 <UART_WaitOnFlagUntilTimeout>
 800911a:	4603      	mov	r3, r0
 800911c:	2b00      	cmp	r3, #0
 800911e:	d004      	beq.n	800912a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2220      	movs	r2, #32
 8009124:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e03c      	b.n	80091a4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d10b      	bne.n	8009148 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	881a      	ldrh	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800913c:	b292      	uxth	r2, r2
 800913e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009140:	69bb      	ldr	r3, [r7, #24]
 8009142:	3302      	adds	r3, #2
 8009144:	61bb      	str	r3, [r7, #24]
 8009146:	e008      	b.n	800915a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009148:	69fb      	ldr	r3, [r7, #28]
 800914a:	781a      	ldrb	r2, [r3, #0]
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	b292      	uxth	r2, r2
 8009152:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009154:	69fb      	ldr	r3, [r7, #28]
 8009156:	3301      	adds	r3, #1
 8009158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009160:	b29b      	uxth	r3, r3
 8009162:	3b01      	subs	r3, #1
 8009164:	b29a      	uxth	r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009172:	b29b      	uxth	r3, r3
 8009174:	2b00      	cmp	r3, #0
 8009176:	d1c8      	bne.n	800910a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	9300      	str	r3, [sp, #0]
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	2200      	movs	r2, #0
 8009180:	2140      	movs	r1, #64	; 0x40
 8009182:	68f8      	ldr	r0, [r7, #12]
 8009184:	f000 ff60 	bl	800a048 <UART_WaitOnFlagUntilTimeout>
 8009188:	4603      	mov	r3, r0
 800918a:	2b00      	cmp	r3, #0
 800918c:	d004      	beq.n	8009198 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2220      	movs	r2, #32
 8009192:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8009194:	2303      	movs	r3, #3
 8009196:	e005      	b.n	80091a4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2220      	movs	r2, #32
 800919c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800919e:	2300      	movs	r3, #0
 80091a0:	e000      	b.n	80091a4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80091a2:	2302      	movs	r3, #2
  }
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3720      	adds	r7, #32
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b08a      	sub	sp, #40	; 0x28
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	4613      	mov	r3, r2
 80091b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80091c0:	2b20      	cmp	r3, #32
 80091c2:	d137      	bne.n	8009234 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d002      	beq.n	80091d0 <HAL_UART_Receive_IT+0x24>
 80091ca:	88fb      	ldrh	r3, [r7, #6]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	e030      	b.n	8009236 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	4a18      	ldr	r2, [pc, #96]	; (8009240 <HAL_UART_Receive_IT+0x94>)
 80091e0:	4293      	cmp	r3, r2
 80091e2:	d01f      	beq.n	8009224 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685b      	ldr	r3, [r3, #4]
 80091ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d018      	beq.n	8009224 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	e853 3f00 	ldrex	r3, [r3]
 80091fe:	613b      	str	r3, [r7, #16]
   return(result);
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009206:	627b      	str	r3, [r7, #36]	; 0x24
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	461a      	mov	r2, r3
 800920e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009210:	623b      	str	r3, [r7, #32]
 8009212:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009214:	69f9      	ldr	r1, [r7, #28]
 8009216:	6a3a      	ldr	r2, [r7, #32]
 8009218:	e841 2300 	strex	r3, r2, [r1]
 800921c:	61bb      	str	r3, [r7, #24]
   return(result);
 800921e:	69bb      	ldr	r3, [r7, #24]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d1e6      	bne.n	80091f2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009224:	88fb      	ldrh	r3, [r7, #6]
 8009226:	461a      	mov	r2, r3
 8009228:	68b9      	ldr	r1, [r7, #8]
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f000 ff74 	bl	800a118 <UART_Start_Receive_IT>
 8009230:	4603      	mov	r3, r0
 8009232:	e000      	b.n	8009236 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009234:	2302      	movs	r3, #2
  }
}
 8009236:	4618      	mov	r0, r3
 8009238:	3728      	adds	r7, #40	; 0x28
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	40008000 	.word	0x40008000

08009244 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b0ba      	sub	sp, #232	; 0xe8
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	69db      	ldr	r3, [r3, #28]
 8009252:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800926a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800926e:	f640 030f 	movw	r3, #2063	; 0x80f
 8009272:	4013      	ands	r3, r2
 8009274:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009278:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800927c:	2b00      	cmp	r3, #0
 800927e:	d115      	bne.n	80092ac <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009284:	f003 0320 	and.w	r3, r3, #32
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00f      	beq.n	80092ac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800928c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009290:	f003 0320 	and.w	r3, r3, #32
 8009294:	2b00      	cmp	r3, #0
 8009296:	d009      	beq.n	80092ac <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 82ae 	beq.w	80097fe <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80092a6:	6878      	ldr	r0, [r7, #4]
 80092a8:	4798      	blx	r3
      }
      return;
 80092aa:	e2a8      	b.n	80097fe <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80092ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f000 8117 	beq.w	80094e4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80092b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d106      	bne.n	80092d0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80092c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80092c6:	4b85      	ldr	r3, [pc, #532]	; (80094dc <HAL_UART_IRQHandler+0x298>)
 80092c8:	4013      	ands	r3, r2
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	f000 810a 	beq.w	80094e4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80092d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092d4:	f003 0301 	and.w	r3, r3, #1
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d011      	beq.n	8009300 <HAL_UART_IRQHandler+0xbc>
 80092dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d00b      	beq.n	8009300 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2201      	movs	r2, #1
 80092ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092f6:	f043 0201 	orr.w	r2, r3, #1
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009304:	f003 0302 	and.w	r3, r3, #2
 8009308:	2b00      	cmp	r3, #0
 800930a:	d011      	beq.n	8009330 <HAL_UART_IRQHandler+0xec>
 800930c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009310:	f003 0301 	and.w	r3, r3, #1
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00b      	beq.n	8009330 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2202      	movs	r2, #2
 800931e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009326:	f043 0204 	orr.w	r2, r3, #4
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009334:	f003 0304 	and.w	r3, r3, #4
 8009338:	2b00      	cmp	r3, #0
 800933a:	d011      	beq.n	8009360 <HAL_UART_IRQHandler+0x11c>
 800933c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009340:	f003 0301 	and.w	r3, r3, #1
 8009344:	2b00      	cmp	r3, #0
 8009346:	d00b      	beq.n	8009360 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	2204      	movs	r2, #4
 800934e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009356:	f043 0202 	orr.w	r2, r3, #2
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009364:	f003 0308 	and.w	r3, r3, #8
 8009368:	2b00      	cmp	r3, #0
 800936a:	d017      	beq.n	800939c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800936c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009370:	f003 0320 	and.w	r3, r3, #32
 8009374:	2b00      	cmp	r3, #0
 8009376:	d105      	bne.n	8009384 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009378:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800937c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009380:	2b00      	cmp	r3, #0
 8009382:	d00b      	beq.n	800939c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2208      	movs	r2, #8
 800938a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009392:	f043 0208 	orr.w	r2, r3, #8
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800939c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d012      	beq.n	80093ce <HAL_UART_IRQHandler+0x18a>
 80093a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d00c      	beq.n	80093ce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093c4:	f043 0220 	orr.w	r2, r3, #32
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 8214 	beq.w	8009802 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80093da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093de:	f003 0320 	and.w	r3, r3, #32
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d00d      	beq.n	8009402 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80093e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093ea:	f003 0320 	and.w	r3, r3, #32
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d007      	beq.n	8009402 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d003      	beq.n	8009402 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009408:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009416:	2b40      	cmp	r3, #64	; 0x40
 8009418:	d005      	beq.n	8009426 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800941a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800941e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009422:	2b00      	cmp	r3, #0
 8009424:	d04f      	beq.n	80094c6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f000 ff3c 	bl	800a2a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009436:	2b40      	cmp	r3, #64	; 0x40
 8009438:	d141      	bne.n	80094be <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	3308      	adds	r3, #8
 8009440:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009444:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009448:	e853 3f00 	ldrex	r3, [r3]
 800944c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009450:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009454:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009458:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3308      	adds	r3, #8
 8009462:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009466:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800946a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009472:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009476:	e841 2300 	strex	r3, r2, [r1]
 800947a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800947e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1d9      	bne.n	800943a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800948a:	2b00      	cmp	r3, #0
 800948c:	d013      	beq.n	80094b6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009492:	4a13      	ldr	r2, [pc, #76]	; (80094e0 <HAL_UART_IRQHandler+0x29c>)
 8009494:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800949a:	4618      	mov	r0, r3
 800949c:	f7fc fe44 	bl	8006128 <HAL_DMA_Abort_IT>
 80094a0:	4603      	mov	r3, r0
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d017      	beq.n	80094d6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80094aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80094b0:	4610      	mov	r0, r2
 80094b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094b4:	e00f      	b.n	80094d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 f9ae 	bl	8009818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094bc:	e00b      	b.n	80094d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094be:	6878      	ldr	r0, [r7, #4]
 80094c0:	f000 f9aa 	bl	8009818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094c4:	e007      	b.n	80094d6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 f9a6 	bl	8009818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2200      	movs	r2, #0
 80094d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80094d4:	e195      	b.n	8009802 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094d6:	bf00      	nop
    return;
 80094d8:	e193      	b.n	8009802 <HAL_UART_IRQHandler+0x5be>
 80094da:	bf00      	nop
 80094dc:	04000120 	.word	0x04000120
 80094e0:	0800a36d 	.word	0x0800a36d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	f040 814e 	bne.w	800978a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80094f2:	f003 0310 	and.w	r3, r3, #16
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	f000 8147 	beq.w	800978a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80094fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009500:	f003 0310 	and.w	r3, r3, #16
 8009504:	2b00      	cmp	r3, #0
 8009506:	f000 8140 	beq.w	800978a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	2210      	movs	r2, #16
 8009510:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	689b      	ldr	r3, [r3, #8]
 8009518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951c:	2b40      	cmp	r3, #64	; 0x40
 800951e:	f040 80b8 	bne.w	8009692 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800952e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 8167 	beq.w	8009806 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800953e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009542:	429a      	cmp	r2, r3
 8009544:	f080 815f 	bcs.w	8009806 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800954e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f003 0320 	and.w	r3, r3, #32
 800955e:	2b00      	cmp	r3, #0
 8009560:	f040 8086 	bne.w	8009670 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009570:	e853 3f00 	ldrex	r3, [r3]
 8009574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009578:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800957c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009580:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	461a      	mov	r2, r3
 800958a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800958e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009592:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009596:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800959a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800959e:	e841 2300 	strex	r3, r2, [r1]
 80095a2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80095a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1da      	bne.n	8009564 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	3308      	adds	r3, #8
 80095b4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80095b8:	e853 3f00 	ldrex	r3, [r3]
 80095bc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80095be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80095c0:	f023 0301 	bic.w	r3, r3, #1
 80095c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	3308      	adds	r3, #8
 80095ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80095d2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80095d6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095d8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80095da:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80095de:	e841 2300 	strex	r3, r2, [r1]
 80095e2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80095e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d1e1      	bne.n	80095ae <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3308      	adds	r3, #8
 80095f0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80095f4:	e853 3f00 	ldrex	r3, [r3]
 80095f8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80095fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80095fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009600:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	3308      	adds	r3, #8
 800960a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800960e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009610:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009612:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009614:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009616:	e841 2300 	strex	r3, r2, [r1]
 800961a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800961c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800961e:	2b00      	cmp	r3, #0
 8009620:	d1e3      	bne.n	80095ea <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2220      	movs	r2, #32
 8009626:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	2200      	movs	r2, #0
 800962e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009636:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009638:	e853 3f00 	ldrex	r3, [r3]
 800963c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800963e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009640:	f023 0310 	bic.w	r3, r3, #16
 8009644:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	461a      	mov	r2, r3
 800964e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009652:	65bb      	str	r3, [r7, #88]	; 0x58
 8009654:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009656:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009658:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800965a:	e841 2300 	strex	r3, r2, [r1]
 800965e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009660:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1e4      	bne.n	8009630 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800966a:	4618      	mov	r0, r3
 800966c:	f7fc fd1e 	bl	80060ac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2202      	movs	r2, #2
 8009674:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009682:	b29b      	uxth	r3, r3
 8009684:	1ad3      	subs	r3, r2, r3
 8009686:	b29b      	uxth	r3, r3
 8009688:	4619      	mov	r1, r3
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f000 f8ce 	bl	800982c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009690:	e0b9      	b.n	8009806 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800969e:	b29b      	uxth	r3, r3
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f000 80ab 	beq.w	800980a <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 80096b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	f000 80a6 	beq.w	800980a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096c6:	e853 3f00 	ldrex	r3, [r3]
 80096ca:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80096cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80096ce:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80096d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	461a      	mov	r2, r3
 80096dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80096e0:	647b      	str	r3, [r7, #68]	; 0x44
 80096e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80096e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80096e8:	e841 2300 	strex	r3, r2, [r1]
 80096ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80096ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d1e4      	bne.n	80096be <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	3308      	adds	r3, #8
 80096fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096fe:	e853 3f00 	ldrex	r3, [r3]
 8009702:	623b      	str	r3, [r7, #32]
   return(result);
 8009704:	6a3b      	ldr	r3, [r7, #32]
 8009706:	f023 0301 	bic.w	r3, r3, #1
 800970a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	3308      	adds	r3, #8
 8009714:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009718:	633a      	str	r2, [r7, #48]	; 0x30
 800971a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800971c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800971e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009720:	e841 2300 	strex	r3, r2, [r1]
 8009724:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009728:	2b00      	cmp	r3, #0
 800972a:	d1e3      	bne.n	80096f4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2220      	movs	r2, #32
 8009730:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2200      	movs	r2, #0
 8009738:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009746:	693b      	ldr	r3, [r7, #16]
 8009748:	e853 3f00 	ldrex	r3, [r3]
 800974c:	60fb      	str	r3, [r7, #12]
   return(result);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	f023 0310 	bic.w	r3, r3, #16
 8009754:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	461a      	mov	r2, r3
 800975e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009762:	61fb      	str	r3, [r7, #28]
 8009764:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009766:	69b9      	ldr	r1, [r7, #24]
 8009768:	69fa      	ldr	r2, [r7, #28]
 800976a:	e841 2300 	strex	r3, r2, [r1]
 800976e:	617b      	str	r3, [r7, #20]
   return(result);
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d1e4      	bne.n	8009740 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2202      	movs	r2, #2
 800977a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800977c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009780:	4619      	mov	r1, r3
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	f000 f852 	bl	800982c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009788:	e03f      	b.n	800980a <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800978a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800978e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009792:	2b00      	cmp	r3, #0
 8009794:	d00e      	beq.n	80097b4 <HAL_UART_IRQHandler+0x570>
 8009796:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800979a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d008      	beq.n	80097b4 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80097aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 ffd9 	bl	800a764 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097b2:	e02d      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80097b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d00e      	beq.n	80097de <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80097c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d008      	beq.n	80097de <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d01c      	beq.n	800980e <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	4798      	blx	r3
    }
    return;
 80097dc:	e017      	b.n	800980e <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80097de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d012      	beq.n	8009810 <HAL_UART_IRQHandler+0x5cc>
 80097ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d00c      	beq.n	8009810 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 fdce 	bl	800a398 <UART_EndTransmit_IT>
    return;
 80097fc:	e008      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
      return;
 80097fe:	bf00      	nop
 8009800:	e006      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
    return;
 8009802:	bf00      	nop
 8009804:	e004      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009806:	bf00      	nop
 8009808:	e002      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
      return;
 800980a:	bf00      	nop
 800980c:	e000      	b.n	8009810 <HAL_UART_IRQHandler+0x5cc>
    return;
 800980e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009810:	37e8      	adds	r7, #232	; 0xe8
 8009812:	46bd      	mov	sp, r7
 8009814:	bd80      	pop	{r7, pc}
 8009816:	bf00      	nop

08009818 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	460b      	mov	r3, r1
 8009836:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009838:	bf00      	nop
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009848:	b08a      	sub	sp, #40	; 0x28
 800984a:	af00      	add	r7, sp, #0
 800984c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	689a      	ldr	r2, [r3, #8]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	431a      	orrs	r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	695b      	ldr	r3, [r3, #20]
 8009862:	431a      	orrs	r2, r3
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	69db      	ldr	r3, [r3, #28]
 8009868:	4313      	orrs	r3, r2
 800986a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
 8009872:	4ba4      	ldr	r3, [pc, #656]	; (8009b04 <UART_SetConfig+0x2c0>)
 8009874:	4013      	ands	r3, r2
 8009876:	68fa      	ldr	r2, [r7, #12]
 8009878:	6812      	ldr	r2, [r2, #0]
 800987a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800987c:	430b      	orrs	r3, r1
 800987e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	68da      	ldr	r2, [r3, #12]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	430a      	orrs	r2, r1
 8009894:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	699b      	ldr	r3, [r3, #24]
 800989a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	4a99      	ldr	r2, [pc, #612]	; (8009b08 <UART_SetConfig+0x2c4>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d004      	beq.n	80098b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6a1b      	ldr	r3, [r3, #32]
 80098aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098ac:	4313      	orrs	r3, r2
 80098ae:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80098c0:	430a      	orrs	r2, r1
 80098c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a90      	ldr	r2, [pc, #576]	; (8009b0c <UART_SetConfig+0x2c8>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d126      	bne.n	800991c <UART_SetConfig+0xd8>
 80098ce:	4b90      	ldr	r3, [pc, #576]	; (8009b10 <UART_SetConfig+0x2cc>)
 80098d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098d4:	f003 0303 	and.w	r3, r3, #3
 80098d8:	2b03      	cmp	r3, #3
 80098da:	d81b      	bhi.n	8009914 <UART_SetConfig+0xd0>
 80098dc:	a201      	add	r2, pc, #4	; (adr r2, 80098e4 <UART_SetConfig+0xa0>)
 80098de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e2:	bf00      	nop
 80098e4:	080098f5 	.word	0x080098f5
 80098e8:	08009905 	.word	0x08009905
 80098ec:	080098fd 	.word	0x080098fd
 80098f0:	0800990d 	.word	0x0800990d
 80098f4:	2301      	movs	r3, #1
 80098f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098fa:	e116      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80098fc:	2302      	movs	r3, #2
 80098fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009902:	e112      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009904:	2304      	movs	r3, #4
 8009906:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800990a:	e10e      	b.n	8009b2a <UART_SetConfig+0x2e6>
 800990c:	2308      	movs	r3, #8
 800990e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009912:	e10a      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009914:	2310      	movs	r3, #16
 8009916:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800991a:	e106      	b.n	8009b2a <UART_SetConfig+0x2e6>
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a7c      	ldr	r2, [pc, #496]	; (8009b14 <UART_SetConfig+0x2d0>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d138      	bne.n	8009998 <UART_SetConfig+0x154>
 8009926:	4b7a      	ldr	r3, [pc, #488]	; (8009b10 <UART_SetConfig+0x2cc>)
 8009928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800992c:	f003 030c 	and.w	r3, r3, #12
 8009930:	2b0c      	cmp	r3, #12
 8009932:	d82d      	bhi.n	8009990 <UART_SetConfig+0x14c>
 8009934:	a201      	add	r2, pc, #4	; (adr r2, 800993c <UART_SetConfig+0xf8>)
 8009936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800993a:	bf00      	nop
 800993c:	08009971 	.word	0x08009971
 8009940:	08009991 	.word	0x08009991
 8009944:	08009991 	.word	0x08009991
 8009948:	08009991 	.word	0x08009991
 800994c:	08009981 	.word	0x08009981
 8009950:	08009991 	.word	0x08009991
 8009954:	08009991 	.word	0x08009991
 8009958:	08009991 	.word	0x08009991
 800995c:	08009979 	.word	0x08009979
 8009960:	08009991 	.word	0x08009991
 8009964:	08009991 	.word	0x08009991
 8009968:	08009991 	.word	0x08009991
 800996c:	08009989 	.word	0x08009989
 8009970:	2300      	movs	r3, #0
 8009972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009976:	e0d8      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009978:	2302      	movs	r3, #2
 800997a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800997e:	e0d4      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009980:	2304      	movs	r3, #4
 8009982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009986:	e0d0      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009988:	2308      	movs	r3, #8
 800998a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800998e:	e0cc      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009990:	2310      	movs	r3, #16
 8009992:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009996:	e0c8      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a5e      	ldr	r2, [pc, #376]	; (8009b18 <UART_SetConfig+0x2d4>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d125      	bne.n	80099ee <UART_SetConfig+0x1aa>
 80099a2:	4b5b      	ldr	r3, [pc, #364]	; (8009b10 <UART_SetConfig+0x2cc>)
 80099a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099a8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80099ac:	2b30      	cmp	r3, #48	; 0x30
 80099ae:	d016      	beq.n	80099de <UART_SetConfig+0x19a>
 80099b0:	2b30      	cmp	r3, #48	; 0x30
 80099b2:	d818      	bhi.n	80099e6 <UART_SetConfig+0x1a2>
 80099b4:	2b20      	cmp	r3, #32
 80099b6:	d00a      	beq.n	80099ce <UART_SetConfig+0x18a>
 80099b8:	2b20      	cmp	r3, #32
 80099ba:	d814      	bhi.n	80099e6 <UART_SetConfig+0x1a2>
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <UART_SetConfig+0x182>
 80099c0:	2b10      	cmp	r3, #16
 80099c2:	d008      	beq.n	80099d6 <UART_SetConfig+0x192>
 80099c4:	e00f      	b.n	80099e6 <UART_SetConfig+0x1a2>
 80099c6:	2300      	movs	r3, #0
 80099c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099cc:	e0ad      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80099ce:	2302      	movs	r3, #2
 80099d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099d4:	e0a9      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80099d6:	2304      	movs	r3, #4
 80099d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099dc:	e0a5      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80099de:	2308      	movs	r3, #8
 80099e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099e4:	e0a1      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80099e6:	2310      	movs	r3, #16
 80099e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099ec:	e09d      	b.n	8009b2a <UART_SetConfig+0x2e6>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a4a      	ldr	r2, [pc, #296]	; (8009b1c <UART_SetConfig+0x2d8>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d125      	bne.n	8009a44 <UART_SetConfig+0x200>
 80099f8:	4b45      	ldr	r3, [pc, #276]	; (8009b10 <UART_SetConfig+0x2cc>)
 80099fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009a02:	2bc0      	cmp	r3, #192	; 0xc0
 8009a04:	d016      	beq.n	8009a34 <UART_SetConfig+0x1f0>
 8009a06:	2bc0      	cmp	r3, #192	; 0xc0
 8009a08:	d818      	bhi.n	8009a3c <UART_SetConfig+0x1f8>
 8009a0a:	2b80      	cmp	r3, #128	; 0x80
 8009a0c:	d00a      	beq.n	8009a24 <UART_SetConfig+0x1e0>
 8009a0e:	2b80      	cmp	r3, #128	; 0x80
 8009a10:	d814      	bhi.n	8009a3c <UART_SetConfig+0x1f8>
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d002      	beq.n	8009a1c <UART_SetConfig+0x1d8>
 8009a16:	2b40      	cmp	r3, #64	; 0x40
 8009a18:	d008      	beq.n	8009a2c <UART_SetConfig+0x1e8>
 8009a1a:	e00f      	b.n	8009a3c <UART_SetConfig+0x1f8>
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a22:	e082      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a24:	2302      	movs	r3, #2
 8009a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a2a:	e07e      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a2c:	2304      	movs	r3, #4
 8009a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a32:	e07a      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a34:	2308      	movs	r3, #8
 8009a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a3a:	e076      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a3c:	2310      	movs	r3, #16
 8009a3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a42:	e072      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a35      	ldr	r2, [pc, #212]	; (8009b20 <UART_SetConfig+0x2dc>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d12a      	bne.n	8009aa4 <UART_SetConfig+0x260>
 8009a4e:	4b30      	ldr	r3, [pc, #192]	; (8009b10 <UART_SetConfig+0x2cc>)
 8009a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a5c:	d01a      	beq.n	8009a94 <UART_SetConfig+0x250>
 8009a5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009a62:	d81b      	bhi.n	8009a9c <UART_SetConfig+0x258>
 8009a64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a68:	d00c      	beq.n	8009a84 <UART_SetConfig+0x240>
 8009a6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a6e:	d815      	bhi.n	8009a9c <UART_SetConfig+0x258>
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d003      	beq.n	8009a7c <UART_SetConfig+0x238>
 8009a74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a78:	d008      	beq.n	8009a8c <UART_SetConfig+0x248>
 8009a7a:	e00f      	b.n	8009a9c <UART_SetConfig+0x258>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a82:	e052      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a84:	2302      	movs	r3, #2
 8009a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a8a:	e04e      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a8c:	2304      	movs	r3, #4
 8009a8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a92:	e04a      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a94:	2308      	movs	r3, #8
 8009a96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a9a:	e046      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009a9c:	2310      	movs	r3, #16
 8009a9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009aa2:	e042      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4a17      	ldr	r2, [pc, #92]	; (8009b08 <UART_SetConfig+0x2c4>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d13a      	bne.n	8009b24 <UART_SetConfig+0x2e0>
 8009aae:	4b18      	ldr	r3, [pc, #96]	; (8009b10 <UART_SetConfig+0x2cc>)
 8009ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ab4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009ab8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009abc:	d01a      	beq.n	8009af4 <UART_SetConfig+0x2b0>
 8009abe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009ac2:	d81b      	bhi.n	8009afc <UART_SetConfig+0x2b8>
 8009ac4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ac8:	d00c      	beq.n	8009ae4 <UART_SetConfig+0x2a0>
 8009aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ace:	d815      	bhi.n	8009afc <UART_SetConfig+0x2b8>
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d003      	beq.n	8009adc <UART_SetConfig+0x298>
 8009ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ad8:	d008      	beq.n	8009aec <UART_SetConfig+0x2a8>
 8009ada:	e00f      	b.n	8009afc <UART_SetConfig+0x2b8>
 8009adc:	2300      	movs	r3, #0
 8009ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ae2:	e022      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009ae4:	2302      	movs	r3, #2
 8009ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009aea:	e01e      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009aec:	2304      	movs	r3, #4
 8009aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009af2:	e01a      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009af4:	2308      	movs	r3, #8
 8009af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009afa:	e016      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009afc:	2310      	movs	r3, #16
 8009afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009b02:	e012      	b.n	8009b2a <UART_SetConfig+0x2e6>
 8009b04:	efff69f3 	.word	0xefff69f3
 8009b08:	40008000 	.word	0x40008000
 8009b0c:	40013800 	.word	0x40013800
 8009b10:	40021000 	.word	0x40021000
 8009b14:	40004400 	.word	0x40004400
 8009b18:	40004800 	.word	0x40004800
 8009b1c:	40004c00 	.word	0x40004c00
 8009b20:	40005000 	.word	0x40005000
 8009b24:	2310      	movs	r3, #16
 8009b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4a9f      	ldr	r2, [pc, #636]	; (8009dac <UART_SetConfig+0x568>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d17a      	bne.n	8009c2a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009b34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b38:	2b08      	cmp	r3, #8
 8009b3a:	d824      	bhi.n	8009b86 <UART_SetConfig+0x342>
 8009b3c:	a201      	add	r2, pc, #4	; (adr r2, 8009b44 <UART_SetConfig+0x300>)
 8009b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b42:	bf00      	nop
 8009b44:	08009b69 	.word	0x08009b69
 8009b48:	08009b87 	.word	0x08009b87
 8009b4c:	08009b71 	.word	0x08009b71
 8009b50:	08009b87 	.word	0x08009b87
 8009b54:	08009b77 	.word	0x08009b77
 8009b58:	08009b87 	.word	0x08009b87
 8009b5c:	08009b87 	.word	0x08009b87
 8009b60:	08009b87 	.word	0x08009b87
 8009b64:	08009b7f 	.word	0x08009b7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b68:	f7fd fbe2 	bl	8007330 <HAL_RCC_GetPCLK1Freq>
 8009b6c:	61f8      	str	r0, [r7, #28]
        break;
 8009b6e:	e010      	b.n	8009b92 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b70:	4b8f      	ldr	r3, [pc, #572]	; (8009db0 <UART_SetConfig+0x56c>)
 8009b72:	61fb      	str	r3, [r7, #28]
        break;
 8009b74:	e00d      	b.n	8009b92 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b76:	f7fd fb43 	bl	8007200 <HAL_RCC_GetSysClockFreq>
 8009b7a:	61f8      	str	r0, [r7, #28]
        break;
 8009b7c:	e009      	b.n	8009b92 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b82:	61fb      	str	r3, [r7, #28]
        break;
 8009b84:	e005      	b.n	8009b92 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009b86:	2300      	movs	r3, #0
 8009b88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009b90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	f000 80fb 	beq.w	8009d90 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	685a      	ldr	r2, [r3, #4]
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	005b      	lsls	r3, r3, #1
 8009ba2:	4413      	add	r3, r2
 8009ba4:	69fa      	ldr	r2, [r7, #28]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d305      	bcc.n	8009bb6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009bb0:	69fa      	ldr	r2, [r7, #28]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d903      	bls.n	8009bbe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009bbc:	e0e8      	b.n	8009d90 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009bbe:	69fb      	ldr	r3, [r7, #28]
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	461c      	mov	r4, r3
 8009bc4:	4615      	mov	r5, r2
 8009bc6:	f04f 0200 	mov.w	r2, #0
 8009bca:	f04f 0300 	mov.w	r3, #0
 8009bce:	022b      	lsls	r3, r5, #8
 8009bd0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009bd4:	0222      	lsls	r2, r4, #8
 8009bd6:	68f9      	ldr	r1, [r7, #12]
 8009bd8:	6849      	ldr	r1, [r1, #4]
 8009bda:	0849      	lsrs	r1, r1, #1
 8009bdc:	2000      	movs	r0, #0
 8009bde:	4688      	mov	r8, r1
 8009be0:	4681      	mov	r9, r0
 8009be2:	eb12 0a08 	adds.w	sl, r2, r8
 8009be6:	eb43 0b09 	adc.w	fp, r3, r9
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	603b      	str	r3, [r7, #0]
 8009bf2:	607a      	str	r2, [r7, #4]
 8009bf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bf8:	4650      	mov	r0, sl
 8009bfa:	4659      	mov	r1, fp
 8009bfc:	f7f6 fff4 	bl	8000be8 <__aeabi_uldivmod>
 8009c00:	4602      	mov	r2, r0
 8009c02:	460b      	mov	r3, r1
 8009c04:	4613      	mov	r3, r2
 8009c06:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009c08:	69bb      	ldr	r3, [r7, #24]
 8009c0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c0e:	d308      	bcc.n	8009c22 <UART_SetConfig+0x3de>
 8009c10:	69bb      	ldr	r3, [r7, #24]
 8009c12:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009c16:	d204      	bcs.n	8009c22 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	69ba      	ldr	r2, [r7, #24]
 8009c1e:	60da      	str	r2, [r3, #12]
 8009c20:	e0b6      	b.n	8009d90 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009c28:	e0b2      	b.n	8009d90 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	69db      	ldr	r3, [r3, #28]
 8009c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c32:	d15e      	bne.n	8009cf2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009c34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009c38:	2b08      	cmp	r3, #8
 8009c3a:	d828      	bhi.n	8009c8e <UART_SetConfig+0x44a>
 8009c3c:	a201      	add	r2, pc, #4	; (adr r2, 8009c44 <UART_SetConfig+0x400>)
 8009c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c42:	bf00      	nop
 8009c44:	08009c69 	.word	0x08009c69
 8009c48:	08009c71 	.word	0x08009c71
 8009c4c:	08009c79 	.word	0x08009c79
 8009c50:	08009c8f 	.word	0x08009c8f
 8009c54:	08009c7f 	.word	0x08009c7f
 8009c58:	08009c8f 	.word	0x08009c8f
 8009c5c:	08009c8f 	.word	0x08009c8f
 8009c60:	08009c8f 	.word	0x08009c8f
 8009c64:	08009c87 	.word	0x08009c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c68:	f7fd fb62 	bl	8007330 <HAL_RCC_GetPCLK1Freq>
 8009c6c:	61f8      	str	r0, [r7, #28]
        break;
 8009c6e:	e014      	b.n	8009c9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c70:	f7fd fb74 	bl	800735c <HAL_RCC_GetPCLK2Freq>
 8009c74:	61f8      	str	r0, [r7, #28]
        break;
 8009c76:	e010      	b.n	8009c9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c78:	4b4d      	ldr	r3, [pc, #308]	; (8009db0 <UART_SetConfig+0x56c>)
 8009c7a:	61fb      	str	r3, [r7, #28]
        break;
 8009c7c:	e00d      	b.n	8009c9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c7e:	f7fd fabf 	bl	8007200 <HAL_RCC_GetSysClockFreq>
 8009c82:	61f8      	str	r0, [r7, #28]
        break;
 8009c84:	e009      	b.n	8009c9a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c8a:	61fb      	str	r3, [r7, #28]
        break;
 8009c8c:	e005      	b.n	8009c9a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c92:	2301      	movs	r3, #1
 8009c94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009c98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009c9a:	69fb      	ldr	r3, [r7, #28]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d077      	beq.n	8009d90 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009ca0:	69fb      	ldr	r3, [r7, #28]
 8009ca2:	005a      	lsls	r2, r3, #1
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	085b      	lsrs	r3, r3, #1
 8009caa:	441a      	add	r2, r3
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cb4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009cb6:	69bb      	ldr	r3, [r7, #24]
 8009cb8:	2b0f      	cmp	r3, #15
 8009cba:	d916      	bls.n	8009cea <UART_SetConfig+0x4a6>
 8009cbc:	69bb      	ldr	r3, [r7, #24]
 8009cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cc2:	d212      	bcs.n	8009cea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009cc4:	69bb      	ldr	r3, [r7, #24]
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	f023 030f 	bic.w	r3, r3, #15
 8009ccc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	085b      	lsrs	r3, r3, #1
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	f003 0307 	and.w	r3, r3, #7
 8009cd8:	b29a      	uxth	r2, r3
 8009cda:	8afb      	ldrh	r3, [r7, #22]
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	8afa      	ldrh	r2, [r7, #22]
 8009ce6:	60da      	str	r2, [r3, #12]
 8009ce8:	e052      	b.n	8009d90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009cea:	2301      	movs	r3, #1
 8009cec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009cf0:	e04e      	b.n	8009d90 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009cf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009cf6:	2b08      	cmp	r3, #8
 8009cf8:	d827      	bhi.n	8009d4a <UART_SetConfig+0x506>
 8009cfa:	a201      	add	r2, pc, #4	; (adr r2, 8009d00 <UART_SetConfig+0x4bc>)
 8009cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d00:	08009d25 	.word	0x08009d25
 8009d04:	08009d2d 	.word	0x08009d2d
 8009d08:	08009d35 	.word	0x08009d35
 8009d0c:	08009d4b 	.word	0x08009d4b
 8009d10:	08009d3b 	.word	0x08009d3b
 8009d14:	08009d4b 	.word	0x08009d4b
 8009d18:	08009d4b 	.word	0x08009d4b
 8009d1c:	08009d4b 	.word	0x08009d4b
 8009d20:	08009d43 	.word	0x08009d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d24:	f7fd fb04 	bl	8007330 <HAL_RCC_GetPCLK1Freq>
 8009d28:	61f8      	str	r0, [r7, #28]
        break;
 8009d2a:	e014      	b.n	8009d56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d2c:	f7fd fb16 	bl	800735c <HAL_RCC_GetPCLK2Freq>
 8009d30:	61f8      	str	r0, [r7, #28]
        break;
 8009d32:	e010      	b.n	8009d56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d34:	4b1e      	ldr	r3, [pc, #120]	; (8009db0 <UART_SetConfig+0x56c>)
 8009d36:	61fb      	str	r3, [r7, #28]
        break;
 8009d38:	e00d      	b.n	8009d56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d3a:	f7fd fa61 	bl	8007200 <HAL_RCC_GetSysClockFreq>
 8009d3e:	61f8      	str	r0, [r7, #28]
        break;
 8009d40:	e009      	b.n	8009d56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d46:	61fb      	str	r3, [r7, #28]
        break;
 8009d48:	e005      	b.n	8009d56 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009d54:	bf00      	nop
    }

    if (pclk != 0U)
 8009d56:	69fb      	ldr	r3, [r7, #28]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d019      	beq.n	8009d90 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	085a      	lsrs	r2, r3, #1
 8009d62:	69fb      	ldr	r3, [r7, #28]
 8009d64:	441a      	add	r2, r3
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	685b      	ldr	r3, [r3, #4]
 8009d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009d70:	69bb      	ldr	r3, [r7, #24]
 8009d72:	2b0f      	cmp	r3, #15
 8009d74:	d909      	bls.n	8009d8a <UART_SetConfig+0x546>
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d7c:	d205      	bcs.n	8009d8a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009d7e:	69bb      	ldr	r3, [r7, #24]
 8009d80:	b29a      	uxth	r2, r3
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	60da      	str	r2, [r3, #12]
 8009d88:	e002      	b.n	8009d90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	2200      	movs	r2, #0
 8009d94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009d9c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3728      	adds	r7, #40	; 0x28
 8009da4:	46bd      	mov	sp, r7
 8009da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009daa:	bf00      	nop
 8009dac:	40008000 	.word	0x40008000
 8009db0:	00f42400 	.word	0x00f42400

08009db4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b083      	sub	sp, #12
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc0:	f003 0308 	and.w	r3, r3, #8
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00a      	beq.n	8009dde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	685b      	ldr	r3, [r3, #4]
 8009dce:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	430a      	orrs	r2, r1
 8009ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de2:	f003 0301 	and.w	r3, r3, #1
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d00a      	beq.n	8009e00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	430a      	orrs	r2, r1
 8009dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e04:	f003 0302 	and.w	r3, r3, #2
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d00a      	beq.n	8009e22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	430a      	orrs	r2, r1
 8009e20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e26:	f003 0304 	and.w	r3, r3, #4
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d00a      	beq.n	8009e44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	430a      	orrs	r2, r1
 8009e42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e48:	f003 0310 	and.w	r3, r3, #16
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00a      	beq.n	8009e66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	430a      	orrs	r2, r1
 8009e64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6a:	f003 0320 	and.w	r3, r3, #32
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d00a      	beq.n	8009e88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	430a      	orrs	r2, r1
 8009e86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d01a      	beq.n	8009eca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	685b      	ldr	r3, [r3, #4]
 8009e9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	430a      	orrs	r2, r1
 8009ea8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eb2:	d10a      	bne.n	8009eca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d00a      	beq.n	8009eec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	685b      	ldr	r3, [r3, #4]
 8009edc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	430a      	orrs	r2, r1
 8009eea:	605a      	str	r2, [r3, #4]
  }
}
 8009eec:	bf00      	nop
 8009eee:	370c      	adds	r7, #12
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef6:	4770      	bx	lr

08009ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b098      	sub	sp, #96	; 0x60
 8009efc:	af02      	add	r7, sp, #8
 8009efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2200      	movs	r2, #0
 8009f04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009f08:	f7fa fb98 	bl	800463c <HAL_GetTick>
 8009f0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f003 0308 	and.w	r3, r3, #8
 8009f18:	2b08      	cmp	r3, #8
 8009f1a:	d12e      	bne.n	8009f7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f20:	9300      	str	r3, [sp, #0]
 8009f22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f24:	2200      	movs	r2, #0
 8009f26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009f2a:	6878      	ldr	r0, [r7, #4]
 8009f2c:	f000 f88c 	bl	800a048 <UART_WaitOnFlagUntilTimeout>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d021      	beq.n	8009f7a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f3e:	e853 3f00 	ldrex	r3, [r3]
 8009f42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009f44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f4a:	653b      	str	r3, [r7, #80]	; 0x50
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	461a      	mov	r2, r3
 8009f52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009f54:	647b      	str	r3, [r7, #68]	; 0x44
 8009f56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009f5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f5c:	e841 2300 	strex	r3, r2, [r1]
 8009f60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009f62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d1e6      	bne.n	8009f36 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	2220      	movs	r2, #32
 8009f6c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e062      	b.n	800a040 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f003 0304 	and.w	r3, r3, #4
 8009f84:	2b04      	cmp	r3, #4
 8009f86:	d149      	bne.n	800a01c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009f88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009f8c:	9300      	str	r3, [sp, #0]
 8009f8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f90:	2200      	movs	r2, #0
 8009f92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f856 	bl	800a048 <UART_WaitOnFlagUntilTimeout>
 8009f9c:	4603      	mov	r3, r0
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d03c      	beq.n	800a01c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	e853 3f00 	ldrex	r3, [r3]
 8009fae:	623b      	str	r3, [r7, #32]
   return(result);
 8009fb0:	6a3b      	ldr	r3, [r7, #32]
 8009fb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	461a      	mov	r2, r3
 8009fbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009fc0:	633b      	str	r3, [r7, #48]	; 0x30
 8009fc2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009fc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fc8:	e841 2300 	strex	r3, r2, [r1]
 8009fcc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009fce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1e6      	bne.n	8009fa2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3308      	adds	r3, #8
 8009fda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	e853 3f00 	ldrex	r3, [r3]
 8009fe2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f023 0301 	bic.w	r3, r3, #1
 8009fea:	64bb      	str	r3, [r7, #72]	; 0x48
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	3308      	adds	r3, #8
 8009ff2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ff4:	61fa      	str	r2, [r7, #28]
 8009ff6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ff8:	69b9      	ldr	r1, [r7, #24]
 8009ffa:	69fa      	ldr	r2, [r7, #28]
 8009ffc:	e841 2300 	strex	r3, r2, [r1]
 800a000:	617b      	str	r3, [r7, #20]
   return(result);
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1e5      	bne.n	8009fd4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2220      	movs	r2, #32
 800a00c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2200      	movs	r2, #0
 800a014:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e011      	b.n	800a040 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2220      	movs	r2, #32
 800a020:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2220      	movs	r2, #32
 800a026:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2200      	movs	r2, #0
 800a02e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a03e:	2300      	movs	r3, #0
}
 800a040:	4618      	mov	r0, r3
 800a042:	3758      	adds	r7, #88	; 0x58
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	60f8      	str	r0, [r7, #12]
 800a050:	60b9      	str	r1, [r7, #8]
 800a052:	603b      	str	r3, [r7, #0]
 800a054:	4613      	mov	r3, r2
 800a056:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a058:	e049      	b.n	800a0ee <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a05a:	69bb      	ldr	r3, [r7, #24]
 800a05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a060:	d045      	beq.n	800a0ee <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a062:	f7fa faeb 	bl	800463c <HAL_GetTick>
 800a066:	4602      	mov	r2, r0
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	1ad3      	subs	r3, r2, r3
 800a06c:	69ba      	ldr	r2, [r7, #24]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d302      	bcc.n	800a078 <UART_WaitOnFlagUntilTimeout+0x30>
 800a072:	69bb      	ldr	r3, [r7, #24]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d101      	bne.n	800a07c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a078:	2303      	movs	r3, #3
 800a07a:	e048      	b.n	800a10e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f003 0304 	and.w	r3, r3, #4
 800a086:	2b00      	cmp	r3, #0
 800a088:	d031      	beq.n	800a0ee <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	69db      	ldr	r3, [r3, #28]
 800a090:	f003 0308 	and.w	r3, r3, #8
 800a094:	2b08      	cmp	r3, #8
 800a096:	d110      	bne.n	800a0ba <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2208      	movs	r2, #8
 800a09e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0a0:	68f8      	ldr	r0, [r7, #12]
 800a0a2:	f000 f8ff 	bl	800a2a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2208      	movs	r2, #8
 800a0aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e029      	b.n	800a10e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	69db      	ldr	r3, [r3, #28]
 800a0c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a0c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a0c8:	d111      	bne.n	800a0ee <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a0d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a0d4:	68f8      	ldr	r0, [r7, #12]
 800a0d6:	f000 f8e5 	bl	800a2a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2220      	movs	r2, #32
 800a0de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a0ea:	2303      	movs	r3, #3
 800a0ec:	e00f      	b.n	800a10e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	69da      	ldr	r2, [r3, #28]
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	4013      	ands	r3, r2
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	429a      	cmp	r2, r3
 800a0fc:	bf0c      	ite	eq
 800a0fe:	2301      	moveq	r3, #1
 800a100:	2300      	movne	r3, #0
 800a102:	b2db      	uxtb	r3, r3
 800a104:	461a      	mov	r2, r3
 800a106:	79fb      	ldrb	r3, [r7, #7]
 800a108:	429a      	cmp	r2, r3
 800a10a:	d0a6      	beq.n	800a05a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a10c:	2300      	movs	r3, #0
}
 800a10e:	4618      	mov	r0, r3
 800a110:	3710      	adds	r7, #16
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
	...

0800a118 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a118:	b480      	push	{r7}
 800a11a:	b097      	sub	sp, #92	; 0x5c
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	60b9      	str	r1, [r7, #8]
 800a122:	4613      	mov	r3, r2
 800a124:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	68ba      	ldr	r2, [r7, #8]
 800a12a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	88fa      	ldrh	r2, [r7, #6]
 800a130:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	88fa      	ldrh	r2, [r7, #6]
 800a138:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	2200      	movs	r2, #0
 800a140:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a14a:	d10e      	bne.n	800a16a <UART_Start_Receive_IT+0x52>
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d105      	bne.n	800a160 <UART_Start_Receive_IT+0x48>
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a15a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a15e:	e02d      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	22ff      	movs	r2, #255	; 0xff
 800a164:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a168:	e028      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	689b      	ldr	r3, [r3, #8]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d10d      	bne.n	800a18e <UART_Start_Receive_IT+0x76>
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	691b      	ldr	r3, [r3, #16]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d104      	bne.n	800a184 <UART_Start_Receive_IT+0x6c>
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	22ff      	movs	r2, #255	; 0xff
 800a17e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a182:	e01b      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	227f      	movs	r2, #127	; 0x7f
 800a188:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a18c:	e016      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a196:	d10d      	bne.n	800a1b4 <UART_Start_Receive_IT+0x9c>
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d104      	bne.n	800a1aa <UART_Start_Receive_IT+0x92>
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	227f      	movs	r2, #127	; 0x7f
 800a1a4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1a8:	e008      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	223f      	movs	r2, #63	; 0x3f
 800a1ae:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a1b2:	e003      	b.n	800a1bc <UART_Start_Receive_IT+0xa4>
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2222      	movs	r2, #34	; 0x22
 800a1c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	3308      	adds	r3, #8
 800a1d2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1d6:	e853 3f00 	ldrex	r3, [r3]
 800a1da:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1de:	f043 0301 	orr.w	r3, r3, #1
 800a1e2:	657b      	str	r3, [r7, #84]	; 0x54
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	3308      	adds	r3, #8
 800a1ea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a1ec:	64ba      	str	r2, [r7, #72]	; 0x48
 800a1ee:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1f0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a1f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1f4:	e841 2300 	strex	r3, r2, [r1]
 800a1f8:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a1fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d1e5      	bne.n	800a1cc <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a208:	d107      	bne.n	800a21a <UART_Start_Receive_IT+0x102>
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	691b      	ldr	r3, [r3, #16]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d103      	bne.n	800a21a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	4a21      	ldr	r2, [pc, #132]	; (800a29c <UART_Start_Receive_IT+0x184>)
 800a216:	669a      	str	r2, [r3, #104]	; 0x68
 800a218:	e002      	b.n	800a220 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	4a20      	ldr	r2, [pc, #128]	; (800a2a0 <UART_Start_Receive_IT+0x188>)
 800a21e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	691b      	ldr	r3, [r3, #16]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d019      	beq.n	800a25c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a230:	e853 3f00 	ldrex	r3, [r3]
 800a234:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a238:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a23c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	461a      	mov	r2, r3
 800a244:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a246:	637b      	str	r3, [r7, #52]	; 0x34
 800a248:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a24c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a24e:	e841 2300 	strex	r3, r2, [r1]
 800a252:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a254:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a256:	2b00      	cmp	r3, #0
 800a258:	d1e6      	bne.n	800a228 <UART_Start_Receive_IT+0x110>
 800a25a:	e018      	b.n	800a28e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	e853 3f00 	ldrex	r3, [r3]
 800a268:	613b      	str	r3, [r7, #16]
   return(result);
 800a26a:	693b      	ldr	r3, [r7, #16]
 800a26c:	f043 0320 	orr.w	r3, r3, #32
 800a270:	653b      	str	r3, [r7, #80]	; 0x50
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	461a      	mov	r2, r3
 800a278:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a27a:	623b      	str	r3, [r7, #32]
 800a27c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a27e:	69f9      	ldr	r1, [r7, #28]
 800a280:	6a3a      	ldr	r2, [r7, #32]
 800a282:	e841 2300 	strex	r3, r2, [r1]
 800a286:	61bb      	str	r3, [r7, #24]
   return(result);
 800a288:	69bb      	ldr	r3, [r7, #24]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d1e6      	bne.n	800a25c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800a28e:	2300      	movs	r3, #0
}
 800a290:	4618      	mov	r0, r3
 800a292:	375c      	adds	r7, #92	; 0x5c
 800a294:	46bd      	mov	sp, r7
 800a296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29a:	4770      	bx	lr
 800a29c:	0800a5a9 	.word	0x0800a5a9
 800a2a0:	0800a3ed 	.word	0x0800a3ed

0800a2a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b095      	sub	sp, #84	; 0x54
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2b4:	e853 3f00 	ldrex	r3, [r3]
 800a2b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a2c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2ca:	643b      	str	r3, [r7, #64]	; 0x40
 800a2cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a2d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a2d2:	e841 2300 	strex	r3, r2, [r1]
 800a2d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a2d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d1e6      	bne.n	800a2ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2e6:	6a3b      	ldr	r3, [r7, #32]
 800a2e8:	e853 3f00 	ldrex	r3, [r3]
 800a2ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2ee:	69fb      	ldr	r3, [r7, #28]
 800a2f0:	f023 0301 	bic.w	r3, r3, #1
 800a2f4:	64bb      	str	r3, [r7, #72]	; 0x48
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	3308      	adds	r3, #8
 800a2fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a300:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a302:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a304:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a306:	e841 2300 	strex	r3, r2, [r1]
 800a30a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d1e5      	bne.n	800a2de <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a316:	2b01      	cmp	r3, #1
 800a318:	d118      	bne.n	800a34c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	e853 3f00 	ldrex	r3, [r3]
 800a326:	60bb      	str	r3, [r7, #8]
   return(result);
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	f023 0310 	bic.w	r3, r3, #16
 800a32e:	647b      	str	r3, [r7, #68]	; 0x44
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	461a      	mov	r2, r3
 800a336:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a338:	61bb      	str	r3, [r7, #24]
 800a33a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33c:	6979      	ldr	r1, [r7, #20]
 800a33e:	69ba      	ldr	r2, [r7, #24]
 800a340:	e841 2300 	strex	r3, r2, [r1]
 800a344:	613b      	str	r3, [r7, #16]
   return(result);
 800a346:	693b      	ldr	r3, [r7, #16]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d1e6      	bne.n	800a31a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2220      	movs	r2, #32
 800a350:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2200      	movs	r2, #0
 800a358:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a360:	bf00      	nop
 800a362:	3754      	adds	r7, #84	; 0x54
 800a364:	46bd      	mov	sp, r7
 800a366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a36a:	4770      	bx	lr

0800a36c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a378:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2200      	movs	r2, #0
 800a386:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	f7ff fa44 	bl	8009818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a390:	bf00      	nop
 800a392:	3710      	adds	r7, #16
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}

0800a398 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b088      	sub	sp, #32
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	e853 3f00 	ldrex	r3, [r3]
 800a3ac:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3ae:	68bb      	ldr	r3, [r7, #8]
 800a3b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a3b4:	61fb      	str	r3, [r7, #28]
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	461a      	mov	r2, r3
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	61bb      	str	r3, [r7, #24]
 800a3c0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c2:	6979      	ldr	r1, [r7, #20]
 800a3c4:	69ba      	ldr	r2, [r7, #24]
 800a3c6:	e841 2300 	strex	r3, r2, [r1]
 800a3ca:	613b      	str	r3, [r7, #16]
   return(result);
 800a3cc:	693b      	ldr	r3, [r7, #16]
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d1e6      	bne.n	800a3a0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	2220      	movs	r2, #32
 800a3d6:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f7f6 ff3a 	bl	8001258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3e4:	bf00      	nop
 800a3e6:	3720      	adds	r7, #32
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	bd80      	pop	{r7, pc}

0800a3ec <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b09c      	sub	sp, #112	; 0x70
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a3fa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a404:	2b22      	cmp	r3, #34	; 0x22
 800a406:	f040 80be 	bne.w	800a586 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a410:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a414:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a418:	b2d9      	uxtb	r1, r3
 800a41a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a41e:	b2da      	uxtb	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a424:	400a      	ands	r2, r1
 800a426:	b2d2      	uxtb	r2, r2
 800a428:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a42e:	1c5a      	adds	r2, r3, #1
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	3b01      	subs	r3, #1
 800a43e:	b29a      	uxth	r2, r3
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a44c:	b29b      	uxth	r3, r3
 800a44e:	2b00      	cmp	r3, #0
 800a450:	f040 80a3 	bne.w	800a59a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a45a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a45c:	e853 3f00 	ldrex	r3, [r3]
 800a460:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a464:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a468:	66bb      	str	r3, [r7, #104]	; 0x68
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	461a      	mov	r2, r3
 800a470:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a472:	65bb      	str	r3, [r7, #88]	; 0x58
 800a474:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a476:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a478:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a47a:	e841 2300 	strex	r3, r2, [r1]
 800a47e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a482:	2b00      	cmp	r3, #0
 800a484:	d1e6      	bne.n	800a454 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	3308      	adds	r3, #8
 800a48c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a48e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a490:	e853 3f00 	ldrex	r3, [r3]
 800a494:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a498:	f023 0301 	bic.w	r3, r3, #1
 800a49c:	667b      	str	r3, [r7, #100]	; 0x64
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	3308      	adds	r3, #8
 800a4a4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a4a6:	647a      	str	r2, [r7, #68]	; 0x44
 800a4a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a4ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4ae:	e841 2300 	strex	r3, r2, [r1]
 800a4b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a4b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1e5      	bne.n	800a486 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2220      	movs	r2, #32
 800a4be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a34      	ldr	r2, [pc, #208]	; (800a5a4 <UART_RxISR_8BIT+0x1b8>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d01f      	beq.n	800a518 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d018      	beq.n	800a518 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4ee:	e853 3f00 	ldrex	r3, [r3]
 800a4f2:	623b      	str	r3, [r7, #32]
   return(result);
 800a4f4:	6a3b      	ldr	r3, [r7, #32]
 800a4f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a4fa:	663b      	str	r3, [r7, #96]	; 0x60
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	461a      	mov	r2, r3
 800a502:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a504:	633b      	str	r3, [r7, #48]	; 0x30
 800a506:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a508:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a50a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a50c:	e841 2300 	strex	r3, r2, [r1]
 800a510:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a514:	2b00      	cmp	r3, #0
 800a516:	d1e6      	bne.n	800a4e6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a51c:	2b01      	cmp	r3, #1
 800a51e:	d12e      	bne.n	800a57e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	e853 3f00 	ldrex	r3, [r3]
 800a532:	60fb      	str	r3, [r7, #12]
   return(result);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f023 0310 	bic.w	r3, r3, #16
 800a53a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	461a      	mov	r2, r3
 800a542:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a544:	61fb      	str	r3, [r7, #28]
 800a546:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a548:	69b9      	ldr	r1, [r7, #24]
 800a54a:	69fa      	ldr	r2, [r7, #28]
 800a54c:	e841 2300 	strex	r3, r2, [r1]
 800a550:	617b      	str	r3, [r7, #20]
   return(result);
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d1e6      	bne.n	800a526 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	69db      	ldr	r3, [r3, #28]
 800a55e:	f003 0310 	and.w	r3, r3, #16
 800a562:	2b10      	cmp	r3, #16
 800a564:	d103      	bne.n	800a56e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2210      	movs	r2, #16
 800a56c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a574:	4619      	mov	r1, r3
 800a576:	6878      	ldr	r0, [r7, #4]
 800a578:	f7ff f958 	bl	800982c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a57c:	e00d      	b.n	800a59a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a57e:	6878      	ldr	r0, [r7, #4]
 800a580:	f7f6 fe1e 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800a584:	e009      	b.n	800a59a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	8b1b      	ldrh	r3, [r3, #24]
 800a58c:	b29a      	uxth	r2, r3
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f042 0208 	orr.w	r2, r2, #8
 800a596:	b292      	uxth	r2, r2
 800a598:	831a      	strh	r2, [r3, #24]
}
 800a59a:	bf00      	nop
 800a59c:	3770      	adds	r7, #112	; 0x70
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	40008000 	.word	0x40008000

0800a5a8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b09c      	sub	sp, #112	; 0x70
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a5b6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a5c0:	2b22      	cmp	r3, #34	; 0x22
 800a5c2:	f040 80be 	bne.w	800a742 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a5cc:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5d4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800a5d6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800a5da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a5de:	4013      	ands	r3, r2
 800a5e0:	b29a      	uxth	r2, r3
 800a5e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a5e4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a5ea:	1c9a      	adds	r2, r3, #2
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	b29a      	uxth	r2, r3
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a608:	b29b      	uxth	r3, r3
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	f040 80a3 	bne.w	800a756 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a616:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a618:	e853 3f00 	ldrex	r3, [r3]
 800a61c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a61e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a620:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a624:	667b      	str	r3, [r7, #100]	; 0x64
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	461a      	mov	r2, r3
 800a62c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a62e:	657b      	str	r3, [r7, #84]	; 0x54
 800a630:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a632:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a634:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a636:	e841 2300 	strex	r3, r2, [r1]
 800a63a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a63c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1e6      	bne.n	800a610 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	3308      	adds	r3, #8
 800a648:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a64a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a64c:	e853 3f00 	ldrex	r3, [r3]
 800a650:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a654:	f023 0301 	bic.w	r3, r3, #1
 800a658:	663b      	str	r3, [r7, #96]	; 0x60
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	3308      	adds	r3, #8
 800a660:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a662:	643a      	str	r2, [r7, #64]	; 0x40
 800a664:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a666:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a668:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a66a:	e841 2300 	strex	r3, r2, [r1]
 800a66e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a672:	2b00      	cmp	r3, #0
 800a674:	d1e5      	bne.n	800a642 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2220      	movs	r2, #32
 800a67a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2200      	movs	r2, #0
 800a682:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2200      	movs	r2, #0
 800a688:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	4a34      	ldr	r2, [pc, #208]	; (800a760 <UART_RxISR_16BIT+0x1b8>)
 800a690:	4293      	cmp	r3, r2
 800a692:	d01f      	beq.n	800a6d4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d018      	beq.n	800a6d4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a8:	6a3b      	ldr	r3, [r7, #32]
 800a6aa:	e853 3f00 	ldrex	r3, [r3]
 800a6ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a6b0:	69fb      	ldr	r3, [r7, #28]
 800a6b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a6b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a6c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6c2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a6c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a6c8:	e841 2300 	strex	r3, r2, [r1]
 800a6cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a6ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d1e6      	bne.n	800a6a2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d12e      	bne.n	800a73a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	e853 3f00 	ldrex	r3, [r3]
 800a6ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	f023 0310 	bic.w	r3, r3, #16
 800a6f6:	65bb      	str	r3, [r7, #88]	; 0x58
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	461a      	mov	r2, r3
 800a6fe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a700:	61bb      	str	r3, [r7, #24]
 800a702:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a704:	6979      	ldr	r1, [r7, #20]
 800a706:	69ba      	ldr	r2, [r7, #24]
 800a708:	e841 2300 	strex	r3, r2, [r1]
 800a70c:	613b      	str	r3, [r7, #16]
   return(result);
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1e6      	bne.n	800a6e2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	69db      	ldr	r3, [r3, #28]
 800a71a:	f003 0310 	and.w	r3, r3, #16
 800a71e:	2b10      	cmp	r3, #16
 800a720:	d103      	bne.n	800a72a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	2210      	movs	r2, #16
 800a728:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a730:	4619      	mov	r1, r3
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f7ff f87a 	bl	800982c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a738:	e00d      	b.n	800a756 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a73a:	6878      	ldr	r0, [r7, #4]
 800a73c:	f7f6 fd40 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800a740:	e009      	b.n	800a756 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	8b1b      	ldrh	r3, [r3, #24]
 800a748:	b29a      	uxth	r2, r3
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f042 0208 	orr.w	r2, r2, #8
 800a752:	b292      	uxth	r2, r2
 800a754:	831a      	strh	r2, [r3, #24]
}
 800a756:	bf00      	nop
 800a758:	3770      	adds	r7, #112	; 0x70
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
 800a75e:	bf00      	nop
 800a760:	40008000 	.word	0x40008000

0800a764 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <atof>:
 800a778:	2100      	movs	r1, #0
 800a77a:	f000 be0d 	b.w	800b398 <strtod>

0800a77e <sulp>:
 800a77e:	b570      	push	{r4, r5, r6, lr}
 800a780:	4604      	mov	r4, r0
 800a782:	460d      	mov	r5, r1
 800a784:	ec45 4b10 	vmov	d0, r4, r5
 800a788:	4616      	mov	r6, r2
 800a78a:	f003 fa99 	bl	800dcc0 <__ulp>
 800a78e:	ec51 0b10 	vmov	r0, r1, d0
 800a792:	b17e      	cbz	r6, 800a7b4 <sulp+0x36>
 800a794:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a798:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	dd09      	ble.n	800a7b4 <sulp+0x36>
 800a7a0:	051b      	lsls	r3, r3, #20
 800a7a2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a7a6:	2400      	movs	r4, #0
 800a7a8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a7ac:	4622      	mov	r2, r4
 800a7ae:	462b      	mov	r3, r5
 800a7b0:	f7f5 ff22 	bl	80005f8 <__aeabi_dmul>
 800a7b4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7b8 <_strtod_l>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	ed2d 8b02 	vpush	{d8}
 800a7c0:	b09b      	sub	sp, #108	; 0x6c
 800a7c2:	4604      	mov	r4, r0
 800a7c4:	9213      	str	r2, [sp, #76]	; 0x4c
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	9216      	str	r2, [sp, #88]	; 0x58
 800a7ca:	460d      	mov	r5, r1
 800a7cc:	f04f 0800 	mov.w	r8, #0
 800a7d0:	f04f 0900 	mov.w	r9, #0
 800a7d4:	460a      	mov	r2, r1
 800a7d6:	9215      	str	r2, [sp, #84]	; 0x54
 800a7d8:	7811      	ldrb	r1, [r2, #0]
 800a7da:	292b      	cmp	r1, #43	; 0x2b
 800a7dc:	d04c      	beq.n	800a878 <_strtod_l+0xc0>
 800a7de:	d83a      	bhi.n	800a856 <_strtod_l+0x9e>
 800a7e0:	290d      	cmp	r1, #13
 800a7e2:	d834      	bhi.n	800a84e <_strtod_l+0x96>
 800a7e4:	2908      	cmp	r1, #8
 800a7e6:	d834      	bhi.n	800a852 <_strtod_l+0x9a>
 800a7e8:	2900      	cmp	r1, #0
 800a7ea:	d03d      	beq.n	800a868 <_strtod_l+0xb0>
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	920a      	str	r2, [sp, #40]	; 0x28
 800a7f0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a7f2:	7832      	ldrb	r2, [r6, #0]
 800a7f4:	2a30      	cmp	r2, #48	; 0x30
 800a7f6:	f040 80b4 	bne.w	800a962 <_strtod_l+0x1aa>
 800a7fa:	7872      	ldrb	r2, [r6, #1]
 800a7fc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a800:	2a58      	cmp	r2, #88	; 0x58
 800a802:	d170      	bne.n	800a8e6 <_strtod_l+0x12e>
 800a804:	9302      	str	r3, [sp, #8]
 800a806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a808:	9301      	str	r3, [sp, #4]
 800a80a:	ab16      	add	r3, sp, #88	; 0x58
 800a80c:	9300      	str	r3, [sp, #0]
 800a80e:	4a8e      	ldr	r2, [pc, #568]	; (800aa48 <_strtod_l+0x290>)
 800a810:	ab17      	add	r3, sp, #92	; 0x5c
 800a812:	a915      	add	r1, sp, #84	; 0x54
 800a814:	4620      	mov	r0, r4
 800a816:	f002 fb31 	bl	800ce7c <__gethex>
 800a81a:	f010 070f 	ands.w	r7, r0, #15
 800a81e:	4605      	mov	r5, r0
 800a820:	d005      	beq.n	800a82e <_strtod_l+0x76>
 800a822:	2f06      	cmp	r7, #6
 800a824:	d12a      	bne.n	800a87c <_strtod_l+0xc4>
 800a826:	3601      	adds	r6, #1
 800a828:	2300      	movs	r3, #0
 800a82a:	9615      	str	r6, [sp, #84]	; 0x54
 800a82c:	930a      	str	r3, [sp, #40]	; 0x28
 800a82e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a830:	2b00      	cmp	r3, #0
 800a832:	f040 857f 	bne.w	800b334 <_strtod_l+0xb7c>
 800a836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a838:	b1db      	cbz	r3, 800a872 <_strtod_l+0xba>
 800a83a:	4642      	mov	r2, r8
 800a83c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a840:	ec43 2b10 	vmov	d0, r2, r3
 800a844:	b01b      	add	sp, #108	; 0x6c
 800a846:	ecbd 8b02 	vpop	{d8}
 800a84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a84e:	2920      	cmp	r1, #32
 800a850:	d1cc      	bne.n	800a7ec <_strtod_l+0x34>
 800a852:	3201      	adds	r2, #1
 800a854:	e7bf      	b.n	800a7d6 <_strtod_l+0x1e>
 800a856:	292d      	cmp	r1, #45	; 0x2d
 800a858:	d1c8      	bne.n	800a7ec <_strtod_l+0x34>
 800a85a:	2101      	movs	r1, #1
 800a85c:	910a      	str	r1, [sp, #40]	; 0x28
 800a85e:	1c51      	adds	r1, r2, #1
 800a860:	9115      	str	r1, [sp, #84]	; 0x54
 800a862:	7852      	ldrb	r2, [r2, #1]
 800a864:	2a00      	cmp	r2, #0
 800a866:	d1c3      	bne.n	800a7f0 <_strtod_l+0x38>
 800a868:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a86a:	9515      	str	r5, [sp, #84]	; 0x54
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f040 855f 	bne.w	800b330 <_strtod_l+0xb78>
 800a872:	4642      	mov	r2, r8
 800a874:	464b      	mov	r3, r9
 800a876:	e7e3      	b.n	800a840 <_strtod_l+0x88>
 800a878:	2100      	movs	r1, #0
 800a87a:	e7ef      	b.n	800a85c <_strtod_l+0xa4>
 800a87c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a87e:	b13a      	cbz	r2, 800a890 <_strtod_l+0xd8>
 800a880:	2135      	movs	r1, #53	; 0x35
 800a882:	a818      	add	r0, sp, #96	; 0x60
 800a884:	f003 fb19 	bl	800deba <__copybits>
 800a888:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a88a:	4620      	mov	r0, r4
 800a88c:	f002 feec 	bl	800d668 <_Bfree>
 800a890:	3f01      	subs	r7, #1
 800a892:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a894:	2f04      	cmp	r7, #4
 800a896:	d806      	bhi.n	800a8a6 <_strtod_l+0xee>
 800a898:	e8df f007 	tbb	[pc, r7]
 800a89c:	201d0314 	.word	0x201d0314
 800a8a0:	14          	.byte	0x14
 800a8a1:	00          	.byte	0x00
 800a8a2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a8a6:	05e9      	lsls	r1, r5, #23
 800a8a8:	bf48      	it	mi
 800a8aa:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a8ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a8b2:	0d1b      	lsrs	r3, r3, #20
 800a8b4:	051b      	lsls	r3, r3, #20
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d1b9      	bne.n	800a82e <_strtod_l+0x76>
 800a8ba:	f001 fb6d 	bl	800bf98 <__errno>
 800a8be:	2322      	movs	r3, #34	; 0x22
 800a8c0:	6003      	str	r3, [r0, #0]
 800a8c2:	e7b4      	b.n	800a82e <_strtod_l+0x76>
 800a8c4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a8c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a8cc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a8d0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a8d4:	e7e7      	b.n	800a8a6 <_strtod_l+0xee>
 800a8d6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aa50 <_strtod_l+0x298>
 800a8da:	e7e4      	b.n	800a8a6 <_strtod_l+0xee>
 800a8dc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a8e0:	f04f 38ff 	mov.w	r8, #4294967295
 800a8e4:	e7df      	b.n	800a8a6 <_strtod_l+0xee>
 800a8e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8e8:	1c5a      	adds	r2, r3, #1
 800a8ea:	9215      	str	r2, [sp, #84]	; 0x54
 800a8ec:	785b      	ldrb	r3, [r3, #1]
 800a8ee:	2b30      	cmp	r3, #48	; 0x30
 800a8f0:	d0f9      	beq.n	800a8e6 <_strtod_l+0x12e>
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d09b      	beq.n	800a82e <_strtod_l+0x76>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	f04f 0a00 	mov.w	sl, #0
 800a8fc:	9304      	str	r3, [sp, #16]
 800a8fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a900:	930b      	str	r3, [sp, #44]	; 0x2c
 800a902:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a906:	46d3      	mov	fp, sl
 800a908:	220a      	movs	r2, #10
 800a90a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a90c:	7806      	ldrb	r6, [r0, #0]
 800a90e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a912:	b2d9      	uxtb	r1, r3
 800a914:	2909      	cmp	r1, #9
 800a916:	d926      	bls.n	800a966 <_strtod_l+0x1ae>
 800a918:	494c      	ldr	r1, [pc, #304]	; (800aa4c <_strtod_l+0x294>)
 800a91a:	2201      	movs	r2, #1
 800a91c:	f001 fac9 	bl	800beb2 <strncmp>
 800a920:	2800      	cmp	r0, #0
 800a922:	d030      	beq.n	800a986 <_strtod_l+0x1ce>
 800a924:	2000      	movs	r0, #0
 800a926:	4632      	mov	r2, r6
 800a928:	9005      	str	r0, [sp, #20]
 800a92a:	465e      	mov	r6, fp
 800a92c:	4603      	mov	r3, r0
 800a92e:	2a65      	cmp	r2, #101	; 0x65
 800a930:	d001      	beq.n	800a936 <_strtod_l+0x17e>
 800a932:	2a45      	cmp	r2, #69	; 0x45
 800a934:	d113      	bne.n	800a95e <_strtod_l+0x1a6>
 800a936:	b91e      	cbnz	r6, 800a940 <_strtod_l+0x188>
 800a938:	9a04      	ldr	r2, [sp, #16]
 800a93a:	4302      	orrs	r2, r0
 800a93c:	d094      	beq.n	800a868 <_strtod_l+0xb0>
 800a93e:	2600      	movs	r6, #0
 800a940:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a942:	1c6a      	adds	r2, r5, #1
 800a944:	9215      	str	r2, [sp, #84]	; 0x54
 800a946:	786a      	ldrb	r2, [r5, #1]
 800a948:	2a2b      	cmp	r2, #43	; 0x2b
 800a94a:	d074      	beq.n	800aa36 <_strtod_l+0x27e>
 800a94c:	2a2d      	cmp	r2, #45	; 0x2d
 800a94e:	d078      	beq.n	800aa42 <_strtod_l+0x28a>
 800a950:	f04f 0c00 	mov.w	ip, #0
 800a954:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a958:	2909      	cmp	r1, #9
 800a95a:	d97f      	bls.n	800aa5c <_strtod_l+0x2a4>
 800a95c:	9515      	str	r5, [sp, #84]	; 0x54
 800a95e:	2700      	movs	r7, #0
 800a960:	e09e      	b.n	800aaa0 <_strtod_l+0x2e8>
 800a962:	2300      	movs	r3, #0
 800a964:	e7c8      	b.n	800a8f8 <_strtod_l+0x140>
 800a966:	f1bb 0f08 	cmp.w	fp, #8
 800a96a:	bfd8      	it	le
 800a96c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a96e:	f100 0001 	add.w	r0, r0, #1
 800a972:	bfda      	itte	le
 800a974:	fb02 3301 	mlale	r3, r2, r1, r3
 800a978:	9309      	strle	r3, [sp, #36]	; 0x24
 800a97a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a97e:	f10b 0b01 	add.w	fp, fp, #1
 800a982:	9015      	str	r0, [sp, #84]	; 0x54
 800a984:	e7c1      	b.n	800a90a <_strtod_l+0x152>
 800a986:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a988:	1c5a      	adds	r2, r3, #1
 800a98a:	9215      	str	r2, [sp, #84]	; 0x54
 800a98c:	785a      	ldrb	r2, [r3, #1]
 800a98e:	f1bb 0f00 	cmp.w	fp, #0
 800a992:	d037      	beq.n	800aa04 <_strtod_l+0x24c>
 800a994:	9005      	str	r0, [sp, #20]
 800a996:	465e      	mov	r6, fp
 800a998:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a99c:	2b09      	cmp	r3, #9
 800a99e:	d912      	bls.n	800a9c6 <_strtod_l+0x20e>
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	e7c4      	b.n	800a92e <_strtod_l+0x176>
 800a9a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9a6:	1c5a      	adds	r2, r3, #1
 800a9a8:	9215      	str	r2, [sp, #84]	; 0x54
 800a9aa:	785a      	ldrb	r2, [r3, #1]
 800a9ac:	3001      	adds	r0, #1
 800a9ae:	2a30      	cmp	r2, #48	; 0x30
 800a9b0:	d0f8      	beq.n	800a9a4 <_strtod_l+0x1ec>
 800a9b2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a9b6:	2b08      	cmp	r3, #8
 800a9b8:	f200 84c1 	bhi.w	800b33e <_strtod_l+0xb86>
 800a9bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a9be:	9005      	str	r0, [sp, #20]
 800a9c0:	2000      	movs	r0, #0
 800a9c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	3a30      	subs	r2, #48	; 0x30
 800a9c8:	f100 0301 	add.w	r3, r0, #1
 800a9cc:	d014      	beq.n	800a9f8 <_strtod_l+0x240>
 800a9ce:	9905      	ldr	r1, [sp, #20]
 800a9d0:	4419      	add	r1, r3
 800a9d2:	9105      	str	r1, [sp, #20]
 800a9d4:	4633      	mov	r3, r6
 800a9d6:	eb00 0c06 	add.w	ip, r0, r6
 800a9da:	210a      	movs	r1, #10
 800a9dc:	4563      	cmp	r3, ip
 800a9de:	d113      	bne.n	800aa08 <_strtod_l+0x250>
 800a9e0:	1833      	adds	r3, r6, r0
 800a9e2:	2b08      	cmp	r3, #8
 800a9e4:	f106 0601 	add.w	r6, r6, #1
 800a9e8:	4406      	add	r6, r0
 800a9ea:	dc1a      	bgt.n	800aa22 <_strtod_l+0x26a>
 800a9ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9ee:	230a      	movs	r3, #10
 800a9f0:	fb03 2301 	mla	r3, r3, r1, r2
 800a9f4:	9309      	str	r3, [sp, #36]	; 0x24
 800a9f6:	2300      	movs	r3, #0
 800a9f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a9fa:	1c51      	adds	r1, r2, #1
 800a9fc:	9115      	str	r1, [sp, #84]	; 0x54
 800a9fe:	7852      	ldrb	r2, [r2, #1]
 800aa00:	4618      	mov	r0, r3
 800aa02:	e7c9      	b.n	800a998 <_strtod_l+0x1e0>
 800aa04:	4658      	mov	r0, fp
 800aa06:	e7d2      	b.n	800a9ae <_strtod_l+0x1f6>
 800aa08:	2b08      	cmp	r3, #8
 800aa0a:	f103 0301 	add.w	r3, r3, #1
 800aa0e:	dc03      	bgt.n	800aa18 <_strtod_l+0x260>
 800aa10:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800aa12:	434f      	muls	r7, r1
 800aa14:	9709      	str	r7, [sp, #36]	; 0x24
 800aa16:	e7e1      	b.n	800a9dc <_strtod_l+0x224>
 800aa18:	2b10      	cmp	r3, #16
 800aa1a:	bfd8      	it	le
 800aa1c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800aa20:	e7dc      	b.n	800a9dc <_strtod_l+0x224>
 800aa22:	2e10      	cmp	r6, #16
 800aa24:	bfdc      	itt	le
 800aa26:	230a      	movle	r3, #10
 800aa28:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800aa2c:	e7e3      	b.n	800a9f6 <_strtod_l+0x23e>
 800aa2e:	2300      	movs	r3, #0
 800aa30:	9305      	str	r3, [sp, #20]
 800aa32:	2301      	movs	r3, #1
 800aa34:	e780      	b.n	800a938 <_strtod_l+0x180>
 800aa36:	f04f 0c00 	mov.w	ip, #0
 800aa3a:	1caa      	adds	r2, r5, #2
 800aa3c:	9215      	str	r2, [sp, #84]	; 0x54
 800aa3e:	78aa      	ldrb	r2, [r5, #2]
 800aa40:	e788      	b.n	800a954 <_strtod_l+0x19c>
 800aa42:	f04f 0c01 	mov.w	ip, #1
 800aa46:	e7f8      	b.n	800aa3a <_strtod_l+0x282>
 800aa48:	0800eabc 	.word	0x0800eabc
 800aa4c:	0800eab8 	.word	0x0800eab8
 800aa50:	7ff00000 	.word	0x7ff00000
 800aa54:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa56:	1c51      	adds	r1, r2, #1
 800aa58:	9115      	str	r1, [sp, #84]	; 0x54
 800aa5a:	7852      	ldrb	r2, [r2, #1]
 800aa5c:	2a30      	cmp	r2, #48	; 0x30
 800aa5e:	d0f9      	beq.n	800aa54 <_strtod_l+0x29c>
 800aa60:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aa64:	2908      	cmp	r1, #8
 800aa66:	f63f af7a 	bhi.w	800a95e <_strtod_l+0x1a6>
 800aa6a:	3a30      	subs	r2, #48	; 0x30
 800aa6c:	9208      	str	r2, [sp, #32]
 800aa6e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa70:	920c      	str	r2, [sp, #48]	; 0x30
 800aa72:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aa74:	1c57      	adds	r7, r2, #1
 800aa76:	9715      	str	r7, [sp, #84]	; 0x54
 800aa78:	7852      	ldrb	r2, [r2, #1]
 800aa7a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aa7e:	f1be 0f09 	cmp.w	lr, #9
 800aa82:	d938      	bls.n	800aaf6 <_strtod_l+0x33e>
 800aa84:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aa86:	1a7f      	subs	r7, r7, r1
 800aa88:	2f08      	cmp	r7, #8
 800aa8a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800aa8e:	dc03      	bgt.n	800aa98 <_strtod_l+0x2e0>
 800aa90:	9908      	ldr	r1, [sp, #32]
 800aa92:	428f      	cmp	r7, r1
 800aa94:	bfa8      	it	ge
 800aa96:	460f      	movge	r7, r1
 800aa98:	f1bc 0f00 	cmp.w	ip, #0
 800aa9c:	d000      	beq.n	800aaa0 <_strtod_l+0x2e8>
 800aa9e:	427f      	negs	r7, r7
 800aaa0:	2e00      	cmp	r6, #0
 800aaa2:	d14f      	bne.n	800ab44 <_strtod_l+0x38c>
 800aaa4:	9904      	ldr	r1, [sp, #16]
 800aaa6:	4301      	orrs	r1, r0
 800aaa8:	f47f aec1 	bne.w	800a82e <_strtod_l+0x76>
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	f47f aedb 	bne.w	800a868 <_strtod_l+0xb0>
 800aab2:	2a69      	cmp	r2, #105	; 0x69
 800aab4:	d029      	beq.n	800ab0a <_strtod_l+0x352>
 800aab6:	dc26      	bgt.n	800ab06 <_strtod_l+0x34e>
 800aab8:	2a49      	cmp	r2, #73	; 0x49
 800aaba:	d026      	beq.n	800ab0a <_strtod_l+0x352>
 800aabc:	2a4e      	cmp	r2, #78	; 0x4e
 800aabe:	f47f aed3 	bne.w	800a868 <_strtod_l+0xb0>
 800aac2:	499b      	ldr	r1, [pc, #620]	; (800ad30 <_strtod_l+0x578>)
 800aac4:	a815      	add	r0, sp, #84	; 0x54
 800aac6:	f002 fc19 	bl	800d2fc <__match>
 800aaca:	2800      	cmp	r0, #0
 800aacc:	f43f aecc 	beq.w	800a868 <_strtod_l+0xb0>
 800aad0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	2b28      	cmp	r3, #40	; 0x28
 800aad6:	d12f      	bne.n	800ab38 <_strtod_l+0x380>
 800aad8:	4996      	ldr	r1, [pc, #600]	; (800ad34 <_strtod_l+0x57c>)
 800aada:	aa18      	add	r2, sp, #96	; 0x60
 800aadc:	a815      	add	r0, sp, #84	; 0x54
 800aade:	f002 fc21 	bl	800d324 <__hexnan>
 800aae2:	2805      	cmp	r0, #5
 800aae4:	d128      	bne.n	800ab38 <_strtod_l+0x380>
 800aae6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aae8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800aaec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800aaf0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800aaf4:	e69b      	b.n	800a82e <_strtod_l+0x76>
 800aaf6:	9f08      	ldr	r7, [sp, #32]
 800aaf8:	210a      	movs	r1, #10
 800aafa:	fb01 2107 	mla	r1, r1, r7, r2
 800aafe:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800ab02:	9208      	str	r2, [sp, #32]
 800ab04:	e7b5      	b.n	800aa72 <_strtod_l+0x2ba>
 800ab06:	2a6e      	cmp	r2, #110	; 0x6e
 800ab08:	e7d9      	b.n	800aabe <_strtod_l+0x306>
 800ab0a:	498b      	ldr	r1, [pc, #556]	; (800ad38 <_strtod_l+0x580>)
 800ab0c:	a815      	add	r0, sp, #84	; 0x54
 800ab0e:	f002 fbf5 	bl	800d2fc <__match>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	f43f aea8 	beq.w	800a868 <_strtod_l+0xb0>
 800ab18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab1a:	4988      	ldr	r1, [pc, #544]	; (800ad3c <_strtod_l+0x584>)
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	a815      	add	r0, sp, #84	; 0x54
 800ab20:	9315      	str	r3, [sp, #84]	; 0x54
 800ab22:	f002 fbeb 	bl	800d2fc <__match>
 800ab26:	b910      	cbnz	r0, 800ab2e <_strtod_l+0x376>
 800ab28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab2a:	3301      	adds	r3, #1
 800ab2c:	9315      	str	r3, [sp, #84]	; 0x54
 800ab2e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800ad4c <_strtod_l+0x594>
 800ab32:	f04f 0800 	mov.w	r8, #0
 800ab36:	e67a      	b.n	800a82e <_strtod_l+0x76>
 800ab38:	4881      	ldr	r0, [pc, #516]	; (800ad40 <_strtod_l+0x588>)
 800ab3a:	f001 fa69 	bl	800c010 <nan>
 800ab3e:	ec59 8b10 	vmov	r8, r9, d0
 800ab42:	e674      	b.n	800a82e <_strtod_l+0x76>
 800ab44:	9b05      	ldr	r3, [sp, #20]
 800ab46:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab48:	1afb      	subs	r3, r7, r3
 800ab4a:	f1bb 0f00 	cmp.w	fp, #0
 800ab4e:	bf08      	it	eq
 800ab50:	46b3      	moveq	fp, r6
 800ab52:	2e10      	cmp	r6, #16
 800ab54:	9308      	str	r3, [sp, #32]
 800ab56:	4635      	mov	r5, r6
 800ab58:	bfa8      	it	ge
 800ab5a:	2510      	movge	r5, #16
 800ab5c:	f7f5 fcd2 	bl	8000504 <__aeabi_ui2d>
 800ab60:	2e09      	cmp	r6, #9
 800ab62:	4680      	mov	r8, r0
 800ab64:	4689      	mov	r9, r1
 800ab66:	dd13      	ble.n	800ab90 <_strtod_l+0x3d8>
 800ab68:	4b76      	ldr	r3, [pc, #472]	; (800ad44 <_strtod_l+0x58c>)
 800ab6a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ab6e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ab72:	f7f5 fd41 	bl	80005f8 <__aeabi_dmul>
 800ab76:	4680      	mov	r8, r0
 800ab78:	4650      	mov	r0, sl
 800ab7a:	4689      	mov	r9, r1
 800ab7c:	f7f5 fcc2 	bl	8000504 <__aeabi_ui2d>
 800ab80:	4602      	mov	r2, r0
 800ab82:	460b      	mov	r3, r1
 800ab84:	4640      	mov	r0, r8
 800ab86:	4649      	mov	r1, r9
 800ab88:	f7f5 fb80 	bl	800028c <__adddf3>
 800ab8c:	4680      	mov	r8, r0
 800ab8e:	4689      	mov	r9, r1
 800ab90:	2e0f      	cmp	r6, #15
 800ab92:	dc38      	bgt.n	800ac06 <_strtod_l+0x44e>
 800ab94:	9b08      	ldr	r3, [sp, #32]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	f43f ae49 	beq.w	800a82e <_strtod_l+0x76>
 800ab9c:	dd24      	ble.n	800abe8 <_strtod_l+0x430>
 800ab9e:	2b16      	cmp	r3, #22
 800aba0:	dc0b      	bgt.n	800abba <_strtod_l+0x402>
 800aba2:	4968      	ldr	r1, [pc, #416]	; (800ad44 <_strtod_l+0x58c>)
 800aba4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aba8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abac:	4642      	mov	r2, r8
 800abae:	464b      	mov	r3, r9
 800abb0:	f7f5 fd22 	bl	80005f8 <__aeabi_dmul>
 800abb4:	4680      	mov	r8, r0
 800abb6:	4689      	mov	r9, r1
 800abb8:	e639      	b.n	800a82e <_strtod_l+0x76>
 800abba:	9a08      	ldr	r2, [sp, #32]
 800abbc:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800abc0:	4293      	cmp	r3, r2
 800abc2:	db20      	blt.n	800ac06 <_strtod_l+0x44e>
 800abc4:	4c5f      	ldr	r4, [pc, #380]	; (800ad44 <_strtod_l+0x58c>)
 800abc6:	f1c6 060f 	rsb	r6, r6, #15
 800abca:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800abce:	4642      	mov	r2, r8
 800abd0:	464b      	mov	r3, r9
 800abd2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abd6:	f7f5 fd0f 	bl	80005f8 <__aeabi_dmul>
 800abda:	9b08      	ldr	r3, [sp, #32]
 800abdc:	1b9e      	subs	r6, r3, r6
 800abde:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800abe2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800abe6:	e7e3      	b.n	800abb0 <_strtod_l+0x3f8>
 800abe8:	9b08      	ldr	r3, [sp, #32]
 800abea:	3316      	adds	r3, #22
 800abec:	db0b      	blt.n	800ac06 <_strtod_l+0x44e>
 800abee:	9b05      	ldr	r3, [sp, #20]
 800abf0:	1bdf      	subs	r7, r3, r7
 800abf2:	4b54      	ldr	r3, [pc, #336]	; (800ad44 <_strtod_l+0x58c>)
 800abf4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800abf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abfc:	4640      	mov	r0, r8
 800abfe:	4649      	mov	r1, r9
 800ac00:	f7f5 fe24 	bl	800084c <__aeabi_ddiv>
 800ac04:	e7d6      	b.n	800abb4 <_strtod_l+0x3fc>
 800ac06:	9b08      	ldr	r3, [sp, #32]
 800ac08:	1b75      	subs	r5, r6, r5
 800ac0a:	441d      	add	r5, r3
 800ac0c:	2d00      	cmp	r5, #0
 800ac0e:	dd70      	ble.n	800acf2 <_strtod_l+0x53a>
 800ac10:	f015 030f 	ands.w	r3, r5, #15
 800ac14:	d00a      	beq.n	800ac2c <_strtod_l+0x474>
 800ac16:	494b      	ldr	r1, [pc, #300]	; (800ad44 <_strtod_l+0x58c>)
 800ac18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac1c:	4642      	mov	r2, r8
 800ac1e:	464b      	mov	r3, r9
 800ac20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac24:	f7f5 fce8 	bl	80005f8 <__aeabi_dmul>
 800ac28:	4680      	mov	r8, r0
 800ac2a:	4689      	mov	r9, r1
 800ac2c:	f035 050f 	bics.w	r5, r5, #15
 800ac30:	d04d      	beq.n	800acce <_strtod_l+0x516>
 800ac32:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800ac36:	dd22      	ble.n	800ac7e <_strtod_l+0x4c6>
 800ac38:	2500      	movs	r5, #0
 800ac3a:	46ab      	mov	fp, r5
 800ac3c:	9509      	str	r5, [sp, #36]	; 0x24
 800ac3e:	9505      	str	r5, [sp, #20]
 800ac40:	2322      	movs	r3, #34	; 0x22
 800ac42:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800ad4c <_strtod_l+0x594>
 800ac46:	6023      	str	r3, [r4, #0]
 800ac48:	f04f 0800 	mov.w	r8, #0
 800ac4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	f43f aded 	beq.w	800a82e <_strtod_l+0x76>
 800ac54:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ac56:	4620      	mov	r0, r4
 800ac58:	f002 fd06 	bl	800d668 <_Bfree>
 800ac5c:	9905      	ldr	r1, [sp, #20]
 800ac5e:	4620      	mov	r0, r4
 800ac60:	f002 fd02 	bl	800d668 <_Bfree>
 800ac64:	4659      	mov	r1, fp
 800ac66:	4620      	mov	r0, r4
 800ac68:	f002 fcfe 	bl	800d668 <_Bfree>
 800ac6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ac6e:	4620      	mov	r0, r4
 800ac70:	f002 fcfa 	bl	800d668 <_Bfree>
 800ac74:	4629      	mov	r1, r5
 800ac76:	4620      	mov	r0, r4
 800ac78:	f002 fcf6 	bl	800d668 <_Bfree>
 800ac7c:	e5d7      	b.n	800a82e <_strtod_l+0x76>
 800ac7e:	4b32      	ldr	r3, [pc, #200]	; (800ad48 <_strtod_l+0x590>)
 800ac80:	9304      	str	r3, [sp, #16]
 800ac82:	2300      	movs	r3, #0
 800ac84:	112d      	asrs	r5, r5, #4
 800ac86:	4640      	mov	r0, r8
 800ac88:	4649      	mov	r1, r9
 800ac8a:	469a      	mov	sl, r3
 800ac8c:	2d01      	cmp	r5, #1
 800ac8e:	dc21      	bgt.n	800acd4 <_strtod_l+0x51c>
 800ac90:	b10b      	cbz	r3, 800ac96 <_strtod_l+0x4de>
 800ac92:	4680      	mov	r8, r0
 800ac94:	4689      	mov	r9, r1
 800ac96:	492c      	ldr	r1, [pc, #176]	; (800ad48 <_strtod_l+0x590>)
 800ac98:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ac9c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aca0:	4642      	mov	r2, r8
 800aca2:	464b      	mov	r3, r9
 800aca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aca8:	f7f5 fca6 	bl	80005f8 <__aeabi_dmul>
 800acac:	4b27      	ldr	r3, [pc, #156]	; (800ad4c <_strtod_l+0x594>)
 800acae:	460a      	mov	r2, r1
 800acb0:	400b      	ands	r3, r1
 800acb2:	4927      	ldr	r1, [pc, #156]	; (800ad50 <_strtod_l+0x598>)
 800acb4:	428b      	cmp	r3, r1
 800acb6:	4680      	mov	r8, r0
 800acb8:	d8be      	bhi.n	800ac38 <_strtod_l+0x480>
 800acba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800acbe:	428b      	cmp	r3, r1
 800acc0:	bf86      	itte	hi
 800acc2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800ad54 <_strtod_l+0x59c>
 800acc6:	f04f 38ff 	movhi.w	r8, #4294967295
 800acca:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800acce:	2300      	movs	r3, #0
 800acd0:	9304      	str	r3, [sp, #16]
 800acd2:	e07b      	b.n	800adcc <_strtod_l+0x614>
 800acd4:	07ea      	lsls	r2, r5, #31
 800acd6:	d505      	bpl.n	800ace4 <_strtod_l+0x52c>
 800acd8:	9b04      	ldr	r3, [sp, #16]
 800acda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acde:	f7f5 fc8b 	bl	80005f8 <__aeabi_dmul>
 800ace2:	2301      	movs	r3, #1
 800ace4:	9a04      	ldr	r2, [sp, #16]
 800ace6:	3208      	adds	r2, #8
 800ace8:	f10a 0a01 	add.w	sl, sl, #1
 800acec:	106d      	asrs	r5, r5, #1
 800acee:	9204      	str	r2, [sp, #16]
 800acf0:	e7cc      	b.n	800ac8c <_strtod_l+0x4d4>
 800acf2:	d0ec      	beq.n	800acce <_strtod_l+0x516>
 800acf4:	426d      	negs	r5, r5
 800acf6:	f015 020f 	ands.w	r2, r5, #15
 800acfa:	d00a      	beq.n	800ad12 <_strtod_l+0x55a>
 800acfc:	4b11      	ldr	r3, [pc, #68]	; (800ad44 <_strtod_l+0x58c>)
 800acfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad02:	4640      	mov	r0, r8
 800ad04:	4649      	mov	r1, r9
 800ad06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0a:	f7f5 fd9f 	bl	800084c <__aeabi_ddiv>
 800ad0e:	4680      	mov	r8, r0
 800ad10:	4689      	mov	r9, r1
 800ad12:	112d      	asrs	r5, r5, #4
 800ad14:	d0db      	beq.n	800acce <_strtod_l+0x516>
 800ad16:	2d1f      	cmp	r5, #31
 800ad18:	dd1e      	ble.n	800ad58 <_strtod_l+0x5a0>
 800ad1a:	2500      	movs	r5, #0
 800ad1c:	46ab      	mov	fp, r5
 800ad1e:	9509      	str	r5, [sp, #36]	; 0x24
 800ad20:	9505      	str	r5, [sp, #20]
 800ad22:	2322      	movs	r3, #34	; 0x22
 800ad24:	f04f 0800 	mov.w	r8, #0
 800ad28:	f04f 0900 	mov.w	r9, #0
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	e78d      	b.n	800ac4c <_strtod_l+0x494>
 800ad30:	0800eb1d 	.word	0x0800eb1d
 800ad34:	0800ead0 	.word	0x0800ead0
 800ad38:	0800eb15 	.word	0x0800eb15
 800ad3c:	0800eb4f 	.word	0x0800eb4f
 800ad40:	0800eee1 	.word	0x0800eee1
 800ad44:	0800ecc0 	.word	0x0800ecc0
 800ad48:	0800ec98 	.word	0x0800ec98
 800ad4c:	7ff00000 	.word	0x7ff00000
 800ad50:	7ca00000 	.word	0x7ca00000
 800ad54:	7fefffff 	.word	0x7fefffff
 800ad58:	f015 0310 	ands.w	r3, r5, #16
 800ad5c:	bf18      	it	ne
 800ad5e:	236a      	movne	r3, #106	; 0x6a
 800ad60:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b104 <_strtod_l+0x94c>
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	4640      	mov	r0, r8
 800ad68:	4649      	mov	r1, r9
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	07ea      	lsls	r2, r5, #31
 800ad6e:	d504      	bpl.n	800ad7a <_strtod_l+0x5c2>
 800ad70:	e9da 2300 	ldrd	r2, r3, [sl]
 800ad74:	f7f5 fc40 	bl	80005f8 <__aeabi_dmul>
 800ad78:	2301      	movs	r3, #1
 800ad7a:	106d      	asrs	r5, r5, #1
 800ad7c:	f10a 0a08 	add.w	sl, sl, #8
 800ad80:	d1f4      	bne.n	800ad6c <_strtod_l+0x5b4>
 800ad82:	b10b      	cbz	r3, 800ad88 <_strtod_l+0x5d0>
 800ad84:	4680      	mov	r8, r0
 800ad86:	4689      	mov	r9, r1
 800ad88:	9b04      	ldr	r3, [sp, #16]
 800ad8a:	b1bb      	cbz	r3, 800adbc <_strtod_l+0x604>
 800ad8c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ad90:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	4649      	mov	r1, r9
 800ad98:	dd10      	ble.n	800adbc <_strtod_l+0x604>
 800ad9a:	2b1f      	cmp	r3, #31
 800ad9c:	f340 811e 	ble.w	800afdc <_strtod_l+0x824>
 800ada0:	2b34      	cmp	r3, #52	; 0x34
 800ada2:	bfde      	ittt	le
 800ada4:	f04f 33ff 	movle.w	r3, #4294967295
 800ada8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800adac:	4093      	lslle	r3, r2
 800adae:	f04f 0800 	mov.w	r8, #0
 800adb2:	bfcc      	ite	gt
 800adb4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800adb8:	ea03 0901 	andle.w	r9, r3, r1
 800adbc:	2200      	movs	r2, #0
 800adbe:	2300      	movs	r3, #0
 800adc0:	4640      	mov	r0, r8
 800adc2:	4649      	mov	r1, r9
 800adc4:	f7f5 fe80 	bl	8000ac8 <__aeabi_dcmpeq>
 800adc8:	2800      	cmp	r0, #0
 800adca:	d1a6      	bne.n	800ad1a <_strtod_l+0x562>
 800adcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800add2:	4633      	mov	r3, r6
 800add4:	465a      	mov	r2, fp
 800add6:	4620      	mov	r0, r4
 800add8:	f002 fcae 	bl	800d738 <__s2b>
 800addc:	9009      	str	r0, [sp, #36]	; 0x24
 800adde:	2800      	cmp	r0, #0
 800ade0:	f43f af2a 	beq.w	800ac38 <_strtod_l+0x480>
 800ade4:	9a08      	ldr	r2, [sp, #32]
 800ade6:	9b05      	ldr	r3, [sp, #20]
 800ade8:	2a00      	cmp	r2, #0
 800adea:	eba3 0307 	sub.w	r3, r3, r7
 800adee:	bfa8      	it	ge
 800adf0:	2300      	movge	r3, #0
 800adf2:	930c      	str	r3, [sp, #48]	; 0x30
 800adf4:	2500      	movs	r5, #0
 800adf6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800adfa:	9312      	str	r3, [sp, #72]	; 0x48
 800adfc:	46ab      	mov	fp, r5
 800adfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae00:	4620      	mov	r0, r4
 800ae02:	6859      	ldr	r1, [r3, #4]
 800ae04:	f002 fbf0 	bl	800d5e8 <_Balloc>
 800ae08:	9005      	str	r0, [sp, #20]
 800ae0a:	2800      	cmp	r0, #0
 800ae0c:	f43f af18 	beq.w	800ac40 <_strtod_l+0x488>
 800ae10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae12:	691a      	ldr	r2, [r3, #16]
 800ae14:	3202      	adds	r2, #2
 800ae16:	f103 010c 	add.w	r1, r3, #12
 800ae1a:	0092      	lsls	r2, r2, #2
 800ae1c:	300c      	adds	r0, #12
 800ae1e:	f001 f8e7 	bl	800bff0 <memcpy>
 800ae22:	ec49 8b10 	vmov	d0, r8, r9
 800ae26:	aa18      	add	r2, sp, #96	; 0x60
 800ae28:	a917      	add	r1, sp, #92	; 0x5c
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f002 ffb8 	bl	800dda0 <__d2b>
 800ae30:	ec49 8b18 	vmov	d8, r8, r9
 800ae34:	9016      	str	r0, [sp, #88]	; 0x58
 800ae36:	2800      	cmp	r0, #0
 800ae38:	f43f af02 	beq.w	800ac40 <_strtod_l+0x488>
 800ae3c:	2101      	movs	r1, #1
 800ae3e:	4620      	mov	r0, r4
 800ae40:	f002 fd12 	bl	800d868 <__i2b>
 800ae44:	4683      	mov	fp, r0
 800ae46:	2800      	cmp	r0, #0
 800ae48:	f43f aefa 	beq.w	800ac40 <_strtod_l+0x488>
 800ae4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ae4e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ae50:	2e00      	cmp	r6, #0
 800ae52:	bfab      	itete	ge
 800ae54:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800ae56:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800ae58:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ae5a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800ae5e:	bfac      	ite	ge
 800ae60:	eb06 0a03 	addge.w	sl, r6, r3
 800ae64:	1b9f      	sublt	r7, r3, r6
 800ae66:	9b04      	ldr	r3, [sp, #16]
 800ae68:	1af6      	subs	r6, r6, r3
 800ae6a:	4416      	add	r6, r2
 800ae6c:	4ba0      	ldr	r3, [pc, #640]	; (800b0f0 <_strtod_l+0x938>)
 800ae6e:	3e01      	subs	r6, #1
 800ae70:	429e      	cmp	r6, r3
 800ae72:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ae76:	f280 80c4 	bge.w	800b002 <_strtod_l+0x84a>
 800ae7a:	1b9b      	subs	r3, r3, r6
 800ae7c:	2b1f      	cmp	r3, #31
 800ae7e:	eba2 0203 	sub.w	r2, r2, r3
 800ae82:	f04f 0101 	mov.w	r1, #1
 800ae86:	f300 80b0 	bgt.w	800afea <_strtod_l+0x832>
 800ae8a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae8e:	930e      	str	r3, [sp, #56]	; 0x38
 800ae90:	2300      	movs	r3, #0
 800ae92:	930d      	str	r3, [sp, #52]	; 0x34
 800ae94:	eb0a 0602 	add.w	r6, sl, r2
 800ae98:	9b04      	ldr	r3, [sp, #16]
 800ae9a:	45b2      	cmp	sl, r6
 800ae9c:	4417      	add	r7, r2
 800ae9e:	441f      	add	r7, r3
 800aea0:	4653      	mov	r3, sl
 800aea2:	bfa8      	it	ge
 800aea4:	4633      	movge	r3, r6
 800aea6:	42bb      	cmp	r3, r7
 800aea8:	bfa8      	it	ge
 800aeaa:	463b      	movge	r3, r7
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	bfc2      	ittt	gt
 800aeb0:	1af6      	subgt	r6, r6, r3
 800aeb2:	1aff      	subgt	r7, r7, r3
 800aeb4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800aeb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	dd17      	ble.n	800aeee <_strtod_l+0x736>
 800aebe:	4659      	mov	r1, fp
 800aec0:	461a      	mov	r2, r3
 800aec2:	4620      	mov	r0, r4
 800aec4:	f002 fd90 	bl	800d9e8 <__pow5mult>
 800aec8:	4683      	mov	fp, r0
 800aeca:	2800      	cmp	r0, #0
 800aecc:	f43f aeb8 	beq.w	800ac40 <_strtod_l+0x488>
 800aed0:	4601      	mov	r1, r0
 800aed2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aed4:	4620      	mov	r0, r4
 800aed6:	f002 fcdd 	bl	800d894 <__multiply>
 800aeda:	900b      	str	r0, [sp, #44]	; 0x2c
 800aedc:	2800      	cmp	r0, #0
 800aede:	f43f aeaf 	beq.w	800ac40 <_strtod_l+0x488>
 800aee2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aee4:	4620      	mov	r0, r4
 800aee6:	f002 fbbf 	bl	800d668 <_Bfree>
 800aeea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aeec:	9316      	str	r3, [sp, #88]	; 0x58
 800aeee:	2e00      	cmp	r6, #0
 800aef0:	f300 808c 	bgt.w	800b00c <_strtod_l+0x854>
 800aef4:	9b08      	ldr	r3, [sp, #32]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	dd08      	ble.n	800af0c <_strtod_l+0x754>
 800aefa:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aefc:	9905      	ldr	r1, [sp, #20]
 800aefe:	4620      	mov	r0, r4
 800af00:	f002 fd72 	bl	800d9e8 <__pow5mult>
 800af04:	9005      	str	r0, [sp, #20]
 800af06:	2800      	cmp	r0, #0
 800af08:	f43f ae9a 	beq.w	800ac40 <_strtod_l+0x488>
 800af0c:	2f00      	cmp	r7, #0
 800af0e:	dd08      	ble.n	800af22 <_strtod_l+0x76a>
 800af10:	9905      	ldr	r1, [sp, #20]
 800af12:	463a      	mov	r2, r7
 800af14:	4620      	mov	r0, r4
 800af16:	f002 fdc1 	bl	800da9c <__lshift>
 800af1a:	9005      	str	r0, [sp, #20]
 800af1c:	2800      	cmp	r0, #0
 800af1e:	f43f ae8f 	beq.w	800ac40 <_strtod_l+0x488>
 800af22:	f1ba 0f00 	cmp.w	sl, #0
 800af26:	dd08      	ble.n	800af3a <_strtod_l+0x782>
 800af28:	4659      	mov	r1, fp
 800af2a:	4652      	mov	r2, sl
 800af2c:	4620      	mov	r0, r4
 800af2e:	f002 fdb5 	bl	800da9c <__lshift>
 800af32:	4683      	mov	fp, r0
 800af34:	2800      	cmp	r0, #0
 800af36:	f43f ae83 	beq.w	800ac40 <_strtod_l+0x488>
 800af3a:	9a05      	ldr	r2, [sp, #20]
 800af3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800af3e:	4620      	mov	r0, r4
 800af40:	f002 fe34 	bl	800dbac <__mdiff>
 800af44:	4605      	mov	r5, r0
 800af46:	2800      	cmp	r0, #0
 800af48:	f43f ae7a 	beq.w	800ac40 <_strtod_l+0x488>
 800af4c:	68c3      	ldr	r3, [r0, #12]
 800af4e:	930b      	str	r3, [sp, #44]	; 0x2c
 800af50:	2300      	movs	r3, #0
 800af52:	60c3      	str	r3, [r0, #12]
 800af54:	4659      	mov	r1, fp
 800af56:	f002 fe0d 	bl	800db74 <__mcmp>
 800af5a:	2800      	cmp	r0, #0
 800af5c:	da60      	bge.n	800b020 <_strtod_l+0x868>
 800af5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af60:	ea53 0308 	orrs.w	r3, r3, r8
 800af64:	f040 8084 	bne.w	800b070 <_strtod_l+0x8b8>
 800af68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d17f      	bne.n	800b070 <_strtod_l+0x8b8>
 800af70:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800af74:	0d1b      	lsrs	r3, r3, #20
 800af76:	051b      	lsls	r3, r3, #20
 800af78:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800af7c:	d978      	bls.n	800b070 <_strtod_l+0x8b8>
 800af7e:	696b      	ldr	r3, [r5, #20]
 800af80:	b913      	cbnz	r3, 800af88 <_strtod_l+0x7d0>
 800af82:	692b      	ldr	r3, [r5, #16]
 800af84:	2b01      	cmp	r3, #1
 800af86:	dd73      	ble.n	800b070 <_strtod_l+0x8b8>
 800af88:	4629      	mov	r1, r5
 800af8a:	2201      	movs	r2, #1
 800af8c:	4620      	mov	r0, r4
 800af8e:	f002 fd85 	bl	800da9c <__lshift>
 800af92:	4659      	mov	r1, fp
 800af94:	4605      	mov	r5, r0
 800af96:	f002 fded 	bl	800db74 <__mcmp>
 800af9a:	2800      	cmp	r0, #0
 800af9c:	dd68      	ble.n	800b070 <_strtod_l+0x8b8>
 800af9e:	9904      	ldr	r1, [sp, #16]
 800afa0:	4a54      	ldr	r2, [pc, #336]	; (800b0f4 <_strtod_l+0x93c>)
 800afa2:	464b      	mov	r3, r9
 800afa4:	2900      	cmp	r1, #0
 800afa6:	f000 8084 	beq.w	800b0b2 <_strtod_l+0x8fa>
 800afaa:	ea02 0109 	and.w	r1, r2, r9
 800afae:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800afb2:	dc7e      	bgt.n	800b0b2 <_strtod_l+0x8fa>
 800afb4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800afb8:	f77f aeb3 	ble.w	800ad22 <_strtod_l+0x56a>
 800afbc:	4b4e      	ldr	r3, [pc, #312]	; (800b0f8 <_strtod_l+0x940>)
 800afbe:	4640      	mov	r0, r8
 800afc0:	4649      	mov	r1, r9
 800afc2:	2200      	movs	r2, #0
 800afc4:	f7f5 fb18 	bl	80005f8 <__aeabi_dmul>
 800afc8:	4b4a      	ldr	r3, [pc, #296]	; (800b0f4 <_strtod_l+0x93c>)
 800afca:	400b      	ands	r3, r1
 800afcc:	4680      	mov	r8, r0
 800afce:	4689      	mov	r9, r1
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f47f ae3f 	bne.w	800ac54 <_strtod_l+0x49c>
 800afd6:	2322      	movs	r3, #34	; 0x22
 800afd8:	6023      	str	r3, [r4, #0]
 800afda:	e63b      	b.n	800ac54 <_strtod_l+0x49c>
 800afdc:	f04f 32ff 	mov.w	r2, #4294967295
 800afe0:	fa02 f303 	lsl.w	r3, r2, r3
 800afe4:	ea03 0808 	and.w	r8, r3, r8
 800afe8:	e6e8      	b.n	800adbc <_strtod_l+0x604>
 800afea:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800afee:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800aff2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800aff6:	36e2      	adds	r6, #226	; 0xe2
 800aff8:	fa01 f306 	lsl.w	r3, r1, r6
 800affc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b000:	e748      	b.n	800ae94 <_strtod_l+0x6dc>
 800b002:	2100      	movs	r1, #0
 800b004:	2301      	movs	r3, #1
 800b006:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b00a:	e743      	b.n	800ae94 <_strtod_l+0x6dc>
 800b00c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b00e:	4632      	mov	r2, r6
 800b010:	4620      	mov	r0, r4
 800b012:	f002 fd43 	bl	800da9c <__lshift>
 800b016:	9016      	str	r0, [sp, #88]	; 0x58
 800b018:	2800      	cmp	r0, #0
 800b01a:	f47f af6b 	bne.w	800aef4 <_strtod_l+0x73c>
 800b01e:	e60f      	b.n	800ac40 <_strtod_l+0x488>
 800b020:	46ca      	mov	sl, r9
 800b022:	d171      	bne.n	800b108 <_strtod_l+0x950>
 800b024:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b026:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b02a:	b352      	cbz	r2, 800b082 <_strtod_l+0x8ca>
 800b02c:	4a33      	ldr	r2, [pc, #204]	; (800b0fc <_strtod_l+0x944>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d12a      	bne.n	800b088 <_strtod_l+0x8d0>
 800b032:	9b04      	ldr	r3, [sp, #16]
 800b034:	4641      	mov	r1, r8
 800b036:	b1fb      	cbz	r3, 800b078 <_strtod_l+0x8c0>
 800b038:	4b2e      	ldr	r3, [pc, #184]	; (800b0f4 <_strtod_l+0x93c>)
 800b03a:	ea09 0303 	and.w	r3, r9, r3
 800b03e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b042:	f04f 32ff 	mov.w	r2, #4294967295
 800b046:	d81a      	bhi.n	800b07e <_strtod_l+0x8c6>
 800b048:	0d1b      	lsrs	r3, r3, #20
 800b04a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b04e:	fa02 f303 	lsl.w	r3, r2, r3
 800b052:	4299      	cmp	r1, r3
 800b054:	d118      	bne.n	800b088 <_strtod_l+0x8d0>
 800b056:	4b2a      	ldr	r3, [pc, #168]	; (800b100 <_strtod_l+0x948>)
 800b058:	459a      	cmp	sl, r3
 800b05a:	d102      	bne.n	800b062 <_strtod_l+0x8aa>
 800b05c:	3101      	adds	r1, #1
 800b05e:	f43f adef 	beq.w	800ac40 <_strtod_l+0x488>
 800b062:	4b24      	ldr	r3, [pc, #144]	; (800b0f4 <_strtod_l+0x93c>)
 800b064:	ea0a 0303 	and.w	r3, sl, r3
 800b068:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b06c:	f04f 0800 	mov.w	r8, #0
 800b070:	9b04      	ldr	r3, [sp, #16]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d1a2      	bne.n	800afbc <_strtod_l+0x804>
 800b076:	e5ed      	b.n	800ac54 <_strtod_l+0x49c>
 800b078:	f04f 33ff 	mov.w	r3, #4294967295
 800b07c:	e7e9      	b.n	800b052 <_strtod_l+0x89a>
 800b07e:	4613      	mov	r3, r2
 800b080:	e7e7      	b.n	800b052 <_strtod_l+0x89a>
 800b082:	ea53 0308 	orrs.w	r3, r3, r8
 800b086:	d08a      	beq.n	800af9e <_strtod_l+0x7e6>
 800b088:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b08a:	b1e3      	cbz	r3, 800b0c6 <_strtod_l+0x90e>
 800b08c:	ea13 0f0a 	tst.w	r3, sl
 800b090:	d0ee      	beq.n	800b070 <_strtod_l+0x8b8>
 800b092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b094:	9a04      	ldr	r2, [sp, #16]
 800b096:	4640      	mov	r0, r8
 800b098:	4649      	mov	r1, r9
 800b09a:	b1c3      	cbz	r3, 800b0ce <_strtod_l+0x916>
 800b09c:	f7ff fb6f 	bl	800a77e <sulp>
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	460b      	mov	r3, r1
 800b0a4:	ec51 0b18 	vmov	r0, r1, d8
 800b0a8:	f7f5 f8f0 	bl	800028c <__adddf3>
 800b0ac:	4680      	mov	r8, r0
 800b0ae:	4689      	mov	r9, r1
 800b0b0:	e7de      	b.n	800b070 <_strtod_l+0x8b8>
 800b0b2:	4013      	ands	r3, r2
 800b0b4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b0b8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b0bc:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b0c0:	f04f 38ff 	mov.w	r8, #4294967295
 800b0c4:	e7d4      	b.n	800b070 <_strtod_l+0x8b8>
 800b0c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0c8:	ea13 0f08 	tst.w	r3, r8
 800b0cc:	e7e0      	b.n	800b090 <_strtod_l+0x8d8>
 800b0ce:	f7ff fb56 	bl	800a77e <sulp>
 800b0d2:	4602      	mov	r2, r0
 800b0d4:	460b      	mov	r3, r1
 800b0d6:	ec51 0b18 	vmov	r0, r1, d8
 800b0da:	f7f5 f8d5 	bl	8000288 <__aeabi_dsub>
 800b0de:	2200      	movs	r2, #0
 800b0e0:	2300      	movs	r3, #0
 800b0e2:	4680      	mov	r8, r0
 800b0e4:	4689      	mov	r9, r1
 800b0e6:	f7f5 fcef 	bl	8000ac8 <__aeabi_dcmpeq>
 800b0ea:	2800      	cmp	r0, #0
 800b0ec:	d0c0      	beq.n	800b070 <_strtod_l+0x8b8>
 800b0ee:	e618      	b.n	800ad22 <_strtod_l+0x56a>
 800b0f0:	fffffc02 	.word	0xfffffc02
 800b0f4:	7ff00000 	.word	0x7ff00000
 800b0f8:	39500000 	.word	0x39500000
 800b0fc:	000fffff 	.word	0x000fffff
 800b100:	7fefffff 	.word	0x7fefffff
 800b104:	0800eae8 	.word	0x0800eae8
 800b108:	4659      	mov	r1, fp
 800b10a:	4628      	mov	r0, r5
 800b10c:	f002 fea2 	bl	800de54 <__ratio>
 800b110:	ec57 6b10 	vmov	r6, r7, d0
 800b114:	ee10 0a10 	vmov	r0, s0
 800b118:	2200      	movs	r2, #0
 800b11a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b11e:	4639      	mov	r1, r7
 800b120:	f7f5 fce6 	bl	8000af0 <__aeabi_dcmple>
 800b124:	2800      	cmp	r0, #0
 800b126:	d071      	beq.n	800b20c <_strtod_l+0xa54>
 800b128:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d17c      	bne.n	800b228 <_strtod_l+0xa70>
 800b12e:	f1b8 0f00 	cmp.w	r8, #0
 800b132:	d15a      	bne.n	800b1ea <_strtod_l+0xa32>
 800b134:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d15d      	bne.n	800b1f8 <_strtod_l+0xa40>
 800b13c:	4b90      	ldr	r3, [pc, #576]	; (800b380 <_strtod_l+0xbc8>)
 800b13e:	2200      	movs	r2, #0
 800b140:	4630      	mov	r0, r6
 800b142:	4639      	mov	r1, r7
 800b144:	f7f5 fcca 	bl	8000adc <__aeabi_dcmplt>
 800b148:	2800      	cmp	r0, #0
 800b14a:	d15c      	bne.n	800b206 <_strtod_l+0xa4e>
 800b14c:	4630      	mov	r0, r6
 800b14e:	4639      	mov	r1, r7
 800b150:	4b8c      	ldr	r3, [pc, #560]	; (800b384 <_strtod_l+0xbcc>)
 800b152:	2200      	movs	r2, #0
 800b154:	f7f5 fa50 	bl	80005f8 <__aeabi_dmul>
 800b158:	4606      	mov	r6, r0
 800b15a:	460f      	mov	r7, r1
 800b15c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b160:	9606      	str	r6, [sp, #24]
 800b162:	9307      	str	r3, [sp, #28]
 800b164:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b168:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b16c:	4b86      	ldr	r3, [pc, #536]	; (800b388 <_strtod_l+0xbd0>)
 800b16e:	ea0a 0303 	and.w	r3, sl, r3
 800b172:	930d      	str	r3, [sp, #52]	; 0x34
 800b174:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b176:	4b85      	ldr	r3, [pc, #532]	; (800b38c <_strtod_l+0xbd4>)
 800b178:	429a      	cmp	r2, r3
 800b17a:	f040 8090 	bne.w	800b29e <_strtod_l+0xae6>
 800b17e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b182:	ec49 8b10 	vmov	d0, r8, r9
 800b186:	f002 fd9b 	bl	800dcc0 <__ulp>
 800b18a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b18e:	ec51 0b10 	vmov	r0, r1, d0
 800b192:	f7f5 fa31 	bl	80005f8 <__aeabi_dmul>
 800b196:	4642      	mov	r2, r8
 800b198:	464b      	mov	r3, r9
 800b19a:	f7f5 f877 	bl	800028c <__adddf3>
 800b19e:	460b      	mov	r3, r1
 800b1a0:	4979      	ldr	r1, [pc, #484]	; (800b388 <_strtod_l+0xbd0>)
 800b1a2:	4a7b      	ldr	r2, [pc, #492]	; (800b390 <_strtod_l+0xbd8>)
 800b1a4:	4019      	ands	r1, r3
 800b1a6:	4291      	cmp	r1, r2
 800b1a8:	4680      	mov	r8, r0
 800b1aa:	d944      	bls.n	800b236 <_strtod_l+0xa7e>
 800b1ac:	ee18 2a90 	vmov	r2, s17
 800b1b0:	4b78      	ldr	r3, [pc, #480]	; (800b394 <_strtod_l+0xbdc>)
 800b1b2:	429a      	cmp	r2, r3
 800b1b4:	d104      	bne.n	800b1c0 <_strtod_l+0xa08>
 800b1b6:	ee18 3a10 	vmov	r3, s16
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	f43f ad40 	beq.w	800ac40 <_strtod_l+0x488>
 800b1c0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b394 <_strtod_l+0xbdc>
 800b1c4:	f04f 38ff 	mov.w	r8, #4294967295
 800b1c8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b1ca:	4620      	mov	r0, r4
 800b1cc:	f002 fa4c 	bl	800d668 <_Bfree>
 800b1d0:	9905      	ldr	r1, [sp, #20]
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	f002 fa48 	bl	800d668 <_Bfree>
 800b1d8:	4659      	mov	r1, fp
 800b1da:	4620      	mov	r0, r4
 800b1dc:	f002 fa44 	bl	800d668 <_Bfree>
 800b1e0:	4629      	mov	r1, r5
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	f002 fa40 	bl	800d668 <_Bfree>
 800b1e8:	e609      	b.n	800adfe <_strtod_l+0x646>
 800b1ea:	f1b8 0f01 	cmp.w	r8, #1
 800b1ee:	d103      	bne.n	800b1f8 <_strtod_l+0xa40>
 800b1f0:	f1b9 0f00 	cmp.w	r9, #0
 800b1f4:	f43f ad95 	beq.w	800ad22 <_strtod_l+0x56a>
 800b1f8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b350 <_strtod_l+0xb98>
 800b1fc:	4f60      	ldr	r7, [pc, #384]	; (800b380 <_strtod_l+0xbc8>)
 800b1fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b202:	2600      	movs	r6, #0
 800b204:	e7ae      	b.n	800b164 <_strtod_l+0x9ac>
 800b206:	4f5f      	ldr	r7, [pc, #380]	; (800b384 <_strtod_l+0xbcc>)
 800b208:	2600      	movs	r6, #0
 800b20a:	e7a7      	b.n	800b15c <_strtod_l+0x9a4>
 800b20c:	4b5d      	ldr	r3, [pc, #372]	; (800b384 <_strtod_l+0xbcc>)
 800b20e:	4630      	mov	r0, r6
 800b210:	4639      	mov	r1, r7
 800b212:	2200      	movs	r2, #0
 800b214:	f7f5 f9f0 	bl	80005f8 <__aeabi_dmul>
 800b218:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b21a:	4606      	mov	r6, r0
 800b21c:	460f      	mov	r7, r1
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d09c      	beq.n	800b15c <_strtod_l+0x9a4>
 800b222:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b226:	e79d      	b.n	800b164 <_strtod_l+0x9ac>
 800b228:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b358 <_strtod_l+0xba0>
 800b22c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b230:	ec57 6b17 	vmov	r6, r7, d7
 800b234:	e796      	b.n	800b164 <_strtod_l+0x9ac>
 800b236:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b23a:	9b04      	ldr	r3, [sp, #16]
 800b23c:	46ca      	mov	sl, r9
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1c2      	bne.n	800b1c8 <_strtod_l+0xa10>
 800b242:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b246:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b248:	0d1b      	lsrs	r3, r3, #20
 800b24a:	051b      	lsls	r3, r3, #20
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d1bb      	bne.n	800b1c8 <_strtod_l+0xa10>
 800b250:	4630      	mov	r0, r6
 800b252:	4639      	mov	r1, r7
 800b254:	f7f5 fce0 	bl	8000c18 <__aeabi_d2lz>
 800b258:	f7f5 f9a0 	bl	800059c <__aeabi_l2d>
 800b25c:	4602      	mov	r2, r0
 800b25e:	460b      	mov	r3, r1
 800b260:	4630      	mov	r0, r6
 800b262:	4639      	mov	r1, r7
 800b264:	f7f5 f810 	bl	8000288 <__aeabi_dsub>
 800b268:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b26a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b26e:	ea43 0308 	orr.w	r3, r3, r8
 800b272:	4313      	orrs	r3, r2
 800b274:	4606      	mov	r6, r0
 800b276:	460f      	mov	r7, r1
 800b278:	d054      	beq.n	800b324 <_strtod_l+0xb6c>
 800b27a:	a339      	add	r3, pc, #228	; (adr r3, 800b360 <_strtod_l+0xba8>)
 800b27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b280:	f7f5 fc2c 	bl	8000adc <__aeabi_dcmplt>
 800b284:	2800      	cmp	r0, #0
 800b286:	f47f ace5 	bne.w	800ac54 <_strtod_l+0x49c>
 800b28a:	a337      	add	r3, pc, #220	; (adr r3, 800b368 <_strtod_l+0xbb0>)
 800b28c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b290:	4630      	mov	r0, r6
 800b292:	4639      	mov	r1, r7
 800b294:	f7f5 fc40 	bl	8000b18 <__aeabi_dcmpgt>
 800b298:	2800      	cmp	r0, #0
 800b29a:	d095      	beq.n	800b1c8 <_strtod_l+0xa10>
 800b29c:	e4da      	b.n	800ac54 <_strtod_l+0x49c>
 800b29e:	9b04      	ldr	r3, [sp, #16]
 800b2a0:	b333      	cbz	r3, 800b2f0 <_strtod_l+0xb38>
 800b2a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2a4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b2a8:	d822      	bhi.n	800b2f0 <_strtod_l+0xb38>
 800b2aa:	a331      	add	r3, pc, #196	; (adr r3, 800b370 <_strtod_l+0xbb8>)
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	4630      	mov	r0, r6
 800b2b2:	4639      	mov	r1, r7
 800b2b4:	f7f5 fc1c 	bl	8000af0 <__aeabi_dcmple>
 800b2b8:	b1a0      	cbz	r0, 800b2e4 <_strtod_l+0xb2c>
 800b2ba:	4639      	mov	r1, r7
 800b2bc:	4630      	mov	r0, r6
 800b2be:	f7f5 fc73 	bl	8000ba8 <__aeabi_d2uiz>
 800b2c2:	2801      	cmp	r0, #1
 800b2c4:	bf38      	it	cc
 800b2c6:	2001      	movcc	r0, #1
 800b2c8:	f7f5 f91c 	bl	8000504 <__aeabi_ui2d>
 800b2cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ce:	4606      	mov	r6, r0
 800b2d0:	460f      	mov	r7, r1
 800b2d2:	bb23      	cbnz	r3, 800b31e <_strtod_l+0xb66>
 800b2d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2d8:	9010      	str	r0, [sp, #64]	; 0x40
 800b2da:	9311      	str	r3, [sp, #68]	; 0x44
 800b2dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b2e0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b2e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2e8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b2ec:	1a9b      	subs	r3, r3, r2
 800b2ee:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b2f4:	eeb0 0a48 	vmov.f32	s0, s16
 800b2f8:	eef0 0a68 	vmov.f32	s1, s17
 800b2fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b300:	f002 fcde 	bl	800dcc0 <__ulp>
 800b304:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b308:	ec53 2b10 	vmov	r2, r3, d0
 800b30c:	f7f5 f974 	bl	80005f8 <__aeabi_dmul>
 800b310:	ec53 2b18 	vmov	r2, r3, d8
 800b314:	f7f4 ffba 	bl	800028c <__adddf3>
 800b318:	4680      	mov	r8, r0
 800b31a:	4689      	mov	r9, r1
 800b31c:	e78d      	b.n	800b23a <_strtod_l+0xa82>
 800b31e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b322:	e7db      	b.n	800b2dc <_strtod_l+0xb24>
 800b324:	a314      	add	r3, pc, #80	; (adr r3, 800b378 <_strtod_l+0xbc0>)
 800b326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b32a:	f7f5 fbd7 	bl	8000adc <__aeabi_dcmplt>
 800b32e:	e7b3      	b.n	800b298 <_strtod_l+0xae0>
 800b330:	2300      	movs	r3, #0
 800b332:	930a      	str	r3, [sp, #40]	; 0x28
 800b334:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b336:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b338:	6013      	str	r3, [r2, #0]
 800b33a:	f7ff ba7c 	b.w	800a836 <_strtod_l+0x7e>
 800b33e:	2a65      	cmp	r2, #101	; 0x65
 800b340:	f43f ab75 	beq.w	800aa2e <_strtod_l+0x276>
 800b344:	2a45      	cmp	r2, #69	; 0x45
 800b346:	f43f ab72 	beq.w	800aa2e <_strtod_l+0x276>
 800b34a:	2301      	movs	r3, #1
 800b34c:	f7ff bbaa 	b.w	800aaa4 <_strtod_l+0x2ec>
 800b350:	00000000 	.word	0x00000000
 800b354:	bff00000 	.word	0xbff00000
 800b358:	00000000 	.word	0x00000000
 800b35c:	3ff00000 	.word	0x3ff00000
 800b360:	94a03595 	.word	0x94a03595
 800b364:	3fdfffff 	.word	0x3fdfffff
 800b368:	35afe535 	.word	0x35afe535
 800b36c:	3fe00000 	.word	0x3fe00000
 800b370:	ffc00000 	.word	0xffc00000
 800b374:	41dfffff 	.word	0x41dfffff
 800b378:	94a03595 	.word	0x94a03595
 800b37c:	3fcfffff 	.word	0x3fcfffff
 800b380:	3ff00000 	.word	0x3ff00000
 800b384:	3fe00000 	.word	0x3fe00000
 800b388:	7ff00000 	.word	0x7ff00000
 800b38c:	7fe00000 	.word	0x7fe00000
 800b390:	7c9fffff 	.word	0x7c9fffff
 800b394:	7fefffff 	.word	0x7fefffff

0800b398 <strtod>:
 800b398:	460a      	mov	r2, r1
 800b39a:	4601      	mov	r1, r0
 800b39c:	4802      	ldr	r0, [pc, #8]	; (800b3a8 <strtod+0x10>)
 800b39e:	4b03      	ldr	r3, [pc, #12]	; (800b3ac <strtod+0x14>)
 800b3a0:	6800      	ldr	r0, [r0, #0]
 800b3a2:	f7ff ba09 	b.w	800a7b8 <_strtod_l>
 800b3a6:	bf00      	nop
 800b3a8:	200001d0 	.word	0x200001d0
 800b3ac:	20000018 	.word	0x20000018

0800b3b0 <__cvt>:
 800b3b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b3b4:	ec55 4b10 	vmov	r4, r5, d0
 800b3b8:	2d00      	cmp	r5, #0
 800b3ba:	460e      	mov	r6, r1
 800b3bc:	4619      	mov	r1, r3
 800b3be:	462b      	mov	r3, r5
 800b3c0:	bfbb      	ittet	lt
 800b3c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b3c6:	461d      	movlt	r5, r3
 800b3c8:	2300      	movge	r3, #0
 800b3ca:	232d      	movlt	r3, #45	; 0x2d
 800b3cc:	700b      	strb	r3, [r1, #0]
 800b3ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b3d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b3d4:	4691      	mov	r9, r2
 800b3d6:	f023 0820 	bic.w	r8, r3, #32
 800b3da:	bfbc      	itt	lt
 800b3dc:	4622      	movlt	r2, r4
 800b3de:	4614      	movlt	r4, r2
 800b3e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3e4:	d005      	beq.n	800b3f2 <__cvt+0x42>
 800b3e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b3ea:	d100      	bne.n	800b3ee <__cvt+0x3e>
 800b3ec:	3601      	adds	r6, #1
 800b3ee:	2102      	movs	r1, #2
 800b3f0:	e000      	b.n	800b3f4 <__cvt+0x44>
 800b3f2:	2103      	movs	r1, #3
 800b3f4:	ab03      	add	r3, sp, #12
 800b3f6:	9301      	str	r3, [sp, #4]
 800b3f8:	ab02      	add	r3, sp, #8
 800b3fa:	9300      	str	r3, [sp, #0]
 800b3fc:	ec45 4b10 	vmov	d0, r4, r5
 800b400:	4653      	mov	r3, sl
 800b402:	4632      	mov	r2, r6
 800b404:	f000 fe94 	bl	800c130 <_dtoa_r>
 800b408:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b40c:	4607      	mov	r7, r0
 800b40e:	d102      	bne.n	800b416 <__cvt+0x66>
 800b410:	f019 0f01 	tst.w	r9, #1
 800b414:	d022      	beq.n	800b45c <__cvt+0xac>
 800b416:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b41a:	eb07 0906 	add.w	r9, r7, r6
 800b41e:	d110      	bne.n	800b442 <__cvt+0x92>
 800b420:	783b      	ldrb	r3, [r7, #0]
 800b422:	2b30      	cmp	r3, #48	; 0x30
 800b424:	d10a      	bne.n	800b43c <__cvt+0x8c>
 800b426:	2200      	movs	r2, #0
 800b428:	2300      	movs	r3, #0
 800b42a:	4620      	mov	r0, r4
 800b42c:	4629      	mov	r1, r5
 800b42e:	f7f5 fb4b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b432:	b918      	cbnz	r0, 800b43c <__cvt+0x8c>
 800b434:	f1c6 0601 	rsb	r6, r6, #1
 800b438:	f8ca 6000 	str.w	r6, [sl]
 800b43c:	f8da 3000 	ldr.w	r3, [sl]
 800b440:	4499      	add	r9, r3
 800b442:	2200      	movs	r2, #0
 800b444:	2300      	movs	r3, #0
 800b446:	4620      	mov	r0, r4
 800b448:	4629      	mov	r1, r5
 800b44a:	f7f5 fb3d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b44e:	b108      	cbz	r0, 800b454 <__cvt+0xa4>
 800b450:	f8cd 900c 	str.w	r9, [sp, #12]
 800b454:	2230      	movs	r2, #48	; 0x30
 800b456:	9b03      	ldr	r3, [sp, #12]
 800b458:	454b      	cmp	r3, r9
 800b45a:	d307      	bcc.n	800b46c <__cvt+0xbc>
 800b45c:	9b03      	ldr	r3, [sp, #12]
 800b45e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b460:	1bdb      	subs	r3, r3, r7
 800b462:	4638      	mov	r0, r7
 800b464:	6013      	str	r3, [r2, #0]
 800b466:	b004      	add	sp, #16
 800b468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b46c:	1c59      	adds	r1, r3, #1
 800b46e:	9103      	str	r1, [sp, #12]
 800b470:	701a      	strb	r2, [r3, #0]
 800b472:	e7f0      	b.n	800b456 <__cvt+0xa6>

0800b474 <__exponent>:
 800b474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b476:	4603      	mov	r3, r0
 800b478:	2900      	cmp	r1, #0
 800b47a:	bfb8      	it	lt
 800b47c:	4249      	neglt	r1, r1
 800b47e:	f803 2b02 	strb.w	r2, [r3], #2
 800b482:	bfb4      	ite	lt
 800b484:	222d      	movlt	r2, #45	; 0x2d
 800b486:	222b      	movge	r2, #43	; 0x2b
 800b488:	2909      	cmp	r1, #9
 800b48a:	7042      	strb	r2, [r0, #1]
 800b48c:	dd2a      	ble.n	800b4e4 <__exponent+0x70>
 800b48e:	f10d 0207 	add.w	r2, sp, #7
 800b492:	4617      	mov	r7, r2
 800b494:	260a      	movs	r6, #10
 800b496:	4694      	mov	ip, r2
 800b498:	fb91 f5f6 	sdiv	r5, r1, r6
 800b49c:	fb06 1415 	mls	r4, r6, r5, r1
 800b4a0:	3430      	adds	r4, #48	; 0x30
 800b4a2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b4a6:	460c      	mov	r4, r1
 800b4a8:	2c63      	cmp	r4, #99	; 0x63
 800b4aa:	f102 32ff 	add.w	r2, r2, #4294967295
 800b4ae:	4629      	mov	r1, r5
 800b4b0:	dcf1      	bgt.n	800b496 <__exponent+0x22>
 800b4b2:	3130      	adds	r1, #48	; 0x30
 800b4b4:	f1ac 0402 	sub.w	r4, ip, #2
 800b4b8:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b4bc:	1c41      	adds	r1, r0, #1
 800b4be:	4622      	mov	r2, r4
 800b4c0:	42ba      	cmp	r2, r7
 800b4c2:	d30a      	bcc.n	800b4da <__exponent+0x66>
 800b4c4:	f10d 0209 	add.w	r2, sp, #9
 800b4c8:	eba2 020c 	sub.w	r2, r2, ip
 800b4cc:	42bc      	cmp	r4, r7
 800b4ce:	bf88      	it	hi
 800b4d0:	2200      	movhi	r2, #0
 800b4d2:	4413      	add	r3, r2
 800b4d4:	1a18      	subs	r0, r3, r0
 800b4d6:	b003      	add	sp, #12
 800b4d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4da:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b4de:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b4e2:	e7ed      	b.n	800b4c0 <__exponent+0x4c>
 800b4e4:	2330      	movs	r3, #48	; 0x30
 800b4e6:	3130      	adds	r1, #48	; 0x30
 800b4e8:	7083      	strb	r3, [r0, #2]
 800b4ea:	70c1      	strb	r1, [r0, #3]
 800b4ec:	1d03      	adds	r3, r0, #4
 800b4ee:	e7f1      	b.n	800b4d4 <__exponent+0x60>

0800b4f0 <_printf_float>:
 800b4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4f4:	ed2d 8b02 	vpush	{d8}
 800b4f8:	b08d      	sub	sp, #52	; 0x34
 800b4fa:	460c      	mov	r4, r1
 800b4fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b500:	4616      	mov	r6, r2
 800b502:	461f      	mov	r7, r3
 800b504:	4605      	mov	r5, r0
 800b506:	f000 fcfd 	bl	800bf04 <_localeconv_r>
 800b50a:	f8d0 a000 	ldr.w	sl, [r0]
 800b50e:	4650      	mov	r0, sl
 800b510:	f7f4 feae 	bl	8000270 <strlen>
 800b514:	2300      	movs	r3, #0
 800b516:	930a      	str	r3, [sp, #40]	; 0x28
 800b518:	6823      	ldr	r3, [r4, #0]
 800b51a:	9305      	str	r3, [sp, #20]
 800b51c:	f8d8 3000 	ldr.w	r3, [r8]
 800b520:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b524:	3307      	adds	r3, #7
 800b526:	f023 0307 	bic.w	r3, r3, #7
 800b52a:	f103 0208 	add.w	r2, r3, #8
 800b52e:	f8c8 2000 	str.w	r2, [r8]
 800b532:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b536:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b53a:	9307      	str	r3, [sp, #28]
 800b53c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b540:	ee08 0a10 	vmov	s16, r0
 800b544:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b548:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b54c:	4b9e      	ldr	r3, [pc, #632]	; (800b7c8 <_printf_float+0x2d8>)
 800b54e:	f04f 32ff 	mov.w	r2, #4294967295
 800b552:	f7f5 faeb 	bl	8000b2c <__aeabi_dcmpun>
 800b556:	bb88      	cbnz	r0, 800b5bc <_printf_float+0xcc>
 800b558:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b55c:	4b9a      	ldr	r3, [pc, #616]	; (800b7c8 <_printf_float+0x2d8>)
 800b55e:	f04f 32ff 	mov.w	r2, #4294967295
 800b562:	f7f5 fac5 	bl	8000af0 <__aeabi_dcmple>
 800b566:	bb48      	cbnz	r0, 800b5bc <_printf_float+0xcc>
 800b568:	2200      	movs	r2, #0
 800b56a:	2300      	movs	r3, #0
 800b56c:	4640      	mov	r0, r8
 800b56e:	4649      	mov	r1, r9
 800b570:	f7f5 fab4 	bl	8000adc <__aeabi_dcmplt>
 800b574:	b110      	cbz	r0, 800b57c <_printf_float+0x8c>
 800b576:	232d      	movs	r3, #45	; 0x2d
 800b578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b57c:	4a93      	ldr	r2, [pc, #588]	; (800b7cc <_printf_float+0x2dc>)
 800b57e:	4b94      	ldr	r3, [pc, #592]	; (800b7d0 <_printf_float+0x2e0>)
 800b580:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b584:	bf94      	ite	ls
 800b586:	4690      	movls	r8, r2
 800b588:	4698      	movhi	r8, r3
 800b58a:	2303      	movs	r3, #3
 800b58c:	6123      	str	r3, [r4, #16]
 800b58e:	9b05      	ldr	r3, [sp, #20]
 800b590:	f023 0304 	bic.w	r3, r3, #4
 800b594:	6023      	str	r3, [r4, #0]
 800b596:	f04f 0900 	mov.w	r9, #0
 800b59a:	9700      	str	r7, [sp, #0]
 800b59c:	4633      	mov	r3, r6
 800b59e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b5a0:	4621      	mov	r1, r4
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f000 f9da 	bl	800b95c <_printf_common>
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	f040 8090 	bne.w	800b6ce <_printf_float+0x1de>
 800b5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b2:	b00d      	add	sp, #52	; 0x34
 800b5b4:	ecbd 8b02 	vpop	{d8}
 800b5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5bc:	4642      	mov	r2, r8
 800b5be:	464b      	mov	r3, r9
 800b5c0:	4640      	mov	r0, r8
 800b5c2:	4649      	mov	r1, r9
 800b5c4:	f7f5 fab2 	bl	8000b2c <__aeabi_dcmpun>
 800b5c8:	b140      	cbz	r0, 800b5dc <_printf_float+0xec>
 800b5ca:	464b      	mov	r3, r9
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	bfbc      	itt	lt
 800b5d0:	232d      	movlt	r3, #45	; 0x2d
 800b5d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b5d6:	4a7f      	ldr	r2, [pc, #508]	; (800b7d4 <_printf_float+0x2e4>)
 800b5d8:	4b7f      	ldr	r3, [pc, #508]	; (800b7d8 <_printf_float+0x2e8>)
 800b5da:	e7d1      	b.n	800b580 <_printf_float+0x90>
 800b5dc:	6863      	ldr	r3, [r4, #4]
 800b5de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b5e2:	9206      	str	r2, [sp, #24]
 800b5e4:	1c5a      	adds	r2, r3, #1
 800b5e6:	d13f      	bne.n	800b668 <_printf_float+0x178>
 800b5e8:	2306      	movs	r3, #6
 800b5ea:	6063      	str	r3, [r4, #4]
 800b5ec:	9b05      	ldr	r3, [sp, #20]
 800b5ee:	6861      	ldr	r1, [r4, #4]
 800b5f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	9303      	str	r3, [sp, #12]
 800b5f8:	ab0a      	add	r3, sp, #40	; 0x28
 800b5fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b5fe:	ab09      	add	r3, sp, #36	; 0x24
 800b600:	ec49 8b10 	vmov	d0, r8, r9
 800b604:	9300      	str	r3, [sp, #0]
 800b606:	6022      	str	r2, [r4, #0]
 800b608:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b60c:	4628      	mov	r0, r5
 800b60e:	f7ff fecf 	bl	800b3b0 <__cvt>
 800b612:	9b06      	ldr	r3, [sp, #24]
 800b614:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b616:	2b47      	cmp	r3, #71	; 0x47
 800b618:	4680      	mov	r8, r0
 800b61a:	d108      	bne.n	800b62e <_printf_float+0x13e>
 800b61c:	1cc8      	adds	r0, r1, #3
 800b61e:	db02      	blt.n	800b626 <_printf_float+0x136>
 800b620:	6863      	ldr	r3, [r4, #4]
 800b622:	4299      	cmp	r1, r3
 800b624:	dd41      	ble.n	800b6aa <_printf_float+0x1ba>
 800b626:	f1ab 0302 	sub.w	r3, fp, #2
 800b62a:	fa5f fb83 	uxtb.w	fp, r3
 800b62e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b632:	d820      	bhi.n	800b676 <_printf_float+0x186>
 800b634:	3901      	subs	r1, #1
 800b636:	465a      	mov	r2, fp
 800b638:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b63c:	9109      	str	r1, [sp, #36]	; 0x24
 800b63e:	f7ff ff19 	bl	800b474 <__exponent>
 800b642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b644:	1813      	adds	r3, r2, r0
 800b646:	2a01      	cmp	r2, #1
 800b648:	4681      	mov	r9, r0
 800b64a:	6123      	str	r3, [r4, #16]
 800b64c:	dc02      	bgt.n	800b654 <_printf_float+0x164>
 800b64e:	6822      	ldr	r2, [r4, #0]
 800b650:	07d2      	lsls	r2, r2, #31
 800b652:	d501      	bpl.n	800b658 <_printf_float+0x168>
 800b654:	3301      	adds	r3, #1
 800b656:	6123      	str	r3, [r4, #16]
 800b658:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d09c      	beq.n	800b59a <_printf_float+0xaa>
 800b660:	232d      	movs	r3, #45	; 0x2d
 800b662:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b666:	e798      	b.n	800b59a <_printf_float+0xaa>
 800b668:	9a06      	ldr	r2, [sp, #24]
 800b66a:	2a47      	cmp	r2, #71	; 0x47
 800b66c:	d1be      	bne.n	800b5ec <_printf_float+0xfc>
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d1bc      	bne.n	800b5ec <_printf_float+0xfc>
 800b672:	2301      	movs	r3, #1
 800b674:	e7b9      	b.n	800b5ea <_printf_float+0xfa>
 800b676:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b67a:	d118      	bne.n	800b6ae <_printf_float+0x1be>
 800b67c:	2900      	cmp	r1, #0
 800b67e:	6863      	ldr	r3, [r4, #4]
 800b680:	dd0b      	ble.n	800b69a <_printf_float+0x1aa>
 800b682:	6121      	str	r1, [r4, #16]
 800b684:	b913      	cbnz	r3, 800b68c <_printf_float+0x19c>
 800b686:	6822      	ldr	r2, [r4, #0]
 800b688:	07d0      	lsls	r0, r2, #31
 800b68a:	d502      	bpl.n	800b692 <_printf_float+0x1a2>
 800b68c:	3301      	adds	r3, #1
 800b68e:	440b      	add	r3, r1
 800b690:	6123      	str	r3, [r4, #16]
 800b692:	65a1      	str	r1, [r4, #88]	; 0x58
 800b694:	f04f 0900 	mov.w	r9, #0
 800b698:	e7de      	b.n	800b658 <_printf_float+0x168>
 800b69a:	b913      	cbnz	r3, 800b6a2 <_printf_float+0x1b2>
 800b69c:	6822      	ldr	r2, [r4, #0]
 800b69e:	07d2      	lsls	r2, r2, #31
 800b6a0:	d501      	bpl.n	800b6a6 <_printf_float+0x1b6>
 800b6a2:	3302      	adds	r3, #2
 800b6a4:	e7f4      	b.n	800b690 <_printf_float+0x1a0>
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e7f2      	b.n	800b690 <_printf_float+0x1a0>
 800b6aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b6ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b0:	4299      	cmp	r1, r3
 800b6b2:	db05      	blt.n	800b6c0 <_printf_float+0x1d0>
 800b6b4:	6823      	ldr	r3, [r4, #0]
 800b6b6:	6121      	str	r1, [r4, #16]
 800b6b8:	07d8      	lsls	r0, r3, #31
 800b6ba:	d5ea      	bpl.n	800b692 <_printf_float+0x1a2>
 800b6bc:	1c4b      	adds	r3, r1, #1
 800b6be:	e7e7      	b.n	800b690 <_printf_float+0x1a0>
 800b6c0:	2900      	cmp	r1, #0
 800b6c2:	bfd4      	ite	le
 800b6c4:	f1c1 0202 	rsble	r2, r1, #2
 800b6c8:	2201      	movgt	r2, #1
 800b6ca:	4413      	add	r3, r2
 800b6cc:	e7e0      	b.n	800b690 <_printf_float+0x1a0>
 800b6ce:	6823      	ldr	r3, [r4, #0]
 800b6d0:	055a      	lsls	r2, r3, #21
 800b6d2:	d407      	bmi.n	800b6e4 <_printf_float+0x1f4>
 800b6d4:	6923      	ldr	r3, [r4, #16]
 800b6d6:	4642      	mov	r2, r8
 800b6d8:	4631      	mov	r1, r6
 800b6da:	4628      	mov	r0, r5
 800b6dc:	47b8      	blx	r7
 800b6de:	3001      	adds	r0, #1
 800b6e0:	d12c      	bne.n	800b73c <_printf_float+0x24c>
 800b6e2:	e764      	b.n	800b5ae <_printf_float+0xbe>
 800b6e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b6e8:	f240 80e0 	bls.w	800b8ac <_printf_float+0x3bc>
 800b6ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	f7f5 f9e8 	bl	8000ac8 <__aeabi_dcmpeq>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d034      	beq.n	800b766 <_printf_float+0x276>
 800b6fc:	4a37      	ldr	r2, [pc, #220]	; (800b7dc <_printf_float+0x2ec>)
 800b6fe:	2301      	movs	r3, #1
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	47b8      	blx	r7
 800b706:	3001      	adds	r0, #1
 800b708:	f43f af51 	beq.w	800b5ae <_printf_float+0xbe>
 800b70c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b710:	429a      	cmp	r2, r3
 800b712:	db02      	blt.n	800b71a <_printf_float+0x22a>
 800b714:	6823      	ldr	r3, [r4, #0]
 800b716:	07d8      	lsls	r0, r3, #31
 800b718:	d510      	bpl.n	800b73c <_printf_float+0x24c>
 800b71a:	ee18 3a10 	vmov	r3, s16
 800b71e:	4652      	mov	r2, sl
 800b720:	4631      	mov	r1, r6
 800b722:	4628      	mov	r0, r5
 800b724:	47b8      	blx	r7
 800b726:	3001      	adds	r0, #1
 800b728:	f43f af41 	beq.w	800b5ae <_printf_float+0xbe>
 800b72c:	f04f 0800 	mov.w	r8, #0
 800b730:	f104 091a 	add.w	r9, r4, #26
 800b734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b736:	3b01      	subs	r3, #1
 800b738:	4543      	cmp	r3, r8
 800b73a:	dc09      	bgt.n	800b750 <_printf_float+0x260>
 800b73c:	6823      	ldr	r3, [r4, #0]
 800b73e:	079b      	lsls	r3, r3, #30
 800b740:	f100 8107 	bmi.w	800b952 <_printf_float+0x462>
 800b744:	68e0      	ldr	r0, [r4, #12]
 800b746:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b748:	4298      	cmp	r0, r3
 800b74a:	bfb8      	it	lt
 800b74c:	4618      	movlt	r0, r3
 800b74e:	e730      	b.n	800b5b2 <_printf_float+0xc2>
 800b750:	2301      	movs	r3, #1
 800b752:	464a      	mov	r2, r9
 800b754:	4631      	mov	r1, r6
 800b756:	4628      	mov	r0, r5
 800b758:	47b8      	blx	r7
 800b75a:	3001      	adds	r0, #1
 800b75c:	f43f af27 	beq.w	800b5ae <_printf_float+0xbe>
 800b760:	f108 0801 	add.w	r8, r8, #1
 800b764:	e7e6      	b.n	800b734 <_printf_float+0x244>
 800b766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b768:	2b00      	cmp	r3, #0
 800b76a:	dc39      	bgt.n	800b7e0 <_printf_float+0x2f0>
 800b76c:	4a1b      	ldr	r2, [pc, #108]	; (800b7dc <_printf_float+0x2ec>)
 800b76e:	2301      	movs	r3, #1
 800b770:	4631      	mov	r1, r6
 800b772:	4628      	mov	r0, r5
 800b774:	47b8      	blx	r7
 800b776:	3001      	adds	r0, #1
 800b778:	f43f af19 	beq.w	800b5ae <_printf_float+0xbe>
 800b77c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b780:	4313      	orrs	r3, r2
 800b782:	d102      	bne.n	800b78a <_printf_float+0x29a>
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	07d9      	lsls	r1, r3, #31
 800b788:	d5d8      	bpl.n	800b73c <_printf_float+0x24c>
 800b78a:	ee18 3a10 	vmov	r3, s16
 800b78e:	4652      	mov	r2, sl
 800b790:	4631      	mov	r1, r6
 800b792:	4628      	mov	r0, r5
 800b794:	47b8      	blx	r7
 800b796:	3001      	adds	r0, #1
 800b798:	f43f af09 	beq.w	800b5ae <_printf_float+0xbe>
 800b79c:	f04f 0900 	mov.w	r9, #0
 800b7a0:	f104 0a1a 	add.w	sl, r4, #26
 800b7a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a6:	425b      	negs	r3, r3
 800b7a8:	454b      	cmp	r3, r9
 800b7aa:	dc01      	bgt.n	800b7b0 <_printf_float+0x2c0>
 800b7ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7ae:	e792      	b.n	800b6d6 <_printf_float+0x1e6>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	4652      	mov	r2, sl
 800b7b4:	4631      	mov	r1, r6
 800b7b6:	4628      	mov	r0, r5
 800b7b8:	47b8      	blx	r7
 800b7ba:	3001      	adds	r0, #1
 800b7bc:	f43f aef7 	beq.w	800b5ae <_printf_float+0xbe>
 800b7c0:	f109 0901 	add.w	r9, r9, #1
 800b7c4:	e7ee      	b.n	800b7a4 <_printf_float+0x2b4>
 800b7c6:	bf00      	nop
 800b7c8:	7fefffff 	.word	0x7fefffff
 800b7cc:	0800eb10 	.word	0x0800eb10
 800b7d0:	0800eb14 	.word	0x0800eb14
 800b7d4:	0800eb18 	.word	0x0800eb18
 800b7d8:	0800eb1c 	.word	0x0800eb1c
 800b7dc:	0800eb20 	.word	0x0800eb20
 800b7e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	bfa8      	it	ge
 800b7e8:	461a      	movge	r2, r3
 800b7ea:	2a00      	cmp	r2, #0
 800b7ec:	4691      	mov	r9, r2
 800b7ee:	dc37      	bgt.n	800b860 <_printf_float+0x370>
 800b7f0:	f04f 0b00 	mov.w	fp, #0
 800b7f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7f8:	f104 021a 	add.w	r2, r4, #26
 800b7fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7fe:	9305      	str	r3, [sp, #20]
 800b800:	eba3 0309 	sub.w	r3, r3, r9
 800b804:	455b      	cmp	r3, fp
 800b806:	dc33      	bgt.n	800b870 <_printf_float+0x380>
 800b808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b80c:	429a      	cmp	r2, r3
 800b80e:	db3b      	blt.n	800b888 <_printf_float+0x398>
 800b810:	6823      	ldr	r3, [r4, #0]
 800b812:	07da      	lsls	r2, r3, #31
 800b814:	d438      	bmi.n	800b888 <_printf_float+0x398>
 800b816:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b81a:	eba2 0903 	sub.w	r9, r2, r3
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	1ad2      	subs	r2, r2, r3
 800b822:	4591      	cmp	r9, r2
 800b824:	bfa8      	it	ge
 800b826:	4691      	movge	r9, r2
 800b828:	f1b9 0f00 	cmp.w	r9, #0
 800b82c:	dc35      	bgt.n	800b89a <_printf_float+0x3aa>
 800b82e:	f04f 0800 	mov.w	r8, #0
 800b832:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b836:	f104 0a1a 	add.w	sl, r4, #26
 800b83a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b83e:	1a9b      	subs	r3, r3, r2
 800b840:	eba3 0309 	sub.w	r3, r3, r9
 800b844:	4543      	cmp	r3, r8
 800b846:	f77f af79 	ble.w	800b73c <_printf_float+0x24c>
 800b84a:	2301      	movs	r3, #1
 800b84c:	4652      	mov	r2, sl
 800b84e:	4631      	mov	r1, r6
 800b850:	4628      	mov	r0, r5
 800b852:	47b8      	blx	r7
 800b854:	3001      	adds	r0, #1
 800b856:	f43f aeaa 	beq.w	800b5ae <_printf_float+0xbe>
 800b85a:	f108 0801 	add.w	r8, r8, #1
 800b85e:	e7ec      	b.n	800b83a <_printf_float+0x34a>
 800b860:	4613      	mov	r3, r2
 800b862:	4631      	mov	r1, r6
 800b864:	4642      	mov	r2, r8
 800b866:	4628      	mov	r0, r5
 800b868:	47b8      	blx	r7
 800b86a:	3001      	adds	r0, #1
 800b86c:	d1c0      	bne.n	800b7f0 <_printf_float+0x300>
 800b86e:	e69e      	b.n	800b5ae <_printf_float+0xbe>
 800b870:	2301      	movs	r3, #1
 800b872:	4631      	mov	r1, r6
 800b874:	4628      	mov	r0, r5
 800b876:	9205      	str	r2, [sp, #20]
 800b878:	47b8      	blx	r7
 800b87a:	3001      	adds	r0, #1
 800b87c:	f43f ae97 	beq.w	800b5ae <_printf_float+0xbe>
 800b880:	9a05      	ldr	r2, [sp, #20]
 800b882:	f10b 0b01 	add.w	fp, fp, #1
 800b886:	e7b9      	b.n	800b7fc <_printf_float+0x30c>
 800b888:	ee18 3a10 	vmov	r3, s16
 800b88c:	4652      	mov	r2, sl
 800b88e:	4631      	mov	r1, r6
 800b890:	4628      	mov	r0, r5
 800b892:	47b8      	blx	r7
 800b894:	3001      	adds	r0, #1
 800b896:	d1be      	bne.n	800b816 <_printf_float+0x326>
 800b898:	e689      	b.n	800b5ae <_printf_float+0xbe>
 800b89a:	9a05      	ldr	r2, [sp, #20]
 800b89c:	464b      	mov	r3, r9
 800b89e:	4442      	add	r2, r8
 800b8a0:	4631      	mov	r1, r6
 800b8a2:	4628      	mov	r0, r5
 800b8a4:	47b8      	blx	r7
 800b8a6:	3001      	adds	r0, #1
 800b8a8:	d1c1      	bne.n	800b82e <_printf_float+0x33e>
 800b8aa:	e680      	b.n	800b5ae <_printf_float+0xbe>
 800b8ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8ae:	2a01      	cmp	r2, #1
 800b8b0:	dc01      	bgt.n	800b8b6 <_printf_float+0x3c6>
 800b8b2:	07db      	lsls	r3, r3, #31
 800b8b4:	d53a      	bpl.n	800b92c <_printf_float+0x43c>
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	4642      	mov	r2, r8
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4628      	mov	r0, r5
 800b8be:	47b8      	blx	r7
 800b8c0:	3001      	adds	r0, #1
 800b8c2:	f43f ae74 	beq.w	800b5ae <_printf_float+0xbe>
 800b8c6:	ee18 3a10 	vmov	r3, s16
 800b8ca:	4652      	mov	r2, sl
 800b8cc:	4631      	mov	r1, r6
 800b8ce:	4628      	mov	r0, r5
 800b8d0:	47b8      	blx	r7
 800b8d2:	3001      	adds	r0, #1
 800b8d4:	f43f ae6b 	beq.w	800b5ae <_printf_float+0xbe>
 800b8d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b8dc:	2200      	movs	r2, #0
 800b8de:	2300      	movs	r3, #0
 800b8e0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b8e4:	f7f5 f8f0 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8e8:	b9d8      	cbnz	r0, 800b922 <_printf_float+0x432>
 800b8ea:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b8ee:	f108 0201 	add.w	r2, r8, #1
 800b8f2:	4631      	mov	r1, r6
 800b8f4:	4628      	mov	r0, r5
 800b8f6:	47b8      	blx	r7
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	d10e      	bne.n	800b91a <_printf_float+0x42a>
 800b8fc:	e657      	b.n	800b5ae <_printf_float+0xbe>
 800b8fe:	2301      	movs	r3, #1
 800b900:	4652      	mov	r2, sl
 800b902:	4631      	mov	r1, r6
 800b904:	4628      	mov	r0, r5
 800b906:	47b8      	blx	r7
 800b908:	3001      	adds	r0, #1
 800b90a:	f43f ae50 	beq.w	800b5ae <_printf_float+0xbe>
 800b90e:	f108 0801 	add.w	r8, r8, #1
 800b912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b914:	3b01      	subs	r3, #1
 800b916:	4543      	cmp	r3, r8
 800b918:	dcf1      	bgt.n	800b8fe <_printf_float+0x40e>
 800b91a:	464b      	mov	r3, r9
 800b91c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b920:	e6da      	b.n	800b6d8 <_printf_float+0x1e8>
 800b922:	f04f 0800 	mov.w	r8, #0
 800b926:	f104 0a1a 	add.w	sl, r4, #26
 800b92a:	e7f2      	b.n	800b912 <_printf_float+0x422>
 800b92c:	2301      	movs	r3, #1
 800b92e:	4642      	mov	r2, r8
 800b930:	e7df      	b.n	800b8f2 <_printf_float+0x402>
 800b932:	2301      	movs	r3, #1
 800b934:	464a      	mov	r2, r9
 800b936:	4631      	mov	r1, r6
 800b938:	4628      	mov	r0, r5
 800b93a:	47b8      	blx	r7
 800b93c:	3001      	adds	r0, #1
 800b93e:	f43f ae36 	beq.w	800b5ae <_printf_float+0xbe>
 800b942:	f108 0801 	add.w	r8, r8, #1
 800b946:	68e3      	ldr	r3, [r4, #12]
 800b948:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b94a:	1a5b      	subs	r3, r3, r1
 800b94c:	4543      	cmp	r3, r8
 800b94e:	dcf0      	bgt.n	800b932 <_printf_float+0x442>
 800b950:	e6f8      	b.n	800b744 <_printf_float+0x254>
 800b952:	f04f 0800 	mov.w	r8, #0
 800b956:	f104 0919 	add.w	r9, r4, #25
 800b95a:	e7f4      	b.n	800b946 <_printf_float+0x456>

0800b95c <_printf_common>:
 800b95c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b960:	4616      	mov	r6, r2
 800b962:	4699      	mov	r9, r3
 800b964:	688a      	ldr	r2, [r1, #8]
 800b966:	690b      	ldr	r3, [r1, #16]
 800b968:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b96c:	4293      	cmp	r3, r2
 800b96e:	bfb8      	it	lt
 800b970:	4613      	movlt	r3, r2
 800b972:	6033      	str	r3, [r6, #0]
 800b974:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b978:	4607      	mov	r7, r0
 800b97a:	460c      	mov	r4, r1
 800b97c:	b10a      	cbz	r2, 800b982 <_printf_common+0x26>
 800b97e:	3301      	adds	r3, #1
 800b980:	6033      	str	r3, [r6, #0]
 800b982:	6823      	ldr	r3, [r4, #0]
 800b984:	0699      	lsls	r1, r3, #26
 800b986:	bf42      	ittt	mi
 800b988:	6833      	ldrmi	r3, [r6, #0]
 800b98a:	3302      	addmi	r3, #2
 800b98c:	6033      	strmi	r3, [r6, #0]
 800b98e:	6825      	ldr	r5, [r4, #0]
 800b990:	f015 0506 	ands.w	r5, r5, #6
 800b994:	d106      	bne.n	800b9a4 <_printf_common+0x48>
 800b996:	f104 0a19 	add.w	sl, r4, #25
 800b99a:	68e3      	ldr	r3, [r4, #12]
 800b99c:	6832      	ldr	r2, [r6, #0]
 800b99e:	1a9b      	subs	r3, r3, r2
 800b9a0:	42ab      	cmp	r3, r5
 800b9a2:	dc26      	bgt.n	800b9f2 <_printf_common+0x96>
 800b9a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9a8:	1e13      	subs	r3, r2, #0
 800b9aa:	6822      	ldr	r2, [r4, #0]
 800b9ac:	bf18      	it	ne
 800b9ae:	2301      	movne	r3, #1
 800b9b0:	0692      	lsls	r2, r2, #26
 800b9b2:	d42b      	bmi.n	800ba0c <_printf_common+0xb0>
 800b9b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9b8:	4649      	mov	r1, r9
 800b9ba:	4638      	mov	r0, r7
 800b9bc:	47c0      	blx	r8
 800b9be:	3001      	adds	r0, #1
 800b9c0:	d01e      	beq.n	800ba00 <_printf_common+0xa4>
 800b9c2:	6823      	ldr	r3, [r4, #0]
 800b9c4:	6922      	ldr	r2, [r4, #16]
 800b9c6:	f003 0306 	and.w	r3, r3, #6
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	bf02      	ittt	eq
 800b9ce:	68e5      	ldreq	r5, [r4, #12]
 800b9d0:	6833      	ldreq	r3, [r6, #0]
 800b9d2:	1aed      	subeq	r5, r5, r3
 800b9d4:	68a3      	ldr	r3, [r4, #8]
 800b9d6:	bf0c      	ite	eq
 800b9d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9dc:	2500      	movne	r5, #0
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	bfc4      	itt	gt
 800b9e2:	1a9b      	subgt	r3, r3, r2
 800b9e4:	18ed      	addgt	r5, r5, r3
 800b9e6:	2600      	movs	r6, #0
 800b9e8:	341a      	adds	r4, #26
 800b9ea:	42b5      	cmp	r5, r6
 800b9ec:	d11a      	bne.n	800ba24 <_printf_common+0xc8>
 800b9ee:	2000      	movs	r0, #0
 800b9f0:	e008      	b.n	800ba04 <_printf_common+0xa8>
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	4652      	mov	r2, sl
 800b9f6:	4649      	mov	r1, r9
 800b9f8:	4638      	mov	r0, r7
 800b9fa:	47c0      	blx	r8
 800b9fc:	3001      	adds	r0, #1
 800b9fe:	d103      	bne.n	800ba08 <_printf_common+0xac>
 800ba00:	f04f 30ff 	mov.w	r0, #4294967295
 800ba04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba08:	3501      	adds	r5, #1
 800ba0a:	e7c6      	b.n	800b99a <_printf_common+0x3e>
 800ba0c:	18e1      	adds	r1, r4, r3
 800ba0e:	1c5a      	adds	r2, r3, #1
 800ba10:	2030      	movs	r0, #48	; 0x30
 800ba12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba16:	4422      	add	r2, r4
 800ba18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba20:	3302      	adds	r3, #2
 800ba22:	e7c7      	b.n	800b9b4 <_printf_common+0x58>
 800ba24:	2301      	movs	r3, #1
 800ba26:	4622      	mov	r2, r4
 800ba28:	4649      	mov	r1, r9
 800ba2a:	4638      	mov	r0, r7
 800ba2c:	47c0      	blx	r8
 800ba2e:	3001      	adds	r0, #1
 800ba30:	d0e6      	beq.n	800ba00 <_printf_common+0xa4>
 800ba32:	3601      	adds	r6, #1
 800ba34:	e7d9      	b.n	800b9ea <_printf_common+0x8e>
	...

0800ba38 <_printf_i>:
 800ba38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba3c:	7e0f      	ldrb	r7, [r1, #24]
 800ba3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ba40:	2f78      	cmp	r7, #120	; 0x78
 800ba42:	4691      	mov	r9, r2
 800ba44:	4680      	mov	r8, r0
 800ba46:	460c      	mov	r4, r1
 800ba48:	469a      	mov	sl, r3
 800ba4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ba4e:	d807      	bhi.n	800ba60 <_printf_i+0x28>
 800ba50:	2f62      	cmp	r7, #98	; 0x62
 800ba52:	d80a      	bhi.n	800ba6a <_printf_i+0x32>
 800ba54:	2f00      	cmp	r7, #0
 800ba56:	f000 80d4 	beq.w	800bc02 <_printf_i+0x1ca>
 800ba5a:	2f58      	cmp	r7, #88	; 0x58
 800ba5c:	f000 80c0 	beq.w	800bbe0 <_printf_i+0x1a8>
 800ba60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba68:	e03a      	b.n	800bae0 <_printf_i+0xa8>
 800ba6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba6e:	2b15      	cmp	r3, #21
 800ba70:	d8f6      	bhi.n	800ba60 <_printf_i+0x28>
 800ba72:	a101      	add	r1, pc, #4	; (adr r1, 800ba78 <_printf_i+0x40>)
 800ba74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba78:	0800bad1 	.word	0x0800bad1
 800ba7c:	0800bae5 	.word	0x0800bae5
 800ba80:	0800ba61 	.word	0x0800ba61
 800ba84:	0800ba61 	.word	0x0800ba61
 800ba88:	0800ba61 	.word	0x0800ba61
 800ba8c:	0800ba61 	.word	0x0800ba61
 800ba90:	0800bae5 	.word	0x0800bae5
 800ba94:	0800ba61 	.word	0x0800ba61
 800ba98:	0800ba61 	.word	0x0800ba61
 800ba9c:	0800ba61 	.word	0x0800ba61
 800baa0:	0800ba61 	.word	0x0800ba61
 800baa4:	0800bbe9 	.word	0x0800bbe9
 800baa8:	0800bb11 	.word	0x0800bb11
 800baac:	0800bba3 	.word	0x0800bba3
 800bab0:	0800ba61 	.word	0x0800ba61
 800bab4:	0800ba61 	.word	0x0800ba61
 800bab8:	0800bc0b 	.word	0x0800bc0b
 800babc:	0800ba61 	.word	0x0800ba61
 800bac0:	0800bb11 	.word	0x0800bb11
 800bac4:	0800ba61 	.word	0x0800ba61
 800bac8:	0800ba61 	.word	0x0800ba61
 800bacc:	0800bbab 	.word	0x0800bbab
 800bad0:	682b      	ldr	r3, [r5, #0]
 800bad2:	1d1a      	adds	r2, r3, #4
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	602a      	str	r2, [r5, #0]
 800bad8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800badc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bae0:	2301      	movs	r3, #1
 800bae2:	e09f      	b.n	800bc24 <_printf_i+0x1ec>
 800bae4:	6820      	ldr	r0, [r4, #0]
 800bae6:	682b      	ldr	r3, [r5, #0]
 800bae8:	0607      	lsls	r7, r0, #24
 800baea:	f103 0104 	add.w	r1, r3, #4
 800baee:	6029      	str	r1, [r5, #0]
 800baf0:	d501      	bpl.n	800baf6 <_printf_i+0xbe>
 800baf2:	681e      	ldr	r6, [r3, #0]
 800baf4:	e003      	b.n	800bafe <_printf_i+0xc6>
 800baf6:	0646      	lsls	r6, r0, #25
 800baf8:	d5fb      	bpl.n	800baf2 <_printf_i+0xba>
 800bafa:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bafe:	2e00      	cmp	r6, #0
 800bb00:	da03      	bge.n	800bb0a <_printf_i+0xd2>
 800bb02:	232d      	movs	r3, #45	; 0x2d
 800bb04:	4276      	negs	r6, r6
 800bb06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb0a:	485a      	ldr	r0, [pc, #360]	; (800bc74 <_printf_i+0x23c>)
 800bb0c:	230a      	movs	r3, #10
 800bb0e:	e012      	b.n	800bb36 <_printf_i+0xfe>
 800bb10:	682b      	ldr	r3, [r5, #0]
 800bb12:	6820      	ldr	r0, [r4, #0]
 800bb14:	1d19      	adds	r1, r3, #4
 800bb16:	6029      	str	r1, [r5, #0]
 800bb18:	0605      	lsls	r5, r0, #24
 800bb1a:	d501      	bpl.n	800bb20 <_printf_i+0xe8>
 800bb1c:	681e      	ldr	r6, [r3, #0]
 800bb1e:	e002      	b.n	800bb26 <_printf_i+0xee>
 800bb20:	0641      	lsls	r1, r0, #25
 800bb22:	d5fb      	bpl.n	800bb1c <_printf_i+0xe4>
 800bb24:	881e      	ldrh	r6, [r3, #0]
 800bb26:	4853      	ldr	r0, [pc, #332]	; (800bc74 <_printf_i+0x23c>)
 800bb28:	2f6f      	cmp	r7, #111	; 0x6f
 800bb2a:	bf0c      	ite	eq
 800bb2c:	2308      	moveq	r3, #8
 800bb2e:	230a      	movne	r3, #10
 800bb30:	2100      	movs	r1, #0
 800bb32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb36:	6865      	ldr	r5, [r4, #4]
 800bb38:	60a5      	str	r5, [r4, #8]
 800bb3a:	2d00      	cmp	r5, #0
 800bb3c:	bfa2      	ittt	ge
 800bb3e:	6821      	ldrge	r1, [r4, #0]
 800bb40:	f021 0104 	bicge.w	r1, r1, #4
 800bb44:	6021      	strge	r1, [r4, #0]
 800bb46:	b90e      	cbnz	r6, 800bb4c <_printf_i+0x114>
 800bb48:	2d00      	cmp	r5, #0
 800bb4a:	d04b      	beq.n	800bbe4 <_printf_i+0x1ac>
 800bb4c:	4615      	mov	r5, r2
 800bb4e:	fbb6 f1f3 	udiv	r1, r6, r3
 800bb52:	fb03 6711 	mls	r7, r3, r1, r6
 800bb56:	5dc7      	ldrb	r7, [r0, r7]
 800bb58:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb5c:	4637      	mov	r7, r6
 800bb5e:	42bb      	cmp	r3, r7
 800bb60:	460e      	mov	r6, r1
 800bb62:	d9f4      	bls.n	800bb4e <_printf_i+0x116>
 800bb64:	2b08      	cmp	r3, #8
 800bb66:	d10b      	bne.n	800bb80 <_printf_i+0x148>
 800bb68:	6823      	ldr	r3, [r4, #0]
 800bb6a:	07de      	lsls	r6, r3, #31
 800bb6c:	d508      	bpl.n	800bb80 <_printf_i+0x148>
 800bb6e:	6923      	ldr	r3, [r4, #16]
 800bb70:	6861      	ldr	r1, [r4, #4]
 800bb72:	4299      	cmp	r1, r3
 800bb74:	bfde      	ittt	le
 800bb76:	2330      	movle	r3, #48	; 0x30
 800bb78:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb7c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb80:	1b52      	subs	r2, r2, r5
 800bb82:	6122      	str	r2, [r4, #16]
 800bb84:	f8cd a000 	str.w	sl, [sp]
 800bb88:	464b      	mov	r3, r9
 800bb8a:	aa03      	add	r2, sp, #12
 800bb8c:	4621      	mov	r1, r4
 800bb8e:	4640      	mov	r0, r8
 800bb90:	f7ff fee4 	bl	800b95c <_printf_common>
 800bb94:	3001      	adds	r0, #1
 800bb96:	d14a      	bne.n	800bc2e <_printf_i+0x1f6>
 800bb98:	f04f 30ff 	mov.w	r0, #4294967295
 800bb9c:	b004      	add	sp, #16
 800bb9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba2:	6823      	ldr	r3, [r4, #0]
 800bba4:	f043 0320 	orr.w	r3, r3, #32
 800bba8:	6023      	str	r3, [r4, #0]
 800bbaa:	4833      	ldr	r0, [pc, #204]	; (800bc78 <_printf_i+0x240>)
 800bbac:	2778      	movs	r7, #120	; 0x78
 800bbae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bbb2:	6823      	ldr	r3, [r4, #0]
 800bbb4:	6829      	ldr	r1, [r5, #0]
 800bbb6:	061f      	lsls	r7, r3, #24
 800bbb8:	f851 6b04 	ldr.w	r6, [r1], #4
 800bbbc:	d402      	bmi.n	800bbc4 <_printf_i+0x18c>
 800bbbe:	065f      	lsls	r7, r3, #25
 800bbc0:	bf48      	it	mi
 800bbc2:	b2b6      	uxthmi	r6, r6
 800bbc4:	07df      	lsls	r7, r3, #31
 800bbc6:	bf48      	it	mi
 800bbc8:	f043 0320 	orrmi.w	r3, r3, #32
 800bbcc:	6029      	str	r1, [r5, #0]
 800bbce:	bf48      	it	mi
 800bbd0:	6023      	strmi	r3, [r4, #0]
 800bbd2:	b91e      	cbnz	r6, 800bbdc <_printf_i+0x1a4>
 800bbd4:	6823      	ldr	r3, [r4, #0]
 800bbd6:	f023 0320 	bic.w	r3, r3, #32
 800bbda:	6023      	str	r3, [r4, #0]
 800bbdc:	2310      	movs	r3, #16
 800bbde:	e7a7      	b.n	800bb30 <_printf_i+0xf8>
 800bbe0:	4824      	ldr	r0, [pc, #144]	; (800bc74 <_printf_i+0x23c>)
 800bbe2:	e7e4      	b.n	800bbae <_printf_i+0x176>
 800bbe4:	4615      	mov	r5, r2
 800bbe6:	e7bd      	b.n	800bb64 <_printf_i+0x12c>
 800bbe8:	682b      	ldr	r3, [r5, #0]
 800bbea:	6826      	ldr	r6, [r4, #0]
 800bbec:	6961      	ldr	r1, [r4, #20]
 800bbee:	1d18      	adds	r0, r3, #4
 800bbf0:	6028      	str	r0, [r5, #0]
 800bbf2:	0635      	lsls	r5, r6, #24
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	d501      	bpl.n	800bbfc <_printf_i+0x1c4>
 800bbf8:	6019      	str	r1, [r3, #0]
 800bbfa:	e002      	b.n	800bc02 <_printf_i+0x1ca>
 800bbfc:	0670      	lsls	r0, r6, #25
 800bbfe:	d5fb      	bpl.n	800bbf8 <_printf_i+0x1c0>
 800bc00:	8019      	strh	r1, [r3, #0]
 800bc02:	2300      	movs	r3, #0
 800bc04:	6123      	str	r3, [r4, #16]
 800bc06:	4615      	mov	r5, r2
 800bc08:	e7bc      	b.n	800bb84 <_printf_i+0x14c>
 800bc0a:	682b      	ldr	r3, [r5, #0]
 800bc0c:	1d1a      	adds	r2, r3, #4
 800bc0e:	602a      	str	r2, [r5, #0]
 800bc10:	681d      	ldr	r5, [r3, #0]
 800bc12:	6862      	ldr	r2, [r4, #4]
 800bc14:	2100      	movs	r1, #0
 800bc16:	4628      	mov	r0, r5
 800bc18:	f7f4 fada 	bl	80001d0 <memchr>
 800bc1c:	b108      	cbz	r0, 800bc22 <_printf_i+0x1ea>
 800bc1e:	1b40      	subs	r0, r0, r5
 800bc20:	6060      	str	r0, [r4, #4]
 800bc22:	6863      	ldr	r3, [r4, #4]
 800bc24:	6123      	str	r3, [r4, #16]
 800bc26:	2300      	movs	r3, #0
 800bc28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc2c:	e7aa      	b.n	800bb84 <_printf_i+0x14c>
 800bc2e:	6923      	ldr	r3, [r4, #16]
 800bc30:	462a      	mov	r2, r5
 800bc32:	4649      	mov	r1, r9
 800bc34:	4640      	mov	r0, r8
 800bc36:	47d0      	blx	sl
 800bc38:	3001      	adds	r0, #1
 800bc3a:	d0ad      	beq.n	800bb98 <_printf_i+0x160>
 800bc3c:	6823      	ldr	r3, [r4, #0]
 800bc3e:	079b      	lsls	r3, r3, #30
 800bc40:	d413      	bmi.n	800bc6a <_printf_i+0x232>
 800bc42:	68e0      	ldr	r0, [r4, #12]
 800bc44:	9b03      	ldr	r3, [sp, #12]
 800bc46:	4298      	cmp	r0, r3
 800bc48:	bfb8      	it	lt
 800bc4a:	4618      	movlt	r0, r3
 800bc4c:	e7a6      	b.n	800bb9c <_printf_i+0x164>
 800bc4e:	2301      	movs	r3, #1
 800bc50:	4632      	mov	r2, r6
 800bc52:	4649      	mov	r1, r9
 800bc54:	4640      	mov	r0, r8
 800bc56:	47d0      	blx	sl
 800bc58:	3001      	adds	r0, #1
 800bc5a:	d09d      	beq.n	800bb98 <_printf_i+0x160>
 800bc5c:	3501      	adds	r5, #1
 800bc5e:	68e3      	ldr	r3, [r4, #12]
 800bc60:	9903      	ldr	r1, [sp, #12]
 800bc62:	1a5b      	subs	r3, r3, r1
 800bc64:	42ab      	cmp	r3, r5
 800bc66:	dcf2      	bgt.n	800bc4e <_printf_i+0x216>
 800bc68:	e7eb      	b.n	800bc42 <_printf_i+0x20a>
 800bc6a:	2500      	movs	r5, #0
 800bc6c:	f104 0619 	add.w	r6, r4, #25
 800bc70:	e7f5      	b.n	800bc5e <_printf_i+0x226>
 800bc72:	bf00      	nop
 800bc74:	0800eb22 	.word	0x0800eb22
 800bc78:	0800eb33 	.word	0x0800eb33

0800bc7c <std>:
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	b510      	push	{r4, lr}
 800bc80:	4604      	mov	r4, r0
 800bc82:	e9c0 3300 	strd	r3, r3, [r0]
 800bc86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc8a:	6083      	str	r3, [r0, #8]
 800bc8c:	8181      	strh	r1, [r0, #12]
 800bc8e:	6643      	str	r3, [r0, #100]	; 0x64
 800bc90:	81c2      	strh	r2, [r0, #14]
 800bc92:	6183      	str	r3, [r0, #24]
 800bc94:	4619      	mov	r1, r3
 800bc96:	2208      	movs	r2, #8
 800bc98:	305c      	adds	r0, #92	; 0x5c
 800bc9a:	f000 f902 	bl	800bea2 <memset>
 800bc9e:	4b05      	ldr	r3, [pc, #20]	; (800bcb4 <std+0x38>)
 800bca0:	6263      	str	r3, [r4, #36]	; 0x24
 800bca2:	4b05      	ldr	r3, [pc, #20]	; (800bcb8 <std+0x3c>)
 800bca4:	62a3      	str	r3, [r4, #40]	; 0x28
 800bca6:	4b05      	ldr	r3, [pc, #20]	; (800bcbc <std+0x40>)
 800bca8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bcaa:	4b05      	ldr	r3, [pc, #20]	; (800bcc0 <std+0x44>)
 800bcac:	6224      	str	r4, [r4, #32]
 800bcae:	6323      	str	r3, [r4, #48]	; 0x30
 800bcb0:	bd10      	pop	{r4, pc}
 800bcb2:	bf00      	nop
 800bcb4:	0800be1d 	.word	0x0800be1d
 800bcb8:	0800be3f 	.word	0x0800be3f
 800bcbc:	0800be77 	.word	0x0800be77
 800bcc0:	0800be9b 	.word	0x0800be9b

0800bcc4 <stdio_exit_handler>:
 800bcc4:	4a02      	ldr	r2, [pc, #8]	; (800bcd0 <stdio_exit_handler+0xc>)
 800bcc6:	4903      	ldr	r1, [pc, #12]	; (800bcd4 <stdio_exit_handler+0x10>)
 800bcc8:	4803      	ldr	r0, [pc, #12]	; (800bcd8 <stdio_exit_handler+0x14>)
 800bcca:	f000 b869 	b.w	800bda0 <_fwalk_sglue>
 800bcce:	bf00      	nop
 800bcd0:	2000000c 	.word	0x2000000c
 800bcd4:	0800e319 	.word	0x0800e319
 800bcd8:	20000184 	.word	0x20000184

0800bcdc <cleanup_stdio>:
 800bcdc:	6841      	ldr	r1, [r0, #4]
 800bcde:	4b0c      	ldr	r3, [pc, #48]	; (800bd10 <cleanup_stdio+0x34>)
 800bce0:	4299      	cmp	r1, r3
 800bce2:	b510      	push	{r4, lr}
 800bce4:	4604      	mov	r4, r0
 800bce6:	d001      	beq.n	800bcec <cleanup_stdio+0x10>
 800bce8:	f002 fb16 	bl	800e318 <_fflush_r>
 800bcec:	68a1      	ldr	r1, [r4, #8]
 800bcee:	4b09      	ldr	r3, [pc, #36]	; (800bd14 <cleanup_stdio+0x38>)
 800bcf0:	4299      	cmp	r1, r3
 800bcf2:	d002      	beq.n	800bcfa <cleanup_stdio+0x1e>
 800bcf4:	4620      	mov	r0, r4
 800bcf6:	f002 fb0f 	bl	800e318 <_fflush_r>
 800bcfa:	68e1      	ldr	r1, [r4, #12]
 800bcfc:	4b06      	ldr	r3, [pc, #24]	; (800bd18 <cleanup_stdio+0x3c>)
 800bcfe:	4299      	cmp	r1, r3
 800bd00:	d004      	beq.n	800bd0c <cleanup_stdio+0x30>
 800bd02:	4620      	mov	r0, r4
 800bd04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd08:	f002 bb06 	b.w	800e318 <_fflush_r>
 800bd0c:	bd10      	pop	{r4, pc}
 800bd0e:	bf00      	nop
 800bd10:	20000a00 	.word	0x20000a00
 800bd14:	20000a68 	.word	0x20000a68
 800bd18:	20000ad0 	.word	0x20000ad0

0800bd1c <global_stdio_init.part.0>:
 800bd1c:	b510      	push	{r4, lr}
 800bd1e:	4b0b      	ldr	r3, [pc, #44]	; (800bd4c <global_stdio_init.part.0+0x30>)
 800bd20:	4c0b      	ldr	r4, [pc, #44]	; (800bd50 <global_stdio_init.part.0+0x34>)
 800bd22:	4a0c      	ldr	r2, [pc, #48]	; (800bd54 <global_stdio_init.part.0+0x38>)
 800bd24:	601a      	str	r2, [r3, #0]
 800bd26:	4620      	mov	r0, r4
 800bd28:	2200      	movs	r2, #0
 800bd2a:	2104      	movs	r1, #4
 800bd2c:	f7ff ffa6 	bl	800bc7c <std>
 800bd30:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bd34:	2201      	movs	r2, #1
 800bd36:	2109      	movs	r1, #9
 800bd38:	f7ff ffa0 	bl	800bc7c <std>
 800bd3c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bd40:	2202      	movs	r2, #2
 800bd42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd46:	2112      	movs	r1, #18
 800bd48:	f7ff bf98 	b.w	800bc7c <std>
 800bd4c:	20000b38 	.word	0x20000b38
 800bd50:	20000a00 	.word	0x20000a00
 800bd54:	0800bcc5 	.word	0x0800bcc5

0800bd58 <__sfp_lock_acquire>:
 800bd58:	4801      	ldr	r0, [pc, #4]	; (800bd60 <__sfp_lock_acquire+0x8>)
 800bd5a:	f000 b947 	b.w	800bfec <__retarget_lock_acquire_recursive>
 800bd5e:	bf00      	nop
 800bd60:	20000b41 	.word	0x20000b41

0800bd64 <__sfp_lock_release>:
 800bd64:	4801      	ldr	r0, [pc, #4]	; (800bd6c <__sfp_lock_release+0x8>)
 800bd66:	f000 b942 	b.w	800bfee <__retarget_lock_release_recursive>
 800bd6a:	bf00      	nop
 800bd6c:	20000b41 	.word	0x20000b41

0800bd70 <__sinit>:
 800bd70:	b510      	push	{r4, lr}
 800bd72:	4604      	mov	r4, r0
 800bd74:	f7ff fff0 	bl	800bd58 <__sfp_lock_acquire>
 800bd78:	6a23      	ldr	r3, [r4, #32]
 800bd7a:	b11b      	cbz	r3, 800bd84 <__sinit+0x14>
 800bd7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd80:	f7ff bff0 	b.w	800bd64 <__sfp_lock_release>
 800bd84:	4b04      	ldr	r3, [pc, #16]	; (800bd98 <__sinit+0x28>)
 800bd86:	6223      	str	r3, [r4, #32]
 800bd88:	4b04      	ldr	r3, [pc, #16]	; (800bd9c <__sinit+0x2c>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d1f5      	bne.n	800bd7c <__sinit+0xc>
 800bd90:	f7ff ffc4 	bl	800bd1c <global_stdio_init.part.0>
 800bd94:	e7f2      	b.n	800bd7c <__sinit+0xc>
 800bd96:	bf00      	nop
 800bd98:	0800bcdd 	.word	0x0800bcdd
 800bd9c:	20000b38 	.word	0x20000b38

0800bda0 <_fwalk_sglue>:
 800bda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bda4:	4607      	mov	r7, r0
 800bda6:	4688      	mov	r8, r1
 800bda8:	4614      	mov	r4, r2
 800bdaa:	2600      	movs	r6, #0
 800bdac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdb0:	f1b9 0901 	subs.w	r9, r9, #1
 800bdb4:	d505      	bpl.n	800bdc2 <_fwalk_sglue+0x22>
 800bdb6:	6824      	ldr	r4, [r4, #0]
 800bdb8:	2c00      	cmp	r4, #0
 800bdba:	d1f7      	bne.n	800bdac <_fwalk_sglue+0xc>
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdc2:	89ab      	ldrh	r3, [r5, #12]
 800bdc4:	2b01      	cmp	r3, #1
 800bdc6:	d907      	bls.n	800bdd8 <_fwalk_sglue+0x38>
 800bdc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdcc:	3301      	adds	r3, #1
 800bdce:	d003      	beq.n	800bdd8 <_fwalk_sglue+0x38>
 800bdd0:	4629      	mov	r1, r5
 800bdd2:	4638      	mov	r0, r7
 800bdd4:	47c0      	blx	r8
 800bdd6:	4306      	orrs	r6, r0
 800bdd8:	3568      	adds	r5, #104	; 0x68
 800bdda:	e7e9      	b.n	800bdb0 <_fwalk_sglue+0x10>

0800bddc <siprintf>:
 800bddc:	b40e      	push	{r1, r2, r3}
 800bdde:	b500      	push	{lr}
 800bde0:	b09c      	sub	sp, #112	; 0x70
 800bde2:	ab1d      	add	r3, sp, #116	; 0x74
 800bde4:	9002      	str	r0, [sp, #8]
 800bde6:	9006      	str	r0, [sp, #24]
 800bde8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bdec:	4809      	ldr	r0, [pc, #36]	; (800be14 <siprintf+0x38>)
 800bdee:	9107      	str	r1, [sp, #28]
 800bdf0:	9104      	str	r1, [sp, #16]
 800bdf2:	4909      	ldr	r1, [pc, #36]	; (800be18 <siprintf+0x3c>)
 800bdf4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdf8:	9105      	str	r1, [sp, #20]
 800bdfa:	6800      	ldr	r0, [r0, #0]
 800bdfc:	9301      	str	r3, [sp, #4]
 800bdfe:	a902      	add	r1, sp, #8
 800be00:	f002 f906 	bl	800e010 <_svfiprintf_r>
 800be04:	9b02      	ldr	r3, [sp, #8]
 800be06:	2200      	movs	r2, #0
 800be08:	701a      	strb	r2, [r3, #0]
 800be0a:	b01c      	add	sp, #112	; 0x70
 800be0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800be10:	b003      	add	sp, #12
 800be12:	4770      	bx	lr
 800be14:	200001d0 	.word	0x200001d0
 800be18:	ffff0208 	.word	0xffff0208

0800be1c <__sread>:
 800be1c:	b510      	push	{r4, lr}
 800be1e:	460c      	mov	r4, r1
 800be20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be24:	f000 f894 	bl	800bf50 <_read_r>
 800be28:	2800      	cmp	r0, #0
 800be2a:	bfab      	itete	ge
 800be2c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be2e:	89a3      	ldrhlt	r3, [r4, #12]
 800be30:	181b      	addge	r3, r3, r0
 800be32:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be36:	bfac      	ite	ge
 800be38:	6563      	strge	r3, [r4, #84]	; 0x54
 800be3a:	81a3      	strhlt	r3, [r4, #12]
 800be3c:	bd10      	pop	{r4, pc}

0800be3e <__swrite>:
 800be3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be42:	461f      	mov	r7, r3
 800be44:	898b      	ldrh	r3, [r1, #12]
 800be46:	05db      	lsls	r3, r3, #23
 800be48:	4605      	mov	r5, r0
 800be4a:	460c      	mov	r4, r1
 800be4c:	4616      	mov	r6, r2
 800be4e:	d505      	bpl.n	800be5c <__swrite+0x1e>
 800be50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be54:	2302      	movs	r3, #2
 800be56:	2200      	movs	r2, #0
 800be58:	f000 f868 	bl	800bf2c <_lseek_r>
 800be5c:	89a3      	ldrh	r3, [r4, #12]
 800be5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be66:	81a3      	strh	r3, [r4, #12]
 800be68:	4632      	mov	r2, r6
 800be6a:	463b      	mov	r3, r7
 800be6c:	4628      	mov	r0, r5
 800be6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be72:	f000 b87f 	b.w	800bf74 <_write_r>

0800be76 <__sseek>:
 800be76:	b510      	push	{r4, lr}
 800be78:	460c      	mov	r4, r1
 800be7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be7e:	f000 f855 	bl	800bf2c <_lseek_r>
 800be82:	1c43      	adds	r3, r0, #1
 800be84:	89a3      	ldrh	r3, [r4, #12]
 800be86:	bf15      	itete	ne
 800be88:	6560      	strne	r0, [r4, #84]	; 0x54
 800be8a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be8e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be92:	81a3      	strheq	r3, [r4, #12]
 800be94:	bf18      	it	ne
 800be96:	81a3      	strhne	r3, [r4, #12]
 800be98:	bd10      	pop	{r4, pc}

0800be9a <__sclose>:
 800be9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be9e:	f000 b835 	b.w	800bf0c <_close_r>

0800bea2 <memset>:
 800bea2:	4402      	add	r2, r0
 800bea4:	4603      	mov	r3, r0
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d100      	bne.n	800beac <memset+0xa>
 800beaa:	4770      	bx	lr
 800beac:	f803 1b01 	strb.w	r1, [r3], #1
 800beb0:	e7f9      	b.n	800bea6 <memset+0x4>

0800beb2 <strncmp>:
 800beb2:	b510      	push	{r4, lr}
 800beb4:	b16a      	cbz	r2, 800bed2 <strncmp+0x20>
 800beb6:	3901      	subs	r1, #1
 800beb8:	1884      	adds	r4, r0, r2
 800beba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bebe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d103      	bne.n	800bece <strncmp+0x1c>
 800bec6:	42a0      	cmp	r0, r4
 800bec8:	d001      	beq.n	800bece <strncmp+0x1c>
 800beca:	2a00      	cmp	r2, #0
 800becc:	d1f5      	bne.n	800beba <strncmp+0x8>
 800bece:	1ad0      	subs	r0, r2, r3
 800bed0:	bd10      	pop	{r4, pc}
 800bed2:	4610      	mov	r0, r2
 800bed4:	e7fc      	b.n	800bed0 <strncmp+0x1e>

0800bed6 <strstr>:
 800bed6:	780a      	ldrb	r2, [r1, #0]
 800bed8:	b570      	push	{r4, r5, r6, lr}
 800beda:	b96a      	cbnz	r2, 800bef8 <strstr+0x22>
 800bedc:	bd70      	pop	{r4, r5, r6, pc}
 800bede:	429a      	cmp	r2, r3
 800bee0:	d109      	bne.n	800bef6 <strstr+0x20>
 800bee2:	460c      	mov	r4, r1
 800bee4:	4605      	mov	r5, r0
 800bee6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800beea:	2b00      	cmp	r3, #0
 800beec:	d0f6      	beq.n	800bedc <strstr+0x6>
 800beee:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800bef2:	429e      	cmp	r6, r3
 800bef4:	d0f7      	beq.n	800bee6 <strstr+0x10>
 800bef6:	3001      	adds	r0, #1
 800bef8:	7803      	ldrb	r3, [r0, #0]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d1ef      	bne.n	800bede <strstr+0x8>
 800befe:	4618      	mov	r0, r3
 800bf00:	e7ec      	b.n	800bedc <strstr+0x6>
	...

0800bf04 <_localeconv_r>:
 800bf04:	4800      	ldr	r0, [pc, #0]	; (800bf08 <_localeconv_r+0x4>)
 800bf06:	4770      	bx	lr
 800bf08:	20000108 	.word	0x20000108

0800bf0c <_close_r>:
 800bf0c:	b538      	push	{r3, r4, r5, lr}
 800bf0e:	4d06      	ldr	r5, [pc, #24]	; (800bf28 <_close_r+0x1c>)
 800bf10:	2300      	movs	r3, #0
 800bf12:	4604      	mov	r4, r0
 800bf14:	4608      	mov	r0, r1
 800bf16:	602b      	str	r3, [r5, #0]
 800bf18:	f7f6 fd9f 	bl	8002a5a <_close>
 800bf1c:	1c43      	adds	r3, r0, #1
 800bf1e:	d102      	bne.n	800bf26 <_close_r+0x1a>
 800bf20:	682b      	ldr	r3, [r5, #0]
 800bf22:	b103      	cbz	r3, 800bf26 <_close_r+0x1a>
 800bf24:	6023      	str	r3, [r4, #0]
 800bf26:	bd38      	pop	{r3, r4, r5, pc}
 800bf28:	20000b3c 	.word	0x20000b3c

0800bf2c <_lseek_r>:
 800bf2c:	b538      	push	{r3, r4, r5, lr}
 800bf2e:	4d07      	ldr	r5, [pc, #28]	; (800bf4c <_lseek_r+0x20>)
 800bf30:	4604      	mov	r4, r0
 800bf32:	4608      	mov	r0, r1
 800bf34:	4611      	mov	r1, r2
 800bf36:	2200      	movs	r2, #0
 800bf38:	602a      	str	r2, [r5, #0]
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	f7f6 fdb4 	bl	8002aa8 <_lseek>
 800bf40:	1c43      	adds	r3, r0, #1
 800bf42:	d102      	bne.n	800bf4a <_lseek_r+0x1e>
 800bf44:	682b      	ldr	r3, [r5, #0]
 800bf46:	b103      	cbz	r3, 800bf4a <_lseek_r+0x1e>
 800bf48:	6023      	str	r3, [r4, #0]
 800bf4a:	bd38      	pop	{r3, r4, r5, pc}
 800bf4c:	20000b3c 	.word	0x20000b3c

0800bf50 <_read_r>:
 800bf50:	b538      	push	{r3, r4, r5, lr}
 800bf52:	4d07      	ldr	r5, [pc, #28]	; (800bf70 <_read_r+0x20>)
 800bf54:	4604      	mov	r4, r0
 800bf56:	4608      	mov	r0, r1
 800bf58:	4611      	mov	r1, r2
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	602a      	str	r2, [r5, #0]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	f7f6 fd42 	bl	80029e8 <_read>
 800bf64:	1c43      	adds	r3, r0, #1
 800bf66:	d102      	bne.n	800bf6e <_read_r+0x1e>
 800bf68:	682b      	ldr	r3, [r5, #0]
 800bf6a:	b103      	cbz	r3, 800bf6e <_read_r+0x1e>
 800bf6c:	6023      	str	r3, [r4, #0]
 800bf6e:	bd38      	pop	{r3, r4, r5, pc}
 800bf70:	20000b3c 	.word	0x20000b3c

0800bf74 <_write_r>:
 800bf74:	b538      	push	{r3, r4, r5, lr}
 800bf76:	4d07      	ldr	r5, [pc, #28]	; (800bf94 <_write_r+0x20>)
 800bf78:	4604      	mov	r4, r0
 800bf7a:	4608      	mov	r0, r1
 800bf7c:	4611      	mov	r1, r2
 800bf7e:	2200      	movs	r2, #0
 800bf80:	602a      	str	r2, [r5, #0]
 800bf82:	461a      	mov	r2, r3
 800bf84:	f7f6 fd4d 	bl	8002a22 <_write>
 800bf88:	1c43      	adds	r3, r0, #1
 800bf8a:	d102      	bne.n	800bf92 <_write_r+0x1e>
 800bf8c:	682b      	ldr	r3, [r5, #0]
 800bf8e:	b103      	cbz	r3, 800bf92 <_write_r+0x1e>
 800bf90:	6023      	str	r3, [r4, #0]
 800bf92:	bd38      	pop	{r3, r4, r5, pc}
 800bf94:	20000b3c 	.word	0x20000b3c

0800bf98 <__errno>:
 800bf98:	4b01      	ldr	r3, [pc, #4]	; (800bfa0 <__errno+0x8>)
 800bf9a:	6818      	ldr	r0, [r3, #0]
 800bf9c:	4770      	bx	lr
 800bf9e:	bf00      	nop
 800bfa0:	200001d0 	.word	0x200001d0

0800bfa4 <__libc_init_array>:
 800bfa4:	b570      	push	{r4, r5, r6, lr}
 800bfa6:	4d0d      	ldr	r5, [pc, #52]	; (800bfdc <__libc_init_array+0x38>)
 800bfa8:	4c0d      	ldr	r4, [pc, #52]	; (800bfe0 <__libc_init_array+0x3c>)
 800bfaa:	1b64      	subs	r4, r4, r5
 800bfac:	10a4      	asrs	r4, r4, #2
 800bfae:	2600      	movs	r6, #0
 800bfb0:	42a6      	cmp	r6, r4
 800bfb2:	d109      	bne.n	800bfc8 <__libc_init_array+0x24>
 800bfb4:	4d0b      	ldr	r5, [pc, #44]	; (800bfe4 <__libc_init_array+0x40>)
 800bfb6:	4c0c      	ldr	r4, [pc, #48]	; (800bfe8 <__libc_init_array+0x44>)
 800bfb8:	f002 fd26 	bl	800ea08 <_init>
 800bfbc:	1b64      	subs	r4, r4, r5
 800bfbe:	10a4      	asrs	r4, r4, #2
 800bfc0:	2600      	movs	r6, #0
 800bfc2:	42a6      	cmp	r6, r4
 800bfc4:	d105      	bne.n	800bfd2 <__libc_init_array+0x2e>
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}
 800bfc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfcc:	4798      	blx	r3
 800bfce:	3601      	adds	r6, #1
 800bfd0:	e7ee      	b.n	800bfb0 <__libc_init_array+0xc>
 800bfd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bfd6:	4798      	blx	r3
 800bfd8:	3601      	adds	r6, #1
 800bfda:	e7f2      	b.n	800bfc2 <__libc_init_array+0x1e>
 800bfdc:	0800eeec 	.word	0x0800eeec
 800bfe0:	0800eeec 	.word	0x0800eeec
 800bfe4:	0800eeec 	.word	0x0800eeec
 800bfe8:	0800eef0 	.word	0x0800eef0

0800bfec <__retarget_lock_acquire_recursive>:
 800bfec:	4770      	bx	lr

0800bfee <__retarget_lock_release_recursive>:
 800bfee:	4770      	bx	lr

0800bff0 <memcpy>:
 800bff0:	440a      	add	r2, r1
 800bff2:	4291      	cmp	r1, r2
 800bff4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bff8:	d100      	bne.n	800bffc <memcpy+0xc>
 800bffa:	4770      	bx	lr
 800bffc:	b510      	push	{r4, lr}
 800bffe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c002:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c006:	4291      	cmp	r1, r2
 800c008:	d1f9      	bne.n	800bffe <memcpy+0xe>
 800c00a:	bd10      	pop	{r4, pc}
 800c00c:	0000      	movs	r0, r0
	...

0800c010 <nan>:
 800c010:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c018 <nan+0x8>
 800c014:	4770      	bx	lr
 800c016:	bf00      	nop
 800c018:	00000000 	.word	0x00000000
 800c01c:	7ff80000 	.word	0x7ff80000

0800c020 <quorem>:
 800c020:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	6903      	ldr	r3, [r0, #16]
 800c026:	690c      	ldr	r4, [r1, #16]
 800c028:	42a3      	cmp	r3, r4
 800c02a:	4607      	mov	r7, r0
 800c02c:	db7e      	blt.n	800c12c <quorem+0x10c>
 800c02e:	3c01      	subs	r4, #1
 800c030:	f101 0814 	add.w	r8, r1, #20
 800c034:	f100 0514 	add.w	r5, r0, #20
 800c038:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c03c:	9301      	str	r3, [sp, #4]
 800c03e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c042:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c046:	3301      	adds	r3, #1
 800c048:	429a      	cmp	r2, r3
 800c04a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c04e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c052:	fbb2 f6f3 	udiv	r6, r2, r3
 800c056:	d331      	bcc.n	800c0bc <quorem+0x9c>
 800c058:	f04f 0e00 	mov.w	lr, #0
 800c05c:	4640      	mov	r0, r8
 800c05e:	46ac      	mov	ip, r5
 800c060:	46f2      	mov	sl, lr
 800c062:	f850 2b04 	ldr.w	r2, [r0], #4
 800c066:	b293      	uxth	r3, r2
 800c068:	fb06 e303 	mla	r3, r6, r3, lr
 800c06c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c070:	0c1a      	lsrs	r2, r3, #16
 800c072:	b29b      	uxth	r3, r3
 800c074:	ebaa 0303 	sub.w	r3, sl, r3
 800c078:	f8dc a000 	ldr.w	sl, [ip]
 800c07c:	fa13 f38a 	uxtah	r3, r3, sl
 800c080:	fb06 220e 	mla	r2, r6, lr, r2
 800c084:	9300      	str	r3, [sp, #0]
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c08c:	b292      	uxth	r2, r2
 800c08e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c092:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c096:	f8bd 3000 	ldrh.w	r3, [sp]
 800c09a:	4581      	cmp	r9, r0
 800c09c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0a0:	f84c 3b04 	str.w	r3, [ip], #4
 800c0a4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c0a8:	d2db      	bcs.n	800c062 <quorem+0x42>
 800c0aa:	f855 300b 	ldr.w	r3, [r5, fp]
 800c0ae:	b92b      	cbnz	r3, 800c0bc <quorem+0x9c>
 800c0b0:	9b01      	ldr	r3, [sp, #4]
 800c0b2:	3b04      	subs	r3, #4
 800c0b4:	429d      	cmp	r5, r3
 800c0b6:	461a      	mov	r2, r3
 800c0b8:	d32c      	bcc.n	800c114 <quorem+0xf4>
 800c0ba:	613c      	str	r4, [r7, #16]
 800c0bc:	4638      	mov	r0, r7
 800c0be:	f001 fd59 	bl	800db74 <__mcmp>
 800c0c2:	2800      	cmp	r0, #0
 800c0c4:	db22      	blt.n	800c10c <quorem+0xec>
 800c0c6:	3601      	adds	r6, #1
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	2000      	movs	r0, #0
 800c0cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0d0:	f8d1 c000 	ldr.w	ip, [r1]
 800c0d4:	b293      	uxth	r3, r2
 800c0d6:	1ac3      	subs	r3, r0, r3
 800c0d8:	0c12      	lsrs	r2, r2, #16
 800c0da:	fa13 f38c 	uxtah	r3, r3, ip
 800c0de:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c0e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0ec:	45c1      	cmp	r9, r8
 800c0ee:	f841 3b04 	str.w	r3, [r1], #4
 800c0f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c0f6:	d2e9      	bcs.n	800c0cc <quorem+0xac>
 800c0f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c100:	b922      	cbnz	r2, 800c10c <quorem+0xec>
 800c102:	3b04      	subs	r3, #4
 800c104:	429d      	cmp	r5, r3
 800c106:	461a      	mov	r2, r3
 800c108:	d30a      	bcc.n	800c120 <quorem+0x100>
 800c10a:	613c      	str	r4, [r7, #16]
 800c10c:	4630      	mov	r0, r6
 800c10e:	b003      	add	sp, #12
 800c110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c114:	6812      	ldr	r2, [r2, #0]
 800c116:	3b04      	subs	r3, #4
 800c118:	2a00      	cmp	r2, #0
 800c11a:	d1ce      	bne.n	800c0ba <quorem+0x9a>
 800c11c:	3c01      	subs	r4, #1
 800c11e:	e7c9      	b.n	800c0b4 <quorem+0x94>
 800c120:	6812      	ldr	r2, [r2, #0]
 800c122:	3b04      	subs	r3, #4
 800c124:	2a00      	cmp	r2, #0
 800c126:	d1f0      	bne.n	800c10a <quorem+0xea>
 800c128:	3c01      	subs	r4, #1
 800c12a:	e7eb      	b.n	800c104 <quorem+0xe4>
 800c12c:	2000      	movs	r0, #0
 800c12e:	e7ee      	b.n	800c10e <quorem+0xee>

0800c130 <_dtoa_r>:
 800c130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c134:	ed2d 8b04 	vpush	{d8-d9}
 800c138:	69c5      	ldr	r5, [r0, #28]
 800c13a:	b093      	sub	sp, #76	; 0x4c
 800c13c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c140:	ec57 6b10 	vmov	r6, r7, d0
 800c144:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c148:	9107      	str	r1, [sp, #28]
 800c14a:	4604      	mov	r4, r0
 800c14c:	920a      	str	r2, [sp, #40]	; 0x28
 800c14e:	930d      	str	r3, [sp, #52]	; 0x34
 800c150:	b975      	cbnz	r5, 800c170 <_dtoa_r+0x40>
 800c152:	2010      	movs	r0, #16
 800c154:	f001 f982 	bl	800d45c <malloc>
 800c158:	4602      	mov	r2, r0
 800c15a:	61e0      	str	r0, [r4, #28]
 800c15c:	b920      	cbnz	r0, 800c168 <_dtoa_r+0x38>
 800c15e:	4bae      	ldr	r3, [pc, #696]	; (800c418 <_dtoa_r+0x2e8>)
 800c160:	21ef      	movs	r1, #239	; 0xef
 800c162:	48ae      	ldr	r0, [pc, #696]	; (800c41c <_dtoa_r+0x2ec>)
 800c164:	f002 f92a 	bl	800e3bc <__assert_func>
 800c168:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c16c:	6005      	str	r5, [r0, #0]
 800c16e:	60c5      	str	r5, [r0, #12]
 800c170:	69e3      	ldr	r3, [r4, #28]
 800c172:	6819      	ldr	r1, [r3, #0]
 800c174:	b151      	cbz	r1, 800c18c <_dtoa_r+0x5c>
 800c176:	685a      	ldr	r2, [r3, #4]
 800c178:	604a      	str	r2, [r1, #4]
 800c17a:	2301      	movs	r3, #1
 800c17c:	4093      	lsls	r3, r2
 800c17e:	608b      	str	r3, [r1, #8]
 800c180:	4620      	mov	r0, r4
 800c182:	f001 fa71 	bl	800d668 <_Bfree>
 800c186:	69e3      	ldr	r3, [r4, #28]
 800c188:	2200      	movs	r2, #0
 800c18a:	601a      	str	r2, [r3, #0]
 800c18c:	1e3b      	subs	r3, r7, #0
 800c18e:	bfbb      	ittet	lt
 800c190:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c194:	9303      	strlt	r3, [sp, #12]
 800c196:	2300      	movge	r3, #0
 800c198:	2201      	movlt	r2, #1
 800c19a:	bfac      	ite	ge
 800c19c:	f8c8 3000 	strge.w	r3, [r8]
 800c1a0:	f8c8 2000 	strlt.w	r2, [r8]
 800c1a4:	4b9e      	ldr	r3, [pc, #632]	; (800c420 <_dtoa_r+0x2f0>)
 800c1a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c1aa:	ea33 0308 	bics.w	r3, r3, r8
 800c1ae:	d11b      	bne.n	800c1e8 <_dtoa_r+0xb8>
 800c1b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c1b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c1b6:	6013      	str	r3, [r2, #0]
 800c1b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c1bc:	4333      	orrs	r3, r6
 800c1be:	f000 8593 	beq.w	800cce8 <_dtoa_r+0xbb8>
 800c1c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c1c4:	b963      	cbnz	r3, 800c1e0 <_dtoa_r+0xb0>
 800c1c6:	4b97      	ldr	r3, [pc, #604]	; (800c424 <_dtoa_r+0x2f4>)
 800c1c8:	e027      	b.n	800c21a <_dtoa_r+0xea>
 800c1ca:	4b97      	ldr	r3, [pc, #604]	; (800c428 <_dtoa_r+0x2f8>)
 800c1cc:	9300      	str	r3, [sp, #0]
 800c1ce:	3308      	adds	r3, #8
 800c1d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c1d2:	6013      	str	r3, [r2, #0]
 800c1d4:	9800      	ldr	r0, [sp, #0]
 800c1d6:	b013      	add	sp, #76	; 0x4c
 800c1d8:	ecbd 8b04 	vpop	{d8-d9}
 800c1dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e0:	4b90      	ldr	r3, [pc, #576]	; (800c424 <_dtoa_r+0x2f4>)
 800c1e2:	9300      	str	r3, [sp, #0]
 800c1e4:	3303      	adds	r3, #3
 800c1e6:	e7f3      	b.n	800c1d0 <_dtoa_r+0xa0>
 800c1e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	ec51 0b17 	vmov	r0, r1, d7
 800c1f2:	eeb0 8a47 	vmov.f32	s16, s14
 800c1f6:	eef0 8a67 	vmov.f32	s17, s15
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	f7f4 fc64 	bl	8000ac8 <__aeabi_dcmpeq>
 800c200:	4681      	mov	r9, r0
 800c202:	b160      	cbz	r0, 800c21e <_dtoa_r+0xee>
 800c204:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c206:	2301      	movs	r3, #1
 800c208:	6013      	str	r3, [r2, #0]
 800c20a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	f000 8568 	beq.w	800cce2 <_dtoa_r+0xbb2>
 800c212:	4b86      	ldr	r3, [pc, #536]	; (800c42c <_dtoa_r+0x2fc>)
 800c214:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c216:	6013      	str	r3, [r2, #0]
 800c218:	3b01      	subs	r3, #1
 800c21a:	9300      	str	r3, [sp, #0]
 800c21c:	e7da      	b.n	800c1d4 <_dtoa_r+0xa4>
 800c21e:	aa10      	add	r2, sp, #64	; 0x40
 800c220:	a911      	add	r1, sp, #68	; 0x44
 800c222:	4620      	mov	r0, r4
 800c224:	eeb0 0a48 	vmov.f32	s0, s16
 800c228:	eef0 0a68 	vmov.f32	s1, s17
 800c22c:	f001 fdb8 	bl	800dda0 <__d2b>
 800c230:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c234:	4682      	mov	sl, r0
 800c236:	2d00      	cmp	r5, #0
 800c238:	d07f      	beq.n	800c33a <_dtoa_r+0x20a>
 800c23a:	ee18 3a90 	vmov	r3, s17
 800c23e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c242:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c246:	ec51 0b18 	vmov	r0, r1, d8
 800c24a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c24e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c252:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c256:	4619      	mov	r1, r3
 800c258:	2200      	movs	r2, #0
 800c25a:	4b75      	ldr	r3, [pc, #468]	; (800c430 <_dtoa_r+0x300>)
 800c25c:	f7f4 f814 	bl	8000288 <__aeabi_dsub>
 800c260:	a367      	add	r3, pc, #412	; (adr r3, 800c400 <_dtoa_r+0x2d0>)
 800c262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c266:	f7f4 f9c7 	bl	80005f8 <__aeabi_dmul>
 800c26a:	a367      	add	r3, pc, #412	; (adr r3, 800c408 <_dtoa_r+0x2d8>)
 800c26c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c270:	f7f4 f80c 	bl	800028c <__adddf3>
 800c274:	4606      	mov	r6, r0
 800c276:	4628      	mov	r0, r5
 800c278:	460f      	mov	r7, r1
 800c27a:	f7f4 f953 	bl	8000524 <__aeabi_i2d>
 800c27e:	a364      	add	r3, pc, #400	; (adr r3, 800c410 <_dtoa_r+0x2e0>)
 800c280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c284:	f7f4 f9b8 	bl	80005f8 <__aeabi_dmul>
 800c288:	4602      	mov	r2, r0
 800c28a:	460b      	mov	r3, r1
 800c28c:	4630      	mov	r0, r6
 800c28e:	4639      	mov	r1, r7
 800c290:	f7f3 fffc 	bl	800028c <__adddf3>
 800c294:	4606      	mov	r6, r0
 800c296:	460f      	mov	r7, r1
 800c298:	f7f4 fc5e 	bl	8000b58 <__aeabi_d2iz>
 800c29c:	2200      	movs	r2, #0
 800c29e:	4683      	mov	fp, r0
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	4630      	mov	r0, r6
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	f7f4 fc19 	bl	8000adc <__aeabi_dcmplt>
 800c2aa:	b148      	cbz	r0, 800c2c0 <_dtoa_r+0x190>
 800c2ac:	4658      	mov	r0, fp
 800c2ae:	f7f4 f939 	bl	8000524 <__aeabi_i2d>
 800c2b2:	4632      	mov	r2, r6
 800c2b4:	463b      	mov	r3, r7
 800c2b6:	f7f4 fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2ba:	b908      	cbnz	r0, 800c2c0 <_dtoa_r+0x190>
 800c2bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c2c0:	f1bb 0f16 	cmp.w	fp, #22
 800c2c4:	d857      	bhi.n	800c376 <_dtoa_r+0x246>
 800c2c6:	4b5b      	ldr	r3, [pc, #364]	; (800c434 <_dtoa_r+0x304>)
 800c2c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d0:	ec51 0b18 	vmov	r0, r1, d8
 800c2d4:	f7f4 fc02 	bl	8000adc <__aeabi_dcmplt>
 800c2d8:	2800      	cmp	r0, #0
 800c2da:	d04e      	beq.n	800c37a <_dtoa_r+0x24a>
 800c2dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	930c      	str	r3, [sp, #48]	; 0x30
 800c2e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2e6:	1b5b      	subs	r3, r3, r5
 800c2e8:	1e5a      	subs	r2, r3, #1
 800c2ea:	bf45      	ittet	mi
 800c2ec:	f1c3 0301 	rsbmi	r3, r3, #1
 800c2f0:	9305      	strmi	r3, [sp, #20]
 800c2f2:	2300      	movpl	r3, #0
 800c2f4:	2300      	movmi	r3, #0
 800c2f6:	9206      	str	r2, [sp, #24]
 800c2f8:	bf54      	ite	pl
 800c2fa:	9305      	strpl	r3, [sp, #20]
 800c2fc:	9306      	strmi	r3, [sp, #24]
 800c2fe:	f1bb 0f00 	cmp.w	fp, #0
 800c302:	db3c      	blt.n	800c37e <_dtoa_r+0x24e>
 800c304:	9b06      	ldr	r3, [sp, #24]
 800c306:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c30a:	445b      	add	r3, fp
 800c30c:	9306      	str	r3, [sp, #24]
 800c30e:	2300      	movs	r3, #0
 800c310:	9308      	str	r3, [sp, #32]
 800c312:	9b07      	ldr	r3, [sp, #28]
 800c314:	2b09      	cmp	r3, #9
 800c316:	d868      	bhi.n	800c3ea <_dtoa_r+0x2ba>
 800c318:	2b05      	cmp	r3, #5
 800c31a:	bfc4      	itt	gt
 800c31c:	3b04      	subgt	r3, #4
 800c31e:	9307      	strgt	r3, [sp, #28]
 800c320:	9b07      	ldr	r3, [sp, #28]
 800c322:	f1a3 0302 	sub.w	r3, r3, #2
 800c326:	bfcc      	ite	gt
 800c328:	2500      	movgt	r5, #0
 800c32a:	2501      	movle	r5, #1
 800c32c:	2b03      	cmp	r3, #3
 800c32e:	f200 8085 	bhi.w	800c43c <_dtoa_r+0x30c>
 800c332:	e8df f003 	tbb	[pc, r3]
 800c336:	3b2e      	.short	0x3b2e
 800c338:	5839      	.short	0x5839
 800c33a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c33e:	441d      	add	r5, r3
 800c340:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c344:	2b20      	cmp	r3, #32
 800c346:	bfc1      	itttt	gt
 800c348:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c34c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c350:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c354:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c358:	bfd6      	itet	le
 800c35a:	f1c3 0320 	rsble	r3, r3, #32
 800c35e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c362:	fa06 f003 	lslle.w	r0, r6, r3
 800c366:	f7f4 f8cd 	bl	8000504 <__aeabi_ui2d>
 800c36a:	2201      	movs	r2, #1
 800c36c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c370:	3d01      	subs	r5, #1
 800c372:	920e      	str	r2, [sp, #56]	; 0x38
 800c374:	e76f      	b.n	800c256 <_dtoa_r+0x126>
 800c376:	2301      	movs	r3, #1
 800c378:	e7b3      	b.n	800c2e2 <_dtoa_r+0x1b2>
 800c37a:	900c      	str	r0, [sp, #48]	; 0x30
 800c37c:	e7b2      	b.n	800c2e4 <_dtoa_r+0x1b4>
 800c37e:	9b05      	ldr	r3, [sp, #20]
 800c380:	eba3 030b 	sub.w	r3, r3, fp
 800c384:	9305      	str	r3, [sp, #20]
 800c386:	f1cb 0300 	rsb	r3, fp, #0
 800c38a:	9308      	str	r3, [sp, #32]
 800c38c:	2300      	movs	r3, #0
 800c38e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c390:	e7bf      	b.n	800c312 <_dtoa_r+0x1e2>
 800c392:	2300      	movs	r3, #0
 800c394:	9309      	str	r3, [sp, #36]	; 0x24
 800c396:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c398:	2b00      	cmp	r3, #0
 800c39a:	dc52      	bgt.n	800c442 <_dtoa_r+0x312>
 800c39c:	2301      	movs	r3, #1
 800c39e:	9301      	str	r3, [sp, #4]
 800c3a0:	9304      	str	r3, [sp, #16]
 800c3a2:	461a      	mov	r2, r3
 800c3a4:	920a      	str	r2, [sp, #40]	; 0x28
 800c3a6:	e00b      	b.n	800c3c0 <_dtoa_r+0x290>
 800c3a8:	2301      	movs	r3, #1
 800c3aa:	e7f3      	b.n	800c394 <_dtoa_r+0x264>
 800c3ac:	2300      	movs	r3, #0
 800c3ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c3b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3b2:	445b      	add	r3, fp
 800c3b4:	9301      	str	r3, [sp, #4]
 800c3b6:	3301      	adds	r3, #1
 800c3b8:	2b01      	cmp	r3, #1
 800c3ba:	9304      	str	r3, [sp, #16]
 800c3bc:	bfb8      	it	lt
 800c3be:	2301      	movlt	r3, #1
 800c3c0:	69e0      	ldr	r0, [r4, #28]
 800c3c2:	2100      	movs	r1, #0
 800c3c4:	2204      	movs	r2, #4
 800c3c6:	f102 0614 	add.w	r6, r2, #20
 800c3ca:	429e      	cmp	r6, r3
 800c3cc:	d93d      	bls.n	800c44a <_dtoa_r+0x31a>
 800c3ce:	6041      	str	r1, [r0, #4]
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f001 f909 	bl	800d5e8 <_Balloc>
 800c3d6:	9000      	str	r0, [sp, #0]
 800c3d8:	2800      	cmp	r0, #0
 800c3da:	d139      	bne.n	800c450 <_dtoa_r+0x320>
 800c3dc:	4b16      	ldr	r3, [pc, #88]	; (800c438 <_dtoa_r+0x308>)
 800c3de:	4602      	mov	r2, r0
 800c3e0:	f240 11af 	movw	r1, #431	; 0x1af
 800c3e4:	e6bd      	b.n	800c162 <_dtoa_r+0x32>
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	e7e1      	b.n	800c3ae <_dtoa_r+0x27e>
 800c3ea:	2501      	movs	r5, #1
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	9307      	str	r3, [sp, #28]
 800c3f0:	9509      	str	r5, [sp, #36]	; 0x24
 800c3f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c3f6:	9301      	str	r3, [sp, #4]
 800c3f8:	9304      	str	r3, [sp, #16]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	2312      	movs	r3, #18
 800c3fe:	e7d1      	b.n	800c3a4 <_dtoa_r+0x274>
 800c400:	636f4361 	.word	0x636f4361
 800c404:	3fd287a7 	.word	0x3fd287a7
 800c408:	8b60c8b3 	.word	0x8b60c8b3
 800c40c:	3fc68a28 	.word	0x3fc68a28
 800c410:	509f79fb 	.word	0x509f79fb
 800c414:	3fd34413 	.word	0x3fd34413
 800c418:	0800eb59 	.word	0x0800eb59
 800c41c:	0800eb70 	.word	0x0800eb70
 800c420:	7ff00000 	.word	0x7ff00000
 800c424:	0800eb55 	.word	0x0800eb55
 800c428:	0800eb4c 	.word	0x0800eb4c
 800c42c:	0800eb21 	.word	0x0800eb21
 800c430:	3ff80000 	.word	0x3ff80000
 800c434:	0800ecc0 	.word	0x0800ecc0
 800c438:	0800ebc8 	.word	0x0800ebc8
 800c43c:	2301      	movs	r3, #1
 800c43e:	9309      	str	r3, [sp, #36]	; 0x24
 800c440:	e7d7      	b.n	800c3f2 <_dtoa_r+0x2c2>
 800c442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c444:	9301      	str	r3, [sp, #4]
 800c446:	9304      	str	r3, [sp, #16]
 800c448:	e7ba      	b.n	800c3c0 <_dtoa_r+0x290>
 800c44a:	3101      	adds	r1, #1
 800c44c:	0052      	lsls	r2, r2, #1
 800c44e:	e7ba      	b.n	800c3c6 <_dtoa_r+0x296>
 800c450:	69e3      	ldr	r3, [r4, #28]
 800c452:	9a00      	ldr	r2, [sp, #0]
 800c454:	601a      	str	r2, [r3, #0]
 800c456:	9b04      	ldr	r3, [sp, #16]
 800c458:	2b0e      	cmp	r3, #14
 800c45a:	f200 80a8 	bhi.w	800c5ae <_dtoa_r+0x47e>
 800c45e:	2d00      	cmp	r5, #0
 800c460:	f000 80a5 	beq.w	800c5ae <_dtoa_r+0x47e>
 800c464:	f1bb 0f00 	cmp.w	fp, #0
 800c468:	dd38      	ble.n	800c4dc <_dtoa_r+0x3ac>
 800c46a:	4bc0      	ldr	r3, [pc, #768]	; (800c76c <_dtoa_r+0x63c>)
 800c46c:	f00b 020f 	and.w	r2, fp, #15
 800c470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c474:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c478:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c47c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c480:	d019      	beq.n	800c4b6 <_dtoa_r+0x386>
 800c482:	4bbb      	ldr	r3, [pc, #748]	; (800c770 <_dtoa_r+0x640>)
 800c484:	ec51 0b18 	vmov	r0, r1, d8
 800c488:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c48c:	f7f4 f9de 	bl	800084c <__aeabi_ddiv>
 800c490:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c494:	f008 080f 	and.w	r8, r8, #15
 800c498:	2503      	movs	r5, #3
 800c49a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c770 <_dtoa_r+0x640>
 800c49e:	f1b8 0f00 	cmp.w	r8, #0
 800c4a2:	d10a      	bne.n	800c4ba <_dtoa_r+0x38a>
 800c4a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c4a8:	4632      	mov	r2, r6
 800c4aa:	463b      	mov	r3, r7
 800c4ac:	f7f4 f9ce 	bl	800084c <__aeabi_ddiv>
 800c4b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4b4:	e02b      	b.n	800c50e <_dtoa_r+0x3de>
 800c4b6:	2502      	movs	r5, #2
 800c4b8:	e7ef      	b.n	800c49a <_dtoa_r+0x36a>
 800c4ba:	f018 0f01 	tst.w	r8, #1
 800c4be:	d008      	beq.n	800c4d2 <_dtoa_r+0x3a2>
 800c4c0:	4630      	mov	r0, r6
 800c4c2:	4639      	mov	r1, r7
 800c4c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4c8:	f7f4 f896 	bl	80005f8 <__aeabi_dmul>
 800c4cc:	3501      	adds	r5, #1
 800c4ce:	4606      	mov	r6, r0
 800c4d0:	460f      	mov	r7, r1
 800c4d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c4d6:	f109 0908 	add.w	r9, r9, #8
 800c4da:	e7e0      	b.n	800c49e <_dtoa_r+0x36e>
 800c4dc:	f000 809f 	beq.w	800c61e <_dtoa_r+0x4ee>
 800c4e0:	f1cb 0600 	rsb	r6, fp, #0
 800c4e4:	4ba1      	ldr	r3, [pc, #644]	; (800c76c <_dtoa_r+0x63c>)
 800c4e6:	4fa2      	ldr	r7, [pc, #648]	; (800c770 <_dtoa_r+0x640>)
 800c4e8:	f006 020f 	and.w	r2, r6, #15
 800c4ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f4:	ec51 0b18 	vmov	r0, r1, d8
 800c4f8:	f7f4 f87e 	bl	80005f8 <__aeabi_dmul>
 800c4fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c500:	1136      	asrs	r6, r6, #4
 800c502:	2300      	movs	r3, #0
 800c504:	2502      	movs	r5, #2
 800c506:	2e00      	cmp	r6, #0
 800c508:	d17e      	bne.n	800c608 <_dtoa_r+0x4d8>
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d1d0      	bne.n	800c4b0 <_dtoa_r+0x380>
 800c50e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c510:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c514:	2b00      	cmp	r3, #0
 800c516:	f000 8084 	beq.w	800c622 <_dtoa_r+0x4f2>
 800c51a:	4b96      	ldr	r3, [pc, #600]	; (800c774 <_dtoa_r+0x644>)
 800c51c:	2200      	movs	r2, #0
 800c51e:	4640      	mov	r0, r8
 800c520:	4649      	mov	r1, r9
 800c522:	f7f4 fadb 	bl	8000adc <__aeabi_dcmplt>
 800c526:	2800      	cmp	r0, #0
 800c528:	d07b      	beq.n	800c622 <_dtoa_r+0x4f2>
 800c52a:	9b04      	ldr	r3, [sp, #16]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d078      	beq.n	800c622 <_dtoa_r+0x4f2>
 800c530:	9b01      	ldr	r3, [sp, #4]
 800c532:	2b00      	cmp	r3, #0
 800c534:	dd39      	ble.n	800c5aa <_dtoa_r+0x47a>
 800c536:	4b90      	ldr	r3, [pc, #576]	; (800c778 <_dtoa_r+0x648>)
 800c538:	2200      	movs	r2, #0
 800c53a:	4640      	mov	r0, r8
 800c53c:	4649      	mov	r1, r9
 800c53e:	f7f4 f85b 	bl	80005f8 <__aeabi_dmul>
 800c542:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c546:	9e01      	ldr	r6, [sp, #4]
 800c548:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c54c:	3501      	adds	r5, #1
 800c54e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c552:	4628      	mov	r0, r5
 800c554:	f7f3 ffe6 	bl	8000524 <__aeabi_i2d>
 800c558:	4642      	mov	r2, r8
 800c55a:	464b      	mov	r3, r9
 800c55c:	f7f4 f84c 	bl	80005f8 <__aeabi_dmul>
 800c560:	4b86      	ldr	r3, [pc, #536]	; (800c77c <_dtoa_r+0x64c>)
 800c562:	2200      	movs	r2, #0
 800c564:	f7f3 fe92 	bl	800028c <__adddf3>
 800c568:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c56c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c570:	9303      	str	r3, [sp, #12]
 800c572:	2e00      	cmp	r6, #0
 800c574:	d158      	bne.n	800c628 <_dtoa_r+0x4f8>
 800c576:	4b82      	ldr	r3, [pc, #520]	; (800c780 <_dtoa_r+0x650>)
 800c578:	2200      	movs	r2, #0
 800c57a:	4640      	mov	r0, r8
 800c57c:	4649      	mov	r1, r9
 800c57e:	f7f3 fe83 	bl	8000288 <__aeabi_dsub>
 800c582:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c586:	4680      	mov	r8, r0
 800c588:	4689      	mov	r9, r1
 800c58a:	f7f4 fac5 	bl	8000b18 <__aeabi_dcmpgt>
 800c58e:	2800      	cmp	r0, #0
 800c590:	f040 8296 	bne.w	800cac0 <_dtoa_r+0x990>
 800c594:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c598:	4640      	mov	r0, r8
 800c59a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c59e:	4649      	mov	r1, r9
 800c5a0:	f7f4 fa9c 	bl	8000adc <__aeabi_dcmplt>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	f040 8289 	bne.w	800cabc <_dtoa_r+0x98c>
 800c5aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c5ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	f2c0 814e 	blt.w	800c852 <_dtoa_r+0x722>
 800c5b6:	f1bb 0f0e 	cmp.w	fp, #14
 800c5ba:	f300 814a 	bgt.w	800c852 <_dtoa_r+0x722>
 800c5be:	4b6b      	ldr	r3, [pc, #428]	; (800c76c <_dtoa_r+0x63c>)
 800c5c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c5c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	f280 80dc 	bge.w	800c788 <_dtoa_r+0x658>
 800c5d0:	9b04      	ldr	r3, [sp, #16]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	f300 80d8 	bgt.w	800c788 <_dtoa_r+0x658>
 800c5d8:	f040 826f 	bne.w	800caba <_dtoa_r+0x98a>
 800c5dc:	4b68      	ldr	r3, [pc, #416]	; (800c780 <_dtoa_r+0x650>)
 800c5de:	2200      	movs	r2, #0
 800c5e0:	4640      	mov	r0, r8
 800c5e2:	4649      	mov	r1, r9
 800c5e4:	f7f4 f808 	bl	80005f8 <__aeabi_dmul>
 800c5e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c5ec:	f7f4 fa8a 	bl	8000b04 <__aeabi_dcmpge>
 800c5f0:	9e04      	ldr	r6, [sp, #16]
 800c5f2:	4637      	mov	r7, r6
 800c5f4:	2800      	cmp	r0, #0
 800c5f6:	f040 8245 	bne.w	800ca84 <_dtoa_r+0x954>
 800c5fa:	9d00      	ldr	r5, [sp, #0]
 800c5fc:	2331      	movs	r3, #49	; 0x31
 800c5fe:	f805 3b01 	strb.w	r3, [r5], #1
 800c602:	f10b 0b01 	add.w	fp, fp, #1
 800c606:	e241      	b.n	800ca8c <_dtoa_r+0x95c>
 800c608:	07f2      	lsls	r2, r6, #31
 800c60a:	d505      	bpl.n	800c618 <_dtoa_r+0x4e8>
 800c60c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c610:	f7f3 fff2 	bl	80005f8 <__aeabi_dmul>
 800c614:	3501      	adds	r5, #1
 800c616:	2301      	movs	r3, #1
 800c618:	1076      	asrs	r6, r6, #1
 800c61a:	3708      	adds	r7, #8
 800c61c:	e773      	b.n	800c506 <_dtoa_r+0x3d6>
 800c61e:	2502      	movs	r5, #2
 800c620:	e775      	b.n	800c50e <_dtoa_r+0x3de>
 800c622:	9e04      	ldr	r6, [sp, #16]
 800c624:	465f      	mov	r7, fp
 800c626:	e792      	b.n	800c54e <_dtoa_r+0x41e>
 800c628:	9900      	ldr	r1, [sp, #0]
 800c62a:	4b50      	ldr	r3, [pc, #320]	; (800c76c <_dtoa_r+0x63c>)
 800c62c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c630:	4431      	add	r1, r6
 800c632:	9102      	str	r1, [sp, #8]
 800c634:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c636:	eeb0 9a47 	vmov.f32	s18, s14
 800c63a:	eef0 9a67 	vmov.f32	s19, s15
 800c63e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c642:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c646:	2900      	cmp	r1, #0
 800c648:	d044      	beq.n	800c6d4 <_dtoa_r+0x5a4>
 800c64a:	494e      	ldr	r1, [pc, #312]	; (800c784 <_dtoa_r+0x654>)
 800c64c:	2000      	movs	r0, #0
 800c64e:	f7f4 f8fd 	bl	800084c <__aeabi_ddiv>
 800c652:	ec53 2b19 	vmov	r2, r3, d9
 800c656:	f7f3 fe17 	bl	8000288 <__aeabi_dsub>
 800c65a:	9d00      	ldr	r5, [sp, #0]
 800c65c:	ec41 0b19 	vmov	d9, r0, r1
 800c660:	4649      	mov	r1, r9
 800c662:	4640      	mov	r0, r8
 800c664:	f7f4 fa78 	bl	8000b58 <__aeabi_d2iz>
 800c668:	4606      	mov	r6, r0
 800c66a:	f7f3 ff5b 	bl	8000524 <__aeabi_i2d>
 800c66e:	4602      	mov	r2, r0
 800c670:	460b      	mov	r3, r1
 800c672:	4640      	mov	r0, r8
 800c674:	4649      	mov	r1, r9
 800c676:	f7f3 fe07 	bl	8000288 <__aeabi_dsub>
 800c67a:	3630      	adds	r6, #48	; 0x30
 800c67c:	f805 6b01 	strb.w	r6, [r5], #1
 800c680:	ec53 2b19 	vmov	r2, r3, d9
 800c684:	4680      	mov	r8, r0
 800c686:	4689      	mov	r9, r1
 800c688:	f7f4 fa28 	bl	8000adc <__aeabi_dcmplt>
 800c68c:	2800      	cmp	r0, #0
 800c68e:	d164      	bne.n	800c75a <_dtoa_r+0x62a>
 800c690:	4642      	mov	r2, r8
 800c692:	464b      	mov	r3, r9
 800c694:	4937      	ldr	r1, [pc, #220]	; (800c774 <_dtoa_r+0x644>)
 800c696:	2000      	movs	r0, #0
 800c698:	f7f3 fdf6 	bl	8000288 <__aeabi_dsub>
 800c69c:	ec53 2b19 	vmov	r2, r3, d9
 800c6a0:	f7f4 fa1c 	bl	8000adc <__aeabi_dcmplt>
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	f040 80b6 	bne.w	800c816 <_dtoa_r+0x6e6>
 800c6aa:	9b02      	ldr	r3, [sp, #8]
 800c6ac:	429d      	cmp	r5, r3
 800c6ae:	f43f af7c 	beq.w	800c5aa <_dtoa_r+0x47a>
 800c6b2:	4b31      	ldr	r3, [pc, #196]	; (800c778 <_dtoa_r+0x648>)
 800c6b4:	ec51 0b19 	vmov	r0, r1, d9
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	f7f3 ff9d 	bl	80005f8 <__aeabi_dmul>
 800c6be:	4b2e      	ldr	r3, [pc, #184]	; (800c778 <_dtoa_r+0x648>)
 800c6c0:	ec41 0b19 	vmov	d9, r0, r1
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	4649      	mov	r1, r9
 800c6ca:	f7f3 ff95 	bl	80005f8 <__aeabi_dmul>
 800c6ce:	4680      	mov	r8, r0
 800c6d0:	4689      	mov	r9, r1
 800c6d2:	e7c5      	b.n	800c660 <_dtoa_r+0x530>
 800c6d4:	ec51 0b17 	vmov	r0, r1, d7
 800c6d8:	f7f3 ff8e 	bl	80005f8 <__aeabi_dmul>
 800c6dc:	9b02      	ldr	r3, [sp, #8]
 800c6de:	9d00      	ldr	r5, [sp, #0]
 800c6e0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c6e2:	ec41 0b19 	vmov	d9, r0, r1
 800c6e6:	4649      	mov	r1, r9
 800c6e8:	4640      	mov	r0, r8
 800c6ea:	f7f4 fa35 	bl	8000b58 <__aeabi_d2iz>
 800c6ee:	4606      	mov	r6, r0
 800c6f0:	f7f3 ff18 	bl	8000524 <__aeabi_i2d>
 800c6f4:	3630      	adds	r6, #48	; 0x30
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	4640      	mov	r0, r8
 800c6fc:	4649      	mov	r1, r9
 800c6fe:	f7f3 fdc3 	bl	8000288 <__aeabi_dsub>
 800c702:	f805 6b01 	strb.w	r6, [r5], #1
 800c706:	9b02      	ldr	r3, [sp, #8]
 800c708:	429d      	cmp	r5, r3
 800c70a:	4680      	mov	r8, r0
 800c70c:	4689      	mov	r9, r1
 800c70e:	f04f 0200 	mov.w	r2, #0
 800c712:	d124      	bne.n	800c75e <_dtoa_r+0x62e>
 800c714:	4b1b      	ldr	r3, [pc, #108]	; (800c784 <_dtoa_r+0x654>)
 800c716:	ec51 0b19 	vmov	r0, r1, d9
 800c71a:	f7f3 fdb7 	bl	800028c <__adddf3>
 800c71e:	4602      	mov	r2, r0
 800c720:	460b      	mov	r3, r1
 800c722:	4640      	mov	r0, r8
 800c724:	4649      	mov	r1, r9
 800c726:	f7f4 f9f7 	bl	8000b18 <__aeabi_dcmpgt>
 800c72a:	2800      	cmp	r0, #0
 800c72c:	d173      	bne.n	800c816 <_dtoa_r+0x6e6>
 800c72e:	ec53 2b19 	vmov	r2, r3, d9
 800c732:	4914      	ldr	r1, [pc, #80]	; (800c784 <_dtoa_r+0x654>)
 800c734:	2000      	movs	r0, #0
 800c736:	f7f3 fda7 	bl	8000288 <__aeabi_dsub>
 800c73a:	4602      	mov	r2, r0
 800c73c:	460b      	mov	r3, r1
 800c73e:	4640      	mov	r0, r8
 800c740:	4649      	mov	r1, r9
 800c742:	f7f4 f9cb 	bl	8000adc <__aeabi_dcmplt>
 800c746:	2800      	cmp	r0, #0
 800c748:	f43f af2f 	beq.w	800c5aa <_dtoa_r+0x47a>
 800c74c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c74e:	1e6b      	subs	r3, r5, #1
 800c750:	930f      	str	r3, [sp, #60]	; 0x3c
 800c752:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c756:	2b30      	cmp	r3, #48	; 0x30
 800c758:	d0f8      	beq.n	800c74c <_dtoa_r+0x61c>
 800c75a:	46bb      	mov	fp, r7
 800c75c:	e04a      	b.n	800c7f4 <_dtoa_r+0x6c4>
 800c75e:	4b06      	ldr	r3, [pc, #24]	; (800c778 <_dtoa_r+0x648>)
 800c760:	f7f3 ff4a 	bl	80005f8 <__aeabi_dmul>
 800c764:	4680      	mov	r8, r0
 800c766:	4689      	mov	r9, r1
 800c768:	e7bd      	b.n	800c6e6 <_dtoa_r+0x5b6>
 800c76a:	bf00      	nop
 800c76c:	0800ecc0 	.word	0x0800ecc0
 800c770:	0800ec98 	.word	0x0800ec98
 800c774:	3ff00000 	.word	0x3ff00000
 800c778:	40240000 	.word	0x40240000
 800c77c:	401c0000 	.word	0x401c0000
 800c780:	40140000 	.word	0x40140000
 800c784:	3fe00000 	.word	0x3fe00000
 800c788:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c78c:	9d00      	ldr	r5, [sp, #0]
 800c78e:	4642      	mov	r2, r8
 800c790:	464b      	mov	r3, r9
 800c792:	4630      	mov	r0, r6
 800c794:	4639      	mov	r1, r7
 800c796:	f7f4 f859 	bl	800084c <__aeabi_ddiv>
 800c79a:	f7f4 f9dd 	bl	8000b58 <__aeabi_d2iz>
 800c79e:	9001      	str	r0, [sp, #4]
 800c7a0:	f7f3 fec0 	bl	8000524 <__aeabi_i2d>
 800c7a4:	4642      	mov	r2, r8
 800c7a6:	464b      	mov	r3, r9
 800c7a8:	f7f3 ff26 	bl	80005f8 <__aeabi_dmul>
 800c7ac:	4602      	mov	r2, r0
 800c7ae:	460b      	mov	r3, r1
 800c7b0:	4630      	mov	r0, r6
 800c7b2:	4639      	mov	r1, r7
 800c7b4:	f7f3 fd68 	bl	8000288 <__aeabi_dsub>
 800c7b8:	9e01      	ldr	r6, [sp, #4]
 800c7ba:	9f04      	ldr	r7, [sp, #16]
 800c7bc:	3630      	adds	r6, #48	; 0x30
 800c7be:	f805 6b01 	strb.w	r6, [r5], #1
 800c7c2:	9e00      	ldr	r6, [sp, #0]
 800c7c4:	1bae      	subs	r6, r5, r6
 800c7c6:	42b7      	cmp	r7, r6
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	d134      	bne.n	800c838 <_dtoa_r+0x708>
 800c7ce:	f7f3 fd5d 	bl	800028c <__adddf3>
 800c7d2:	4642      	mov	r2, r8
 800c7d4:	464b      	mov	r3, r9
 800c7d6:	4606      	mov	r6, r0
 800c7d8:	460f      	mov	r7, r1
 800c7da:	f7f4 f99d 	bl	8000b18 <__aeabi_dcmpgt>
 800c7de:	b9c8      	cbnz	r0, 800c814 <_dtoa_r+0x6e4>
 800c7e0:	4642      	mov	r2, r8
 800c7e2:	464b      	mov	r3, r9
 800c7e4:	4630      	mov	r0, r6
 800c7e6:	4639      	mov	r1, r7
 800c7e8:	f7f4 f96e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c7ec:	b110      	cbz	r0, 800c7f4 <_dtoa_r+0x6c4>
 800c7ee:	9b01      	ldr	r3, [sp, #4]
 800c7f0:	07db      	lsls	r3, r3, #31
 800c7f2:	d40f      	bmi.n	800c814 <_dtoa_r+0x6e4>
 800c7f4:	4651      	mov	r1, sl
 800c7f6:	4620      	mov	r0, r4
 800c7f8:	f000 ff36 	bl	800d668 <_Bfree>
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c800:	702b      	strb	r3, [r5, #0]
 800c802:	f10b 0301 	add.w	r3, fp, #1
 800c806:	6013      	str	r3, [r2, #0]
 800c808:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	f43f ace2 	beq.w	800c1d4 <_dtoa_r+0xa4>
 800c810:	601d      	str	r5, [r3, #0]
 800c812:	e4df      	b.n	800c1d4 <_dtoa_r+0xa4>
 800c814:	465f      	mov	r7, fp
 800c816:	462b      	mov	r3, r5
 800c818:	461d      	mov	r5, r3
 800c81a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c81e:	2a39      	cmp	r2, #57	; 0x39
 800c820:	d106      	bne.n	800c830 <_dtoa_r+0x700>
 800c822:	9a00      	ldr	r2, [sp, #0]
 800c824:	429a      	cmp	r2, r3
 800c826:	d1f7      	bne.n	800c818 <_dtoa_r+0x6e8>
 800c828:	9900      	ldr	r1, [sp, #0]
 800c82a:	2230      	movs	r2, #48	; 0x30
 800c82c:	3701      	adds	r7, #1
 800c82e:	700a      	strb	r2, [r1, #0]
 800c830:	781a      	ldrb	r2, [r3, #0]
 800c832:	3201      	adds	r2, #1
 800c834:	701a      	strb	r2, [r3, #0]
 800c836:	e790      	b.n	800c75a <_dtoa_r+0x62a>
 800c838:	4ba3      	ldr	r3, [pc, #652]	; (800cac8 <_dtoa_r+0x998>)
 800c83a:	2200      	movs	r2, #0
 800c83c:	f7f3 fedc 	bl	80005f8 <__aeabi_dmul>
 800c840:	2200      	movs	r2, #0
 800c842:	2300      	movs	r3, #0
 800c844:	4606      	mov	r6, r0
 800c846:	460f      	mov	r7, r1
 800c848:	f7f4 f93e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d09e      	beq.n	800c78e <_dtoa_r+0x65e>
 800c850:	e7d0      	b.n	800c7f4 <_dtoa_r+0x6c4>
 800c852:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c854:	2a00      	cmp	r2, #0
 800c856:	f000 80ca 	beq.w	800c9ee <_dtoa_r+0x8be>
 800c85a:	9a07      	ldr	r2, [sp, #28]
 800c85c:	2a01      	cmp	r2, #1
 800c85e:	f300 80ad 	bgt.w	800c9bc <_dtoa_r+0x88c>
 800c862:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c864:	2a00      	cmp	r2, #0
 800c866:	f000 80a5 	beq.w	800c9b4 <_dtoa_r+0x884>
 800c86a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c86e:	9e08      	ldr	r6, [sp, #32]
 800c870:	9d05      	ldr	r5, [sp, #20]
 800c872:	9a05      	ldr	r2, [sp, #20]
 800c874:	441a      	add	r2, r3
 800c876:	9205      	str	r2, [sp, #20]
 800c878:	9a06      	ldr	r2, [sp, #24]
 800c87a:	2101      	movs	r1, #1
 800c87c:	441a      	add	r2, r3
 800c87e:	4620      	mov	r0, r4
 800c880:	9206      	str	r2, [sp, #24]
 800c882:	f000 fff1 	bl	800d868 <__i2b>
 800c886:	4607      	mov	r7, r0
 800c888:	b165      	cbz	r5, 800c8a4 <_dtoa_r+0x774>
 800c88a:	9b06      	ldr	r3, [sp, #24]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	dd09      	ble.n	800c8a4 <_dtoa_r+0x774>
 800c890:	42ab      	cmp	r3, r5
 800c892:	9a05      	ldr	r2, [sp, #20]
 800c894:	bfa8      	it	ge
 800c896:	462b      	movge	r3, r5
 800c898:	1ad2      	subs	r2, r2, r3
 800c89a:	9205      	str	r2, [sp, #20]
 800c89c:	9a06      	ldr	r2, [sp, #24]
 800c89e:	1aed      	subs	r5, r5, r3
 800c8a0:	1ad3      	subs	r3, r2, r3
 800c8a2:	9306      	str	r3, [sp, #24]
 800c8a4:	9b08      	ldr	r3, [sp, #32]
 800c8a6:	b1f3      	cbz	r3, 800c8e6 <_dtoa_r+0x7b6>
 800c8a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	f000 80a3 	beq.w	800c9f6 <_dtoa_r+0x8c6>
 800c8b0:	2e00      	cmp	r6, #0
 800c8b2:	dd10      	ble.n	800c8d6 <_dtoa_r+0x7a6>
 800c8b4:	4639      	mov	r1, r7
 800c8b6:	4632      	mov	r2, r6
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	f001 f895 	bl	800d9e8 <__pow5mult>
 800c8be:	4652      	mov	r2, sl
 800c8c0:	4601      	mov	r1, r0
 800c8c2:	4607      	mov	r7, r0
 800c8c4:	4620      	mov	r0, r4
 800c8c6:	f000 ffe5 	bl	800d894 <__multiply>
 800c8ca:	4651      	mov	r1, sl
 800c8cc:	4680      	mov	r8, r0
 800c8ce:	4620      	mov	r0, r4
 800c8d0:	f000 feca 	bl	800d668 <_Bfree>
 800c8d4:	46c2      	mov	sl, r8
 800c8d6:	9b08      	ldr	r3, [sp, #32]
 800c8d8:	1b9a      	subs	r2, r3, r6
 800c8da:	d004      	beq.n	800c8e6 <_dtoa_r+0x7b6>
 800c8dc:	4651      	mov	r1, sl
 800c8de:	4620      	mov	r0, r4
 800c8e0:	f001 f882 	bl	800d9e8 <__pow5mult>
 800c8e4:	4682      	mov	sl, r0
 800c8e6:	2101      	movs	r1, #1
 800c8e8:	4620      	mov	r0, r4
 800c8ea:	f000 ffbd 	bl	800d868 <__i2b>
 800c8ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	4606      	mov	r6, r0
 800c8f4:	f340 8081 	ble.w	800c9fa <_dtoa_r+0x8ca>
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	f001 f873 	bl	800d9e8 <__pow5mult>
 800c902:	9b07      	ldr	r3, [sp, #28]
 800c904:	2b01      	cmp	r3, #1
 800c906:	4606      	mov	r6, r0
 800c908:	dd7a      	ble.n	800ca00 <_dtoa_r+0x8d0>
 800c90a:	f04f 0800 	mov.w	r8, #0
 800c90e:	6933      	ldr	r3, [r6, #16]
 800c910:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c914:	6918      	ldr	r0, [r3, #16]
 800c916:	f000 ff59 	bl	800d7cc <__hi0bits>
 800c91a:	f1c0 0020 	rsb	r0, r0, #32
 800c91e:	9b06      	ldr	r3, [sp, #24]
 800c920:	4418      	add	r0, r3
 800c922:	f010 001f 	ands.w	r0, r0, #31
 800c926:	f000 8094 	beq.w	800ca52 <_dtoa_r+0x922>
 800c92a:	f1c0 0320 	rsb	r3, r0, #32
 800c92e:	2b04      	cmp	r3, #4
 800c930:	f340 8085 	ble.w	800ca3e <_dtoa_r+0x90e>
 800c934:	9b05      	ldr	r3, [sp, #20]
 800c936:	f1c0 001c 	rsb	r0, r0, #28
 800c93a:	4403      	add	r3, r0
 800c93c:	9305      	str	r3, [sp, #20]
 800c93e:	9b06      	ldr	r3, [sp, #24]
 800c940:	4403      	add	r3, r0
 800c942:	4405      	add	r5, r0
 800c944:	9306      	str	r3, [sp, #24]
 800c946:	9b05      	ldr	r3, [sp, #20]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	dd05      	ble.n	800c958 <_dtoa_r+0x828>
 800c94c:	4651      	mov	r1, sl
 800c94e:	461a      	mov	r2, r3
 800c950:	4620      	mov	r0, r4
 800c952:	f001 f8a3 	bl	800da9c <__lshift>
 800c956:	4682      	mov	sl, r0
 800c958:	9b06      	ldr	r3, [sp, #24]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	dd05      	ble.n	800c96a <_dtoa_r+0x83a>
 800c95e:	4631      	mov	r1, r6
 800c960:	461a      	mov	r2, r3
 800c962:	4620      	mov	r0, r4
 800c964:	f001 f89a 	bl	800da9c <__lshift>
 800c968:	4606      	mov	r6, r0
 800c96a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d072      	beq.n	800ca56 <_dtoa_r+0x926>
 800c970:	4631      	mov	r1, r6
 800c972:	4650      	mov	r0, sl
 800c974:	f001 f8fe 	bl	800db74 <__mcmp>
 800c978:	2800      	cmp	r0, #0
 800c97a:	da6c      	bge.n	800ca56 <_dtoa_r+0x926>
 800c97c:	2300      	movs	r3, #0
 800c97e:	4651      	mov	r1, sl
 800c980:	220a      	movs	r2, #10
 800c982:	4620      	mov	r0, r4
 800c984:	f000 fe92 	bl	800d6ac <__multadd>
 800c988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c98a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c98e:	4682      	mov	sl, r0
 800c990:	2b00      	cmp	r3, #0
 800c992:	f000 81b0 	beq.w	800ccf6 <_dtoa_r+0xbc6>
 800c996:	2300      	movs	r3, #0
 800c998:	4639      	mov	r1, r7
 800c99a:	220a      	movs	r2, #10
 800c99c:	4620      	mov	r0, r4
 800c99e:	f000 fe85 	bl	800d6ac <__multadd>
 800c9a2:	9b01      	ldr	r3, [sp, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	4607      	mov	r7, r0
 800c9a8:	f300 8096 	bgt.w	800cad8 <_dtoa_r+0x9a8>
 800c9ac:	9b07      	ldr	r3, [sp, #28]
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	dc59      	bgt.n	800ca66 <_dtoa_r+0x936>
 800c9b2:	e091      	b.n	800cad8 <_dtoa_r+0x9a8>
 800c9b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c9ba:	e758      	b.n	800c86e <_dtoa_r+0x73e>
 800c9bc:	9b04      	ldr	r3, [sp, #16]
 800c9be:	1e5e      	subs	r6, r3, #1
 800c9c0:	9b08      	ldr	r3, [sp, #32]
 800c9c2:	42b3      	cmp	r3, r6
 800c9c4:	bfbf      	itttt	lt
 800c9c6:	9b08      	ldrlt	r3, [sp, #32]
 800c9c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c9ca:	9608      	strlt	r6, [sp, #32]
 800c9cc:	1af3      	sublt	r3, r6, r3
 800c9ce:	bfb4      	ite	lt
 800c9d0:	18d2      	addlt	r2, r2, r3
 800c9d2:	1b9e      	subge	r6, r3, r6
 800c9d4:	9b04      	ldr	r3, [sp, #16]
 800c9d6:	bfbc      	itt	lt
 800c9d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c9da:	2600      	movlt	r6, #0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	bfb7      	itett	lt
 800c9e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c9e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c9e8:	1a9d      	sublt	r5, r3, r2
 800c9ea:	2300      	movlt	r3, #0
 800c9ec:	e741      	b.n	800c872 <_dtoa_r+0x742>
 800c9ee:	9e08      	ldr	r6, [sp, #32]
 800c9f0:	9d05      	ldr	r5, [sp, #20]
 800c9f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c9f4:	e748      	b.n	800c888 <_dtoa_r+0x758>
 800c9f6:	9a08      	ldr	r2, [sp, #32]
 800c9f8:	e770      	b.n	800c8dc <_dtoa_r+0x7ac>
 800c9fa:	9b07      	ldr	r3, [sp, #28]
 800c9fc:	2b01      	cmp	r3, #1
 800c9fe:	dc19      	bgt.n	800ca34 <_dtoa_r+0x904>
 800ca00:	9b02      	ldr	r3, [sp, #8]
 800ca02:	b9bb      	cbnz	r3, 800ca34 <_dtoa_r+0x904>
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca0a:	b99b      	cbnz	r3, 800ca34 <_dtoa_r+0x904>
 800ca0c:	9b03      	ldr	r3, [sp, #12]
 800ca0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca12:	0d1b      	lsrs	r3, r3, #20
 800ca14:	051b      	lsls	r3, r3, #20
 800ca16:	b183      	cbz	r3, 800ca3a <_dtoa_r+0x90a>
 800ca18:	9b05      	ldr	r3, [sp, #20]
 800ca1a:	3301      	adds	r3, #1
 800ca1c:	9305      	str	r3, [sp, #20]
 800ca1e:	9b06      	ldr	r3, [sp, #24]
 800ca20:	3301      	adds	r3, #1
 800ca22:	9306      	str	r3, [sp, #24]
 800ca24:	f04f 0801 	mov.w	r8, #1
 800ca28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	f47f af6f 	bne.w	800c90e <_dtoa_r+0x7de>
 800ca30:	2001      	movs	r0, #1
 800ca32:	e774      	b.n	800c91e <_dtoa_r+0x7ee>
 800ca34:	f04f 0800 	mov.w	r8, #0
 800ca38:	e7f6      	b.n	800ca28 <_dtoa_r+0x8f8>
 800ca3a:	4698      	mov	r8, r3
 800ca3c:	e7f4      	b.n	800ca28 <_dtoa_r+0x8f8>
 800ca3e:	d082      	beq.n	800c946 <_dtoa_r+0x816>
 800ca40:	9a05      	ldr	r2, [sp, #20]
 800ca42:	331c      	adds	r3, #28
 800ca44:	441a      	add	r2, r3
 800ca46:	9205      	str	r2, [sp, #20]
 800ca48:	9a06      	ldr	r2, [sp, #24]
 800ca4a:	441a      	add	r2, r3
 800ca4c:	441d      	add	r5, r3
 800ca4e:	9206      	str	r2, [sp, #24]
 800ca50:	e779      	b.n	800c946 <_dtoa_r+0x816>
 800ca52:	4603      	mov	r3, r0
 800ca54:	e7f4      	b.n	800ca40 <_dtoa_r+0x910>
 800ca56:	9b04      	ldr	r3, [sp, #16]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	dc37      	bgt.n	800cacc <_dtoa_r+0x99c>
 800ca5c:	9b07      	ldr	r3, [sp, #28]
 800ca5e:	2b02      	cmp	r3, #2
 800ca60:	dd34      	ble.n	800cacc <_dtoa_r+0x99c>
 800ca62:	9b04      	ldr	r3, [sp, #16]
 800ca64:	9301      	str	r3, [sp, #4]
 800ca66:	9b01      	ldr	r3, [sp, #4]
 800ca68:	b963      	cbnz	r3, 800ca84 <_dtoa_r+0x954>
 800ca6a:	4631      	mov	r1, r6
 800ca6c:	2205      	movs	r2, #5
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f000 fe1c 	bl	800d6ac <__multadd>
 800ca74:	4601      	mov	r1, r0
 800ca76:	4606      	mov	r6, r0
 800ca78:	4650      	mov	r0, sl
 800ca7a:	f001 f87b 	bl	800db74 <__mcmp>
 800ca7e:	2800      	cmp	r0, #0
 800ca80:	f73f adbb 	bgt.w	800c5fa <_dtoa_r+0x4ca>
 800ca84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca86:	9d00      	ldr	r5, [sp, #0]
 800ca88:	ea6f 0b03 	mvn.w	fp, r3
 800ca8c:	f04f 0800 	mov.w	r8, #0
 800ca90:	4631      	mov	r1, r6
 800ca92:	4620      	mov	r0, r4
 800ca94:	f000 fde8 	bl	800d668 <_Bfree>
 800ca98:	2f00      	cmp	r7, #0
 800ca9a:	f43f aeab 	beq.w	800c7f4 <_dtoa_r+0x6c4>
 800ca9e:	f1b8 0f00 	cmp.w	r8, #0
 800caa2:	d005      	beq.n	800cab0 <_dtoa_r+0x980>
 800caa4:	45b8      	cmp	r8, r7
 800caa6:	d003      	beq.n	800cab0 <_dtoa_r+0x980>
 800caa8:	4641      	mov	r1, r8
 800caaa:	4620      	mov	r0, r4
 800caac:	f000 fddc 	bl	800d668 <_Bfree>
 800cab0:	4639      	mov	r1, r7
 800cab2:	4620      	mov	r0, r4
 800cab4:	f000 fdd8 	bl	800d668 <_Bfree>
 800cab8:	e69c      	b.n	800c7f4 <_dtoa_r+0x6c4>
 800caba:	2600      	movs	r6, #0
 800cabc:	4637      	mov	r7, r6
 800cabe:	e7e1      	b.n	800ca84 <_dtoa_r+0x954>
 800cac0:	46bb      	mov	fp, r7
 800cac2:	4637      	mov	r7, r6
 800cac4:	e599      	b.n	800c5fa <_dtoa_r+0x4ca>
 800cac6:	bf00      	nop
 800cac8:	40240000 	.word	0x40240000
 800cacc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cace:	2b00      	cmp	r3, #0
 800cad0:	f000 80c8 	beq.w	800cc64 <_dtoa_r+0xb34>
 800cad4:	9b04      	ldr	r3, [sp, #16]
 800cad6:	9301      	str	r3, [sp, #4]
 800cad8:	2d00      	cmp	r5, #0
 800cada:	dd05      	ble.n	800cae8 <_dtoa_r+0x9b8>
 800cadc:	4639      	mov	r1, r7
 800cade:	462a      	mov	r2, r5
 800cae0:	4620      	mov	r0, r4
 800cae2:	f000 ffdb 	bl	800da9c <__lshift>
 800cae6:	4607      	mov	r7, r0
 800cae8:	f1b8 0f00 	cmp.w	r8, #0
 800caec:	d05b      	beq.n	800cba6 <_dtoa_r+0xa76>
 800caee:	6879      	ldr	r1, [r7, #4]
 800caf0:	4620      	mov	r0, r4
 800caf2:	f000 fd79 	bl	800d5e8 <_Balloc>
 800caf6:	4605      	mov	r5, r0
 800caf8:	b928      	cbnz	r0, 800cb06 <_dtoa_r+0x9d6>
 800cafa:	4b83      	ldr	r3, [pc, #524]	; (800cd08 <_dtoa_r+0xbd8>)
 800cafc:	4602      	mov	r2, r0
 800cafe:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cb02:	f7ff bb2e 	b.w	800c162 <_dtoa_r+0x32>
 800cb06:	693a      	ldr	r2, [r7, #16]
 800cb08:	3202      	adds	r2, #2
 800cb0a:	0092      	lsls	r2, r2, #2
 800cb0c:	f107 010c 	add.w	r1, r7, #12
 800cb10:	300c      	adds	r0, #12
 800cb12:	f7ff fa6d 	bl	800bff0 <memcpy>
 800cb16:	2201      	movs	r2, #1
 800cb18:	4629      	mov	r1, r5
 800cb1a:	4620      	mov	r0, r4
 800cb1c:	f000 ffbe 	bl	800da9c <__lshift>
 800cb20:	9b00      	ldr	r3, [sp, #0]
 800cb22:	3301      	adds	r3, #1
 800cb24:	9304      	str	r3, [sp, #16]
 800cb26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb2a:	4413      	add	r3, r2
 800cb2c:	9308      	str	r3, [sp, #32]
 800cb2e:	9b02      	ldr	r3, [sp, #8]
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	46b8      	mov	r8, r7
 800cb36:	9306      	str	r3, [sp, #24]
 800cb38:	4607      	mov	r7, r0
 800cb3a:	9b04      	ldr	r3, [sp, #16]
 800cb3c:	4631      	mov	r1, r6
 800cb3e:	3b01      	subs	r3, #1
 800cb40:	4650      	mov	r0, sl
 800cb42:	9301      	str	r3, [sp, #4]
 800cb44:	f7ff fa6c 	bl	800c020 <quorem>
 800cb48:	4641      	mov	r1, r8
 800cb4a:	9002      	str	r0, [sp, #8]
 800cb4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cb50:	4650      	mov	r0, sl
 800cb52:	f001 f80f 	bl	800db74 <__mcmp>
 800cb56:	463a      	mov	r2, r7
 800cb58:	9005      	str	r0, [sp, #20]
 800cb5a:	4631      	mov	r1, r6
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	f001 f825 	bl	800dbac <__mdiff>
 800cb62:	68c2      	ldr	r2, [r0, #12]
 800cb64:	4605      	mov	r5, r0
 800cb66:	bb02      	cbnz	r2, 800cbaa <_dtoa_r+0xa7a>
 800cb68:	4601      	mov	r1, r0
 800cb6a:	4650      	mov	r0, sl
 800cb6c:	f001 f802 	bl	800db74 <__mcmp>
 800cb70:	4602      	mov	r2, r0
 800cb72:	4629      	mov	r1, r5
 800cb74:	4620      	mov	r0, r4
 800cb76:	9209      	str	r2, [sp, #36]	; 0x24
 800cb78:	f000 fd76 	bl	800d668 <_Bfree>
 800cb7c:	9b07      	ldr	r3, [sp, #28]
 800cb7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb80:	9d04      	ldr	r5, [sp, #16]
 800cb82:	ea43 0102 	orr.w	r1, r3, r2
 800cb86:	9b06      	ldr	r3, [sp, #24]
 800cb88:	4319      	orrs	r1, r3
 800cb8a:	d110      	bne.n	800cbae <_dtoa_r+0xa7e>
 800cb8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb90:	d029      	beq.n	800cbe6 <_dtoa_r+0xab6>
 800cb92:	9b05      	ldr	r3, [sp, #20]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	dd02      	ble.n	800cb9e <_dtoa_r+0xa6e>
 800cb98:	9b02      	ldr	r3, [sp, #8]
 800cb9a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cb9e:	9b01      	ldr	r3, [sp, #4]
 800cba0:	f883 9000 	strb.w	r9, [r3]
 800cba4:	e774      	b.n	800ca90 <_dtoa_r+0x960>
 800cba6:	4638      	mov	r0, r7
 800cba8:	e7ba      	b.n	800cb20 <_dtoa_r+0x9f0>
 800cbaa:	2201      	movs	r2, #1
 800cbac:	e7e1      	b.n	800cb72 <_dtoa_r+0xa42>
 800cbae:	9b05      	ldr	r3, [sp, #20]
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	db04      	blt.n	800cbbe <_dtoa_r+0xa8e>
 800cbb4:	9907      	ldr	r1, [sp, #28]
 800cbb6:	430b      	orrs	r3, r1
 800cbb8:	9906      	ldr	r1, [sp, #24]
 800cbba:	430b      	orrs	r3, r1
 800cbbc:	d120      	bne.n	800cc00 <_dtoa_r+0xad0>
 800cbbe:	2a00      	cmp	r2, #0
 800cbc0:	dded      	ble.n	800cb9e <_dtoa_r+0xa6e>
 800cbc2:	4651      	mov	r1, sl
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	4620      	mov	r0, r4
 800cbc8:	f000 ff68 	bl	800da9c <__lshift>
 800cbcc:	4631      	mov	r1, r6
 800cbce:	4682      	mov	sl, r0
 800cbd0:	f000 ffd0 	bl	800db74 <__mcmp>
 800cbd4:	2800      	cmp	r0, #0
 800cbd6:	dc03      	bgt.n	800cbe0 <_dtoa_r+0xab0>
 800cbd8:	d1e1      	bne.n	800cb9e <_dtoa_r+0xa6e>
 800cbda:	f019 0f01 	tst.w	r9, #1
 800cbde:	d0de      	beq.n	800cb9e <_dtoa_r+0xa6e>
 800cbe0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cbe4:	d1d8      	bne.n	800cb98 <_dtoa_r+0xa68>
 800cbe6:	9a01      	ldr	r2, [sp, #4]
 800cbe8:	2339      	movs	r3, #57	; 0x39
 800cbea:	7013      	strb	r3, [r2, #0]
 800cbec:	462b      	mov	r3, r5
 800cbee:	461d      	mov	r5, r3
 800cbf0:	3b01      	subs	r3, #1
 800cbf2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cbf6:	2a39      	cmp	r2, #57	; 0x39
 800cbf8:	d06c      	beq.n	800ccd4 <_dtoa_r+0xba4>
 800cbfa:	3201      	adds	r2, #1
 800cbfc:	701a      	strb	r2, [r3, #0]
 800cbfe:	e747      	b.n	800ca90 <_dtoa_r+0x960>
 800cc00:	2a00      	cmp	r2, #0
 800cc02:	dd07      	ble.n	800cc14 <_dtoa_r+0xae4>
 800cc04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cc08:	d0ed      	beq.n	800cbe6 <_dtoa_r+0xab6>
 800cc0a:	9a01      	ldr	r2, [sp, #4]
 800cc0c:	f109 0301 	add.w	r3, r9, #1
 800cc10:	7013      	strb	r3, [r2, #0]
 800cc12:	e73d      	b.n	800ca90 <_dtoa_r+0x960>
 800cc14:	9b04      	ldr	r3, [sp, #16]
 800cc16:	9a08      	ldr	r2, [sp, #32]
 800cc18:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cc1c:	4293      	cmp	r3, r2
 800cc1e:	d043      	beq.n	800cca8 <_dtoa_r+0xb78>
 800cc20:	4651      	mov	r1, sl
 800cc22:	2300      	movs	r3, #0
 800cc24:	220a      	movs	r2, #10
 800cc26:	4620      	mov	r0, r4
 800cc28:	f000 fd40 	bl	800d6ac <__multadd>
 800cc2c:	45b8      	cmp	r8, r7
 800cc2e:	4682      	mov	sl, r0
 800cc30:	f04f 0300 	mov.w	r3, #0
 800cc34:	f04f 020a 	mov.w	r2, #10
 800cc38:	4641      	mov	r1, r8
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	d107      	bne.n	800cc4e <_dtoa_r+0xb1e>
 800cc3e:	f000 fd35 	bl	800d6ac <__multadd>
 800cc42:	4680      	mov	r8, r0
 800cc44:	4607      	mov	r7, r0
 800cc46:	9b04      	ldr	r3, [sp, #16]
 800cc48:	3301      	adds	r3, #1
 800cc4a:	9304      	str	r3, [sp, #16]
 800cc4c:	e775      	b.n	800cb3a <_dtoa_r+0xa0a>
 800cc4e:	f000 fd2d 	bl	800d6ac <__multadd>
 800cc52:	4639      	mov	r1, r7
 800cc54:	4680      	mov	r8, r0
 800cc56:	2300      	movs	r3, #0
 800cc58:	220a      	movs	r2, #10
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f000 fd26 	bl	800d6ac <__multadd>
 800cc60:	4607      	mov	r7, r0
 800cc62:	e7f0      	b.n	800cc46 <_dtoa_r+0xb16>
 800cc64:	9b04      	ldr	r3, [sp, #16]
 800cc66:	9301      	str	r3, [sp, #4]
 800cc68:	9d00      	ldr	r5, [sp, #0]
 800cc6a:	4631      	mov	r1, r6
 800cc6c:	4650      	mov	r0, sl
 800cc6e:	f7ff f9d7 	bl	800c020 <quorem>
 800cc72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc76:	9b00      	ldr	r3, [sp, #0]
 800cc78:	f805 9b01 	strb.w	r9, [r5], #1
 800cc7c:	1aea      	subs	r2, r5, r3
 800cc7e:	9b01      	ldr	r3, [sp, #4]
 800cc80:	4293      	cmp	r3, r2
 800cc82:	dd07      	ble.n	800cc94 <_dtoa_r+0xb64>
 800cc84:	4651      	mov	r1, sl
 800cc86:	2300      	movs	r3, #0
 800cc88:	220a      	movs	r2, #10
 800cc8a:	4620      	mov	r0, r4
 800cc8c:	f000 fd0e 	bl	800d6ac <__multadd>
 800cc90:	4682      	mov	sl, r0
 800cc92:	e7ea      	b.n	800cc6a <_dtoa_r+0xb3a>
 800cc94:	9b01      	ldr	r3, [sp, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	bfc8      	it	gt
 800cc9a:	461d      	movgt	r5, r3
 800cc9c:	9b00      	ldr	r3, [sp, #0]
 800cc9e:	bfd8      	it	le
 800cca0:	2501      	movle	r5, #1
 800cca2:	441d      	add	r5, r3
 800cca4:	f04f 0800 	mov.w	r8, #0
 800cca8:	4651      	mov	r1, sl
 800ccaa:	2201      	movs	r2, #1
 800ccac:	4620      	mov	r0, r4
 800ccae:	f000 fef5 	bl	800da9c <__lshift>
 800ccb2:	4631      	mov	r1, r6
 800ccb4:	4682      	mov	sl, r0
 800ccb6:	f000 ff5d 	bl	800db74 <__mcmp>
 800ccba:	2800      	cmp	r0, #0
 800ccbc:	dc96      	bgt.n	800cbec <_dtoa_r+0xabc>
 800ccbe:	d102      	bne.n	800ccc6 <_dtoa_r+0xb96>
 800ccc0:	f019 0f01 	tst.w	r9, #1
 800ccc4:	d192      	bne.n	800cbec <_dtoa_r+0xabc>
 800ccc6:	462b      	mov	r3, r5
 800ccc8:	461d      	mov	r5, r3
 800ccca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ccce:	2a30      	cmp	r2, #48	; 0x30
 800ccd0:	d0fa      	beq.n	800ccc8 <_dtoa_r+0xb98>
 800ccd2:	e6dd      	b.n	800ca90 <_dtoa_r+0x960>
 800ccd4:	9a00      	ldr	r2, [sp, #0]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d189      	bne.n	800cbee <_dtoa_r+0xabe>
 800ccda:	f10b 0b01 	add.w	fp, fp, #1
 800ccde:	2331      	movs	r3, #49	; 0x31
 800cce0:	e796      	b.n	800cc10 <_dtoa_r+0xae0>
 800cce2:	4b0a      	ldr	r3, [pc, #40]	; (800cd0c <_dtoa_r+0xbdc>)
 800cce4:	f7ff ba99 	b.w	800c21a <_dtoa_r+0xea>
 800cce8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	f47f aa6d 	bne.w	800c1ca <_dtoa_r+0x9a>
 800ccf0:	4b07      	ldr	r3, [pc, #28]	; (800cd10 <_dtoa_r+0xbe0>)
 800ccf2:	f7ff ba92 	b.w	800c21a <_dtoa_r+0xea>
 800ccf6:	9b01      	ldr	r3, [sp, #4]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	dcb5      	bgt.n	800cc68 <_dtoa_r+0xb38>
 800ccfc:	9b07      	ldr	r3, [sp, #28]
 800ccfe:	2b02      	cmp	r3, #2
 800cd00:	f73f aeb1 	bgt.w	800ca66 <_dtoa_r+0x936>
 800cd04:	e7b0      	b.n	800cc68 <_dtoa_r+0xb38>
 800cd06:	bf00      	nop
 800cd08:	0800ebc8 	.word	0x0800ebc8
 800cd0c:	0800eb20 	.word	0x0800eb20
 800cd10:	0800eb4c 	.word	0x0800eb4c

0800cd14 <_free_r>:
 800cd14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cd16:	2900      	cmp	r1, #0
 800cd18:	d044      	beq.n	800cda4 <_free_r+0x90>
 800cd1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd1e:	9001      	str	r0, [sp, #4]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	f1a1 0404 	sub.w	r4, r1, #4
 800cd26:	bfb8      	it	lt
 800cd28:	18e4      	addlt	r4, r4, r3
 800cd2a:	f000 fc51 	bl	800d5d0 <__malloc_lock>
 800cd2e:	4a1e      	ldr	r2, [pc, #120]	; (800cda8 <_free_r+0x94>)
 800cd30:	9801      	ldr	r0, [sp, #4]
 800cd32:	6813      	ldr	r3, [r2, #0]
 800cd34:	b933      	cbnz	r3, 800cd44 <_free_r+0x30>
 800cd36:	6063      	str	r3, [r4, #4]
 800cd38:	6014      	str	r4, [r2, #0]
 800cd3a:	b003      	add	sp, #12
 800cd3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cd40:	f000 bc4c 	b.w	800d5dc <__malloc_unlock>
 800cd44:	42a3      	cmp	r3, r4
 800cd46:	d908      	bls.n	800cd5a <_free_r+0x46>
 800cd48:	6825      	ldr	r5, [r4, #0]
 800cd4a:	1961      	adds	r1, r4, r5
 800cd4c:	428b      	cmp	r3, r1
 800cd4e:	bf01      	itttt	eq
 800cd50:	6819      	ldreq	r1, [r3, #0]
 800cd52:	685b      	ldreq	r3, [r3, #4]
 800cd54:	1949      	addeq	r1, r1, r5
 800cd56:	6021      	streq	r1, [r4, #0]
 800cd58:	e7ed      	b.n	800cd36 <_free_r+0x22>
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	b10b      	cbz	r3, 800cd64 <_free_r+0x50>
 800cd60:	42a3      	cmp	r3, r4
 800cd62:	d9fa      	bls.n	800cd5a <_free_r+0x46>
 800cd64:	6811      	ldr	r1, [r2, #0]
 800cd66:	1855      	adds	r5, r2, r1
 800cd68:	42a5      	cmp	r5, r4
 800cd6a:	d10b      	bne.n	800cd84 <_free_r+0x70>
 800cd6c:	6824      	ldr	r4, [r4, #0]
 800cd6e:	4421      	add	r1, r4
 800cd70:	1854      	adds	r4, r2, r1
 800cd72:	42a3      	cmp	r3, r4
 800cd74:	6011      	str	r1, [r2, #0]
 800cd76:	d1e0      	bne.n	800cd3a <_free_r+0x26>
 800cd78:	681c      	ldr	r4, [r3, #0]
 800cd7a:	685b      	ldr	r3, [r3, #4]
 800cd7c:	6053      	str	r3, [r2, #4]
 800cd7e:	440c      	add	r4, r1
 800cd80:	6014      	str	r4, [r2, #0]
 800cd82:	e7da      	b.n	800cd3a <_free_r+0x26>
 800cd84:	d902      	bls.n	800cd8c <_free_r+0x78>
 800cd86:	230c      	movs	r3, #12
 800cd88:	6003      	str	r3, [r0, #0]
 800cd8a:	e7d6      	b.n	800cd3a <_free_r+0x26>
 800cd8c:	6825      	ldr	r5, [r4, #0]
 800cd8e:	1961      	adds	r1, r4, r5
 800cd90:	428b      	cmp	r3, r1
 800cd92:	bf04      	itt	eq
 800cd94:	6819      	ldreq	r1, [r3, #0]
 800cd96:	685b      	ldreq	r3, [r3, #4]
 800cd98:	6063      	str	r3, [r4, #4]
 800cd9a:	bf04      	itt	eq
 800cd9c:	1949      	addeq	r1, r1, r5
 800cd9e:	6021      	streq	r1, [r4, #0]
 800cda0:	6054      	str	r4, [r2, #4]
 800cda2:	e7ca      	b.n	800cd3a <_free_r+0x26>
 800cda4:	b003      	add	sp, #12
 800cda6:	bd30      	pop	{r4, r5, pc}
 800cda8:	20000b44 	.word	0x20000b44

0800cdac <rshift>:
 800cdac:	6903      	ldr	r3, [r0, #16]
 800cdae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cdb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cdb6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cdba:	f100 0414 	add.w	r4, r0, #20
 800cdbe:	dd45      	ble.n	800ce4c <rshift+0xa0>
 800cdc0:	f011 011f 	ands.w	r1, r1, #31
 800cdc4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cdc8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cdcc:	d10c      	bne.n	800cde8 <rshift+0x3c>
 800cdce:	f100 0710 	add.w	r7, r0, #16
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	42b1      	cmp	r1, r6
 800cdd6:	d334      	bcc.n	800ce42 <rshift+0x96>
 800cdd8:	1a9b      	subs	r3, r3, r2
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	1eea      	subs	r2, r5, #3
 800cdde:	4296      	cmp	r6, r2
 800cde0:	bf38      	it	cc
 800cde2:	2300      	movcc	r3, #0
 800cde4:	4423      	add	r3, r4
 800cde6:	e015      	b.n	800ce14 <rshift+0x68>
 800cde8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cdec:	f1c1 0820 	rsb	r8, r1, #32
 800cdf0:	40cf      	lsrs	r7, r1
 800cdf2:	f105 0e04 	add.w	lr, r5, #4
 800cdf6:	46a1      	mov	r9, r4
 800cdf8:	4576      	cmp	r6, lr
 800cdfa:	46f4      	mov	ip, lr
 800cdfc:	d815      	bhi.n	800ce2a <rshift+0x7e>
 800cdfe:	1a9a      	subs	r2, r3, r2
 800ce00:	0092      	lsls	r2, r2, #2
 800ce02:	3a04      	subs	r2, #4
 800ce04:	3501      	adds	r5, #1
 800ce06:	42ae      	cmp	r6, r5
 800ce08:	bf38      	it	cc
 800ce0a:	2200      	movcc	r2, #0
 800ce0c:	18a3      	adds	r3, r4, r2
 800ce0e:	50a7      	str	r7, [r4, r2]
 800ce10:	b107      	cbz	r7, 800ce14 <rshift+0x68>
 800ce12:	3304      	adds	r3, #4
 800ce14:	1b1a      	subs	r2, r3, r4
 800ce16:	42a3      	cmp	r3, r4
 800ce18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ce1c:	bf08      	it	eq
 800ce1e:	2300      	moveq	r3, #0
 800ce20:	6102      	str	r2, [r0, #16]
 800ce22:	bf08      	it	eq
 800ce24:	6143      	streq	r3, [r0, #20]
 800ce26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce2a:	f8dc c000 	ldr.w	ip, [ip]
 800ce2e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ce32:	ea4c 0707 	orr.w	r7, ip, r7
 800ce36:	f849 7b04 	str.w	r7, [r9], #4
 800ce3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ce3e:	40cf      	lsrs	r7, r1
 800ce40:	e7da      	b.n	800cdf8 <rshift+0x4c>
 800ce42:	f851 cb04 	ldr.w	ip, [r1], #4
 800ce46:	f847 cf04 	str.w	ip, [r7, #4]!
 800ce4a:	e7c3      	b.n	800cdd4 <rshift+0x28>
 800ce4c:	4623      	mov	r3, r4
 800ce4e:	e7e1      	b.n	800ce14 <rshift+0x68>

0800ce50 <__hexdig_fun>:
 800ce50:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ce54:	2b09      	cmp	r3, #9
 800ce56:	d802      	bhi.n	800ce5e <__hexdig_fun+0xe>
 800ce58:	3820      	subs	r0, #32
 800ce5a:	b2c0      	uxtb	r0, r0
 800ce5c:	4770      	bx	lr
 800ce5e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ce62:	2b05      	cmp	r3, #5
 800ce64:	d801      	bhi.n	800ce6a <__hexdig_fun+0x1a>
 800ce66:	3847      	subs	r0, #71	; 0x47
 800ce68:	e7f7      	b.n	800ce5a <__hexdig_fun+0xa>
 800ce6a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ce6e:	2b05      	cmp	r3, #5
 800ce70:	d801      	bhi.n	800ce76 <__hexdig_fun+0x26>
 800ce72:	3827      	subs	r0, #39	; 0x27
 800ce74:	e7f1      	b.n	800ce5a <__hexdig_fun+0xa>
 800ce76:	2000      	movs	r0, #0
 800ce78:	4770      	bx	lr
	...

0800ce7c <__gethex>:
 800ce7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce80:	4617      	mov	r7, r2
 800ce82:	680a      	ldr	r2, [r1, #0]
 800ce84:	b085      	sub	sp, #20
 800ce86:	f102 0b02 	add.w	fp, r2, #2
 800ce8a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ce8e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ce92:	4681      	mov	r9, r0
 800ce94:	468a      	mov	sl, r1
 800ce96:	9302      	str	r3, [sp, #8]
 800ce98:	32fe      	adds	r2, #254	; 0xfe
 800ce9a:	eb02 030b 	add.w	r3, r2, fp
 800ce9e:	46d8      	mov	r8, fp
 800cea0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800cea4:	9301      	str	r3, [sp, #4]
 800cea6:	2830      	cmp	r0, #48	; 0x30
 800cea8:	d0f7      	beq.n	800ce9a <__gethex+0x1e>
 800ceaa:	f7ff ffd1 	bl	800ce50 <__hexdig_fun>
 800ceae:	4604      	mov	r4, r0
 800ceb0:	2800      	cmp	r0, #0
 800ceb2:	d138      	bne.n	800cf26 <__gethex+0xaa>
 800ceb4:	49a7      	ldr	r1, [pc, #668]	; (800d154 <__gethex+0x2d8>)
 800ceb6:	2201      	movs	r2, #1
 800ceb8:	4640      	mov	r0, r8
 800ceba:	f7fe fffa 	bl	800beb2 <strncmp>
 800cebe:	4606      	mov	r6, r0
 800cec0:	2800      	cmp	r0, #0
 800cec2:	d169      	bne.n	800cf98 <__gethex+0x11c>
 800cec4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800cec8:	465d      	mov	r5, fp
 800ceca:	f7ff ffc1 	bl	800ce50 <__hexdig_fun>
 800cece:	2800      	cmp	r0, #0
 800ced0:	d064      	beq.n	800cf9c <__gethex+0x120>
 800ced2:	465a      	mov	r2, fp
 800ced4:	7810      	ldrb	r0, [r2, #0]
 800ced6:	2830      	cmp	r0, #48	; 0x30
 800ced8:	4690      	mov	r8, r2
 800ceda:	f102 0201 	add.w	r2, r2, #1
 800cede:	d0f9      	beq.n	800ced4 <__gethex+0x58>
 800cee0:	f7ff ffb6 	bl	800ce50 <__hexdig_fun>
 800cee4:	2301      	movs	r3, #1
 800cee6:	fab0 f480 	clz	r4, r0
 800ceea:	0964      	lsrs	r4, r4, #5
 800ceec:	465e      	mov	r6, fp
 800ceee:	9301      	str	r3, [sp, #4]
 800cef0:	4642      	mov	r2, r8
 800cef2:	4615      	mov	r5, r2
 800cef4:	3201      	adds	r2, #1
 800cef6:	7828      	ldrb	r0, [r5, #0]
 800cef8:	f7ff ffaa 	bl	800ce50 <__hexdig_fun>
 800cefc:	2800      	cmp	r0, #0
 800cefe:	d1f8      	bne.n	800cef2 <__gethex+0x76>
 800cf00:	4994      	ldr	r1, [pc, #592]	; (800d154 <__gethex+0x2d8>)
 800cf02:	2201      	movs	r2, #1
 800cf04:	4628      	mov	r0, r5
 800cf06:	f7fe ffd4 	bl	800beb2 <strncmp>
 800cf0a:	b978      	cbnz	r0, 800cf2c <__gethex+0xb0>
 800cf0c:	b946      	cbnz	r6, 800cf20 <__gethex+0xa4>
 800cf0e:	1c6e      	adds	r6, r5, #1
 800cf10:	4632      	mov	r2, r6
 800cf12:	4615      	mov	r5, r2
 800cf14:	3201      	adds	r2, #1
 800cf16:	7828      	ldrb	r0, [r5, #0]
 800cf18:	f7ff ff9a 	bl	800ce50 <__hexdig_fun>
 800cf1c:	2800      	cmp	r0, #0
 800cf1e:	d1f8      	bne.n	800cf12 <__gethex+0x96>
 800cf20:	1b73      	subs	r3, r6, r5
 800cf22:	009e      	lsls	r6, r3, #2
 800cf24:	e004      	b.n	800cf30 <__gethex+0xb4>
 800cf26:	2400      	movs	r4, #0
 800cf28:	4626      	mov	r6, r4
 800cf2a:	e7e1      	b.n	800cef0 <__gethex+0x74>
 800cf2c:	2e00      	cmp	r6, #0
 800cf2e:	d1f7      	bne.n	800cf20 <__gethex+0xa4>
 800cf30:	782b      	ldrb	r3, [r5, #0]
 800cf32:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cf36:	2b50      	cmp	r3, #80	; 0x50
 800cf38:	d13d      	bne.n	800cfb6 <__gethex+0x13a>
 800cf3a:	786b      	ldrb	r3, [r5, #1]
 800cf3c:	2b2b      	cmp	r3, #43	; 0x2b
 800cf3e:	d02f      	beq.n	800cfa0 <__gethex+0x124>
 800cf40:	2b2d      	cmp	r3, #45	; 0x2d
 800cf42:	d031      	beq.n	800cfa8 <__gethex+0x12c>
 800cf44:	1c69      	adds	r1, r5, #1
 800cf46:	f04f 0b00 	mov.w	fp, #0
 800cf4a:	7808      	ldrb	r0, [r1, #0]
 800cf4c:	f7ff ff80 	bl	800ce50 <__hexdig_fun>
 800cf50:	1e42      	subs	r2, r0, #1
 800cf52:	b2d2      	uxtb	r2, r2
 800cf54:	2a18      	cmp	r2, #24
 800cf56:	d82e      	bhi.n	800cfb6 <__gethex+0x13a>
 800cf58:	f1a0 0210 	sub.w	r2, r0, #16
 800cf5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cf60:	f7ff ff76 	bl	800ce50 <__hexdig_fun>
 800cf64:	f100 3cff 	add.w	ip, r0, #4294967295
 800cf68:	fa5f fc8c 	uxtb.w	ip, ip
 800cf6c:	f1bc 0f18 	cmp.w	ip, #24
 800cf70:	d91d      	bls.n	800cfae <__gethex+0x132>
 800cf72:	f1bb 0f00 	cmp.w	fp, #0
 800cf76:	d000      	beq.n	800cf7a <__gethex+0xfe>
 800cf78:	4252      	negs	r2, r2
 800cf7a:	4416      	add	r6, r2
 800cf7c:	f8ca 1000 	str.w	r1, [sl]
 800cf80:	b1dc      	cbz	r4, 800cfba <__gethex+0x13e>
 800cf82:	9b01      	ldr	r3, [sp, #4]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	bf14      	ite	ne
 800cf88:	f04f 0800 	movne.w	r8, #0
 800cf8c:	f04f 0806 	moveq.w	r8, #6
 800cf90:	4640      	mov	r0, r8
 800cf92:	b005      	add	sp, #20
 800cf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf98:	4645      	mov	r5, r8
 800cf9a:	4626      	mov	r6, r4
 800cf9c:	2401      	movs	r4, #1
 800cf9e:	e7c7      	b.n	800cf30 <__gethex+0xb4>
 800cfa0:	f04f 0b00 	mov.w	fp, #0
 800cfa4:	1ca9      	adds	r1, r5, #2
 800cfa6:	e7d0      	b.n	800cf4a <__gethex+0xce>
 800cfa8:	f04f 0b01 	mov.w	fp, #1
 800cfac:	e7fa      	b.n	800cfa4 <__gethex+0x128>
 800cfae:	230a      	movs	r3, #10
 800cfb0:	fb03 0002 	mla	r0, r3, r2, r0
 800cfb4:	e7d0      	b.n	800cf58 <__gethex+0xdc>
 800cfb6:	4629      	mov	r1, r5
 800cfb8:	e7e0      	b.n	800cf7c <__gethex+0x100>
 800cfba:	eba5 0308 	sub.w	r3, r5, r8
 800cfbe:	3b01      	subs	r3, #1
 800cfc0:	4621      	mov	r1, r4
 800cfc2:	2b07      	cmp	r3, #7
 800cfc4:	dc0a      	bgt.n	800cfdc <__gethex+0x160>
 800cfc6:	4648      	mov	r0, r9
 800cfc8:	f000 fb0e 	bl	800d5e8 <_Balloc>
 800cfcc:	4604      	mov	r4, r0
 800cfce:	b940      	cbnz	r0, 800cfe2 <__gethex+0x166>
 800cfd0:	4b61      	ldr	r3, [pc, #388]	; (800d158 <__gethex+0x2dc>)
 800cfd2:	4602      	mov	r2, r0
 800cfd4:	21e4      	movs	r1, #228	; 0xe4
 800cfd6:	4861      	ldr	r0, [pc, #388]	; (800d15c <__gethex+0x2e0>)
 800cfd8:	f001 f9f0 	bl	800e3bc <__assert_func>
 800cfdc:	3101      	adds	r1, #1
 800cfde:	105b      	asrs	r3, r3, #1
 800cfe0:	e7ef      	b.n	800cfc2 <__gethex+0x146>
 800cfe2:	f100 0a14 	add.w	sl, r0, #20
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	495a      	ldr	r1, [pc, #360]	; (800d154 <__gethex+0x2d8>)
 800cfea:	f8cd a004 	str.w	sl, [sp, #4]
 800cfee:	469b      	mov	fp, r3
 800cff0:	45a8      	cmp	r8, r5
 800cff2:	d342      	bcc.n	800d07a <__gethex+0x1fe>
 800cff4:	9801      	ldr	r0, [sp, #4]
 800cff6:	f840 bb04 	str.w	fp, [r0], #4
 800cffa:	eba0 000a 	sub.w	r0, r0, sl
 800cffe:	1080      	asrs	r0, r0, #2
 800d000:	6120      	str	r0, [r4, #16]
 800d002:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d006:	4658      	mov	r0, fp
 800d008:	f000 fbe0 	bl	800d7cc <__hi0bits>
 800d00c:	683d      	ldr	r5, [r7, #0]
 800d00e:	eba8 0000 	sub.w	r0, r8, r0
 800d012:	42a8      	cmp	r0, r5
 800d014:	dd59      	ble.n	800d0ca <__gethex+0x24e>
 800d016:	eba0 0805 	sub.w	r8, r0, r5
 800d01a:	4641      	mov	r1, r8
 800d01c:	4620      	mov	r0, r4
 800d01e:	f000 ff6f 	bl	800df00 <__any_on>
 800d022:	4683      	mov	fp, r0
 800d024:	b1b8      	cbz	r0, 800d056 <__gethex+0x1da>
 800d026:	f108 33ff 	add.w	r3, r8, #4294967295
 800d02a:	1159      	asrs	r1, r3, #5
 800d02c:	f003 021f 	and.w	r2, r3, #31
 800d030:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d034:	f04f 0b01 	mov.w	fp, #1
 800d038:	fa0b f202 	lsl.w	r2, fp, r2
 800d03c:	420a      	tst	r2, r1
 800d03e:	d00a      	beq.n	800d056 <__gethex+0x1da>
 800d040:	455b      	cmp	r3, fp
 800d042:	dd06      	ble.n	800d052 <__gethex+0x1d6>
 800d044:	f1a8 0102 	sub.w	r1, r8, #2
 800d048:	4620      	mov	r0, r4
 800d04a:	f000 ff59 	bl	800df00 <__any_on>
 800d04e:	2800      	cmp	r0, #0
 800d050:	d138      	bne.n	800d0c4 <__gethex+0x248>
 800d052:	f04f 0b02 	mov.w	fp, #2
 800d056:	4641      	mov	r1, r8
 800d058:	4620      	mov	r0, r4
 800d05a:	f7ff fea7 	bl	800cdac <rshift>
 800d05e:	4446      	add	r6, r8
 800d060:	68bb      	ldr	r3, [r7, #8]
 800d062:	42b3      	cmp	r3, r6
 800d064:	da41      	bge.n	800d0ea <__gethex+0x26e>
 800d066:	4621      	mov	r1, r4
 800d068:	4648      	mov	r0, r9
 800d06a:	f000 fafd 	bl	800d668 <_Bfree>
 800d06e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d070:	2300      	movs	r3, #0
 800d072:	6013      	str	r3, [r2, #0]
 800d074:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d078:	e78a      	b.n	800cf90 <__gethex+0x114>
 800d07a:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d07e:	2a2e      	cmp	r2, #46	; 0x2e
 800d080:	d014      	beq.n	800d0ac <__gethex+0x230>
 800d082:	2b20      	cmp	r3, #32
 800d084:	d106      	bne.n	800d094 <__gethex+0x218>
 800d086:	9b01      	ldr	r3, [sp, #4]
 800d088:	f843 bb04 	str.w	fp, [r3], #4
 800d08c:	f04f 0b00 	mov.w	fp, #0
 800d090:	9301      	str	r3, [sp, #4]
 800d092:	465b      	mov	r3, fp
 800d094:	7828      	ldrb	r0, [r5, #0]
 800d096:	9303      	str	r3, [sp, #12]
 800d098:	f7ff feda 	bl	800ce50 <__hexdig_fun>
 800d09c:	9b03      	ldr	r3, [sp, #12]
 800d09e:	f000 000f 	and.w	r0, r0, #15
 800d0a2:	4098      	lsls	r0, r3
 800d0a4:	ea4b 0b00 	orr.w	fp, fp, r0
 800d0a8:	3304      	adds	r3, #4
 800d0aa:	e7a1      	b.n	800cff0 <__gethex+0x174>
 800d0ac:	45a8      	cmp	r8, r5
 800d0ae:	d8e8      	bhi.n	800d082 <__gethex+0x206>
 800d0b0:	2201      	movs	r2, #1
 800d0b2:	4628      	mov	r0, r5
 800d0b4:	9303      	str	r3, [sp, #12]
 800d0b6:	f7fe fefc 	bl	800beb2 <strncmp>
 800d0ba:	4926      	ldr	r1, [pc, #152]	; (800d154 <__gethex+0x2d8>)
 800d0bc:	9b03      	ldr	r3, [sp, #12]
 800d0be:	2800      	cmp	r0, #0
 800d0c0:	d1df      	bne.n	800d082 <__gethex+0x206>
 800d0c2:	e795      	b.n	800cff0 <__gethex+0x174>
 800d0c4:	f04f 0b03 	mov.w	fp, #3
 800d0c8:	e7c5      	b.n	800d056 <__gethex+0x1da>
 800d0ca:	da0b      	bge.n	800d0e4 <__gethex+0x268>
 800d0cc:	eba5 0800 	sub.w	r8, r5, r0
 800d0d0:	4621      	mov	r1, r4
 800d0d2:	4642      	mov	r2, r8
 800d0d4:	4648      	mov	r0, r9
 800d0d6:	f000 fce1 	bl	800da9c <__lshift>
 800d0da:	eba6 0608 	sub.w	r6, r6, r8
 800d0de:	4604      	mov	r4, r0
 800d0e0:	f100 0a14 	add.w	sl, r0, #20
 800d0e4:	f04f 0b00 	mov.w	fp, #0
 800d0e8:	e7ba      	b.n	800d060 <__gethex+0x1e4>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	42b3      	cmp	r3, r6
 800d0ee:	dd73      	ble.n	800d1d8 <__gethex+0x35c>
 800d0f0:	1b9e      	subs	r6, r3, r6
 800d0f2:	42b5      	cmp	r5, r6
 800d0f4:	dc34      	bgt.n	800d160 <__gethex+0x2e4>
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	2b02      	cmp	r3, #2
 800d0fa:	d023      	beq.n	800d144 <__gethex+0x2c8>
 800d0fc:	2b03      	cmp	r3, #3
 800d0fe:	d025      	beq.n	800d14c <__gethex+0x2d0>
 800d100:	2b01      	cmp	r3, #1
 800d102:	d115      	bne.n	800d130 <__gethex+0x2b4>
 800d104:	42b5      	cmp	r5, r6
 800d106:	d113      	bne.n	800d130 <__gethex+0x2b4>
 800d108:	2d01      	cmp	r5, #1
 800d10a:	d10b      	bne.n	800d124 <__gethex+0x2a8>
 800d10c:	9a02      	ldr	r2, [sp, #8]
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	6013      	str	r3, [r2, #0]
 800d112:	2301      	movs	r3, #1
 800d114:	6123      	str	r3, [r4, #16]
 800d116:	f8ca 3000 	str.w	r3, [sl]
 800d11a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d11c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d120:	601c      	str	r4, [r3, #0]
 800d122:	e735      	b.n	800cf90 <__gethex+0x114>
 800d124:	1e69      	subs	r1, r5, #1
 800d126:	4620      	mov	r0, r4
 800d128:	f000 feea 	bl	800df00 <__any_on>
 800d12c:	2800      	cmp	r0, #0
 800d12e:	d1ed      	bne.n	800d10c <__gethex+0x290>
 800d130:	4621      	mov	r1, r4
 800d132:	4648      	mov	r0, r9
 800d134:	f000 fa98 	bl	800d668 <_Bfree>
 800d138:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d13a:	2300      	movs	r3, #0
 800d13c:	6013      	str	r3, [r2, #0]
 800d13e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d142:	e725      	b.n	800cf90 <__gethex+0x114>
 800d144:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d146:	2b00      	cmp	r3, #0
 800d148:	d1f2      	bne.n	800d130 <__gethex+0x2b4>
 800d14a:	e7df      	b.n	800d10c <__gethex+0x290>
 800d14c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d1dc      	bne.n	800d10c <__gethex+0x290>
 800d152:	e7ed      	b.n	800d130 <__gethex+0x2b4>
 800d154:	0800eab8 	.word	0x0800eab8
 800d158:	0800ebc8 	.word	0x0800ebc8
 800d15c:	0800ebd9 	.word	0x0800ebd9
 800d160:	f106 38ff 	add.w	r8, r6, #4294967295
 800d164:	f1bb 0f00 	cmp.w	fp, #0
 800d168:	d133      	bne.n	800d1d2 <__gethex+0x356>
 800d16a:	f1b8 0f00 	cmp.w	r8, #0
 800d16e:	d004      	beq.n	800d17a <__gethex+0x2fe>
 800d170:	4641      	mov	r1, r8
 800d172:	4620      	mov	r0, r4
 800d174:	f000 fec4 	bl	800df00 <__any_on>
 800d178:	4683      	mov	fp, r0
 800d17a:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d17e:	2301      	movs	r3, #1
 800d180:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d184:	f008 081f 	and.w	r8, r8, #31
 800d188:	fa03 f308 	lsl.w	r3, r3, r8
 800d18c:	4213      	tst	r3, r2
 800d18e:	4631      	mov	r1, r6
 800d190:	4620      	mov	r0, r4
 800d192:	bf18      	it	ne
 800d194:	f04b 0b02 	orrne.w	fp, fp, #2
 800d198:	1bad      	subs	r5, r5, r6
 800d19a:	f7ff fe07 	bl	800cdac <rshift>
 800d19e:	687e      	ldr	r6, [r7, #4]
 800d1a0:	f04f 0802 	mov.w	r8, #2
 800d1a4:	f1bb 0f00 	cmp.w	fp, #0
 800d1a8:	d04a      	beq.n	800d240 <__gethex+0x3c4>
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2b02      	cmp	r3, #2
 800d1ae:	d016      	beq.n	800d1de <__gethex+0x362>
 800d1b0:	2b03      	cmp	r3, #3
 800d1b2:	d018      	beq.n	800d1e6 <__gethex+0x36a>
 800d1b4:	2b01      	cmp	r3, #1
 800d1b6:	d109      	bne.n	800d1cc <__gethex+0x350>
 800d1b8:	f01b 0f02 	tst.w	fp, #2
 800d1bc:	d006      	beq.n	800d1cc <__gethex+0x350>
 800d1be:	f8da 3000 	ldr.w	r3, [sl]
 800d1c2:	ea4b 0b03 	orr.w	fp, fp, r3
 800d1c6:	f01b 0f01 	tst.w	fp, #1
 800d1ca:	d10f      	bne.n	800d1ec <__gethex+0x370>
 800d1cc:	f048 0810 	orr.w	r8, r8, #16
 800d1d0:	e036      	b.n	800d240 <__gethex+0x3c4>
 800d1d2:	f04f 0b01 	mov.w	fp, #1
 800d1d6:	e7d0      	b.n	800d17a <__gethex+0x2fe>
 800d1d8:	f04f 0801 	mov.w	r8, #1
 800d1dc:	e7e2      	b.n	800d1a4 <__gethex+0x328>
 800d1de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1e0:	f1c3 0301 	rsb	r3, r3, #1
 800d1e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d0ef      	beq.n	800d1cc <__gethex+0x350>
 800d1ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d1f0:	f104 0214 	add.w	r2, r4, #20
 800d1f4:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d1f8:	9301      	str	r3, [sp, #4]
 800d1fa:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d1fe:	2300      	movs	r3, #0
 800d200:	4694      	mov	ip, r2
 800d202:	f852 1b04 	ldr.w	r1, [r2], #4
 800d206:	f1b1 3fff 	cmp.w	r1, #4294967295
 800d20a:	d01e      	beq.n	800d24a <__gethex+0x3ce>
 800d20c:	3101      	adds	r1, #1
 800d20e:	f8cc 1000 	str.w	r1, [ip]
 800d212:	f1b8 0f02 	cmp.w	r8, #2
 800d216:	f104 0214 	add.w	r2, r4, #20
 800d21a:	d13d      	bne.n	800d298 <__gethex+0x41c>
 800d21c:	683b      	ldr	r3, [r7, #0]
 800d21e:	3b01      	subs	r3, #1
 800d220:	42ab      	cmp	r3, r5
 800d222:	d10b      	bne.n	800d23c <__gethex+0x3c0>
 800d224:	1169      	asrs	r1, r5, #5
 800d226:	2301      	movs	r3, #1
 800d228:	f005 051f 	and.w	r5, r5, #31
 800d22c:	fa03 f505 	lsl.w	r5, r3, r5
 800d230:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d234:	421d      	tst	r5, r3
 800d236:	bf18      	it	ne
 800d238:	f04f 0801 	movne.w	r8, #1
 800d23c:	f048 0820 	orr.w	r8, r8, #32
 800d240:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d242:	601c      	str	r4, [r3, #0]
 800d244:	9b02      	ldr	r3, [sp, #8]
 800d246:	601e      	str	r6, [r3, #0]
 800d248:	e6a2      	b.n	800cf90 <__gethex+0x114>
 800d24a:	4290      	cmp	r0, r2
 800d24c:	f842 3c04 	str.w	r3, [r2, #-4]
 800d250:	d8d6      	bhi.n	800d200 <__gethex+0x384>
 800d252:	68a2      	ldr	r2, [r4, #8]
 800d254:	4593      	cmp	fp, r2
 800d256:	db17      	blt.n	800d288 <__gethex+0x40c>
 800d258:	6861      	ldr	r1, [r4, #4]
 800d25a:	4648      	mov	r0, r9
 800d25c:	3101      	adds	r1, #1
 800d25e:	f000 f9c3 	bl	800d5e8 <_Balloc>
 800d262:	4682      	mov	sl, r0
 800d264:	b918      	cbnz	r0, 800d26e <__gethex+0x3f2>
 800d266:	4b1b      	ldr	r3, [pc, #108]	; (800d2d4 <__gethex+0x458>)
 800d268:	4602      	mov	r2, r0
 800d26a:	2184      	movs	r1, #132	; 0x84
 800d26c:	e6b3      	b.n	800cfd6 <__gethex+0x15a>
 800d26e:	6922      	ldr	r2, [r4, #16]
 800d270:	3202      	adds	r2, #2
 800d272:	f104 010c 	add.w	r1, r4, #12
 800d276:	0092      	lsls	r2, r2, #2
 800d278:	300c      	adds	r0, #12
 800d27a:	f7fe feb9 	bl	800bff0 <memcpy>
 800d27e:	4621      	mov	r1, r4
 800d280:	4648      	mov	r0, r9
 800d282:	f000 f9f1 	bl	800d668 <_Bfree>
 800d286:	4654      	mov	r4, sl
 800d288:	6922      	ldr	r2, [r4, #16]
 800d28a:	1c51      	adds	r1, r2, #1
 800d28c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d290:	6121      	str	r1, [r4, #16]
 800d292:	2101      	movs	r1, #1
 800d294:	6151      	str	r1, [r2, #20]
 800d296:	e7bc      	b.n	800d212 <__gethex+0x396>
 800d298:	6921      	ldr	r1, [r4, #16]
 800d29a:	4559      	cmp	r1, fp
 800d29c:	dd0b      	ble.n	800d2b6 <__gethex+0x43a>
 800d29e:	2101      	movs	r1, #1
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	f7ff fd83 	bl	800cdac <rshift>
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	3601      	adds	r6, #1
 800d2aa:	42b3      	cmp	r3, r6
 800d2ac:	f6ff aedb 	blt.w	800d066 <__gethex+0x1ea>
 800d2b0:	f04f 0801 	mov.w	r8, #1
 800d2b4:	e7c2      	b.n	800d23c <__gethex+0x3c0>
 800d2b6:	f015 051f 	ands.w	r5, r5, #31
 800d2ba:	d0f9      	beq.n	800d2b0 <__gethex+0x434>
 800d2bc:	9b01      	ldr	r3, [sp, #4]
 800d2be:	441a      	add	r2, r3
 800d2c0:	f1c5 0520 	rsb	r5, r5, #32
 800d2c4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d2c8:	f000 fa80 	bl	800d7cc <__hi0bits>
 800d2cc:	42a8      	cmp	r0, r5
 800d2ce:	dbe6      	blt.n	800d29e <__gethex+0x422>
 800d2d0:	e7ee      	b.n	800d2b0 <__gethex+0x434>
 800d2d2:	bf00      	nop
 800d2d4:	0800ebc8 	.word	0x0800ebc8

0800d2d8 <L_shift>:
 800d2d8:	f1c2 0208 	rsb	r2, r2, #8
 800d2dc:	0092      	lsls	r2, r2, #2
 800d2de:	b570      	push	{r4, r5, r6, lr}
 800d2e0:	f1c2 0620 	rsb	r6, r2, #32
 800d2e4:	6843      	ldr	r3, [r0, #4]
 800d2e6:	6804      	ldr	r4, [r0, #0]
 800d2e8:	fa03 f506 	lsl.w	r5, r3, r6
 800d2ec:	432c      	orrs	r4, r5
 800d2ee:	40d3      	lsrs	r3, r2
 800d2f0:	6004      	str	r4, [r0, #0]
 800d2f2:	f840 3f04 	str.w	r3, [r0, #4]!
 800d2f6:	4288      	cmp	r0, r1
 800d2f8:	d3f4      	bcc.n	800d2e4 <L_shift+0xc>
 800d2fa:	bd70      	pop	{r4, r5, r6, pc}

0800d2fc <__match>:
 800d2fc:	b530      	push	{r4, r5, lr}
 800d2fe:	6803      	ldr	r3, [r0, #0]
 800d300:	3301      	adds	r3, #1
 800d302:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d306:	b914      	cbnz	r4, 800d30e <__match+0x12>
 800d308:	6003      	str	r3, [r0, #0]
 800d30a:	2001      	movs	r0, #1
 800d30c:	bd30      	pop	{r4, r5, pc}
 800d30e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d312:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d316:	2d19      	cmp	r5, #25
 800d318:	bf98      	it	ls
 800d31a:	3220      	addls	r2, #32
 800d31c:	42a2      	cmp	r2, r4
 800d31e:	d0f0      	beq.n	800d302 <__match+0x6>
 800d320:	2000      	movs	r0, #0
 800d322:	e7f3      	b.n	800d30c <__match+0x10>

0800d324 <__hexnan>:
 800d324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d328:	680b      	ldr	r3, [r1, #0]
 800d32a:	6801      	ldr	r1, [r0, #0]
 800d32c:	115e      	asrs	r6, r3, #5
 800d32e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d332:	f013 031f 	ands.w	r3, r3, #31
 800d336:	b087      	sub	sp, #28
 800d338:	bf18      	it	ne
 800d33a:	3604      	addne	r6, #4
 800d33c:	2500      	movs	r5, #0
 800d33e:	1f37      	subs	r7, r6, #4
 800d340:	4682      	mov	sl, r0
 800d342:	4690      	mov	r8, r2
 800d344:	9301      	str	r3, [sp, #4]
 800d346:	f846 5c04 	str.w	r5, [r6, #-4]
 800d34a:	46b9      	mov	r9, r7
 800d34c:	463c      	mov	r4, r7
 800d34e:	9502      	str	r5, [sp, #8]
 800d350:	46ab      	mov	fp, r5
 800d352:	784a      	ldrb	r2, [r1, #1]
 800d354:	1c4b      	adds	r3, r1, #1
 800d356:	9303      	str	r3, [sp, #12]
 800d358:	b342      	cbz	r2, 800d3ac <__hexnan+0x88>
 800d35a:	4610      	mov	r0, r2
 800d35c:	9105      	str	r1, [sp, #20]
 800d35e:	9204      	str	r2, [sp, #16]
 800d360:	f7ff fd76 	bl	800ce50 <__hexdig_fun>
 800d364:	2800      	cmp	r0, #0
 800d366:	d14f      	bne.n	800d408 <__hexnan+0xe4>
 800d368:	9a04      	ldr	r2, [sp, #16]
 800d36a:	9905      	ldr	r1, [sp, #20]
 800d36c:	2a20      	cmp	r2, #32
 800d36e:	d818      	bhi.n	800d3a2 <__hexnan+0x7e>
 800d370:	9b02      	ldr	r3, [sp, #8]
 800d372:	459b      	cmp	fp, r3
 800d374:	dd13      	ble.n	800d39e <__hexnan+0x7a>
 800d376:	454c      	cmp	r4, r9
 800d378:	d206      	bcs.n	800d388 <__hexnan+0x64>
 800d37a:	2d07      	cmp	r5, #7
 800d37c:	dc04      	bgt.n	800d388 <__hexnan+0x64>
 800d37e:	462a      	mov	r2, r5
 800d380:	4649      	mov	r1, r9
 800d382:	4620      	mov	r0, r4
 800d384:	f7ff ffa8 	bl	800d2d8 <L_shift>
 800d388:	4544      	cmp	r4, r8
 800d38a:	d950      	bls.n	800d42e <__hexnan+0x10a>
 800d38c:	2300      	movs	r3, #0
 800d38e:	f1a4 0904 	sub.w	r9, r4, #4
 800d392:	f844 3c04 	str.w	r3, [r4, #-4]
 800d396:	f8cd b008 	str.w	fp, [sp, #8]
 800d39a:	464c      	mov	r4, r9
 800d39c:	461d      	mov	r5, r3
 800d39e:	9903      	ldr	r1, [sp, #12]
 800d3a0:	e7d7      	b.n	800d352 <__hexnan+0x2e>
 800d3a2:	2a29      	cmp	r2, #41	; 0x29
 800d3a4:	d155      	bne.n	800d452 <__hexnan+0x12e>
 800d3a6:	3102      	adds	r1, #2
 800d3a8:	f8ca 1000 	str.w	r1, [sl]
 800d3ac:	f1bb 0f00 	cmp.w	fp, #0
 800d3b0:	d04f      	beq.n	800d452 <__hexnan+0x12e>
 800d3b2:	454c      	cmp	r4, r9
 800d3b4:	d206      	bcs.n	800d3c4 <__hexnan+0xa0>
 800d3b6:	2d07      	cmp	r5, #7
 800d3b8:	dc04      	bgt.n	800d3c4 <__hexnan+0xa0>
 800d3ba:	462a      	mov	r2, r5
 800d3bc:	4649      	mov	r1, r9
 800d3be:	4620      	mov	r0, r4
 800d3c0:	f7ff ff8a 	bl	800d2d8 <L_shift>
 800d3c4:	4544      	cmp	r4, r8
 800d3c6:	d934      	bls.n	800d432 <__hexnan+0x10e>
 800d3c8:	f1a8 0204 	sub.w	r2, r8, #4
 800d3cc:	4623      	mov	r3, r4
 800d3ce:	f853 1b04 	ldr.w	r1, [r3], #4
 800d3d2:	f842 1f04 	str.w	r1, [r2, #4]!
 800d3d6:	429f      	cmp	r7, r3
 800d3d8:	d2f9      	bcs.n	800d3ce <__hexnan+0xaa>
 800d3da:	1b3b      	subs	r3, r7, r4
 800d3dc:	f023 0303 	bic.w	r3, r3, #3
 800d3e0:	3304      	adds	r3, #4
 800d3e2:	3e03      	subs	r6, #3
 800d3e4:	3401      	adds	r4, #1
 800d3e6:	42a6      	cmp	r6, r4
 800d3e8:	bf38      	it	cc
 800d3ea:	2304      	movcc	r3, #4
 800d3ec:	4443      	add	r3, r8
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	f843 2b04 	str.w	r2, [r3], #4
 800d3f4:	429f      	cmp	r7, r3
 800d3f6:	d2fb      	bcs.n	800d3f0 <__hexnan+0xcc>
 800d3f8:	683b      	ldr	r3, [r7, #0]
 800d3fa:	b91b      	cbnz	r3, 800d404 <__hexnan+0xe0>
 800d3fc:	4547      	cmp	r7, r8
 800d3fe:	d126      	bne.n	800d44e <__hexnan+0x12a>
 800d400:	2301      	movs	r3, #1
 800d402:	603b      	str	r3, [r7, #0]
 800d404:	2005      	movs	r0, #5
 800d406:	e025      	b.n	800d454 <__hexnan+0x130>
 800d408:	3501      	adds	r5, #1
 800d40a:	2d08      	cmp	r5, #8
 800d40c:	f10b 0b01 	add.w	fp, fp, #1
 800d410:	dd06      	ble.n	800d420 <__hexnan+0xfc>
 800d412:	4544      	cmp	r4, r8
 800d414:	d9c3      	bls.n	800d39e <__hexnan+0x7a>
 800d416:	2300      	movs	r3, #0
 800d418:	f844 3c04 	str.w	r3, [r4, #-4]
 800d41c:	2501      	movs	r5, #1
 800d41e:	3c04      	subs	r4, #4
 800d420:	6822      	ldr	r2, [r4, #0]
 800d422:	f000 000f 	and.w	r0, r0, #15
 800d426:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d42a:	6020      	str	r0, [r4, #0]
 800d42c:	e7b7      	b.n	800d39e <__hexnan+0x7a>
 800d42e:	2508      	movs	r5, #8
 800d430:	e7b5      	b.n	800d39e <__hexnan+0x7a>
 800d432:	9b01      	ldr	r3, [sp, #4]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d0df      	beq.n	800d3f8 <__hexnan+0xd4>
 800d438:	f1c3 0320 	rsb	r3, r3, #32
 800d43c:	f04f 32ff 	mov.w	r2, #4294967295
 800d440:	40da      	lsrs	r2, r3
 800d442:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d446:	4013      	ands	r3, r2
 800d448:	f846 3c04 	str.w	r3, [r6, #-4]
 800d44c:	e7d4      	b.n	800d3f8 <__hexnan+0xd4>
 800d44e:	3f04      	subs	r7, #4
 800d450:	e7d2      	b.n	800d3f8 <__hexnan+0xd4>
 800d452:	2004      	movs	r0, #4
 800d454:	b007      	add	sp, #28
 800d456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800d45c <malloc>:
 800d45c:	4b02      	ldr	r3, [pc, #8]	; (800d468 <malloc+0xc>)
 800d45e:	4601      	mov	r1, r0
 800d460:	6818      	ldr	r0, [r3, #0]
 800d462:	f000 b823 	b.w	800d4ac <_malloc_r>
 800d466:	bf00      	nop
 800d468:	200001d0 	.word	0x200001d0

0800d46c <sbrk_aligned>:
 800d46c:	b570      	push	{r4, r5, r6, lr}
 800d46e:	4e0e      	ldr	r6, [pc, #56]	; (800d4a8 <sbrk_aligned+0x3c>)
 800d470:	460c      	mov	r4, r1
 800d472:	6831      	ldr	r1, [r6, #0]
 800d474:	4605      	mov	r5, r0
 800d476:	b911      	cbnz	r1, 800d47e <sbrk_aligned+0x12>
 800d478:	f000 ff90 	bl	800e39c <_sbrk_r>
 800d47c:	6030      	str	r0, [r6, #0]
 800d47e:	4621      	mov	r1, r4
 800d480:	4628      	mov	r0, r5
 800d482:	f000 ff8b 	bl	800e39c <_sbrk_r>
 800d486:	1c43      	adds	r3, r0, #1
 800d488:	d00a      	beq.n	800d4a0 <sbrk_aligned+0x34>
 800d48a:	1cc4      	adds	r4, r0, #3
 800d48c:	f024 0403 	bic.w	r4, r4, #3
 800d490:	42a0      	cmp	r0, r4
 800d492:	d007      	beq.n	800d4a4 <sbrk_aligned+0x38>
 800d494:	1a21      	subs	r1, r4, r0
 800d496:	4628      	mov	r0, r5
 800d498:	f000 ff80 	bl	800e39c <_sbrk_r>
 800d49c:	3001      	adds	r0, #1
 800d49e:	d101      	bne.n	800d4a4 <sbrk_aligned+0x38>
 800d4a0:	f04f 34ff 	mov.w	r4, #4294967295
 800d4a4:	4620      	mov	r0, r4
 800d4a6:	bd70      	pop	{r4, r5, r6, pc}
 800d4a8:	20000b48 	.word	0x20000b48

0800d4ac <_malloc_r>:
 800d4ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d4b0:	1ccd      	adds	r5, r1, #3
 800d4b2:	f025 0503 	bic.w	r5, r5, #3
 800d4b6:	3508      	adds	r5, #8
 800d4b8:	2d0c      	cmp	r5, #12
 800d4ba:	bf38      	it	cc
 800d4bc:	250c      	movcc	r5, #12
 800d4be:	2d00      	cmp	r5, #0
 800d4c0:	4607      	mov	r7, r0
 800d4c2:	db01      	blt.n	800d4c8 <_malloc_r+0x1c>
 800d4c4:	42a9      	cmp	r1, r5
 800d4c6:	d905      	bls.n	800d4d4 <_malloc_r+0x28>
 800d4c8:	230c      	movs	r3, #12
 800d4ca:	603b      	str	r3, [r7, #0]
 800d4cc:	2600      	movs	r6, #0
 800d4ce:	4630      	mov	r0, r6
 800d4d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d5a8 <_malloc_r+0xfc>
 800d4d8:	f000 f87a 	bl	800d5d0 <__malloc_lock>
 800d4dc:	f8d8 3000 	ldr.w	r3, [r8]
 800d4e0:	461c      	mov	r4, r3
 800d4e2:	bb5c      	cbnz	r4, 800d53c <_malloc_r+0x90>
 800d4e4:	4629      	mov	r1, r5
 800d4e6:	4638      	mov	r0, r7
 800d4e8:	f7ff ffc0 	bl	800d46c <sbrk_aligned>
 800d4ec:	1c43      	adds	r3, r0, #1
 800d4ee:	4604      	mov	r4, r0
 800d4f0:	d155      	bne.n	800d59e <_malloc_r+0xf2>
 800d4f2:	f8d8 4000 	ldr.w	r4, [r8]
 800d4f6:	4626      	mov	r6, r4
 800d4f8:	2e00      	cmp	r6, #0
 800d4fa:	d145      	bne.n	800d588 <_malloc_r+0xdc>
 800d4fc:	2c00      	cmp	r4, #0
 800d4fe:	d048      	beq.n	800d592 <_malloc_r+0xe6>
 800d500:	6823      	ldr	r3, [r4, #0]
 800d502:	4631      	mov	r1, r6
 800d504:	4638      	mov	r0, r7
 800d506:	eb04 0903 	add.w	r9, r4, r3
 800d50a:	f000 ff47 	bl	800e39c <_sbrk_r>
 800d50e:	4581      	cmp	r9, r0
 800d510:	d13f      	bne.n	800d592 <_malloc_r+0xe6>
 800d512:	6821      	ldr	r1, [r4, #0]
 800d514:	1a6d      	subs	r5, r5, r1
 800d516:	4629      	mov	r1, r5
 800d518:	4638      	mov	r0, r7
 800d51a:	f7ff ffa7 	bl	800d46c <sbrk_aligned>
 800d51e:	3001      	adds	r0, #1
 800d520:	d037      	beq.n	800d592 <_malloc_r+0xe6>
 800d522:	6823      	ldr	r3, [r4, #0]
 800d524:	442b      	add	r3, r5
 800d526:	6023      	str	r3, [r4, #0]
 800d528:	f8d8 3000 	ldr.w	r3, [r8]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d038      	beq.n	800d5a2 <_malloc_r+0xf6>
 800d530:	685a      	ldr	r2, [r3, #4]
 800d532:	42a2      	cmp	r2, r4
 800d534:	d12b      	bne.n	800d58e <_malloc_r+0xe2>
 800d536:	2200      	movs	r2, #0
 800d538:	605a      	str	r2, [r3, #4]
 800d53a:	e00f      	b.n	800d55c <_malloc_r+0xb0>
 800d53c:	6822      	ldr	r2, [r4, #0]
 800d53e:	1b52      	subs	r2, r2, r5
 800d540:	d41f      	bmi.n	800d582 <_malloc_r+0xd6>
 800d542:	2a0b      	cmp	r2, #11
 800d544:	d917      	bls.n	800d576 <_malloc_r+0xca>
 800d546:	1961      	adds	r1, r4, r5
 800d548:	42a3      	cmp	r3, r4
 800d54a:	6025      	str	r5, [r4, #0]
 800d54c:	bf18      	it	ne
 800d54e:	6059      	strne	r1, [r3, #4]
 800d550:	6863      	ldr	r3, [r4, #4]
 800d552:	bf08      	it	eq
 800d554:	f8c8 1000 	streq.w	r1, [r8]
 800d558:	5162      	str	r2, [r4, r5]
 800d55a:	604b      	str	r3, [r1, #4]
 800d55c:	4638      	mov	r0, r7
 800d55e:	f104 060b 	add.w	r6, r4, #11
 800d562:	f000 f83b 	bl	800d5dc <__malloc_unlock>
 800d566:	f026 0607 	bic.w	r6, r6, #7
 800d56a:	1d23      	adds	r3, r4, #4
 800d56c:	1af2      	subs	r2, r6, r3
 800d56e:	d0ae      	beq.n	800d4ce <_malloc_r+0x22>
 800d570:	1b9b      	subs	r3, r3, r6
 800d572:	50a3      	str	r3, [r4, r2]
 800d574:	e7ab      	b.n	800d4ce <_malloc_r+0x22>
 800d576:	42a3      	cmp	r3, r4
 800d578:	6862      	ldr	r2, [r4, #4]
 800d57a:	d1dd      	bne.n	800d538 <_malloc_r+0x8c>
 800d57c:	f8c8 2000 	str.w	r2, [r8]
 800d580:	e7ec      	b.n	800d55c <_malloc_r+0xb0>
 800d582:	4623      	mov	r3, r4
 800d584:	6864      	ldr	r4, [r4, #4]
 800d586:	e7ac      	b.n	800d4e2 <_malloc_r+0x36>
 800d588:	4634      	mov	r4, r6
 800d58a:	6876      	ldr	r6, [r6, #4]
 800d58c:	e7b4      	b.n	800d4f8 <_malloc_r+0x4c>
 800d58e:	4613      	mov	r3, r2
 800d590:	e7cc      	b.n	800d52c <_malloc_r+0x80>
 800d592:	230c      	movs	r3, #12
 800d594:	603b      	str	r3, [r7, #0]
 800d596:	4638      	mov	r0, r7
 800d598:	f000 f820 	bl	800d5dc <__malloc_unlock>
 800d59c:	e797      	b.n	800d4ce <_malloc_r+0x22>
 800d59e:	6025      	str	r5, [r4, #0]
 800d5a0:	e7dc      	b.n	800d55c <_malloc_r+0xb0>
 800d5a2:	605b      	str	r3, [r3, #4]
 800d5a4:	deff      	udf	#255	; 0xff
 800d5a6:	bf00      	nop
 800d5a8:	20000b44 	.word	0x20000b44

0800d5ac <__ascii_mbtowc>:
 800d5ac:	b082      	sub	sp, #8
 800d5ae:	b901      	cbnz	r1, 800d5b2 <__ascii_mbtowc+0x6>
 800d5b0:	a901      	add	r1, sp, #4
 800d5b2:	b142      	cbz	r2, 800d5c6 <__ascii_mbtowc+0x1a>
 800d5b4:	b14b      	cbz	r3, 800d5ca <__ascii_mbtowc+0x1e>
 800d5b6:	7813      	ldrb	r3, [r2, #0]
 800d5b8:	600b      	str	r3, [r1, #0]
 800d5ba:	7812      	ldrb	r2, [r2, #0]
 800d5bc:	1e10      	subs	r0, r2, #0
 800d5be:	bf18      	it	ne
 800d5c0:	2001      	movne	r0, #1
 800d5c2:	b002      	add	sp, #8
 800d5c4:	4770      	bx	lr
 800d5c6:	4610      	mov	r0, r2
 800d5c8:	e7fb      	b.n	800d5c2 <__ascii_mbtowc+0x16>
 800d5ca:	f06f 0001 	mvn.w	r0, #1
 800d5ce:	e7f8      	b.n	800d5c2 <__ascii_mbtowc+0x16>

0800d5d0 <__malloc_lock>:
 800d5d0:	4801      	ldr	r0, [pc, #4]	; (800d5d8 <__malloc_lock+0x8>)
 800d5d2:	f7fe bd0b 	b.w	800bfec <__retarget_lock_acquire_recursive>
 800d5d6:	bf00      	nop
 800d5d8:	20000b40 	.word	0x20000b40

0800d5dc <__malloc_unlock>:
 800d5dc:	4801      	ldr	r0, [pc, #4]	; (800d5e4 <__malloc_unlock+0x8>)
 800d5de:	f7fe bd06 	b.w	800bfee <__retarget_lock_release_recursive>
 800d5e2:	bf00      	nop
 800d5e4:	20000b40 	.word	0x20000b40

0800d5e8 <_Balloc>:
 800d5e8:	b570      	push	{r4, r5, r6, lr}
 800d5ea:	69c6      	ldr	r6, [r0, #28]
 800d5ec:	4604      	mov	r4, r0
 800d5ee:	460d      	mov	r5, r1
 800d5f0:	b976      	cbnz	r6, 800d610 <_Balloc+0x28>
 800d5f2:	2010      	movs	r0, #16
 800d5f4:	f7ff ff32 	bl	800d45c <malloc>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	61e0      	str	r0, [r4, #28]
 800d5fc:	b920      	cbnz	r0, 800d608 <_Balloc+0x20>
 800d5fe:	4b18      	ldr	r3, [pc, #96]	; (800d660 <_Balloc+0x78>)
 800d600:	4818      	ldr	r0, [pc, #96]	; (800d664 <_Balloc+0x7c>)
 800d602:	216b      	movs	r1, #107	; 0x6b
 800d604:	f000 feda 	bl	800e3bc <__assert_func>
 800d608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d60c:	6006      	str	r6, [r0, #0]
 800d60e:	60c6      	str	r6, [r0, #12]
 800d610:	69e6      	ldr	r6, [r4, #28]
 800d612:	68f3      	ldr	r3, [r6, #12]
 800d614:	b183      	cbz	r3, 800d638 <_Balloc+0x50>
 800d616:	69e3      	ldr	r3, [r4, #28]
 800d618:	68db      	ldr	r3, [r3, #12]
 800d61a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d61e:	b9b8      	cbnz	r0, 800d650 <_Balloc+0x68>
 800d620:	2101      	movs	r1, #1
 800d622:	fa01 f605 	lsl.w	r6, r1, r5
 800d626:	1d72      	adds	r2, r6, #5
 800d628:	0092      	lsls	r2, r2, #2
 800d62a:	4620      	mov	r0, r4
 800d62c:	f000 fee4 	bl	800e3f8 <_calloc_r>
 800d630:	b160      	cbz	r0, 800d64c <_Balloc+0x64>
 800d632:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d636:	e00e      	b.n	800d656 <_Balloc+0x6e>
 800d638:	2221      	movs	r2, #33	; 0x21
 800d63a:	2104      	movs	r1, #4
 800d63c:	4620      	mov	r0, r4
 800d63e:	f000 fedb 	bl	800e3f8 <_calloc_r>
 800d642:	69e3      	ldr	r3, [r4, #28]
 800d644:	60f0      	str	r0, [r6, #12]
 800d646:	68db      	ldr	r3, [r3, #12]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d1e4      	bne.n	800d616 <_Balloc+0x2e>
 800d64c:	2000      	movs	r0, #0
 800d64e:	bd70      	pop	{r4, r5, r6, pc}
 800d650:	6802      	ldr	r2, [r0, #0]
 800d652:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d656:	2300      	movs	r3, #0
 800d658:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d65c:	e7f7      	b.n	800d64e <_Balloc+0x66>
 800d65e:	bf00      	nop
 800d660:	0800eb59 	.word	0x0800eb59
 800d664:	0800ec39 	.word	0x0800ec39

0800d668 <_Bfree>:
 800d668:	b570      	push	{r4, r5, r6, lr}
 800d66a:	69c6      	ldr	r6, [r0, #28]
 800d66c:	4605      	mov	r5, r0
 800d66e:	460c      	mov	r4, r1
 800d670:	b976      	cbnz	r6, 800d690 <_Bfree+0x28>
 800d672:	2010      	movs	r0, #16
 800d674:	f7ff fef2 	bl	800d45c <malloc>
 800d678:	4602      	mov	r2, r0
 800d67a:	61e8      	str	r0, [r5, #28]
 800d67c:	b920      	cbnz	r0, 800d688 <_Bfree+0x20>
 800d67e:	4b09      	ldr	r3, [pc, #36]	; (800d6a4 <_Bfree+0x3c>)
 800d680:	4809      	ldr	r0, [pc, #36]	; (800d6a8 <_Bfree+0x40>)
 800d682:	218f      	movs	r1, #143	; 0x8f
 800d684:	f000 fe9a 	bl	800e3bc <__assert_func>
 800d688:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d68c:	6006      	str	r6, [r0, #0]
 800d68e:	60c6      	str	r6, [r0, #12]
 800d690:	b13c      	cbz	r4, 800d6a2 <_Bfree+0x3a>
 800d692:	69eb      	ldr	r3, [r5, #28]
 800d694:	6862      	ldr	r2, [r4, #4]
 800d696:	68db      	ldr	r3, [r3, #12]
 800d698:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d69c:	6021      	str	r1, [r4, #0]
 800d69e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6a2:	bd70      	pop	{r4, r5, r6, pc}
 800d6a4:	0800eb59 	.word	0x0800eb59
 800d6a8:	0800ec39 	.word	0x0800ec39

0800d6ac <__multadd>:
 800d6ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6b0:	690d      	ldr	r5, [r1, #16]
 800d6b2:	4607      	mov	r7, r0
 800d6b4:	460c      	mov	r4, r1
 800d6b6:	461e      	mov	r6, r3
 800d6b8:	f101 0c14 	add.w	ip, r1, #20
 800d6bc:	2000      	movs	r0, #0
 800d6be:	f8dc 3000 	ldr.w	r3, [ip]
 800d6c2:	b299      	uxth	r1, r3
 800d6c4:	fb02 6101 	mla	r1, r2, r1, r6
 800d6c8:	0c1e      	lsrs	r6, r3, #16
 800d6ca:	0c0b      	lsrs	r3, r1, #16
 800d6cc:	fb02 3306 	mla	r3, r2, r6, r3
 800d6d0:	b289      	uxth	r1, r1
 800d6d2:	3001      	adds	r0, #1
 800d6d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d6d8:	4285      	cmp	r5, r0
 800d6da:	f84c 1b04 	str.w	r1, [ip], #4
 800d6de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d6e2:	dcec      	bgt.n	800d6be <__multadd+0x12>
 800d6e4:	b30e      	cbz	r6, 800d72a <__multadd+0x7e>
 800d6e6:	68a3      	ldr	r3, [r4, #8]
 800d6e8:	42ab      	cmp	r3, r5
 800d6ea:	dc19      	bgt.n	800d720 <__multadd+0x74>
 800d6ec:	6861      	ldr	r1, [r4, #4]
 800d6ee:	4638      	mov	r0, r7
 800d6f0:	3101      	adds	r1, #1
 800d6f2:	f7ff ff79 	bl	800d5e8 <_Balloc>
 800d6f6:	4680      	mov	r8, r0
 800d6f8:	b928      	cbnz	r0, 800d706 <__multadd+0x5a>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	4b0c      	ldr	r3, [pc, #48]	; (800d730 <__multadd+0x84>)
 800d6fe:	480d      	ldr	r0, [pc, #52]	; (800d734 <__multadd+0x88>)
 800d700:	21ba      	movs	r1, #186	; 0xba
 800d702:	f000 fe5b 	bl	800e3bc <__assert_func>
 800d706:	6922      	ldr	r2, [r4, #16]
 800d708:	3202      	adds	r2, #2
 800d70a:	f104 010c 	add.w	r1, r4, #12
 800d70e:	0092      	lsls	r2, r2, #2
 800d710:	300c      	adds	r0, #12
 800d712:	f7fe fc6d 	bl	800bff0 <memcpy>
 800d716:	4621      	mov	r1, r4
 800d718:	4638      	mov	r0, r7
 800d71a:	f7ff ffa5 	bl	800d668 <_Bfree>
 800d71e:	4644      	mov	r4, r8
 800d720:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d724:	3501      	adds	r5, #1
 800d726:	615e      	str	r6, [r3, #20]
 800d728:	6125      	str	r5, [r4, #16]
 800d72a:	4620      	mov	r0, r4
 800d72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d730:	0800ebc8 	.word	0x0800ebc8
 800d734:	0800ec39 	.word	0x0800ec39

0800d738 <__s2b>:
 800d738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d73c:	460c      	mov	r4, r1
 800d73e:	4615      	mov	r5, r2
 800d740:	461f      	mov	r7, r3
 800d742:	2209      	movs	r2, #9
 800d744:	3308      	adds	r3, #8
 800d746:	4606      	mov	r6, r0
 800d748:	fb93 f3f2 	sdiv	r3, r3, r2
 800d74c:	2100      	movs	r1, #0
 800d74e:	2201      	movs	r2, #1
 800d750:	429a      	cmp	r2, r3
 800d752:	db09      	blt.n	800d768 <__s2b+0x30>
 800d754:	4630      	mov	r0, r6
 800d756:	f7ff ff47 	bl	800d5e8 <_Balloc>
 800d75a:	b940      	cbnz	r0, 800d76e <__s2b+0x36>
 800d75c:	4602      	mov	r2, r0
 800d75e:	4b19      	ldr	r3, [pc, #100]	; (800d7c4 <__s2b+0x8c>)
 800d760:	4819      	ldr	r0, [pc, #100]	; (800d7c8 <__s2b+0x90>)
 800d762:	21d3      	movs	r1, #211	; 0xd3
 800d764:	f000 fe2a 	bl	800e3bc <__assert_func>
 800d768:	0052      	lsls	r2, r2, #1
 800d76a:	3101      	adds	r1, #1
 800d76c:	e7f0      	b.n	800d750 <__s2b+0x18>
 800d76e:	9b08      	ldr	r3, [sp, #32]
 800d770:	6143      	str	r3, [r0, #20]
 800d772:	2d09      	cmp	r5, #9
 800d774:	f04f 0301 	mov.w	r3, #1
 800d778:	6103      	str	r3, [r0, #16]
 800d77a:	dd16      	ble.n	800d7aa <__s2b+0x72>
 800d77c:	f104 0909 	add.w	r9, r4, #9
 800d780:	46c8      	mov	r8, r9
 800d782:	442c      	add	r4, r5
 800d784:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d788:	4601      	mov	r1, r0
 800d78a:	3b30      	subs	r3, #48	; 0x30
 800d78c:	220a      	movs	r2, #10
 800d78e:	4630      	mov	r0, r6
 800d790:	f7ff ff8c 	bl	800d6ac <__multadd>
 800d794:	45a0      	cmp	r8, r4
 800d796:	d1f5      	bne.n	800d784 <__s2b+0x4c>
 800d798:	f1a5 0408 	sub.w	r4, r5, #8
 800d79c:	444c      	add	r4, r9
 800d79e:	1b2d      	subs	r5, r5, r4
 800d7a0:	1963      	adds	r3, r4, r5
 800d7a2:	42bb      	cmp	r3, r7
 800d7a4:	db04      	blt.n	800d7b0 <__s2b+0x78>
 800d7a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7aa:	340a      	adds	r4, #10
 800d7ac:	2509      	movs	r5, #9
 800d7ae:	e7f6      	b.n	800d79e <__s2b+0x66>
 800d7b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d7b4:	4601      	mov	r1, r0
 800d7b6:	3b30      	subs	r3, #48	; 0x30
 800d7b8:	220a      	movs	r2, #10
 800d7ba:	4630      	mov	r0, r6
 800d7bc:	f7ff ff76 	bl	800d6ac <__multadd>
 800d7c0:	e7ee      	b.n	800d7a0 <__s2b+0x68>
 800d7c2:	bf00      	nop
 800d7c4:	0800ebc8 	.word	0x0800ebc8
 800d7c8:	0800ec39 	.word	0x0800ec39

0800d7cc <__hi0bits>:
 800d7cc:	0c03      	lsrs	r3, r0, #16
 800d7ce:	041b      	lsls	r3, r3, #16
 800d7d0:	b9d3      	cbnz	r3, 800d808 <__hi0bits+0x3c>
 800d7d2:	0400      	lsls	r0, r0, #16
 800d7d4:	2310      	movs	r3, #16
 800d7d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d7da:	bf04      	itt	eq
 800d7dc:	0200      	lsleq	r0, r0, #8
 800d7de:	3308      	addeq	r3, #8
 800d7e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d7e4:	bf04      	itt	eq
 800d7e6:	0100      	lsleq	r0, r0, #4
 800d7e8:	3304      	addeq	r3, #4
 800d7ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d7ee:	bf04      	itt	eq
 800d7f0:	0080      	lsleq	r0, r0, #2
 800d7f2:	3302      	addeq	r3, #2
 800d7f4:	2800      	cmp	r0, #0
 800d7f6:	db05      	blt.n	800d804 <__hi0bits+0x38>
 800d7f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d7fc:	f103 0301 	add.w	r3, r3, #1
 800d800:	bf08      	it	eq
 800d802:	2320      	moveq	r3, #32
 800d804:	4618      	mov	r0, r3
 800d806:	4770      	bx	lr
 800d808:	2300      	movs	r3, #0
 800d80a:	e7e4      	b.n	800d7d6 <__hi0bits+0xa>

0800d80c <__lo0bits>:
 800d80c:	6803      	ldr	r3, [r0, #0]
 800d80e:	f013 0207 	ands.w	r2, r3, #7
 800d812:	d00c      	beq.n	800d82e <__lo0bits+0x22>
 800d814:	07d9      	lsls	r1, r3, #31
 800d816:	d422      	bmi.n	800d85e <__lo0bits+0x52>
 800d818:	079a      	lsls	r2, r3, #30
 800d81a:	bf49      	itett	mi
 800d81c:	085b      	lsrmi	r3, r3, #1
 800d81e:	089b      	lsrpl	r3, r3, #2
 800d820:	6003      	strmi	r3, [r0, #0]
 800d822:	2201      	movmi	r2, #1
 800d824:	bf5c      	itt	pl
 800d826:	6003      	strpl	r3, [r0, #0]
 800d828:	2202      	movpl	r2, #2
 800d82a:	4610      	mov	r0, r2
 800d82c:	4770      	bx	lr
 800d82e:	b299      	uxth	r1, r3
 800d830:	b909      	cbnz	r1, 800d836 <__lo0bits+0x2a>
 800d832:	0c1b      	lsrs	r3, r3, #16
 800d834:	2210      	movs	r2, #16
 800d836:	b2d9      	uxtb	r1, r3
 800d838:	b909      	cbnz	r1, 800d83e <__lo0bits+0x32>
 800d83a:	3208      	adds	r2, #8
 800d83c:	0a1b      	lsrs	r3, r3, #8
 800d83e:	0719      	lsls	r1, r3, #28
 800d840:	bf04      	itt	eq
 800d842:	091b      	lsreq	r3, r3, #4
 800d844:	3204      	addeq	r2, #4
 800d846:	0799      	lsls	r1, r3, #30
 800d848:	bf04      	itt	eq
 800d84a:	089b      	lsreq	r3, r3, #2
 800d84c:	3202      	addeq	r2, #2
 800d84e:	07d9      	lsls	r1, r3, #31
 800d850:	d403      	bmi.n	800d85a <__lo0bits+0x4e>
 800d852:	085b      	lsrs	r3, r3, #1
 800d854:	f102 0201 	add.w	r2, r2, #1
 800d858:	d003      	beq.n	800d862 <__lo0bits+0x56>
 800d85a:	6003      	str	r3, [r0, #0]
 800d85c:	e7e5      	b.n	800d82a <__lo0bits+0x1e>
 800d85e:	2200      	movs	r2, #0
 800d860:	e7e3      	b.n	800d82a <__lo0bits+0x1e>
 800d862:	2220      	movs	r2, #32
 800d864:	e7e1      	b.n	800d82a <__lo0bits+0x1e>
	...

0800d868 <__i2b>:
 800d868:	b510      	push	{r4, lr}
 800d86a:	460c      	mov	r4, r1
 800d86c:	2101      	movs	r1, #1
 800d86e:	f7ff febb 	bl	800d5e8 <_Balloc>
 800d872:	4602      	mov	r2, r0
 800d874:	b928      	cbnz	r0, 800d882 <__i2b+0x1a>
 800d876:	4b05      	ldr	r3, [pc, #20]	; (800d88c <__i2b+0x24>)
 800d878:	4805      	ldr	r0, [pc, #20]	; (800d890 <__i2b+0x28>)
 800d87a:	f240 1145 	movw	r1, #325	; 0x145
 800d87e:	f000 fd9d 	bl	800e3bc <__assert_func>
 800d882:	2301      	movs	r3, #1
 800d884:	6144      	str	r4, [r0, #20]
 800d886:	6103      	str	r3, [r0, #16]
 800d888:	bd10      	pop	{r4, pc}
 800d88a:	bf00      	nop
 800d88c:	0800ebc8 	.word	0x0800ebc8
 800d890:	0800ec39 	.word	0x0800ec39

0800d894 <__multiply>:
 800d894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d898:	4691      	mov	r9, r2
 800d89a:	690a      	ldr	r2, [r1, #16]
 800d89c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	bfb8      	it	lt
 800d8a4:	460b      	movlt	r3, r1
 800d8a6:	460c      	mov	r4, r1
 800d8a8:	bfbc      	itt	lt
 800d8aa:	464c      	movlt	r4, r9
 800d8ac:	4699      	movlt	r9, r3
 800d8ae:	6927      	ldr	r7, [r4, #16]
 800d8b0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d8b4:	68a3      	ldr	r3, [r4, #8]
 800d8b6:	6861      	ldr	r1, [r4, #4]
 800d8b8:	eb07 060a 	add.w	r6, r7, sl
 800d8bc:	42b3      	cmp	r3, r6
 800d8be:	b085      	sub	sp, #20
 800d8c0:	bfb8      	it	lt
 800d8c2:	3101      	addlt	r1, #1
 800d8c4:	f7ff fe90 	bl	800d5e8 <_Balloc>
 800d8c8:	b930      	cbnz	r0, 800d8d8 <__multiply+0x44>
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	4b44      	ldr	r3, [pc, #272]	; (800d9e0 <__multiply+0x14c>)
 800d8ce:	4845      	ldr	r0, [pc, #276]	; (800d9e4 <__multiply+0x150>)
 800d8d0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d8d4:	f000 fd72 	bl	800e3bc <__assert_func>
 800d8d8:	f100 0514 	add.w	r5, r0, #20
 800d8dc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d8e0:	462b      	mov	r3, r5
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	4543      	cmp	r3, r8
 800d8e6:	d321      	bcc.n	800d92c <__multiply+0x98>
 800d8e8:	f104 0314 	add.w	r3, r4, #20
 800d8ec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d8f0:	f109 0314 	add.w	r3, r9, #20
 800d8f4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d8f8:	9202      	str	r2, [sp, #8]
 800d8fa:	1b3a      	subs	r2, r7, r4
 800d8fc:	3a15      	subs	r2, #21
 800d8fe:	f022 0203 	bic.w	r2, r2, #3
 800d902:	3204      	adds	r2, #4
 800d904:	f104 0115 	add.w	r1, r4, #21
 800d908:	428f      	cmp	r7, r1
 800d90a:	bf38      	it	cc
 800d90c:	2204      	movcc	r2, #4
 800d90e:	9201      	str	r2, [sp, #4]
 800d910:	9a02      	ldr	r2, [sp, #8]
 800d912:	9303      	str	r3, [sp, #12]
 800d914:	429a      	cmp	r2, r3
 800d916:	d80c      	bhi.n	800d932 <__multiply+0x9e>
 800d918:	2e00      	cmp	r6, #0
 800d91a:	dd03      	ble.n	800d924 <__multiply+0x90>
 800d91c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d920:	2b00      	cmp	r3, #0
 800d922:	d05b      	beq.n	800d9dc <__multiply+0x148>
 800d924:	6106      	str	r6, [r0, #16]
 800d926:	b005      	add	sp, #20
 800d928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d92c:	f843 2b04 	str.w	r2, [r3], #4
 800d930:	e7d8      	b.n	800d8e4 <__multiply+0x50>
 800d932:	f8b3 a000 	ldrh.w	sl, [r3]
 800d936:	f1ba 0f00 	cmp.w	sl, #0
 800d93a:	d024      	beq.n	800d986 <__multiply+0xf2>
 800d93c:	f104 0e14 	add.w	lr, r4, #20
 800d940:	46a9      	mov	r9, r5
 800d942:	f04f 0c00 	mov.w	ip, #0
 800d946:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d94a:	f8d9 1000 	ldr.w	r1, [r9]
 800d94e:	fa1f fb82 	uxth.w	fp, r2
 800d952:	b289      	uxth	r1, r1
 800d954:	fb0a 110b 	mla	r1, sl, fp, r1
 800d958:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d95c:	f8d9 2000 	ldr.w	r2, [r9]
 800d960:	4461      	add	r1, ip
 800d962:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d966:	fb0a c20b 	mla	r2, sl, fp, ip
 800d96a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d96e:	b289      	uxth	r1, r1
 800d970:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d974:	4577      	cmp	r7, lr
 800d976:	f849 1b04 	str.w	r1, [r9], #4
 800d97a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d97e:	d8e2      	bhi.n	800d946 <__multiply+0xb2>
 800d980:	9a01      	ldr	r2, [sp, #4]
 800d982:	f845 c002 	str.w	ip, [r5, r2]
 800d986:	9a03      	ldr	r2, [sp, #12]
 800d988:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d98c:	3304      	adds	r3, #4
 800d98e:	f1b9 0f00 	cmp.w	r9, #0
 800d992:	d021      	beq.n	800d9d8 <__multiply+0x144>
 800d994:	6829      	ldr	r1, [r5, #0]
 800d996:	f104 0c14 	add.w	ip, r4, #20
 800d99a:	46ae      	mov	lr, r5
 800d99c:	f04f 0a00 	mov.w	sl, #0
 800d9a0:	f8bc b000 	ldrh.w	fp, [ip]
 800d9a4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d9a8:	fb09 220b 	mla	r2, r9, fp, r2
 800d9ac:	4452      	add	r2, sl
 800d9ae:	b289      	uxth	r1, r1
 800d9b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d9b4:	f84e 1b04 	str.w	r1, [lr], #4
 800d9b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d9bc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d9c0:	f8be 1000 	ldrh.w	r1, [lr]
 800d9c4:	fb09 110a 	mla	r1, r9, sl, r1
 800d9c8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d9cc:	4567      	cmp	r7, ip
 800d9ce:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d9d2:	d8e5      	bhi.n	800d9a0 <__multiply+0x10c>
 800d9d4:	9a01      	ldr	r2, [sp, #4]
 800d9d6:	50a9      	str	r1, [r5, r2]
 800d9d8:	3504      	adds	r5, #4
 800d9da:	e799      	b.n	800d910 <__multiply+0x7c>
 800d9dc:	3e01      	subs	r6, #1
 800d9de:	e79b      	b.n	800d918 <__multiply+0x84>
 800d9e0:	0800ebc8 	.word	0x0800ebc8
 800d9e4:	0800ec39 	.word	0x0800ec39

0800d9e8 <__pow5mult>:
 800d9e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9ec:	4615      	mov	r5, r2
 800d9ee:	f012 0203 	ands.w	r2, r2, #3
 800d9f2:	4606      	mov	r6, r0
 800d9f4:	460f      	mov	r7, r1
 800d9f6:	d007      	beq.n	800da08 <__pow5mult+0x20>
 800d9f8:	4c25      	ldr	r4, [pc, #148]	; (800da90 <__pow5mult+0xa8>)
 800d9fa:	3a01      	subs	r2, #1
 800d9fc:	2300      	movs	r3, #0
 800d9fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da02:	f7ff fe53 	bl	800d6ac <__multadd>
 800da06:	4607      	mov	r7, r0
 800da08:	10ad      	asrs	r5, r5, #2
 800da0a:	d03d      	beq.n	800da88 <__pow5mult+0xa0>
 800da0c:	69f4      	ldr	r4, [r6, #28]
 800da0e:	b97c      	cbnz	r4, 800da30 <__pow5mult+0x48>
 800da10:	2010      	movs	r0, #16
 800da12:	f7ff fd23 	bl	800d45c <malloc>
 800da16:	4602      	mov	r2, r0
 800da18:	61f0      	str	r0, [r6, #28]
 800da1a:	b928      	cbnz	r0, 800da28 <__pow5mult+0x40>
 800da1c:	4b1d      	ldr	r3, [pc, #116]	; (800da94 <__pow5mult+0xac>)
 800da1e:	481e      	ldr	r0, [pc, #120]	; (800da98 <__pow5mult+0xb0>)
 800da20:	f240 11b3 	movw	r1, #435	; 0x1b3
 800da24:	f000 fcca 	bl	800e3bc <__assert_func>
 800da28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da2c:	6004      	str	r4, [r0, #0]
 800da2e:	60c4      	str	r4, [r0, #12]
 800da30:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800da34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da38:	b94c      	cbnz	r4, 800da4e <__pow5mult+0x66>
 800da3a:	f240 2171 	movw	r1, #625	; 0x271
 800da3e:	4630      	mov	r0, r6
 800da40:	f7ff ff12 	bl	800d868 <__i2b>
 800da44:	2300      	movs	r3, #0
 800da46:	f8c8 0008 	str.w	r0, [r8, #8]
 800da4a:	4604      	mov	r4, r0
 800da4c:	6003      	str	r3, [r0, #0]
 800da4e:	f04f 0900 	mov.w	r9, #0
 800da52:	07eb      	lsls	r3, r5, #31
 800da54:	d50a      	bpl.n	800da6c <__pow5mult+0x84>
 800da56:	4639      	mov	r1, r7
 800da58:	4622      	mov	r2, r4
 800da5a:	4630      	mov	r0, r6
 800da5c:	f7ff ff1a 	bl	800d894 <__multiply>
 800da60:	4639      	mov	r1, r7
 800da62:	4680      	mov	r8, r0
 800da64:	4630      	mov	r0, r6
 800da66:	f7ff fdff 	bl	800d668 <_Bfree>
 800da6a:	4647      	mov	r7, r8
 800da6c:	106d      	asrs	r5, r5, #1
 800da6e:	d00b      	beq.n	800da88 <__pow5mult+0xa0>
 800da70:	6820      	ldr	r0, [r4, #0]
 800da72:	b938      	cbnz	r0, 800da84 <__pow5mult+0x9c>
 800da74:	4622      	mov	r2, r4
 800da76:	4621      	mov	r1, r4
 800da78:	4630      	mov	r0, r6
 800da7a:	f7ff ff0b 	bl	800d894 <__multiply>
 800da7e:	6020      	str	r0, [r4, #0]
 800da80:	f8c0 9000 	str.w	r9, [r0]
 800da84:	4604      	mov	r4, r0
 800da86:	e7e4      	b.n	800da52 <__pow5mult+0x6a>
 800da88:	4638      	mov	r0, r7
 800da8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da8e:	bf00      	nop
 800da90:	0800ed88 	.word	0x0800ed88
 800da94:	0800eb59 	.word	0x0800eb59
 800da98:	0800ec39 	.word	0x0800ec39

0800da9c <__lshift>:
 800da9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daa0:	460c      	mov	r4, r1
 800daa2:	6849      	ldr	r1, [r1, #4]
 800daa4:	6923      	ldr	r3, [r4, #16]
 800daa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800daaa:	68a3      	ldr	r3, [r4, #8]
 800daac:	4607      	mov	r7, r0
 800daae:	4691      	mov	r9, r2
 800dab0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dab4:	f108 0601 	add.w	r6, r8, #1
 800dab8:	42b3      	cmp	r3, r6
 800daba:	db0b      	blt.n	800dad4 <__lshift+0x38>
 800dabc:	4638      	mov	r0, r7
 800dabe:	f7ff fd93 	bl	800d5e8 <_Balloc>
 800dac2:	4605      	mov	r5, r0
 800dac4:	b948      	cbnz	r0, 800dada <__lshift+0x3e>
 800dac6:	4602      	mov	r2, r0
 800dac8:	4b28      	ldr	r3, [pc, #160]	; (800db6c <__lshift+0xd0>)
 800daca:	4829      	ldr	r0, [pc, #164]	; (800db70 <__lshift+0xd4>)
 800dacc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800dad0:	f000 fc74 	bl	800e3bc <__assert_func>
 800dad4:	3101      	adds	r1, #1
 800dad6:	005b      	lsls	r3, r3, #1
 800dad8:	e7ee      	b.n	800dab8 <__lshift+0x1c>
 800dada:	2300      	movs	r3, #0
 800dadc:	f100 0114 	add.w	r1, r0, #20
 800dae0:	f100 0210 	add.w	r2, r0, #16
 800dae4:	4618      	mov	r0, r3
 800dae6:	4553      	cmp	r3, sl
 800dae8:	db33      	blt.n	800db52 <__lshift+0xb6>
 800daea:	6920      	ldr	r0, [r4, #16]
 800daec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800daf0:	f104 0314 	add.w	r3, r4, #20
 800daf4:	f019 091f 	ands.w	r9, r9, #31
 800daf8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dafc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800db00:	d02b      	beq.n	800db5a <__lshift+0xbe>
 800db02:	f1c9 0e20 	rsb	lr, r9, #32
 800db06:	468a      	mov	sl, r1
 800db08:	2200      	movs	r2, #0
 800db0a:	6818      	ldr	r0, [r3, #0]
 800db0c:	fa00 f009 	lsl.w	r0, r0, r9
 800db10:	4310      	orrs	r0, r2
 800db12:	f84a 0b04 	str.w	r0, [sl], #4
 800db16:	f853 2b04 	ldr.w	r2, [r3], #4
 800db1a:	459c      	cmp	ip, r3
 800db1c:	fa22 f20e 	lsr.w	r2, r2, lr
 800db20:	d8f3      	bhi.n	800db0a <__lshift+0x6e>
 800db22:	ebac 0304 	sub.w	r3, ip, r4
 800db26:	3b15      	subs	r3, #21
 800db28:	f023 0303 	bic.w	r3, r3, #3
 800db2c:	3304      	adds	r3, #4
 800db2e:	f104 0015 	add.w	r0, r4, #21
 800db32:	4584      	cmp	ip, r0
 800db34:	bf38      	it	cc
 800db36:	2304      	movcc	r3, #4
 800db38:	50ca      	str	r2, [r1, r3]
 800db3a:	b10a      	cbz	r2, 800db40 <__lshift+0xa4>
 800db3c:	f108 0602 	add.w	r6, r8, #2
 800db40:	3e01      	subs	r6, #1
 800db42:	4638      	mov	r0, r7
 800db44:	612e      	str	r6, [r5, #16]
 800db46:	4621      	mov	r1, r4
 800db48:	f7ff fd8e 	bl	800d668 <_Bfree>
 800db4c:	4628      	mov	r0, r5
 800db4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db52:	f842 0f04 	str.w	r0, [r2, #4]!
 800db56:	3301      	adds	r3, #1
 800db58:	e7c5      	b.n	800dae6 <__lshift+0x4a>
 800db5a:	3904      	subs	r1, #4
 800db5c:	f853 2b04 	ldr.w	r2, [r3], #4
 800db60:	f841 2f04 	str.w	r2, [r1, #4]!
 800db64:	459c      	cmp	ip, r3
 800db66:	d8f9      	bhi.n	800db5c <__lshift+0xc0>
 800db68:	e7ea      	b.n	800db40 <__lshift+0xa4>
 800db6a:	bf00      	nop
 800db6c:	0800ebc8 	.word	0x0800ebc8
 800db70:	0800ec39 	.word	0x0800ec39

0800db74 <__mcmp>:
 800db74:	b530      	push	{r4, r5, lr}
 800db76:	6902      	ldr	r2, [r0, #16]
 800db78:	690c      	ldr	r4, [r1, #16]
 800db7a:	1b12      	subs	r2, r2, r4
 800db7c:	d10e      	bne.n	800db9c <__mcmp+0x28>
 800db7e:	f100 0314 	add.w	r3, r0, #20
 800db82:	3114      	adds	r1, #20
 800db84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800db88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800db8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800db90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800db94:	42a5      	cmp	r5, r4
 800db96:	d003      	beq.n	800dba0 <__mcmp+0x2c>
 800db98:	d305      	bcc.n	800dba6 <__mcmp+0x32>
 800db9a:	2201      	movs	r2, #1
 800db9c:	4610      	mov	r0, r2
 800db9e:	bd30      	pop	{r4, r5, pc}
 800dba0:	4283      	cmp	r3, r0
 800dba2:	d3f3      	bcc.n	800db8c <__mcmp+0x18>
 800dba4:	e7fa      	b.n	800db9c <__mcmp+0x28>
 800dba6:	f04f 32ff 	mov.w	r2, #4294967295
 800dbaa:	e7f7      	b.n	800db9c <__mcmp+0x28>

0800dbac <__mdiff>:
 800dbac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb0:	460c      	mov	r4, r1
 800dbb2:	4606      	mov	r6, r0
 800dbb4:	4611      	mov	r1, r2
 800dbb6:	4620      	mov	r0, r4
 800dbb8:	4690      	mov	r8, r2
 800dbba:	f7ff ffdb 	bl	800db74 <__mcmp>
 800dbbe:	1e05      	subs	r5, r0, #0
 800dbc0:	d110      	bne.n	800dbe4 <__mdiff+0x38>
 800dbc2:	4629      	mov	r1, r5
 800dbc4:	4630      	mov	r0, r6
 800dbc6:	f7ff fd0f 	bl	800d5e8 <_Balloc>
 800dbca:	b930      	cbnz	r0, 800dbda <__mdiff+0x2e>
 800dbcc:	4b3a      	ldr	r3, [pc, #232]	; (800dcb8 <__mdiff+0x10c>)
 800dbce:	4602      	mov	r2, r0
 800dbd0:	f240 2137 	movw	r1, #567	; 0x237
 800dbd4:	4839      	ldr	r0, [pc, #228]	; (800dcbc <__mdiff+0x110>)
 800dbd6:	f000 fbf1 	bl	800e3bc <__assert_func>
 800dbda:	2301      	movs	r3, #1
 800dbdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dbe0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbe4:	bfa4      	itt	ge
 800dbe6:	4643      	movge	r3, r8
 800dbe8:	46a0      	movge	r8, r4
 800dbea:	4630      	mov	r0, r6
 800dbec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dbf0:	bfa6      	itte	ge
 800dbf2:	461c      	movge	r4, r3
 800dbf4:	2500      	movge	r5, #0
 800dbf6:	2501      	movlt	r5, #1
 800dbf8:	f7ff fcf6 	bl	800d5e8 <_Balloc>
 800dbfc:	b920      	cbnz	r0, 800dc08 <__mdiff+0x5c>
 800dbfe:	4b2e      	ldr	r3, [pc, #184]	; (800dcb8 <__mdiff+0x10c>)
 800dc00:	4602      	mov	r2, r0
 800dc02:	f240 2145 	movw	r1, #581	; 0x245
 800dc06:	e7e5      	b.n	800dbd4 <__mdiff+0x28>
 800dc08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800dc0c:	6926      	ldr	r6, [r4, #16]
 800dc0e:	60c5      	str	r5, [r0, #12]
 800dc10:	f104 0914 	add.w	r9, r4, #20
 800dc14:	f108 0514 	add.w	r5, r8, #20
 800dc18:	f100 0e14 	add.w	lr, r0, #20
 800dc1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800dc20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dc24:	f108 0210 	add.w	r2, r8, #16
 800dc28:	46f2      	mov	sl, lr
 800dc2a:	2100      	movs	r1, #0
 800dc2c:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800dc34:	fa11 f88b 	uxtah	r8, r1, fp
 800dc38:	b299      	uxth	r1, r3
 800dc3a:	0c1b      	lsrs	r3, r3, #16
 800dc3c:	eba8 0801 	sub.w	r8, r8, r1
 800dc40:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dc44:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800dc48:	fa1f f888 	uxth.w	r8, r8
 800dc4c:	1419      	asrs	r1, r3, #16
 800dc4e:	454e      	cmp	r6, r9
 800dc50:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800dc54:	f84a 3b04 	str.w	r3, [sl], #4
 800dc58:	d8e8      	bhi.n	800dc2c <__mdiff+0x80>
 800dc5a:	1b33      	subs	r3, r6, r4
 800dc5c:	3b15      	subs	r3, #21
 800dc5e:	f023 0303 	bic.w	r3, r3, #3
 800dc62:	3304      	adds	r3, #4
 800dc64:	3415      	adds	r4, #21
 800dc66:	42a6      	cmp	r6, r4
 800dc68:	bf38      	it	cc
 800dc6a:	2304      	movcc	r3, #4
 800dc6c:	441d      	add	r5, r3
 800dc6e:	4473      	add	r3, lr
 800dc70:	469e      	mov	lr, r3
 800dc72:	462e      	mov	r6, r5
 800dc74:	4566      	cmp	r6, ip
 800dc76:	d30e      	bcc.n	800dc96 <__mdiff+0xea>
 800dc78:	f10c 0203 	add.w	r2, ip, #3
 800dc7c:	1b52      	subs	r2, r2, r5
 800dc7e:	f022 0203 	bic.w	r2, r2, #3
 800dc82:	3d03      	subs	r5, #3
 800dc84:	45ac      	cmp	ip, r5
 800dc86:	bf38      	it	cc
 800dc88:	2200      	movcc	r2, #0
 800dc8a:	4413      	add	r3, r2
 800dc8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800dc90:	b17a      	cbz	r2, 800dcb2 <__mdiff+0x106>
 800dc92:	6107      	str	r7, [r0, #16]
 800dc94:	e7a4      	b.n	800dbe0 <__mdiff+0x34>
 800dc96:	f856 8b04 	ldr.w	r8, [r6], #4
 800dc9a:	fa11 f288 	uxtah	r2, r1, r8
 800dc9e:	1414      	asrs	r4, r2, #16
 800dca0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dca4:	b292      	uxth	r2, r2
 800dca6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800dcaa:	f84e 2b04 	str.w	r2, [lr], #4
 800dcae:	1421      	asrs	r1, r4, #16
 800dcb0:	e7e0      	b.n	800dc74 <__mdiff+0xc8>
 800dcb2:	3f01      	subs	r7, #1
 800dcb4:	e7ea      	b.n	800dc8c <__mdiff+0xe0>
 800dcb6:	bf00      	nop
 800dcb8:	0800ebc8 	.word	0x0800ebc8
 800dcbc:	0800ec39 	.word	0x0800ec39

0800dcc0 <__ulp>:
 800dcc0:	b082      	sub	sp, #8
 800dcc2:	ed8d 0b00 	vstr	d0, [sp]
 800dcc6:	9a01      	ldr	r2, [sp, #4]
 800dcc8:	4b0f      	ldr	r3, [pc, #60]	; (800dd08 <__ulp+0x48>)
 800dcca:	4013      	ands	r3, r2
 800dccc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	dc08      	bgt.n	800dce6 <__ulp+0x26>
 800dcd4:	425b      	negs	r3, r3
 800dcd6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800dcda:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dcde:	da04      	bge.n	800dcea <__ulp+0x2a>
 800dce0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dce4:	4113      	asrs	r3, r2
 800dce6:	2200      	movs	r2, #0
 800dce8:	e008      	b.n	800dcfc <__ulp+0x3c>
 800dcea:	f1a2 0314 	sub.w	r3, r2, #20
 800dcee:	2b1e      	cmp	r3, #30
 800dcf0:	bfda      	itte	le
 800dcf2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800dcf6:	40da      	lsrle	r2, r3
 800dcf8:	2201      	movgt	r2, #1
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	4619      	mov	r1, r3
 800dcfe:	4610      	mov	r0, r2
 800dd00:	ec41 0b10 	vmov	d0, r0, r1
 800dd04:	b002      	add	sp, #8
 800dd06:	4770      	bx	lr
 800dd08:	7ff00000 	.word	0x7ff00000

0800dd0c <__b2d>:
 800dd0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd10:	6906      	ldr	r6, [r0, #16]
 800dd12:	f100 0814 	add.w	r8, r0, #20
 800dd16:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dd1a:	1f37      	subs	r7, r6, #4
 800dd1c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dd20:	4610      	mov	r0, r2
 800dd22:	f7ff fd53 	bl	800d7cc <__hi0bits>
 800dd26:	f1c0 0320 	rsb	r3, r0, #32
 800dd2a:	280a      	cmp	r0, #10
 800dd2c:	600b      	str	r3, [r1, #0]
 800dd2e:	491b      	ldr	r1, [pc, #108]	; (800dd9c <__b2d+0x90>)
 800dd30:	dc15      	bgt.n	800dd5e <__b2d+0x52>
 800dd32:	f1c0 0c0b 	rsb	ip, r0, #11
 800dd36:	fa22 f30c 	lsr.w	r3, r2, ip
 800dd3a:	45b8      	cmp	r8, r7
 800dd3c:	ea43 0501 	orr.w	r5, r3, r1
 800dd40:	bf34      	ite	cc
 800dd42:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd46:	2300      	movcs	r3, #0
 800dd48:	3015      	adds	r0, #21
 800dd4a:	fa02 f000 	lsl.w	r0, r2, r0
 800dd4e:	fa23 f30c 	lsr.w	r3, r3, ip
 800dd52:	4303      	orrs	r3, r0
 800dd54:	461c      	mov	r4, r3
 800dd56:	ec45 4b10 	vmov	d0, r4, r5
 800dd5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd5e:	45b8      	cmp	r8, r7
 800dd60:	bf3a      	itte	cc
 800dd62:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dd66:	f1a6 0708 	subcc.w	r7, r6, #8
 800dd6a:	2300      	movcs	r3, #0
 800dd6c:	380b      	subs	r0, #11
 800dd6e:	d012      	beq.n	800dd96 <__b2d+0x8a>
 800dd70:	f1c0 0120 	rsb	r1, r0, #32
 800dd74:	fa23 f401 	lsr.w	r4, r3, r1
 800dd78:	4082      	lsls	r2, r0
 800dd7a:	4322      	orrs	r2, r4
 800dd7c:	4547      	cmp	r7, r8
 800dd7e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800dd82:	bf8c      	ite	hi
 800dd84:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dd88:	2200      	movls	r2, #0
 800dd8a:	4083      	lsls	r3, r0
 800dd8c:	40ca      	lsrs	r2, r1
 800dd8e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800dd92:	4313      	orrs	r3, r2
 800dd94:	e7de      	b.n	800dd54 <__b2d+0x48>
 800dd96:	ea42 0501 	orr.w	r5, r2, r1
 800dd9a:	e7db      	b.n	800dd54 <__b2d+0x48>
 800dd9c:	3ff00000 	.word	0x3ff00000

0800dda0 <__d2b>:
 800dda0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dda4:	460f      	mov	r7, r1
 800dda6:	2101      	movs	r1, #1
 800dda8:	ec59 8b10 	vmov	r8, r9, d0
 800ddac:	4616      	mov	r6, r2
 800ddae:	f7ff fc1b 	bl	800d5e8 <_Balloc>
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	b930      	cbnz	r0, 800ddc4 <__d2b+0x24>
 800ddb6:	4602      	mov	r2, r0
 800ddb8:	4b24      	ldr	r3, [pc, #144]	; (800de4c <__d2b+0xac>)
 800ddba:	4825      	ldr	r0, [pc, #148]	; (800de50 <__d2b+0xb0>)
 800ddbc:	f240 310f 	movw	r1, #783	; 0x30f
 800ddc0:	f000 fafc 	bl	800e3bc <__assert_func>
 800ddc4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ddc8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ddcc:	bb2d      	cbnz	r5, 800de1a <__d2b+0x7a>
 800ddce:	9301      	str	r3, [sp, #4]
 800ddd0:	f1b8 0300 	subs.w	r3, r8, #0
 800ddd4:	d026      	beq.n	800de24 <__d2b+0x84>
 800ddd6:	4668      	mov	r0, sp
 800ddd8:	9300      	str	r3, [sp, #0]
 800ddda:	f7ff fd17 	bl	800d80c <__lo0bits>
 800ddde:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dde2:	b1e8      	cbz	r0, 800de20 <__d2b+0x80>
 800dde4:	f1c0 0320 	rsb	r3, r0, #32
 800dde8:	fa02 f303 	lsl.w	r3, r2, r3
 800ddec:	430b      	orrs	r3, r1
 800ddee:	40c2      	lsrs	r2, r0
 800ddf0:	6163      	str	r3, [r4, #20]
 800ddf2:	9201      	str	r2, [sp, #4]
 800ddf4:	9b01      	ldr	r3, [sp, #4]
 800ddf6:	61a3      	str	r3, [r4, #24]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	bf14      	ite	ne
 800ddfc:	2202      	movne	r2, #2
 800ddfe:	2201      	moveq	r2, #1
 800de00:	6122      	str	r2, [r4, #16]
 800de02:	b1bd      	cbz	r5, 800de34 <__d2b+0x94>
 800de04:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800de08:	4405      	add	r5, r0
 800de0a:	603d      	str	r5, [r7, #0]
 800de0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800de10:	6030      	str	r0, [r6, #0]
 800de12:	4620      	mov	r0, r4
 800de14:	b003      	add	sp, #12
 800de16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800de1a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de1e:	e7d6      	b.n	800ddce <__d2b+0x2e>
 800de20:	6161      	str	r1, [r4, #20]
 800de22:	e7e7      	b.n	800ddf4 <__d2b+0x54>
 800de24:	a801      	add	r0, sp, #4
 800de26:	f7ff fcf1 	bl	800d80c <__lo0bits>
 800de2a:	9b01      	ldr	r3, [sp, #4]
 800de2c:	6163      	str	r3, [r4, #20]
 800de2e:	3020      	adds	r0, #32
 800de30:	2201      	movs	r2, #1
 800de32:	e7e5      	b.n	800de00 <__d2b+0x60>
 800de34:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800de38:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800de3c:	6038      	str	r0, [r7, #0]
 800de3e:	6918      	ldr	r0, [r3, #16]
 800de40:	f7ff fcc4 	bl	800d7cc <__hi0bits>
 800de44:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800de48:	e7e2      	b.n	800de10 <__d2b+0x70>
 800de4a:	bf00      	nop
 800de4c:	0800ebc8 	.word	0x0800ebc8
 800de50:	0800ec39 	.word	0x0800ec39

0800de54 <__ratio>:
 800de54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de58:	4688      	mov	r8, r1
 800de5a:	4669      	mov	r1, sp
 800de5c:	4681      	mov	r9, r0
 800de5e:	f7ff ff55 	bl	800dd0c <__b2d>
 800de62:	a901      	add	r1, sp, #4
 800de64:	4640      	mov	r0, r8
 800de66:	ec55 4b10 	vmov	r4, r5, d0
 800de6a:	f7ff ff4f 	bl	800dd0c <__b2d>
 800de6e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800de72:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800de76:	eba3 0c02 	sub.w	ip, r3, r2
 800de7a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800de7e:	1a9b      	subs	r3, r3, r2
 800de80:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800de84:	ec51 0b10 	vmov	r0, r1, d0
 800de88:	2b00      	cmp	r3, #0
 800de8a:	bfd6      	itet	le
 800de8c:	460a      	movle	r2, r1
 800de8e:	462a      	movgt	r2, r5
 800de90:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de94:	468b      	mov	fp, r1
 800de96:	462f      	mov	r7, r5
 800de98:	bfd4      	ite	le
 800de9a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800de9e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dea2:	4620      	mov	r0, r4
 800dea4:	ee10 2a10 	vmov	r2, s0
 800dea8:	465b      	mov	r3, fp
 800deaa:	4639      	mov	r1, r7
 800deac:	f7f2 fcce 	bl	800084c <__aeabi_ddiv>
 800deb0:	ec41 0b10 	vmov	d0, r0, r1
 800deb4:	b003      	add	sp, #12
 800deb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800deba <__copybits>:
 800deba:	3901      	subs	r1, #1
 800debc:	b570      	push	{r4, r5, r6, lr}
 800debe:	1149      	asrs	r1, r1, #5
 800dec0:	6914      	ldr	r4, [r2, #16]
 800dec2:	3101      	adds	r1, #1
 800dec4:	f102 0314 	add.w	r3, r2, #20
 800dec8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800decc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ded0:	1f05      	subs	r5, r0, #4
 800ded2:	42a3      	cmp	r3, r4
 800ded4:	d30c      	bcc.n	800def0 <__copybits+0x36>
 800ded6:	1aa3      	subs	r3, r4, r2
 800ded8:	3b11      	subs	r3, #17
 800deda:	f023 0303 	bic.w	r3, r3, #3
 800dede:	3211      	adds	r2, #17
 800dee0:	42a2      	cmp	r2, r4
 800dee2:	bf88      	it	hi
 800dee4:	2300      	movhi	r3, #0
 800dee6:	4418      	add	r0, r3
 800dee8:	2300      	movs	r3, #0
 800deea:	4288      	cmp	r0, r1
 800deec:	d305      	bcc.n	800defa <__copybits+0x40>
 800deee:	bd70      	pop	{r4, r5, r6, pc}
 800def0:	f853 6b04 	ldr.w	r6, [r3], #4
 800def4:	f845 6f04 	str.w	r6, [r5, #4]!
 800def8:	e7eb      	b.n	800ded2 <__copybits+0x18>
 800defa:	f840 3b04 	str.w	r3, [r0], #4
 800defe:	e7f4      	b.n	800deea <__copybits+0x30>

0800df00 <__any_on>:
 800df00:	f100 0214 	add.w	r2, r0, #20
 800df04:	6900      	ldr	r0, [r0, #16]
 800df06:	114b      	asrs	r3, r1, #5
 800df08:	4298      	cmp	r0, r3
 800df0a:	b510      	push	{r4, lr}
 800df0c:	db11      	blt.n	800df32 <__any_on+0x32>
 800df0e:	dd0a      	ble.n	800df26 <__any_on+0x26>
 800df10:	f011 011f 	ands.w	r1, r1, #31
 800df14:	d007      	beq.n	800df26 <__any_on+0x26>
 800df16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df1a:	fa24 f001 	lsr.w	r0, r4, r1
 800df1e:	fa00 f101 	lsl.w	r1, r0, r1
 800df22:	428c      	cmp	r4, r1
 800df24:	d10b      	bne.n	800df3e <__any_on+0x3e>
 800df26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800df2a:	4293      	cmp	r3, r2
 800df2c:	d803      	bhi.n	800df36 <__any_on+0x36>
 800df2e:	2000      	movs	r0, #0
 800df30:	bd10      	pop	{r4, pc}
 800df32:	4603      	mov	r3, r0
 800df34:	e7f7      	b.n	800df26 <__any_on+0x26>
 800df36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800df3a:	2900      	cmp	r1, #0
 800df3c:	d0f5      	beq.n	800df2a <__any_on+0x2a>
 800df3e:	2001      	movs	r0, #1
 800df40:	e7f6      	b.n	800df30 <__any_on+0x30>

0800df42 <__ascii_wctomb>:
 800df42:	b149      	cbz	r1, 800df58 <__ascii_wctomb+0x16>
 800df44:	2aff      	cmp	r2, #255	; 0xff
 800df46:	bf85      	ittet	hi
 800df48:	238a      	movhi	r3, #138	; 0x8a
 800df4a:	6003      	strhi	r3, [r0, #0]
 800df4c:	700a      	strbls	r2, [r1, #0]
 800df4e:	f04f 30ff 	movhi.w	r0, #4294967295
 800df52:	bf98      	it	ls
 800df54:	2001      	movls	r0, #1
 800df56:	4770      	bx	lr
 800df58:	4608      	mov	r0, r1
 800df5a:	4770      	bx	lr

0800df5c <__ssputs_r>:
 800df5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df60:	688e      	ldr	r6, [r1, #8]
 800df62:	461f      	mov	r7, r3
 800df64:	42be      	cmp	r6, r7
 800df66:	680b      	ldr	r3, [r1, #0]
 800df68:	4682      	mov	sl, r0
 800df6a:	460c      	mov	r4, r1
 800df6c:	4690      	mov	r8, r2
 800df6e:	d82c      	bhi.n	800dfca <__ssputs_r+0x6e>
 800df70:	898a      	ldrh	r2, [r1, #12]
 800df72:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800df76:	d026      	beq.n	800dfc6 <__ssputs_r+0x6a>
 800df78:	6965      	ldr	r5, [r4, #20]
 800df7a:	6909      	ldr	r1, [r1, #16]
 800df7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df80:	eba3 0901 	sub.w	r9, r3, r1
 800df84:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800df88:	1c7b      	adds	r3, r7, #1
 800df8a:	444b      	add	r3, r9
 800df8c:	106d      	asrs	r5, r5, #1
 800df8e:	429d      	cmp	r5, r3
 800df90:	bf38      	it	cc
 800df92:	461d      	movcc	r5, r3
 800df94:	0553      	lsls	r3, r2, #21
 800df96:	d527      	bpl.n	800dfe8 <__ssputs_r+0x8c>
 800df98:	4629      	mov	r1, r5
 800df9a:	f7ff fa87 	bl	800d4ac <_malloc_r>
 800df9e:	4606      	mov	r6, r0
 800dfa0:	b360      	cbz	r0, 800dffc <__ssputs_r+0xa0>
 800dfa2:	6921      	ldr	r1, [r4, #16]
 800dfa4:	464a      	mov	r2, r9
 800dfa6:	f7fe f823 	bl	800bff0 <memcpy>
 800dfaa:	89a3      	ldrh	r3, [r4, #12]
 800dfac:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dfb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfb4:	81a3      	strh	r3, [r4, #12]
 800dfb6:	6126      	str	r6, [r4, #16]
 800dfb8:	6165      	str	r5, [r4, #20]
 800dfba:	444e      	add	r6, r9
 800dfbc:	eba5 0509 	sub.w	r5, r5, r9
 800dfc0:	6026      	str	r6, [r4, #0]
 800dfc2:	60a5      	str	r5, [r4, #8]
 800dfc4:	463e      	mov	r6, r7
 800dfc6:	42be      	cmp	r6, r7
 800dfc8:	d900      	bls.n	800dfcc <__ssputs_r+0x70>
 800dfca:	463e      	mov	r6, r7
 800dfcc:	6820      	ldr	r0, [r4, #0]
 800dfce:	4632      	mov	r2, r6
 800dfd0:	4641      	mov	r1, r8
 800dfd2:	f000 f9c9 	bl	800e368 <memmove>
 800dfd6:	68a3      	ldr	r3, [r4, #8]
 800dfd8:	1b9b      	subs	r3, r3, r6
 800dfda:	60a3      	str	r3, [r4, #8]
 800dfdc:	6823      	ldr	r3, [r4, #0]
 800dfde:	4433      	add	r3, r6
 800dfe0:	6023      	str	r3, [r4, #0]
 800dfe2:	2000      	movs	r0, #0
 800dfe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe8:	462a      	mov	r2, r5
 800dfea:	f000 fa1b 	bl	800e424 <_realloc_r>
 800dfee:	4606      	mov	r6, r0
 800dff0:	2800      	cmp	r0, #0
 800dff2:	d1e0      	bne.n	800dfb6 <__ssputs_r+0x5a>
 800dff4:	6921      	ldr	r1, [r4, #16]
 800dff6:	4650      	mov	r0, sl
 800dff8:	f7fe fe8c 	bl	800cd14 <_free_r>
 800dffc:	230c      	movs	r3, #12
 800dffe:	f8ca 3000 	str.w	r3, [sl]
 800e002:	89a3      	ldrh	r3, [r4, #12]
 800e004:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e008:	81a3      	strh	r3, [r4, #12]
 800e00a:	f04f 30ff 	mov.w	r0, #4294967295
 800e00e:	e7e9      	b.n	800dfe4 <__ssputs_r+0x88>

0800e010 <_svfiprintf_r>:
 800e010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e014:	4698      	mov	r8, r3
 800e016:	898b      	ldrh	r3, [r1, #12]
 800e018:	061b      	lsls	r3, r3, #24
 800e01a:	b09d      	sub	sp, #116	; 0x74
 800e01c:	4607      	mov	r7, r0
 800e01e:	460d      	mov	r5, r1
 800e020:	4614      	mov	r4, r2
 800e022:	d50e      	bpl.n	800e042 <_svfiprintf_r+0x32>
 800e024:	690b      	ldr	r3, [r1, #16]
 800e026:	b963      	cbnz	r3, 800e042 <_svfiprintf_r+0x32>
 800e028:	2140      	movs	r1, #64	; 0x40
 800e02a:	f7ff fa3f 	bl	800d4ac <_malloc_r>
 800e02e:	6028      	str	r0, [r5, #0]
 800e030:	6128      	str	r0, [r5, #16]
 800e032:	b920      	cbnz	r0, 800e03e <_svfiprintf_r+0x2e>
 800e034:	230c      	movs	r3, #12
 800e036:	603b      	str	r3, [r7, #0]
 800e038:	f04f 30ff 	mov.w	r0, #4294967295
 800e03c:	e0d0      	b.n	800e1e0 <_svfiprintf_r+0x1d0>
 800e03e:	2340      	movs	r3, #64	; 0x40
 800e040:	616b      	str	r3, [r5, #20]
 800e042:	2300      	movs	r3, #0
 800e044:	9309      	str	r3, [sp, #36]	; 0x24
 800e046:	2320      	movs	r3, #32
 800e048:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e04c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e050:	2330      	movs	r3, #48	; 0x30
 800e052:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e1f8 <_svfiprintf_r+0x1e8>
 800e056:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e05a:	f04f 0901 	mov.w	r9, #1
 800e05e:	4623      	mov	r3, r4
 800e060:	469a      	mov	sl, r3
 800e062:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e066:	b10a      	cbz	r2, 800e06c <_svfiprintf_r+0x5c>
 800e068:	2a25      	cmp	r2, #37	; 0x25
 800e06a:	d1f9      	bne.n	800e060 <_svfiprintf_r+0x50>
 800e06c:	ebba 0b04 	subs.w	fp, sl, r4
 800e070:	d00b      	beq.n	800e08a <_svfiprintf_r+0x7a>
 800e072:	465b      	mov	r3, fp
 800e074:	4622      	mov	r2, r4
 800e076:	4629      	mov	r1, r5
 800e078:	4638      	mov	r0, r7
 800e07a:	f7ff ff6f 	bl	800df5c <__ssputs_r>
 800e07e:	3001      	adds	r0, #1
 800e080:	f000 80a9 	beq.w	800e1d6 <_svfiprintf_r+0x1c6>
 800e084:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e086:	445a      	add	r2, fp
 800e088:	9209      	str	r2, [sp, #36]	; 0x24
 800e08a:	f89a 3000 	ldrb.w	r3, [sl]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	f000 80a1 	beq.w	800e1d6 <_svfiprintf_r+0x1c6>
 800e094:	2300      	movs	r3, #0
 800e096:	f04f 32ff 	mov.w	r2, #4294967295
 800e09a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e09e:	f10a 0a01 	add.w	sl, sl, #1
 800e0a2:	9304      	str	r3, [sp, #16]
 800e0a4:	9307      	str	r3, [sp, #28]
 800e0a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0aa:	931a      	str	r3, [sp, #104]	; 0x68
 800e0ac:	4654      	mov	r4, sl
 800e0ae:	2205      	movs	r2, #5
 800e0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0b4:	4850      	ldr	r0, [pc, #320]	; (800e1f8 <_svfiprintf_r+0x1e8>)
 800e0b6:	f7f2 f88b 	bl	80001d0 <memchr>
 800e0ba:	9a04      	ldr	r2, [sp, #16]
 800e0bc:	b9d8      	cbnz	r0, 800e0f6 <_svfiprintf_r+0xe6>
 800e0be:	06d0      	lsls	r0, r2, #27
 800e0c0:	bf44      	itt	mi
 800e0c2:	2320      	movmi	r3, #32
 800e0c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0c8:	0711      	lsls	r1, r2, #28
 800e0ca:	bf44      	itt	mi
 800e0cc:	232b      	movmi	r3, #43	; 0x2b
 800e0ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0d2:	f89a 3000 	ldrb.w	r3, [sl]
 800e0d6:	2b2a      	cmp	r3, #42	; 0x2a
 800e0d8:	d015      	beq.n	800e106 <_svfiprintf_r+0xf6>
 800e0da:	9a07      	ldr	r2, [sp, #28]
 800e0dc:	4654      	mov	r4, sl
 800e0de:	2000      	movs	r0, #0
 800e0e0:	f04f 0c0a 	mov.w	ip, #10
 800e0e4:	4621      	mov	r1, r4
 800e0e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0ea:	3b30      	subs	r3, #48	; 0x30
 800e0ec:	2b09      	cmp	r3, #9
 800e0ee:	d94d      	bls.n	800e18c <_svfiprintf_r+0x17c>
 800e0f0:	b1b0      	cbz	r0, 800e120 <_svfiprintf_r+0x110>
 800e0f2:	9207      	str	r2, [sp, #28]
 800e0f4:	e014      	b.n	800e120 <_svfiprintf_r+0x110>
 800e0f6:	eba0 0308 	sub.w	r3, r0, r8
 800e0fa:	fa09 f303 	lsl.w	r3, r9, r3
 800e0fe:	4313      	orrs	r3, r2
 800e100:	9304      	str	r3, [sp, #16]
 800e102:	46a2      	mov	sl, r4
 800e104:	e7d2      	b.n	800e0ac <_svfiprintf_r+0x9c>
 800e106:	9b03      	ldr	r3, [sp, #12]
 800e108:	1d19      	adds	r1, r3, #4
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	9103      	str	r1, [sp, #12]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	bfbb      	ittet	lt
 800e112:	425b      	neglt	r3, r3
 800e114:	f042 0202 	orrlt.w	r2, r2, #2
 800e118:	9307      	strge	r3, [sp, #28]
 800e11a:	9307      	strlt	r3, [sp, #28]
 800e11c:	bfb8      	it	lt
 800e11e:	9204      	strlt	r2, [sp, #16]
 800e120:	7823      	ldrb	r3, [r4, #0]
 800e122:	2b2e      	cmp	r3, #46	; 0x2e
 800e124:	d10c      	bne.n	800e140 <_svfiprintf_r+0x130>
 800e126:	7863      	ldrb	r3, [r4, #1]
 800e128:	2b2a      	cmp	r3, #42	; 0x2a
 800e12a:	d134      	bne.n	800e196 <_svfiprintf_r+0x186>
 800e12c:	9b03      	ldr	r3, [sp, #12]
 800e12e:	1d1a      	adds	r2, r3, #4
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	9203      	str	r2, [sp, #12]
 800e134:	2b00      	cmp	r3, #0
 800e136:	bfb8      	it	lt
 800e138:	f04f 33ff 	movlt.w	r3, #4294967295
 800e13c:	3402      	adds	r4, #2
 800e13e:	9305      	str	r3, [sp, #20]
 800e140:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e208 <_svfiprintf_r+0x1f8>
 800e144:	7821      	ldrb	r1, [r4, #0]
 800e146:	2203      	movs	r2, #3
 800e148:	4650      	mov	r0, sl
 800e14a:	f7f2 f841 	bl	80001d0 <memchr>
 800e14e:	b138      	cbz	r0, 800e160 <_svfiprintf_r+0x150>
 800e150:	9b04      	ldr	r3, [sp, #16]
 800e152:	eba0 000a 	sub.w	r0, r0, sl
 800e156:	2240      	movs	r2, #64	; 0x40
 800e158:	4082      	lsls	r2, r0
 800e15a:	4313      	orrs	r3, r2
 800e15c:	3401      	adds	r4, #1
 800e15e:	9304      	str	r3, [sp, #16]
 800e160:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e164:	4825      	ldr	r0, [pc, #148]	; (800e1fc <_svfiprintf_r+0x1ec>)
 800e166:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e16a:	2206      	movs	r2, #6
 800e16c:	f7f2 f830 	bl	80001d0 <memchr>
 800e170:	2800      	cmp	r0, #0
 800e172:	d038      	beq.n	800e1e6 <_svfiprintf_r+0x1d6>
 800e174:	4b22      	ldr	r3, [pc, #136]	; (800e200 <_svfiprintf_r+0x1f0>)
 800e176:	bb1b      	cbnz	r3, 800e1c0 <_svfiprintf_r+0x1b0>
 800e178:	9b03      	ldr	r3, [sp, #12]
 800e17a:	3307      	adds	r3, #7
 800e17c:	f023 0307 	bic.w	r3, r3, #7
 800e180:	3308      	adds	r3, #8
 800e182:	9303      	str	r3, [sp, #12]
 800e184:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e186:	4433      	add	r3, r6
 800e188:	9309      	str	r3, [sp, #36]	; 0x24
 800e18a:	e768      	b.n	800e05e <_svfiprintf_r+0x4e>
 800e18c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e190:	460c      	mov	r4, r1
 800e192:	2001      	movs	r0, #1
 800e194:	e7a6      	b.n	800e0e4 <_svfiprintf_r+0xd4>
 800e196:	2300      	movs	r3, #0
 800e198:	3401      	adds	r4, #1
 800e19a:	9305      	str	r3, [sp, #20]
 800e19c:	4619      	mov	r1, r3
 800e19e:	f04f 0c0a 	mov.w	ip, #10
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1a8:	3a30      	subs	r2, #48	; 0x30
 800e1aa:	2a09      	cmp	r2, #9
 800e1ac:	d903      	bls.n	800e1b6 <_svfiprintf_r+0x1a6>
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d0c6      	beq.n	800e140 <_svfiprintf_r+0x130>
 800e1b2:	9105      	str	r1, [sp, #20]
 800e1b4:	e7c4      	b.n	800e140 <_svfiprintf_r+0x130>
 800e1b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1ba:	4604      	mov	r4, r0
 800e1bc:	2301      	movs	r3, #1
 800e1be:	e7f0      	b.n	800e1a2 <_svfiprintf_r+0x192>
 800e1c0:	ab03      	add	r3, sp, #12
 800e1c2:	9300      	str	r3, [sp, #0]
 800e1c4:	462a      	mov	r2, r5
 800e1c6:	4b0f      	ldr	r3, [pc, #60]	; (800e204 <_svfiprintf_r+0x1f4>)
 800e1c8:	a904      	add	r1, sp, #16
 800e1ca:	4638      	mov	r0, r7
 800e1cc:	f7fd f990 	bl	800b4f0 <_printf_float>
 800e1d0:	1c42      	adds	r2, r0, #1
 800e1d2:	4606      	mov	r6, r0
 800e1d4:	d1d6      	bne.n	800e184 <_svfiprintf_r+0x174>
 800e1d6:	89ab      	ldrh	r3, [r5, #12]
 800e1d8:	065b      	lsls	r3, r3, #25
 800e1da:	f53f af2d 	bmi.w	800e038 <_svfiprintf_r+0x28>
 800e1de:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e1e0:	b01d      	add	sp, #116	; 0x74
 800e1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1e6:	ab03      	add	r3, sp, #12
 800e1e8:	9300      	str	r3, [sp, #0]
 800e1ea:	462a      	mov	r2, r5
 800e1ec:	4b05      	ldr	r3, [pc, #20]	; (800e204 <_svfiprintf_r+0x1f4>)
 800e1ee:	a904      	add	r1, sp, #16
 800e1f0:	4638      	mov	r0, r7
 800e1f2:	f7fd fc21 	bl	800ba38 <_printf_i>
 800e1f6:	e7eb      	b.n	800e1d0 <_svfiprintf_r+0x1c0>
 800e1f8:	0800ee95 	.word	0x0800ee95
 800e1fc:	0800ee9f 	.word	0x0800ee9f
 800e200:	0800b4f1 	.word	0x0800b4f1
 800e204:	0800df5d 	.word	0x0800df5d
 800e208:	0800ee9b 	.word	0x0800ee9b

0800e20c <__sflush_r>:
 800e20c:	898a      	ldrh	r2, [r1, #12]
 800e20e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e212:	4605      	mov	r5, r0
 800e214:	0710      	lsls	r0, r2, #28
 800e216:	460c      	mov	r4, r1
 800e218:	d458      	bmi.n	800e2cc <__sflush_r+0xc0>
 800e21a:	684b      	ldr	r3, [r1, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	dc05      	bgt.n	800e22c <__sflush_r+0x20>
 800e220:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e222:	2b00      	cmp	r3, #0
 800e224:	dc02      	bgt.n	800e22c <__sflush_r+0x20>
 800e226:	2000      	movs	r0, #0
 800e228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e22c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e22e:	2e00      	cmp	r6, #0
 800e230:	d0f9      	beq.n	800e226 <__sflush_r+0x1a>
 800e232:	2300      	movs	r3, #0
 800e234:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e238:	682f      	ldr	r7, [r5, #0]
 800e23a:	6a21      	ldr	r1, [r4, #32]
 800e23c:	602b      	str	r3, [r5, #0]
 800e23e:	d032      	beq.n	800e2a6 <__sflush_r+0x9a>
 800e240:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e242:	89a3      	ldrh	r3, [r4, #12]
 800e244:	075a      	lsls	r2, r3, #29
 800e246:	d505      	bpl.n	800e254 <__sflush_r+0x48>
 800e248:	6863      	ldr	r3, [r4, #4]
 800e24a:	1ac0      	subs	r0, r0, r3
 800e24c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e24e:	b10b      	cbz	r3, 800e254 <__sflush_r+0x48>
 800e250:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e252:	1ac0      	subs	r0, r0, r3
 800e254:	2300      	movs	r3, #0
 800e256:	4602      	mov	r2, r0
 800e258:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e25a:	6a21      	ldr	r1, [r4, #32]
 800e25c:	4628      	mov	r0, r5
 800e25e:	47b0      	blx	r6
 800e260:	1c43      	adds	r3, r0, #1
 800e262:	89a3      	ldrh	r3, [r4, #12]
 800e264:	d106      	bne.n	800e274 <__sflush_r+0x68>
 800e266:	6829      	ldr	r1, [r5, #0]
 800e268:	291d      	cmp	r1, #29
 800e26a:	d82b      	bhi.n	800e2c4 <__sflush_r+0xb8>
 800e26c:	4a29      	ldr	r2, [pc, #164]	; (800e314 <__sflush_r+0x108>)
 800e26e:	410a      	asrs	r2, r1
 800e270:	07d6      	lsls	r6, r2, #31
 800e272:	d427      	bmi.n	800e2c4 <__sflush_r+0xb8>
 800e274:	2200      	movs	r2, #0
 800e276:	6062      	str	r2, [r4, #4]
 800e278:	04d9      	lsls	r1, r3, #19
 800e27a:	6922      	ldr	r2, [r4, #16]
 800e27c:	6022      	str	r2, [r4, #0]
 800e27e:	d504      	bpl.n	800e28a <__sflush_r+0x7e>
 800e280:	1c42      	adds	r2, r0, #1
 800e282:	d101      	bne.n	800e288 <__sflush_r+0x7c>
 800e284:	682b      	ldr	r3, [r5, #0]
 800e286:	b903      	cbnz	r3, 800e28a <__sflush_r+0x7e>
 800e288:	6560      	str	r0, [r4, #84]	; 0x54
 800e28a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e28c:	602f      	str	r7, [r5, #0]
 800e28e:	2900      	cmp	r1, #0
 800e290:	d0c9      	beq.n	800e226 <__sflush_r+0x1a>
 800e292:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e296:	4299      	cmp	r1, r3
 800e298:	d002      	beq.n	800e2a0 <__sflush_r+0x94>
 800e29a:	4628      	mov	r0, r5
 800e29c:	f7fe fd3a 	bl	800cd14 <_free_r>
 800e2a0:	2000      	movs	r0, #0
 800e2a2:	6360      	str	r0, [r4, #52]	; 0x34
 800e2a4:	e7c0      	b.n	800e228 <__sflush_r+0x1c>
 800e2a6:	2301      	movs	r3, #1
 800e2a8:	4628      	mov	r0, r5
 800e2aa:	47b0      	blx	r6
 800e2ac:	1c41      	adds	r1, r0, #1
 800e2ae:	d1c8      	bne.n	800e242 <__sflush_r+0x36>
 800e2b0:	682b      	ldr	r3, [r5, #0]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d0c5      	beq.n	800e242 <__sflush_r+0x36>
 800e2b6:	2b1d      	cmp	r3, #29
 800e2b8:	d001      	beq.n	800e2be <__sflush_r+0xb2>
 800e2ba:	2b16      	cmp	r3, #22
 800e2bc:	d101      	bne.n	800e2c2 <__sflush_r+0xb6>
 800e2be:	602f      	str	r7, [r5, #0]
 800e2c0:	e7b1      	b.n	800e226 <__sflush_r+0x1a>
 800e2c2:	89a3      	ldrh	r3, [r4, #12]
 800e2c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2c8:	81a3      	strh	r3, [r4, #12]
 800e2ca:	e7ad      	b.n	800e228 <__sflush_r+0x1c>
 800e2cc:	690f      	ldr	r7, [r1, #16]
 800e2ce:	2f00      	cmp	r7, #0
 800e2d0:	d0a9      	beq.n	800e226 <__sflush_r+0x1a>
 800e2d2:	0793      	lsls	r3, r2, #30
 800e2d4:	680e      	ldr	r6, [r1, #0]
 800e2d6:	bf08      	it	eq
 800e2d8:	694b      	ldreq	r3, [r1, #20]
 800e2da:	600f      	str	r7, [r1, #0]
 800e2dc:	bf18      	it	ne
 800e2de:	2300      	movne	r3, #0
 800e2e0:	eba6 0807 	sub.w	r8, r6, r7
 800e2e4:	608b      	str	r3, [r1, #8]
 800e2e6:	f1b8 0f00 	cmp.w	r8, #0
 800e2ea:	dd9c      	ble.n	800e226 <__sflush_r+0x1a>
 800e2ec:	6a21      	ldr	r1, [r4, #32]
 800e2ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e2f0:	4643      	mov	r3, r8
 800e2f2:	463a      	mov	r2, r7
 800e2f4:	4628      	mov	r0, r5
 800e2f6:	47b0      	blx	r6
 800e2f8:	2800      	cmp	r0, #0
 800e2fa:	dc06      	bgt.n	800e30a <__sflush_r+0xfe>
 800e2fc:	89a3      	ldrh	r3, [r4, #12]
 800e2fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e302:	81a3      	strh	r3, [r4, #12]
 800e304:	f04f 30ff 	mov.w	r0, #4294967295
 800e308:	e78e      	b.n	800e228 <__sflush_r+0x1c>
 800e30a:	4407      	add	r7, r0
 800e30c:	eba8 0800 	sub.w	r8, r8, r0
 800e310:	e7e9      	b.n	800e2e6 <__sflush_r+0xda>
 800e312:	bf00      	nop
 800e314:	dfbffffe 	.word	0xdfbffffe

0800e318 <_fflush_r>:
 800e318:	b538      	push	{r3, r4, r5, lr}
 800e31a:	690b      	ldr	r3, [r1, #16]
 800e31c:	4605      	mov	r5, r0
 800e31e:	460c      	mov	r4, r1
 800e320:	b913      	cbnz	r3, 800e328 <_fflush_r+0x10>
 800e322:	2500      	movs	r5, #0
 800e324:	4628      	mov	r0, r5
 800e326:	bd38      	pop	{r3, r4, r5, pc}
 800e328:	b118      	cbz	r0, 800e332 <_fflush_r+0x1a>
 800e32a:	6a03      	ldr	r3, [r0, #32]
 800e32c:	b90b      	cbnz	r3, 800e332 <_fflush_r+0x1a>
 800e32e:	f7fd fd1f 	bl	800bd70 <__sinit>
 800e332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d0f3      	beq.n	800e322 <_fflush_r+0xa>
 800e33a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e33c:	07d0      	lsls	r0, r2, #31
 800e33e:	d404      	bmi.n	800e34a <_fflush_r+0x32>
 800e340:	0599      	lsls	r1, r3, #22
 800e342:	d402      	bmi.n	800e34a <_fflush_r+0x32>
 800e344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e346:	f7fd fe51 	bl	800bfec <__retarget_lock_acquire_recursive>
 800e34a:	4628      	mov	r0, r5
 800e34c:	4621      	mov	r1, r4
 800e34e:	f7ff ff5d 	bl	800e20c <__sflush_r>
 800e352:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e354:	07da      	lsls	r2, r3, #31
 800e356:	4605      	mov	r5, r0
 800e358:	d4e4      	bmi.n	800e324 <_fflush_r+0xc>
 800e35a:	89a3      	ldrh	r3, [r4, #12]
 800e35c:	059b      	lsls	r3, r3, #22
 800e35e:	d4e1      	bmi.n	800e324 <_fflush_r+0xc>
 800e360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e362:	f7fd fe44 	bl	800bfee <__retarget_lock_release_recursive>
 800e366:	e7dd      	b.n	800e324 <_fflush_r+0xc>

0800e368 <memmove>:
 800e368:	4288      	cmp	r0, r1
 800e36a:	b510      	push	{r4, lr}
 800e36c:	eb01 0402 	add.w	r4, r1, r2
 800e370:	d902      	bls.n	800e378 <memmove+0x10>
 800e372:	4284      	cmp	r4, r0
 800e374:	4623      	mov	r3, r4
 800e376:	d807      	bhi.n	800e388 <memmove+0x20>
 800e378:	1e43      	subs	r3, r0, #1
 800e37a:	42a1      	cmp	r1, r4
 800e37c:	d008      	beq.n	800e390 <memmove+0x28>
 800e37e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e382:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e386:	e7f8      	b.n	800e37a <memmove+0x12>
 800e388:	4402      	add	r2, r0
 800e38a:	4601      	mov	r1, r0
 800e38c:	428a      	cmp	r2, r1
 800e38e:	d100      	bne.n	800e392 <memmove+0x2a>
 800e390:	bd10      	pop	{r4, pc}
 800e392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e396:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e39a:	e7f7      	b.n	800e38c <memmove+0x24>

0800e39c <_sbrk_r>:
 800e39c:	b538      	push	{r3, r4, r5, lr}
 800e39e:	4d06      	ldr	r5, [pc, #24]	; (800e3b8 <_sbrk_r+0x1c>)
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	4604      	mov	r4, r0
 800e3a4:	4608      	mov	r0, r1
 800e3a6:	602b      	str	r3, [r5, #0]
 800e3a8:	f7f4 fb8c 	bl	8002ac4 <_sbrk>
 800e3ac:	1c43      	adds	r3, r0, #1
 800e3ae:	d102      	bne.n	800e3b6 <_sbrk_r+0x1a>
 800e3b0:	682b      	ldr	r3, [r5, #0]
 800e3b2:	b103      	cbz	r3, 800e3b6 <_sbrk_r+0x1a>
 800e3b4:	6023      	str	r3, [r4, #0]
 800e3b6:	bd38      	pop	{r3, r4, r5, pc}
 800e3b8:	20000b3c 	.word	0x20000b3c

0800e3bc <__assert_func>:
 800e3bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3be:	4614      	mov	r4, r2
 800e3c0:	461a      	mov	r2, r3
 800e3c2:	4b09      	ldr	r3, [pc, #36]	; (800e3e8 <__assert_func+0x2c>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	4605      	mov	r5, r0
 800e3c8:	68d8      	ldr	r0, [r3, #12]
 800e3ca:	b14c      	cbz	r4, 800e3e0 <__assert_func+0x24>
 800e3cc:	4b07      	ldr	r3, [pc, #28]	; (800e3ec <__assert_func+0x30>)
 800e3ce:	9100      	str	r1, [sp, #0]
 800e3d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3d4:	4906      	ldr	r1, [pc, #24]	; (800e3f0 <__assert_func+0x34>)
 800e3d6:	462b      	mov	r3, r5
 800e3d8:	f000 f854 	bl	800e484 <fiprintf>
 800e3dc:	f000 f864 	bl	800e4a8 <abort>
 800e3e0:	4b04      	ldr	r3, [pc, #16]	; (800e3f4 <__assert_func+0x38>)
 800e3e2:	461c      	mov	r4, r3
 800e3e4:	e7f3      	b.n	800e3ce <__assert_func+0x12>
 800e3e6:	bf00      	nop
 800e3e8:	200001d0 	.word	0x200001d0
 800e3ec:	0800eea6 	.word	0x0800eea6
 800e3f0:	0800eeb3 	.word	0x0800eeb3
 800e3f4:	0800eee1 	.word	0x0800eee1

0800e3f8 <_calloc_r>:
 800e3f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e3fa:	fba1 2402 	umull	r2, r4, r1, r2
 800e3fe:	b94c      	cbnz	r4, 800e414 <_calloc_r+0x1c>
 800e400:	4611      	mov	r1, r2
 800e402:	9201      	str	r2, [sp, #4]
 800e404:	f7ff f852 	bl	800d4ac <_malloc_r>
 800e408:	9a01      	ldr	r2, [sp, #4]
 800e40a:	4605      	mov	r5, r0
 800e40c:	b930      	cbnz	r0, 800e41c <_calloc_r+0x24>
 800e40e:	4628      	mov	r0, r5
 800e410:	b003      	add	sp, #12
 800e412:	bd30      	pop	{r4, r5, pc}
 800e414:	220c      	movs	r2, #12
 800e416:	6002      	str	r2, [r0, #0]
 800e418:	2500      	movs	r5, #0
 800e41a:	e7f8      	b.n	800e40e <_calloc_r+0x16>
 800e41c:	4621      	mov	r1, r4
 800e41e:	f7fd fd40 	bl	800bea2 <memset>
 800e422:	e7f4      	b.n	800e40e <_calloc_r+0x16>

0800e424 <_realloc_r>:
 800e424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e428:	4680      	mov	r8, r0
 800e42a:	4614      	mov	r4, r2
 800e42c:	460e      	mov	r6, r1
 800e42e:	b921      	cbnz	r1, 800e43a <_realloc_r+0x16>
 800e430:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e434:	4611      	mov	r1, r2
 800e436:	f7ff b839 	b.w	800d4ac <_malloc_r>
 800e43a:	b92a      	cbnz	r2, 800e448 <_realloc_r+0x24>
 800e43c:	f7fe fc6a 	bl	800cd14 <_free_r>
 800e440:	4625      	mov	r5, r4
 800e442:	4628      	mov	r0, r5
 800e444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e448:	f000 f835 	bl	800e4b6 <_malloc_usable_size_r>
 800e44c:	4284      	cmp	r4, r0
 800e44e:	4607      	mov	r7, r0
 800e450:	d802      	bhi.n	800e458 <_realloc_r+0x34>
 800e452:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e456:	d812      	bhi.n	800e47e <_realloc_r+0x5a>
 800e458:	4621      	mov	r1, r4
 800e45a:	4640      	mov	r0, r8
 800e45c:	f7ff f826 	bl	800d4ac <_malloc_r>
 800e460:	4605      	mov	r5, r0
 800e462:	2800      	cmp	r0, #0
 800e464:	d0ed      	beq.n	800e442 <_realloc_r+0x1e>
 800e466:	42bc      	cmp	r4, r7
 800e468:	4622      	mov	r2, r4
 800e46a:	4631      	mov	r1, r6
 800e46c:	bf28      	it	cs
 800e46e:	463a      	movcs	r2, r7
 800e470:	f7fd fdbe 	bl	800bff0 <memcpy>
 800e474:	4631      	mov	r1, r6
 800e476:	4640      	mov	r0, r8
 800e478:	f7fe fc4c 	bl	800cd14 <_free_r>
 800e47c:	e7e1      	b.n	800e442 <_realloc_r+0x1e>
 800e47e:	4635      	mov	r5, r6
 800e480:	e7df      	b.n	800e442 <_realloc_r+0x1e>
	...

0800e484 <fiprintf>:
 800e484:	b40e      	push	{r1, r2, r3}
 800e486:	b503      	push	{r0, r1, lr}
 800e488:	4601      	mov	r1, r0
 800e48a:	ab03      	add	r3, sp, #12
 800e48c:	4805      	ldr	r0, [pc, #20]	; (800e4a4 <fiprintf+0x20>)
 800e48e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e492:	6800      	ldr	r0, [r0, #0]
 800e494:	9301      	str	r3, [sp, #4]
 800e496:	f000 f83f 	bl	800e518 <_vfiprintf_r>
 800e49a:	b002      	add	sp, #8
 800e49c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4a0:	b003      	add	sp, #12
 800e4a2:	4770      	bx	lr
 800e4a4:	200001d0 	.word	0x200001d0

0800e4a8 <abort>:
 800e4a8:	b508      	push	{r3, lr}
 800e4aa:	2006      	movs	r0, #6
 800e4ac:	f000 fa0c 	bl	800e8c8 <raise>
 800e4b0:	2001      	movs	r0, #1
 800e4b2:	f7f4 fa8f 	bl	80029d4 <_exit>

0800e4b6 <_malloc_usable_size_r>:
 800e4b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4ba:	1f18      	subs	r0, r3, #4
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	bfbc      	itt	lt
 800e4c0:	580b      	ldrlt	r3, [r1, r0]
 800e4c2:	18c0      	addlt	r0, r0, r3
 800e4c4:	4770      	bx	lr

0800e4c6 <__sfputc_r>:
 800e4c6:	6893      	ldr	r3, [r2, #8]
 800e4c8:	3b01      	subs	r3, #1
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	b410      	push	{r4}
 800e4ce:	6093      	str	r3, [r2, #8]
 800e4d0:	da08      	bge.n	800e4e4 <__sfputc_r+0x1e>
 800e4d2:	6994      	ldr	r4, [r2, #24]
 800e4d4:	42a3      	cmp	r3, r4
 800e4d6:	db01      	blt.n	800e4dc <__sfputc_r+0x16>
 800e4d8:	290a      	cmp	r1, #10
 800e4da:	d103      	bne.n	800e4e4 <__sfputc_r+0x1e>
 800e4dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4e0:	f000 b934 	b.w	800e74c <__swbuf_r>
 800e4e4:	6813      	ldr	r3, [r2, #0]
 800e4e6:	1c58      	adds	r0, r3, #1
 800e4e8:	6010      	str	r0, [r2, #0]
 800e4ea:	7019      	strb	r1, [r3, #0]
 800e4ec:	4608      	mov	r0, r1
 800e4ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4f2:	4770      	bx	lr

0800e4f4 <__sfputs_r>:
 800e4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f6:	4606      	mov	r6, r0
 800e4f8:	460f      	mov	r7, r1
 800e4fa:	4614      	mov	r4, r2
 800e4fc:	18d5      	adds	r5, r2, r3
 800e4fe:	42ac      	cmp	r4, r5
 800e500:	d101      	bne.n	800e506 <__sfputs_r+0x12>
 800e502:	2000      	movs	r0, #0
 800e504:	e007      	b.n	800e516 <__sfputs_r+0x22>
 800e506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e50a:	463a      	mov	r2, r7
 800e50c:	4630      	mov	r0, r6
 800e50e:	f7ff ffda 	bl	800e4c6 <__sfputc_r>
 800e512:	1c43      	adds	r3, r0, #1
 800e514:	d1f3      	bne.n	800e4fe <__sfputs_r+0xa>
 800e516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e518 <_vfiprintf_r>:
 800e518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e51c:	460d      	mov	r5, r1
 800e51e:	b09d      	sub	sp, #116	; 0x74
 800e520:	4614      	mov	r4, r2
 800e522:	4698      	mov	r8, r3
 800e524:	4606      	mov	r6, r0
 800e526:	b118      	cbz	r0, 800e530 <_vfiprintf_r+0x18>
 800e528:	6a03      	ldr	r3, [r0, #32]
 800e52a:	b90b      	cbnz	r3, 800e530 <_vfiprintf_r+0x18>
 800e52c:	f7fd fc20 	bl	800bd70 <__sinit>
 800e530:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e532:	07d9      	lsls	r1, r3, #31
 800e534:	d405      	bmi.n	800e542 <_vfiprintf_r+0x2a>
 800e536:	89ab      	ldrh	r3, [r5, #12]
 800e538:	059a      	lsls	r2, r3, #22
 800e53a:	d402      	bmi.n	800e542 <_vfiprintf_r+0x2a>
 800e53c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e53e:	f7fd fd55 	bl	800bfec <__retarget_lock_acquire_recursive>
 800e542:	89ab      	ldrh	r3, [r5, #12]
 800e544:	071b      	lsls	r3, r3, #28
 800e546:	d501      	bpl.n	800e54c <_vfiprintf_r+0x34>
 800e548:	692b      	ldr	r3, [r5, #16]
 800e54a:	b99b      	cbnz	r3, 800e574 <_vfiprintf_r+0x5c>
 800e54c:	4629      	mov	r1, r5
 800e54e:	4630      	mov	r0, r6
 800e550:	f000 f93a 	bl	800e7c8 <__swsetup_r>
 800e554:	b170      	cbz	r0, 800e574 <_vfiprintf_r+0x5c>
 800e556:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e558:	07dc      	lsls	r4, r3, #31
 800e55a:	d504      	bpl.n	800e566 <_vfiprintf_r+0x4e>
 800e55c:	f04f 30ff 	mov.w	r0, #4294967295
 800e560:	b01d      	add	sp, #116	; 0x74
 800e562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e566:	89ab      	ldrh	r3, [r5, #12]
 800e568:	0598      	lsls	r0, r3, #22
 800e56a:	d4f7      	bmi.n	800e55c <_vfiprintf_r+0x44>
 800e56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e56e:	f7fd fd3e 	bl	800bfee <__retarget_lock_release_recursive>
 800e572:	e7f3      	b.n	800e55c <_vfiprintf_r+0x44>
 800e574:	2300      	movs	r3, #0
 800e576:	9309      	str	r3, [sp, #36]	; 0x24
 800e578:	2320      	movs	r3, #32
 800e57a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e57e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e582:	2330      	movs	r3, #48	; 0x30
 800e584:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e738 <_vfiprintf_r+0x220>
 800e588:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e58c:	f04f 0901 	mov.w	r9, #1
 800e590:	4623      	mov	r3, r4
 800e592:	469a      	mov	sl, r3
 800e594:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e598:	b10a      	cbz	r2, 800e59e <_vfiprintf_r+0x86>
 800e59a:	2a25      	cmp	r2, #37	; 0x25
 800e59c:	d1f9      	bne.n	800e592 <_vfiprintf_r+0x7a>
 800e59e:	ebba 0b04 	subs.w	fp, sl, r4
 800e5a2:	d00b      	beq.n	800e5bc <_vfiprintf_r+0xa4>
 800e5a4:	465b      	mov	r3, fp
 800e5a6:	4622      	mov	r2, r4
 800e5a8:	4629      	mov	r1, r5
 800e5aa:	4630      	mov	r0, r6
 800e5ac:	f7ff ffa2 	bl	800e4f4 <__sfputs_r>
 800e5b0:	3001      	adds	r0, #1
 800e5b2:	f000 80a9 	beq.w	800e708 <_vfiprintf_r+0x1f0>
 800e5b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5b8:	445a      	add	r2, fp
 800e5ba:	9209      	str	r2, [sp, #36]	; 0x24
 800e5bc:	f89a 3000 	ldrb.w	r3, [sl]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	f000 80a1 	beq.w	800e708 <_vfiprintf_r+0x1f0>
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	f04f 32ff 	mov.w	r2, #4294967295
 800e5cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5d0:	f10a 0a01 	add.w	sl, sl, #1
 800e5d4:	9304      	str	r3, [sp, #16]
 800e5d6:	9307      	str	r3, [sp, #28]
 800e5d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5dc:	931a      	str	r3, [sp, #104]	; 0x68
 800e5de:	4654      	mov	r4, sl
 800e5e0:	2205      	movs	r2, #5
 800e5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5e6:	4854      	ldr	r0, [pc, #336]	; (800e738 <_vfiprintf_r+0x220>)
 800e5e8:	f7f1 fdf2 	bl	80001d0 <memchr>
 800e5ec:	9a04      	ldr	r2, [sp, #16]
 800e5ee:	b9d8      	cbnz	r0, 800e628 <_vfiprintf_r+0x110>
 800e5f0:	06d1      	lsls	r1, r2, #27
 800e5f2:	bf44      	itt	mi
 800e5f4:	2320      	movmi	r3, #32
 800e5f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5fa:	0713      	lsls	r3, r2, #28
 800e5fc:	bf44      	itt	mi
 800e5fe:	232b      	movmi	r3, #43	; 0x2b
 800e600:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e604:	f89a 3000 	ldrb.w	r3, [sl]
 800e608:	2b2a      	cmp	r3, #42	; 0x2a
 800e60a:	d015      	beq.n	800e638 <_vfiprintf_r+0x120>
 800e60c:	9a07      	ldr	r2, [sp, #28]
 800e60e:	4654      	mov	r4, sl
 800e610:	2000      	movs	r0, #0
 800e612:	f04f 0c0a 	mov.w	ip, #10
 800e616:	4621      	mov	r1, r4
 800e618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e61c:	3b30      	subs	r3, #48	; 0x30
 800e61e:	2b09      	cmp	r3, #9
 800e620:	d94d      	bls.n	800e6be <_vfiprintf_r+0x1a6>
 800e622:	b1b0      	cbz	r0, 800e652 <_vfiprintf_r+0x13a>
 800e624:	9207      	str	r2, [sp, #28]
 800e626:	e014      	b.n	800e652 <_vfiprintf_r+0x13a>
 800e628:	eba0 0308 	sub.w	r3, r0, r8
 800e62c:	fa09 f303 	lsl.w	r3, r9, r3
 800e630:	4313      	orrs	r3, r2
 800e632:	9304      	str	r3, [sp, #16]
 800e634:	46a2      	mov	sl, r4
 800e636:	e7d2      	b.n	800e5de <_vfiprintf_r+0xc6>
 800e638:	9b03      	ldr	r3, [sp, #12]
 800e63a:	1d19      	adds	r1, r3, #4
 800e63c:	681b      	ldr	r3, [r3, #0]
 800e63e:	9103      	str	r1, [sp, #12]
 800e640:	2b00      	cmp	r3, #0
 800e642:	bfbb      	ittet	lt
 800e644:	425b      	neglt	r3, r3
 800e646:	f042 0202 	orrlt.w	r2, r2, #2
 800e64a:	9307      	strge	r3, [sp, #28]
 800e64c:	9307      	strlt	r3, [sp, #28]
 800e64e:	bfb8      	it	lt
 800e650:	9204      	strlt	r2, [sp, #16]
 800e652:	7823      	ldrb	r3, [r4, #0]
 800e654:	2b2e      	cmp	r3, #46	; 0x2e
 800e656:	d10c      	bne.n	800e672 <_vfiprintf_r+0x15a>
 800e658:	7863      	ldrb	r3, [r4, #1]
 800e65a:	2b2a      	cmp	r3, #42	; 0x2a
 800e65c:	d134      	bne.n	800e6c8 <_vfiprintf_r+0x1b0>
 800e65e:	9b03      	ldr	r3, [sp, #12]
 800e660:	1d1a      	adds	r2, r3, #4
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	9203      	str	r2, [sp, #12]
 800e666:	2b00      	cmp	r3, #0
 800e668:	bfb8      	it	lt
 800e66a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e66e:	3402      	adds	r4, #2
 800e670:	9305      	str	r3, [sp, #20]
 800e672:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e748 <_vfiprintf_r+0x230>
 800e676:	7821      	ldrb	r1, [r4, #0]
 800e678:	2203      	movs	r2, #3
 800e67a:	4650      	mov	r0, sl
 800e67c:	f7f1 fda8 	bl	80001d0 <memchr>
 800e680:	b138      	cbz	r0, 800e692 <_vfiprintf_r+0x17a>
 800e682:	9b04      	ldr	r3, [sp, #16]
 800e684:	eba0 000a 	sub.w	r0, r0, sl
 800e688:	2240      	movs	r2, #64	; 0x40
 800e68a:	4082      	lsls	r2, r0
 800e68c:	4313      	orrs	r3, r2
 800e68e:	3401      	adds	r4, #1
 800e690:	9304      	str	r3, [sp, #16]
 800e692:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e696:	4829      	ldr	r0, [pc, #164]	; (800e73c <_vfiprintf_r+0x224>)
 800e698:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e69c:	2206      	movs	r2, #6
 800e69e:	f7f1 fd97 	bl	80001d0 <memchr>
 800e6a2:	2800      	cmp	r0, #0
 800e6a4:	d03f      	beq.n	800e726 <_vfiprintf_r+0x20e>
 800e6a6:	4b26      	ldr	r3, [pc, #152]	; (800e740 <_vfiprintf_r+0x228>)
 800e6a8:	bb1b      	cbnz	r3, 800e6f2 <_vfiprintf_r+0x1da>
 800e6aa:	9b03      	ldr	r3, [sp, #12]
 800e6ac:	3307      	adds	r3, #7
 800e6ae:	f023 0307 	bic.w	r3, r3, #7
 800e6b2:	3308      	adds	r3, #8
 800e6b4:	9303      	str	r3, [sp, #12]
 800e6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6b8:	443b      	add	r3, r7
 800e6ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e6bc:	e768      	b.n	800e590 <_vfiprintf_r+0x78>
 800e6be:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6c2:	460c      	mov	r4, r1
 800e6c4:	2001      	movs	r0, #1
 800e6c6:	e7a6      	b.n	800e616 <_vfiprintf_r+0xfe>
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	3401      	adds	r4, #1
 800e6cc:	9305      	str	r3, [sp, #20]
 800e6ce:	4619      	mov	r1, r3
 800e6d0:	f04f 0c0a 	mov.w	ip, #10
 800e6d4:	4620      	mov	r0, r4
 800e6d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6da:	3a30      	subs	r2, #48	; 0x30
 800e6dc:	2a09      	cmp	r2, #9
 800e6de:	d903      	bls.n	800e6e8 <_vfiprintf_r+0x1d0>
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d0c6      	beq.n	800e672 <_vfiprintf_r+0x15a>
 800e6e4:	9105      	str	r1, [sp, #20]
 800e6e6:	e7c4      	b.n	800e672 <_vfiprintf_r+0x15a>
 800e6e8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6ec:	4604      	mov	r4, r0
 800e6ee:	2301      	movs	r3, #1
 800e6f0:	e7f0      	b.n	800e6d4 <_vfiprintf_r+0x1bc>
 800e6f2:	ab03      	add	r3, sp, #12
 800e6f4:	9300      	str	r3, [sp, #0]
 800e6f6:	462a      	mov	r2, r5
 800e6f8:	4b12      	ldr	r3, [pc, #72]	; (800e744 <_vfiprintf_r+0x22c>)
 800e6fa:	a904      	add	r1, sp, #16
 800e6fc:	4630      	mov	r0, r6
 800e6fe:	f7fc fef7 	bl	800b4f0 <_printf_float>
 800e702:	4607      	mov	r7, r0
 800e704:	1c78      	adds	r0, r7, #1
 800e706:	d1d6      	bne.n	800e6b6 <_vfiprintf_r+0x19e>
 800e708:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e70a:	07d9      	lsls	r1, r3, #31
 800e70c:	d405      	bmi.n	800e71a <_vfiprintf_r+0x202>
 800e70e:	89ab      	ldrh	r3, [r5, #12]
 800e710:	059a      	lsls	r2, r3, #22
 800e712:	d402      	bmi.n	800e71a <_vfiprintf_r+0x202>
 800e714:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e716:	f7fd fc6a 	bl	800bfee <__retarget_lock_release_recursive>
 800e71a:	89ab      	ldrh	r3, [r5, #12]
 800e71c:	065b      	lsls	r3, r3, #25
 800e71e:	f53f af1d 	bmi.w	800e55c <_vfiprintf_r+0x44>
 800e722:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e724:	e71c      	b.n	800e560 <_vfiprintf_r+0x48>
 800e726:	ab03      	add	r3, sp, #12
 800e728:	9300      	str	r3, [sp, #0]
 800e72a:	462a      	mov	r2, r5
 800e72c:	4b05      	ldr	r3, [pc, #20]	; (800e744 <_vfiprintf_r+0x22c>)
 800e72e:	a904      	add	r1, sp, #16
 800e730:	4630      	mov	r0, r6
 800e732:	f7fd f981 	bl	800ba38 <_printf_i>
 800e736:	e7e4      	b.n	800e702 <_vfiprintf_r+0x1ea>
 800e738:	0800ee95 	.word	0x0800ee95
 800e73c:	0800ee9f 	.word	0x0800ee9f
 800e740:	0800b4f1 	.word	0x0800b4f1
 800e744:	0800e4f5 	.word	0x0800e4f5
 800e748:	0800ee9b 	.word	0x0800ee9b

0800e74c <__swbuf_r>:
 800e74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e74e:	460e      	mov	r6, r1
 800e750:	4614      	mov	r4, r2
 800e752:	4605      	mov	r5, r0
 800e754:	b118      	cbz	r0, 800e75e <__swbuf_r+0x12>
 800e756:	6a03      	ldr	r3, [r0, #32]
 800e758:	b90b      	cbnz	r3, 800e75e <__swbuf_r+0x12>
 800e75a:	f7fd fb09 	bl	800bd70 <__sinit>
 800e75e:	69a3      	ldr	r3, [r4, #24]
 800e760:	60a3      	str	r3, [r4, #8]
 800e762:	89a3      	ldrh	r3, [r4, #12]
 800e764:	071a      	lsls	r2, r3, #28
 800e766:	d525      	bpl.n	800e7b4 <__swbuf_r+0x68>
 800e768:	6923      	ldr	r3, [r4, #16]
 800e76a:	b31b      	cbz	r3, 800e7b4 <__swbuf_r+0x68>
 800e76c:	6823      	ldr	r3, [r4, #0]
 800e76e:	6922      	ldr	r2, [r4, #16]
 800e770:	1a98      	subs	r0, r3, r2
 800e772:	6963      	ldr	r3, [r4, #20]
 800e774:	b2f6      	uxtb	r6, r6
 800e776:	4283      	cmp	r3, r0
 800e778:	4637      	mov	r7, r6
 800e77a:	dc04      	bgt.n	800e786 <__swbuf_r+0x3a>
 800e77c:	4621      	mov	r1, r4
 800e77e:	4628      	mov	r0, r5
 800e780:	f7ff fdca 	bl	800e318 <_fflush_r>
 800e784:	b9e0      	cbnz	r0, 800e7c0 <__swbuf_r+0x74>
 800e786:	68a3      	ldr	r3, [r4, #8]
 800e788:	3b01      	subs	r3, #1
 800e78a:	60a3      	str	r3, [r4, #8]
 800e78c:	6823      	ldr	r3, [r4, #0]
 800e78e:	1c5a      	adds	r2, r3, #1
 800e790:	6022      	str	r2, [r4, #0]
 800e792:	701e      	strb	r6, [r3, #0]
 800e794:	6962      	ldr	r2, [r4, #20]
 800e796:	1c43      	adds	r3, r0, #1
 800e798:	429a      	cmp	r2, r3
 800e79a:	d004      	beq.n	800e7a6 <__swbuf_r+0x5a>
 800e79c:	89a3      	ldrh	r3, [r4, #12]
 800e79e:	07db      	lsls	r3, r3, #31
 800e7a0:	d506      	bpl.n	800e7b0 <__swbuf_r+0x64>
 800e7a2:	2e0a      	cmp	r6, #10
 800e7a4:	d104      	bne.n	800e7b0 <__swbuf_r+0x64>
 800e7a6:	4621      	mov	r1, r4
 800e7a8:	4628      	mov	r0, r5
 800e7aa:	f7ff fdb5 	bl	800e318 <_fflush_r>
 800e7ae:	b938      	cbnz	r0, 800e7c0 <__swbuf_r+0x74>
 800e7b0:	4638      	mov	r0, r7
 800e7b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7b4:	4621      	mov	r1, r4
 800e7b6:	4628      	mov	r0, r5
 800e7b8:	f000 f806 	bl	800e7c8 <__swsetup_r>
 800e7bc:	2800      	cmp	r0, #0
 800e7be:	d0d5      	beq.n	800e76c <__swbuf_r+0x20>
 800e7c0:	f04f 37ff 	mov.w	r7, #4294967295
 800e7c4:	e7f4      	b.n	800e7b0 <__swbuf_r+0x64>
	...

0800e7c8 <__swsetup_r>:
 800e7c8:	b538      	push	{r3, r4, r5, lr}
 800e7ca:	4b2a      	ldr	r3, [pc, #168]	; (800e874 <__swsetup_r+0xac>)
 800e7cc:	4605      	mov	r5, r0
 800e7ce:	6818      	ldr	r0, [r3, #0]
 800e7d0:	460c      	mov	r4, r1
 800e7d2:	b118      	cbz	r0, 800e7dc <__swsetup_r+0x14>
 800e7d4:	6a03      	ldr	r3, [r0, #32]
 800e7d6:	b90b      	cbnz	r3, 800e7dc <__swsetup_r+0x14>
 800e7d8:	f7fd faca 	bl	800bd70 <__sinit>
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e7e2:	0718      	lsls	r0, r3, #28
 800e7e4:	d422      	bmi.n	800e82c <__swsetup_r+0x64>
 800e7e6:	06d9      	lsls	r1, r3, #27
 800e7e8:	d407      	bmi.n	800e7fa <__swsetup_r+0x32>
 800e7ea:	2309      	movs	r3, #9
 800e7ec:	602b      	str	r3, [r5, #0]
 800e7ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e7f2:	81a3      	strh	r3, [r4, #12]
 800e7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800e7f8:	e034      	b.n	800e864 <__swsetup_r+0x9c>
 800e7fa:	0758      	lsls	r0, r3, #29
 800e7fc:	d512      	bpl.n	800e824 <__swsetup_r+0x5c>
 800e7fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e800:	b141      	cbz	r1, 800e814 <__swsetup_r+0x4c>
 800e802:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e806:	4299      	cmp	r1, r3
 800e808:	d002      	beq.n	800e810 <__swsetup_r+0x48>
 800e80a:	4628      	mov	r0, r5
 800e80c:	f7fe fa82 	bl	800cd14 <_free_r>
 800e810:	2300      	movs	r3, #0
 800e812:	6363      	str	r3, [r4, #52]	; 0x34
 800e814:	89a3      	ldrh	r3, [r4, #12]
 800e816:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e81a:	81a3      	strh	r3, [r4, #12]
 800e81c:	2300      	movs	r3, #0
 800e81e:	6063      	str	r3, [r4, #4]
 800e820:	6923      	ldr	r3, [r4, #16]
 800e822:	6023      	str	r3, [r4, #0]
 800e824:	89a3      	ldrh	r3, [r4, #12]
 800e826:	f043 0308 	orr.w	r3, r3, #8
 800e82a:	81a3      	strh	r3, [r4, #12]
 800e82c:	6923      	ldr	r3, [r4, #16]
 800e82e:	b94b      	cbnz	r3, 800e844 <__swsetup_r+0x7c>
 800e830:	89a3      	ldrh	r3, [r4, #12]
 800e832:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e836:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e83a:	d003      	beq.n	800e844 <__swsetup_r+0x7c>
 800e83c:	4621      	mov	r1, r4
 800e83e:	4628      	mov	r0, r5
 800e840:	f000 f884 	bl	800e94c <__smakebuf_r>
 800e844:	89a0      	ldrh	r0, [r4, #12]
 800e846:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e84a:	f010 0301 	ands.w	r3, r0, #1
 800e84e:	d00a      	beq.n	800e866 <__swsetup_r+0x9e>
 800e850:	2300      	movs	r3, #0
 800e852:	60a3      	str	r3, [r4, #8]
 800e854:	6963      	ldr	r3, [r4, #20]
 800e856:	425b      	negs	r3, r3
 800e858:	61a3      	str	r3, [r4, #24]
 800e85a:	6923      	ldr	r3, [r4, #16]
 800e85c:	b943      	cbnz	r3, 800e870 <__swsetup_r+0xa8>
 800e85e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e862:	d1c4      	bne.n	800e7ee <__swsetup_r+0x26>
 800e864:	bd38      	pop	{r3, r4, r5, pc}
 800e866:	0781      	lsls	r1, r0, #30
 800e868:	bf58      	it	pl
 800e86a:	6963      	ldrpl	r3, [r4, #20]
 800e86c:	60a3      	str	r3, [r4, #8]
 800e86e:	e7f4      	b.n	800e85a <__swsetup_r+0x92>
 800e870:	2000      	movs	r0, #0
 800e872:	e7f7      	b.n	800e864 <__swsetup_r+0x9c>
 800e874:	200001d0 	.word	0x200001d0

0800e878 <_raise_r>:
 800e878:	291f      	cmp	r1, #31
 800e87a:	b538      	push	{r3, r4, r5, lr}
 800e87c:	4604      	mov	r4, r0
 800e87e:	460d      	mov	r5, r1
 800e880:	d904      	bls.n	800e88c <_raise_r+0x14>
 800e882:	2316      	movs	r3, #22
 800e884:	6003      	str	r3, [r0, #0]
 800e886:	f04f 30ff 	mov.w	r0, #4294967295
 800e88a:	bd38      	pop	{r3, r4, r5, pc}
 800e88c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e88e:	b112      	cbz	r2, 800e896 <_raise_r+0x1e>
 800e890:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e894:	b94b      	cbnz	r3, 800e8aa <_raise_r+0x32>
 800e896:	4620      	mov	r0, r4
 800e898:	f000 f830 	bl	800e8fc <_getpid_r>
 800e89c:	462a      	mov	r2, r5
 800e89e:	4601      	mov	r1, r0
 800e8a0:	4620      	mov	r0, r4
 800e8a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8a6:	f000 b817 	b.w	800e8d8 <_kill_r>
 800e8aa:	2b01      	cmp	r3, #1
 800e8ac:	d00a      	beq.n	800e8c4 <_raise_r+0x4c>
 800e8ae:	1c59      	adds	r1, r3, #1
 800e8b0:	d103      	bne.n	800e8ba <_raise_r+0x42>
 800e8b2:	2316      	movs	r3, #22
 800e8b4:	6003      	str	r3, [r0, #0]
 800e8b6:	2001      	movs	r0, #1
 800e8b8:	e7e7      	b.n	800e88a <_raise_r+0x12>
 800e8ba:	2400      	movs	r4, #0
 800e8bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e8c0:	4628      	mov	r0, r5
 800e8c2:	4798      	blx	r3
 800e8c4:	2000      	movs	r0, #0
 800e8c6:	e7e0      	b.n	800e88a <_raise_r+0x12>

0800e8c8 <raise>:
 800e8c8:	4b02      	ldr	r3, [pc, #8]	; (800e8d4 <raise+0xc>)
 800e8ca:	4601      	mov	r1, r0
 800e8cc:	6818      	ldr	r0, [r3, #0]
 800e8ce:	f7ff bfd3 	b.w	800e878 <_raise_r>
 800e8d2:	bf00      	nop
 800e8d4:	200001d0 	.word	0x200001d0

0800e8d8 <_kill_r>:
 800e8d8:	b538      	push	{r3, r4, r5, lr}
 800e8da:	4d07      	ldr	r5, [pc, #28]	; (800e8f8 <_kill_r+0x20>)
 800e8dc:	2300      	movs	r3, #0
 800e8de:	4604      	mov	r4, r0
 800e8e0:	4608      	mov	r0, r1
 800e8e2:	4611      	mov	r1, r2
 800e8e4:	602b      	str	r3, [r5, #0]
 800e8e6:	f7f4 f865 	bl	80029b4 <_kill>
 800e8ea:	1c43      	adds	r3, r0, #1
 800e8ec:	d102      	bne.n	800e8f4 <_kill_r+0x1c>
 800e8ee:	682b      	ldr	r3, [r5, #0]
 800e8f0:	b103      	cbz	r3, 800e8f4 <_kill_r+0x1c>
 800e8f2:	6023      	str	r3, [r4, #0]
 800e8f4:	bd38      	pop	{r3, r4, r5, pc}
 800e8f6:	bf00      	nop
 800e8f8:	20000b3c 	.word	0x20000b3c

0800e8fc <_getpid_r>:
 800e8fc:	f7f4 b852 	b.w	80029a4 <_getpid>

0800e900 <__swhatbuf_r>:
 800e900:	b570      	push	{r4, r5, r6, lr}
 800e902:	460c      	mov	r4, r1
 800e904:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e908:	2900      	cmp	r1, #0
 800e90a:	b096      	sub	sp, #88	; 0x58
 800e90c:	4615      	mov	r5, r2
 800e90e:	461e      	mov	r6, r3
 800e910:	da0d      	bge.n	800e92e <__swhatbuf_r+0x2e>
 800e912:	89a3      	ldrh	r3, [r4, #12]
 800e914:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e918:	f04f 0100 	mov.w	r1, #0
 800e91c:	bf0c      	ite	eq
 800e91e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e922:	2340      	movne	r3, #64	; 0x40
 800e924:	2000      	movs	r0, #0
 800e926:	6031      	str	r1, [r6, #0]
 800e928:	602b      	str	r3, [r5, #0]
 800e92a:	b016      	add	sp, #88	; 0x58
 800e92c:	bd70      	pop	{r4, r5, r6, pc}
 800e92e:	466a      	mov	r2, sp
 800e930:	f000 f848 	bl	800e9c4 <_fstat_r>
 800e934:	2800      	cmp	r0, #0
 800e936:	dbec      	blt.n	800e912 <__swhatbuf_r+0x12>
 800e938:	9901      	ldr	r1, [sp, #4]
 800e93a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e93e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e942:	4259      	negs	r1, r3
 800e944:	4159      	adcs	r1, r3
 800e946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e94a:	e7eb      	b.n	800e924 <__swhatbuf_r+0x24>

0800e94c <__smakebuf_r>:
 800e94c:	898b      	ldrh	r3, [r1, #12]
 800e94e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e950:	079d      	lsls	r5, r3, #30
 800e952:	4606      	mov	r6, r0
 800e954:	460c      	mov	r4, r1
 800e956:	d507      	bpl.n	800e968 <__smakebuf_r+0x1c>
 800e958:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e95c:	6023      	str	r3, [r4, #0]
 800e95e:	6123      	str	r3, [r4, #16]
 800e960:	2301      	movs	r3, #1
 800e962:	6163      	str	r3, [r4, #20]
 800e964:	b002      	add	sp, #8
 800e966:	bd70      	pop	{r4, r5, r6, pc}
 800e968:	ab01      	add	r3, sp, #4
 800e96a:	466a      	mov	r2, sp
 800e96c:	f7ff ffc8 	bl	800e900 <__swhatbuf_r>
 800e970:	9900      	ldr	r1, [sp, #0]
 800e972:	4605      	mov	r5, r0
 800e974:	4630      	mov	r0, r6
 800e976:	f7fe fd99 	bl	800d4ac <_malloc_r>
 800e97a:	b948      	cbnz	r0, 800e990 <__smakebuf_r+0x44>
 800e97c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e980:	059a      	lsls	r2, r3, #22
 800e982:	d4ef      	bmi.n	800e964 <__smakebuf_r+0x18>
 800e984:	f023 0303 	bic.w	r3, r3, #3
 800e988:	f043 0302 	orr.w	r3, r3, #2
 800e98c:	81a3      	strh	r3, [r4, #12]
 800e98e:	e7e3      	b.n	800e958 <__smakebuf_r+0xc>
 800e990:	89a3      	ldrh	r3, [r4, #12]
 800e992:	6020      	str	r0, [r4, #0]
 800e994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e998:	81a3      	strh	r3, [r4, #12]
 800e99a:	9b00      	ldr	r3, [sp, #0]
 800e99c:	6163      	str	r3, [r4, #20]
 800e99e:	9b01      	ldr	r3, [sp, #4]
 800e9a0:	6120      	str	r0, [r4, #16]
 800e9a2:	b15b      	cbz	r3, 800e9bc <__smakebuf_r+0x70>
 800e9a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9a8:	4630      	mov	r0, r6
 800e9aa:	f000 f81d 	bl	800e9e8 <_isatty_r>
 800e9ae:	b128      	cbz	r0, 800e9bc <__smakebuf_r+0x70>
 800e9b0:	89a3      	ldrh	r3, [r4, #12]
 800e9b2:	f023 0303 	bic.w	r3, r3, #3
 800e9b6:	f043 0301 	orr.w	r3, r3, #1
 800e9ba:	81a3      	strh	r3, [r4, #12]
 800e9bc:	89a3      	ldrh	r3, [r4, #12]
 800e9be:	431d      	orrs	r5, r3
 800e9c0:	81a5      	strh	r5, [r4, #12]
 800e9c2:	e7cf      	b.n	800e964 <__smakebuf_r+0x18>

0800e9c4 <_fstat_r>:
 800e9c4:	b538      	push	{r3, r4, r5, lr}
 800e9c6:	4d07      	ldr	r5, [pc, #28]	; (800e9e4 <_fstat_r+0x20>)
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	4604      	mov	r4, r0
 800e9cc:	4608      	mov	r0, r1
 800e9ce:	4611      	mov	r1, r2
 800e9d0:	602b      	str	r3, [r5, #0]
 800e9d2:	f7f4 f84e 	bl	8002a72 <_fstat>
 800e9d6:	1c43      	adds	r3, r0, #1
 800e9d8:	d102      	bne.n	800e9e0 <_fstat_r+0x1c>
 800e9da:	682b      	ldr	r3, [r5, #0]
 800e9dc:	b103      	cbz	r3, 800e9e0 <_fstat_r+0x1c>
 800e9de:	6023      	str	r3, [r4, #0]
 800e9e0:	bd38      	pop	{r3, r4, r5, pc}
 800e9e2:	bf00      	nop
 800e9e4:	20000b3c 	.word	0x20000b3c

0800e9e8 <_isatty_r>:
 800e9e8:	b538      	push	{r3, r4, r5, lr}
 800e9ea:	4d06      	ldr	r5, [pc, #24]	; (800ea04 <_isatty_r+0x1c>)
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	4604      	mov	r4, r0
 800e9f0:	4608      	mov	r0, r1
 800e9f2:	602b      	str	r3, [r5, #0]
 800e9f4:	f7f4 f84d 	bl	8002a92 <_isatty>
 800e9f8:	1c43      	adds	r3, r0, #1
 800e9fa:	d102      	bne.n	800ea02 <_isatty_r+0x1a>
 800e9fc:	682b      	ldr	r3, [r5, #0]
 800e9fe:	b103      	cbz	r3, 800ea02 <_isatty_r+0x1a>
 800ea00:	6023      	str	r3, [r4, #0]
 800ea02:	bd38      	pop	{r3, r4, r5, pc}
 800ea04:	20000b3c 	.word	0x20000b3c

0800ea08 <_init>:
 800ea08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea0a:	bf00      	nop
 800ea0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea0e:	bc08      	pop	{r3}
 800ea10:	469e      	mov	lr, r3
 800ea12:	4770      	bx	lr

0800ea14 <_fini>:
 800ea14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea16:	bf00      	nop
 800ea18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea1a:	bc08      	pop	{r3}
 800ea1c:	469e      	mov	lr, r3
 800ea1e:	4770      	bx	lr
