(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Thu Nov 30 21:27:07 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "my_vga_SLICE_0")
    (INSTANCE my_vga\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_1")
    (INSTANCE my_vga\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_2")
    (INSTANCE my_vga\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_3")
    (INSTANCE my_vga\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_4")
    (INSTANCE my_vga\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_5")
    (INSTANCE my_vga\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_6")
    (INSTANCE my_vga\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_7")
    (INSTANCE my_vga\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_8")
    (INSTANCE my_vga\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_9")
    (INSTANCE my_vga\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_10")
    (INSTANCE my_vga\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_11")
    (INSTANCE my_vga\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_12")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_13")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_14")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_15")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_16")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_17")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_18")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_19")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_20")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_21")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_22")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_23")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_24")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_SLICE_25")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "SLICE_26")
    (INSTANCE SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_28")
    (INSTANCE my_pattern_gen\.SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "SLICE_30")
    (INSTANCE SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_31")
    (INSTANCE SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_32")
    (INSTANCE my_pattern_gen\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_33")
    (INSTANCE my_pattern_gen\.SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_34")
    (INSTANCE my_pattern_gen\.SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_35")
    (INSTANCE my_pattern_gen\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_36")
    (INSTANCE my_pattern_gen\.SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_37")
    (INSTANCE my_pattern_gen\.SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_38")
    (INSTANCE my_vga\.SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_40")
    (INSTANCE my_vga\.SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_42")
    (INSTANCE my_vga\.SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_43")
    (INSTANCE my_vga\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_44")
    (INSTANCE my_vga\.SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_45")
    (INSTANCE my_vga\.SLICE_45)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_47")
    (INSTANCE my_vga\.SLICE_47)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_50")
    (INSTANCE my_vga\.SLICE_50)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_53")
    (INSTANCE my_pattern_gen\.SLICE_53)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_54")
    (INSTANCE my_vga\.SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_55")
    (INSTANCE my_vga\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_57")
    (INSTANCE my_pattern_gen\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_58")
    (INSTANCE my_vga\.SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_60")
    (INSTANCE my_vga\.SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_62")
    (INSTANCE SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_64")
    (INSTANCE SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "SLICE_65")
    (INSTANCE SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_66")
    (INSTANCE my_pattern_gen\.SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_68")
    (INSTANCE my_pattern_gen\.SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_69")
    (INSTANCE my_pattern_gen\.SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_71")
    (INSTANCE my_pattern_gen\.SLICE_71)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_73")
    (INSTANCE my_pattern_gen\.SLICE_73)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_74")
    (INSTANCE my_pattern_gen\.SLICE_74)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_76")
    (INSTANCE my_pattern_gen\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_80")
    (INSTANCE my_pattern_gen\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_82")
    (INSTANCE my_pattern_gen\.SLICE_82)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_84")
    (INSTANCE my_pattern_gen\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_87")
    (INSTANCE my_pattern_gen\.SLICE_87)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_88")
    (INSTANCE my_pattern_gen\.SLICE_88)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_vga_SLICE_94")
    (INSTANCE my_vga\.SLICE_94)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_SLICE_98")
    (INSTANCE my_pattern_gen\.SLICE_98)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "my_pattern_gen_piece_drop_clock_osc")
    (INSTANCE my_pattern_gen\.piece_drop_clock\.osc)
  )
  (CELL
    (CELLTYPE "my_pll_lscc_pll_inst_u_PLL_B")
    (INSTANCE my_pll\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTCORE (0:0:0)(0:0:0))
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "valid_test")
    (INSTANCE valid_test_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO valid_test (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "clk_test")
    (INSTANCE clk_test_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO clk_test (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT my_vga\.SLICE_0/F1 my_vga\.SLICE_0/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/F0 my_vga\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_0/COUT0 my_vga\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_0/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_0/Q1 SLICE_30/C0 (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_34/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_37/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_37/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_43/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_47/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_vga\.SLICE_60/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_0/Q1 SLICE_64/C0 (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_0/Q1 SLICE_64/D1 (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_66/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_71/D0 (3556:3721:3886)
          (3556:3721:3886))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_73/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_80/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_0/Q1 my_pattern_gen\.SLICE_82/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_0/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_4/COUT1 my_vga\.SLICE_0/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_0/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_pattern_gen\.SLICE_37/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_43/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_47/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_0/Q0 my_vga\.SLICE_58/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_0/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_1/LSR (4719:4838:4957)
          (4719:4838:4957))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_2/CE (4032:4230:4428)
          (4032:4230:4428))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_3/LSR (4719:4838:4957)
          (4719:4838:4957))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_4/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_5/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_6/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_7/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_8/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_9/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_10/CE (4032:4230:4428)
          (4032:4230:4428))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_11/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT my_vga\.SLICE_38/F1 my_vga\.SLICE_94/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_0/LSR (2789:2980:3172)
          (2789:2980:3172))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_2/LSR (3886:4044:4203)
          (3886:4044:4203))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_4/LSR (2789:2980:3172)
          (2789:2980:3172))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_9/LSR (2789:2980:3172)
          (2789:2980:3172))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_10/LSR (3886:4044:4203)
          (3886:4044:4203))
        (INTERCONNECT my_vga\.SLICE_58/F1 my_vga\.SLICE_11/LSR (2789:2980:3172)
          (2789:2980:3172))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_0/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_1/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_2/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_3/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_4/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_5/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_6/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_7/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_8/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_9/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_10/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL my_vga\.SLICE_11/CLK 
          (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_vga\.SLICE_0/COUT1 my_vga\.SLICE_11/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_0/COUT1 my_vga\.SLICE_11/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/F0 my_vga\.SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_1/COUT0 my_vga\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_1/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT1 my_vga\.SLICE_1/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_1/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_pattern_gen\.SLICE_32/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_38/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_45/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_1/Q0 my_vga\.SLICE_50/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_2/F0 my_vga\.SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_2/COUT0 my_vga\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_2/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT1 my_vga\.SLICE_2/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_2/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_40/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_40/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_42/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_45/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_47/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_2/Q0 SLICE_64/B0 (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_2/Q0 my_vga\.SLICE_94/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_3/F1 my_vga\.SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/F0 my_vga\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_3/COUT0 my_vga\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_3/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_pattern_gen\.SLICE_32/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_38/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_50/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_3/Q1 my_vga\.SLICE_54/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_5/COUT1 my_vga\.SLICE_3/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_5/COUT1 my_vga\.SLICE_3/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_3/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_32/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_33/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_35/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_36/B1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_38/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_50/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_vga\.SLICE_54/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_3/Q0 SLICE_65/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_76/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_87/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT my_vga\.SLICE_3/Q0 my_pattern_gen\.SLICE_88/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_4/F1 my_vga\.SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/F0 my_vga\.SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_4/COUT0 my_vga\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_4/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_pattern_gen\.SLICE_37/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_43/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_47/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/Q1 my_vga\.SLICE_58/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_4/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT1 my_vga\.SLICE_4/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_4/Q0 my_vga\.SLICE_4/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/Q0 my_pattern_gen\.SLICE_37/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_4/Q0 my_vga\.SLICE_43/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_4/Q0 my_vga\.SLICE_60/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/F1 my_vga\.SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/F0 my_vga\.SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_5/COUT0 my_vga\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_vga\.SLICE_5/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_5/Q1 SLICE_30/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q1 SLICE_31/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_32/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_35/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_vga\.SLICE_50/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_vga\.SLICE_55/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_68/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_80/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_84/C1 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_87/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_88/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_98/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_5/Q1 my_pattern_gen\.SLICE_98/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_5/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT1 my_vga\.SLICE_5/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_5/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_5/Q0 SLICE_31/B0 (3371:3536:3701)(3371:3536:3701))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_32/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_35/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_38/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_50/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_vga\.SLICE_54/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_66/A1 (2776:2974:3172)
          (2776:2974:3172))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_68/B0 (2723:2914:3106)
          (2723:2914:3106))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_69/B1 (2723:2914:3106)
          (2723:2914:3106))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_80/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_87/B1 (2723:2914:3106)
          (2723:2914:3106))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_98/C1 (2670:2861:3053)
          (2670:2861:3053))
        (INTERCONNECT my_vga\.SLICE_5/Q0 my_pattern_gen\.SLICE_98/D0 (2366:2577:2789)
          (2366:2577:2789))
        (INTERCONNECT my_vga\.SLICE_6/F1 my_vga\.SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/F0 my_vga\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_6/COUT0 my_vga\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_6/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_6/Q1 SLICE_30/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_36/A1 (2776:2974:3172)
          (2776:2974:3172))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_37/B0 (2723:2914:3106)
          (2723:2914:3106))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_50/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_vga\.SLICE_55/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_6/Q1 SLICE_64/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_66/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_69/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_73/A1 (2776:2974:3172)
          (2776:2974:3172))
        (INTERCONNECT my_vga\.SLICE_6/Q1 my_pattern_gen\.SLICE_80/D1 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_6/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_7/COUT1 my_vga\.SLICE_6/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_6/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_6/Q0 my_vga\.SLICE_55/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_7/F1 my_vga\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/F0 my_vga\.SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_7/COUT0 my_vga\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_7/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/Q1 my_vga\.SLICE_55/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_7/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT1 my_vga\.SLICE_7/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_7/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_7/Q0 my_vga\.SLICE_55/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_8/F1 my_vga\.SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_8/COUT0 my_vga\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_8/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_8/Q1 my_vga\.SLICE_55/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 my_vga\.SLICE_8/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 my_vga\.SLICE_9/B1 (3754:3932:4111)
          (3754:3932:4111))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/B1 (4639:4652:4666)(4639:4652:4666))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 
          my_pattern_gen\.piece_drop_clock\.osc/CLKHFPU (4336:4428:4521)(4336:4428:4521))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 
          my_pattern_gen\.piece_drop_clock\.osc/CLKHFEN (4336:4428:4521)(4336:4428:4521))
        (INTERCONNECT valid_test_pad\.SLICE_105/F0 my_pll\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (5380:5380:5380)(5380:5380:5380))
        (INTERCONNECT my_vga\.SLICE_9/F1 my_vga\.SLICE_9/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_vga\.SLICE_9/COUT0 my_vga\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_9/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_43/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_vga\.SLICE_9/Q1 my_vga\.SLICE_58/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_10/F1 my_vga\.SLICE_10/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/F0 my_vga\.SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_10/COUT0 my_vga\.SLICE_10/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_10/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_40/C1 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_40/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_42/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_44/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_10/Q1 my_vga\.SLICE_60/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_11/COUT1 my_vga\.SLICE_10/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT my_vga\.SLICE_11/COUT1 my_vga\.SLICE_10/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_vga\.SLICE_10/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_36/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_vga\.SLICE_42/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_vga\.SLICE_44/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_53/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_vga\.SLICE_60/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_69/C0 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_73/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_84/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_84/D1 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_vga\.SLICE_10/Q0 my_pattern_gen\.SLICE_88/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT my_vga\.SLICE_11/F1 my_vga\.SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/F0 my_vga\.SLICE_11/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT my_vga\.SLICE_11/COUT0 my_vga\.SLICE_11/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_11/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_36/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_42/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_44/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_44/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_vga\.SLICE_60/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_69/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_71/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_73/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_82/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_11/Q1 my_pattern_gen\.SLICE_88/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_11/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_34/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_36/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_42/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_44/C1 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_44/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_vga\.SLICE_60/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_11/Q0 SLICE_62/B0 (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_69/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_71/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_82/A0 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT my_vga\.SLICE_11/Q0 my_pattern_gen\.SLICE_88/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.osc/CLKHF 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_12/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_13/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_13/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_14/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_15/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_16/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_17/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_18/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_19/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/Q0 SLICE_26/CLK 
          (3529:3608:3688)(3529:3608:3688))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_19/Q0 
          my_pattern_gen\.SLICE_28/CLK (3529:3608:3688)(3529:3608:3688))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_20/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_20/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_21/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_21/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_22/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_22/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_23/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_23/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/D0 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/COUT1 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_24/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_24/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/F1 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/F0 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/D1 (502:581:661)(502:581:661))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/COUT0 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/Q1 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.piece_drop_clock\.SLICE_25/Q0 
          my_pattern_gen\.piece_drop_clock\.SLICE_25/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT SLICE_26/F1 SLICE_26/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/F0 SLICE_26/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT SLICE_26/Q1 SLICE_26/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT SLICE_26/Q1 SLICE_26/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT SLICE_26/Q1 my_pattern_gen\.SLICE_28/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT SLICE_26/Q1 my_pattern_gen\.SLICE_28/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT SLICE_26/Q1 SLICE_31/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT SLICE_26/Q1 my_pattern_gen\.SLICE_74/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT SLICE_26/Q1 my_pattern_gen\.SLICE_74/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT SLICE_26/Q1 my_pattern_gen\.SLICE_84/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_26/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_26/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_28/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_28/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_30/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_34/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_62/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_64/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 SLICE_64/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_71/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_74/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_74/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_80/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q0 my_pattern_gen\.SLICE_82/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT SLICE_26/Q0 SLICE_26/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT SLICE_26/Q0 SLICE_26/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT SLICE_26/Q0 my_pattern_gen\.SLICE_28/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT SLICE_26/Q0 my_pattern_gen\.SLICE_28/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT SLICE_26/Q0 SLICE_62/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT SLICE_26/Q0 SLICE_62/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT SLICE_26/Q0 my_pattern_gen\.SLICE_74/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT SLICE_26/Q0 my_pattern_gen\.SLICE_74/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT SLICE_26/Q0 my_pattern_gen\.SLICE_82/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_26/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_26/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_28/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_28/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_30/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_34/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_62/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_62/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 SLICE_64/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_71/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_74/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_74/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/Q1 my_pattern_gen\.SLICE_82/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT my_pattern_gen\.SLICE_28/F1 my_pattern_gen\.SLICE_28/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT my_pattern_gen\.SLICE_28/F0 my_pattern_gen\.SLICE_28/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT SLICE_30/F0 SLICE_30/C1 (264:284:304)(264:284:304))
        (INTERCONNECT SLICE_30/F1 SLICE_31/C0 (264:284:304)(264:284:304))
        (INTERCONNECT SLICE_31/F0 SLICE_31/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_43/F1 SLICE_31/B1 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT my_vga\.SLICE_43/F1 my_vga\.SLICE_42/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_43/F1 my_vga\.SLICE_45/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT SLICE_62/F0 SLICE_31/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT SLICE_64/F1 SLICE_31/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT SLICE_31/F1 SLICE_65/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F0 my_pattern_gen\.SLICE_32/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F0 my_pattern_gen\.SLICE_84/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F1 my_pattern_gen\.SLICE_33/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F1 my_pattern_gen\.SLICE_33/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F1 my_vga\.SLICE_40/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_32/F1 SLICE_65/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_33/F0 my_pattern_gen\.SLICE_33/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_33/F0 my_pattern_gen\.SLICE_57/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_33/F0 my_pattern_gen\.SLICE_76/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_45/F1 my_pattern_gen\.SLICE_33/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_45/F1 my_pattern_gen\.SLICE_57/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_45/F1 SLICE_65/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_vga\.SLICE_45/F1 my_pattern_gen\.SLICE_76/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT my_vga\.SLICE_45/F1 valid_test_I/PADDO (3423:3641:3860)
          (3423:3641:3860))
        (INTERCONNECT my_vga\.SLICE_40/F0 my_pattern_gen\.SLICE_33/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_40/F0 SLICE_65/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_35/F1 my_pattern_gen\.SLICE_33/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_53/F1 my_pattern_gen\.SLICE_33/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_33/F1 rgb\[1\]_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT my_pattern_gen\.SLICE_98/F0 my_pattern_gen\.SLICE_34/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_98/F0 my_pattern_gen\.SLICE_35/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_34/F0 my_pattern_gen\.SLICE_34/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_34/F1 my_pattern_gen\.SLICE_35/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_35/F0 my_pattern_gen\.SLICE_35/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_84/F0 my_pattern_gen\.SLICE_35/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_88/F0 my_pattern_gen\.SLICE_36/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_88/F0 my_pattern_gen\.SLICE_88/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F0 my_pattern_gen\.SLICE_36/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F0 my_vga\.SLICE_47/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F0 my_pattern_gen\.SLICE_68/A0 
          (3265:3463:3661)(3265:3463:3661))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F0 my_pattern_gen\.SLICE_69/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F0 my_pattern_gen\.SLICE_73/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_36/F1 my_pattern_gen\.SLICE_37/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_88/F1 my_pattern_gen\.SLICE_37/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_37/F0 my_pattern_gen\.SLICE_87/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_37/F1 my_vga\.SLICE_47/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_38/F0 my_vga\.SLICE_38/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_55/F1 my_vga\.SLICE_38/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_55/F1 my_vga\.SLICE_54/C0 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_40/F1 my_pattern_gen\.SLICE_57/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_40/F1 my_pattern_gen\.SLICE_76/D1 (2895:3100:3305)
          (2895:3100:3305))
        (INTERCONNECT my_vga\.SLICE_42/F0 my_vga\.SLICE_42/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_42/F1 my_pattern_gen\.SLICE_53/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_43/F0 my_vga\.SLICE_43/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_44/F0 my_vga\.SLICE_45/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT my_vga\.SLICE_44/F0 my_vga\.SLICE_47/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT my_vga\.SLICE_44/F1 my_pattern_gen\.SLICE_66/D1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT my_vga\.SLICE_45/F0 my_vga\.SLICE_45/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_54/F0 my_vga\.SLICE_45/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT my_vga\.SLICE_47/F0 my_vga\.SLICE_47/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_47/F1 vsync_I/PADDO (4507:4699:4891)(4507:4699:4891))
        (INTERCONNECT my_vga\.SLICE_50/F0 my_vga\.SLICE_50/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_50/F1 hsync_I/PADDO (4613:4798:4983)(4613:4798:4983))
        (INTERCONNECT my_pattern_gen\.SLICE_98/F1 my_pattern_gen\.SLICE_53/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_53/F0 my_pattern_gen\.SLICE_53/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_80/F1 my_pattern_gen\.SLICE_53/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT my_pattern_gen\.SLICE_74/F0 my_pattern_gen\.SLICE_53/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_71/F1 my_pattern_gen\.SLICE_53/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_55/F0 my_vga\.SLICE_55/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_87/F1 my_pattern_gen\.SLICE_57/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_57/F0 rgb\[0\]_I/PADDO (3622:3827:4032)
          (3622:3827:4032))
        (INTERCONNECT my_pattern_gen\.SLICE_57/F0 rgb\[2\]_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT my_vga\.SLICE_94/F0 my_vga\.SLICE_58/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT my_vga\.SLICE_58/F0 my_vga\.SLICE_58/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_60/F1 my_vga\.SLICE_58/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT my_vga\.SLICE_60/F0 my_vga\.SLICE_60/C1 (264:284:304)(264:284:304))
        (INTERCONNECT my_vga\.SLICE_60/F0 SLICE_65/B0 (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT SLICE_62/F1 my_pattern_gen\.SLICE_71/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT SLICE_64/F0 SLICE_65/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT SLICE_65/F0 SLICE_65/C1 (264:284:304)(264:284:304))
        (INTERCONNECT SLICE_65/F1 rgb\[3\]_I/PADDO (3661:3859:4058)(3661:3859:4058))
        (INTERCONNECT SLICE_65/F1 rgb\[5\]_I/PADDO (3661:3859:4058)(3661:3859:4058))
        (INTERCONNECT my_pattern_gen\.SLICE_66/F0 my_pattern_gen\.SLICE_66/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_66/F0 my_pattern_gen\.SLICE_68/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT my_pattern_gen\.SLICE_84/F1 my_pattern_gen\.SLICE_66/B1 
          (3119:3317:3516)(3119:3317:3516))
        (INTERCONNECT my_pattern_gen\.SLICE_66/F1 my_pattern_gen\.SLICE_76/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_73/F1 my_pattern_gen\.SLICE_68/D1 
          (2657:2881:3106)(2657:2881:3106))
        (INTERCONNECT my_pattern_gen\.SLICE_73/F1 my_pattern_gen\.SLICE_87/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_68/F0 my_pattern_gen\.SLICE_68/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_69/F0 my_pattern_gen\.SLICE_68/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_69/F0 my_pattern_gen\.SLICE_69/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_68/F1 my_pattern_gen\.SLICE_76/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT my_pattern_gen\.SLICE_69/F1 my_pattern_gen\.SLICE_87/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_71/F0 my_pattern_gen\.SLICE_71/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_73/F0 my_pattern_gen\.SLICE_73/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_74/F1 my_pattern_gen\.SLICE_76/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT my_pattern_gen\.SLICE_76/F0 my_pattern_gen\.SLICE_76/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_76/F1 rgb\[4\]_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT my_pattern_gen\.SLICE_80/F0 my_pattern_gen\.SLICE_80/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_82/F0 my_pattern_gen\.SLICE_82/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_82/F1 my_pattern_gen\.SLICE_84/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT my_pattern_gen\.SLICE_87/F0 my_pattern_gen\.SLICE_87/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT osc_I/PADDI my_pll\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          my_pll\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)(0:0:0))
        (INTERCONNECT my_pll\.lscc_pll_inst\.u_PLL_B/OUTCORE clk_test_I/PADDO 
          (3423:3575:3727)(3423:3575:3727))
      )
    )
  )
)
