{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721389163500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721389163500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 19 12:39:23 2024 " "Processing started: Fri Jul 19 12:39:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721389163500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721389163500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reg_file -c Reg_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reg_file -c Reg_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721389163500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721389163681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721389163681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_file-arch " "Found design unit 1: Reg_file-arch" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721389171307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721389171307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721389171307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile_tb-arch " "Found design unit 1: Regfile_tb-arch" {  } { { "Regfile_tb.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Regfile_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721389171307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile_tb " "Found entity 1: Regfile_tb" {  } { { "Regfile_tb.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Regfile_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721389171307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721389171307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Reg_file " "Elaborating entity \"Reg_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721389171323 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg_file_array Reg_file.vhd(93) " "VHDL Process Statement warning at Reg_file.vhd(93): signal \"Reg_file_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721389171339 "|Reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Read_Addr1 Reg_file.vhd(93) " "VHDL Process Statement warning at Reg_file.vhd(93): signal \"i_Read_Addr1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721389171339 "|Reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg_file_array Reg_file.vhd(94) " "VHDL Process Statement warning at Reg_file.vhd(94): signal \"Reg_file_array\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721389171339 "|Reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_Read_Addr2 Reg_file.vhd(94) " "VHDL Process Statement warning at Reg_file.vhd(94): signal \"i_Read_Addr2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1721389171339 "|Reg_file"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721389171782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721389172038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721389172038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Read_Addr1\[3\] " "No output dependent on input pin \"i_Read_Addr1\[3\]\"" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721389172067 "|Reg_file|i_Read_Addr1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Read_Addr1\[4\] " "No output dependent on input pin \"i_Read_Addr1\[4\]\"" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721389172067 "|Reg_file|i_Read_Addr1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Read_Addr2\[3\] " "No output dependent on input pin \"i_Read_Addr2\[3\]\"" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721389172067 "|Reg_file|i_Read_Addr2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Read_Addr2\[4\] " "No output dependent on input pin \"i_Read_Addr2\[4\]\"" {  } { { "Reg_file.vhd" "" { Text "E:/Mips pipelined processor/Datapath/REGFILE_MIPS/Reg_file.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721389172067 "|Reg_file|i_Read_Addr2[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721389172067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721389172067 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721389172067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721389172067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721389172067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721389172067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 19 12:39:32 2024 " "Processing ended: Fri Jul 19 12:39:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721389172067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721389172067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721389172067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721389172067 ""}
