Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 07:50:56 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : diffeq_f_systemC
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uport_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.281ns (69.258%)  route 0.125ns (30.742%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.639     1.894    clk_IBUF_BUFG
    SLICE_X12Y149                                                     r  uport_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.118     2.012 r  uport_reg[17]/Q
                         net (fo=4, routed)           0.072     2.084    uport_OBUF[17]
    SLICE_X13Y149                                                     r  uport[19]_i_3/I2
    SLICE_X13Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.112 r  uport[19]_i_3/O
                         net (fo=1, routed)           0.052     2.164    n_0_uport[19]_i_3
    SLICE_X12Y149                                                     r  uport_reg[19]_i_1/DI[2]
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     2.255 r  uport_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.256    n_0_uport_reg[19]_i_1
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/CI
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.044     2.300 r  uport_reg[23]_i_1/O[0]
                         net (fo=2, routed)           0.000     2.300    uport00_out[20]
    SLICE_X12Y150        FDRE                                         r  uport_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.789     2.285    clk_IBUF_BUFG
    SLICE_X12Y150                                                     r  uport_reg[20]/C
                         clock pessimism             -0.248     2.036    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     2.126    uport_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uport_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            uport_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.295ns (70.283%)  route 0.125ns (29.717%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.639     1.894    clk_IBUF_BUFG
    SLICE_X12Y149                                                     r  uport_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.118     2.012 r  uport_reg[17]/Q
                         net (fo=4, routed)           0.072     2.084    uport_OBUF[17]
    SLICE_X13Y149                                                     r  uport[19]_i_3/I2
    SLICE_X13Y149        LUT3 (Prop_lut3_I2_O)        0.028     2.112 r  uport[19]_i_3/O
                         net (fo=1, routed)           0.052     2.164    n_0_uport[19]_i_3
    SLICE_X12Y149                                                     r  uport_reg[19]_i_1/DI[2]
    SLICE_X12Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     2.255 r  uport_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.256    n_0_uport_reg[19]_i_1
    SLICE_X12Y150                                                     r  uport_reg[23]_i_1/CI
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.058     2.314 r  uport_reg[23]_i_1/O[2]
                         net (fo=2, routed)           0.000     2.314    uport00_out[22]
    SLICE_X12Y150        FDRE                                         r  uport_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.789     2.285    clk_IBUF_BUFG
    SLICE_X12Y150                                                     r  uport_reg[22]/C
                         clock pessimism             -0.248     2.036    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.090     2.126    uport_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.670     1.925    clk_IBUF_BUFG
    SLICE_X1Y143                                                      r  yport_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.100     2.025 r  yport_reg[16]/Q
                         net (fo=6, routed)           0.069     2.095    yport_OBUF[16]
    SLICE_X1Y143                                                      r  yport_reg[19]_i_1/DI[0]
    SLICE_X1Y143         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.185 r  yport_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.185    yport0[17]
    SLICE_X1Y143         FDRE                                         r  yport_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X1Y143                                                      r  yport_reg[17]/C
                         clock pessimism             -0.463     1.925    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.071     1.996    yport_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.670     1.925    clk_IBUF_BUFG
    SLICE_X1Y144                                                      r  yport_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.100     2.025 r  yport_reg[20]/Q
                         net (fo=6, routed)           0.069     2.095    yport_OBUF[20]
    SLICE_X1Y144                                                      r  yport_reg[23]_i_1/DI[0]
    SLICE_X1Y144         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.185 r  yport_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.185    yport0[21]
    SLICE_X1Y144         FDRE                                         r  yport_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X1Y144                                                      r  yport_reg[21]/C
                         clock pessimism             -0.463     1.925    
    SLICE_X1Y144         FDRE (Hold_fdre_C_D)         0.071     1.996    yport_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.670     1.925    clk_IBUF_BUFG
    SLICE_X1Y145                                                      r  yport_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y145         FDRE (Prop_fdre_C_Q)         0.100     2.025 r  yport_reg[24]/Q
                         net (fo=6, routed)           0.069     2.095    yport_OBUF[24]
    SLICE_X1Y145                                                      r  yport_reg[27]_i_1/DI[0]
    SLICE_X1Y145         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.185 r  yport_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.185    yport0[25]
    SLICE_X1Y145         FDRE                                         r  yport_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X1Y145                                                      r  yport_reg[25]/C
                         clock pessimism             -0.463     1.925    
    SLICE_X1Y145         FDRE (Hold_fdre_C_D)         0.071     1.996    yport_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.670     1.925    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.100     2.025 r  yport_reg[28]/Q
                         net (fo=6, routed)           0.069     2.095    yport_OBUF[28]
    SLICE_X1Y146                                                      r  yport_reg[31]_i_1/DI[0]
    SLICE_X1Y146         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.185 r  yport_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.185    yport0[29]
    SLICE_X1Y146         FDRE                                         r  yport_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.893     2.389    clk_IBUF_BUFG
    SLICE_X1Y146                                                      r  yport_reg[29]/C
                         clock pessimism             -0.463     1.925    
    SLICE_X1Y146         FDRE (Hold_fdre_C_D)         0.071     1.996    yport_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.669     1.924    clk_IBUF_BUFG
    SLICE_X1Y142                                                      r  yport_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.100     2.024 r  yport_reg[12]/Q
                         net (fo=6, routed)           0.069     2.094    yport_OBUF[12]
    SLICE_X1Y142                                                      r  yport_reg[15]_i_1/DI[0]
    SLICE_X1Y142         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.184 r  yport_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.184    yport0[13]
    SLICE_X1Y142         FDRE                                         r  yport_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.892     2.388    clk_IBUF_BUFG
    SLICE_X1Y142                                                      r  yport_reg[13]/C
                         clock pessimism             -0.463     1.924    
    SLICE_X1Y142         FDRE (Hold_fdre_C_D)         0.071     1.995    yport_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.668     1.923    clk_IBUF_BUFG
    SLICE_X1Y139                                                      r  yport_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.100     2.023 r  yport_reg[0]/Q
                         net (fo=6, routed)           0.069     2.093    yport_OBUF[0]
    SLICE_X1Y139                                                      r  yport_reg[3]_i_1/DI[0]
    SLICE_X1Y139         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.183 r  yport_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.183    yport0[1]
    SLICE_X1Y139         FDRE                                         r  yport_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.891     2.387    clk_IBUF_BUFG
    SLICE_X1Y139                                                      r  yport_reg[1]/C
                         clock pessimism             -0.463     1.923    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.071     1.994    yport_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.669     1.924    clk_IBUF_BUFG
    SLICE_X1Y140                                                      r  yport_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.100     2.024 r  yport_reg[4]/Q
                         net (fo=6, routed)           0.069     2.094    yport_OBUF[4]
    SLICE_X1Y140                                                      r  yport_reg[7]_i_1/DI[0]
    SLICE_X1Y140         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.184 r  yport_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.184    yport0[5]
    SLICE_X1Y140         FDRE                                         r  yport_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.892     2.388    clk_IBUF_BUFG
    SLICE_X1Y140                                                      r  yport_reg[5]/C
                         clock pessimism             -0.463     1.924    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.071     1.995    yport_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 yport_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Destination:            yport_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.750ns period=9.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.190ns (73.235%)  route 0.069ns (26.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.669     1.924    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.024 r  yport_reg[8]/Q
                         net (fo=6, routed)           0.069     2.094    yport_OBUF[8]
    SLICE_X1Y141                                                      r  yport_reg[11]_i_1/DI[0]
    SLICE_X1Y141         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.090     2.184 r  yport_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.184    yport0[9]
    SLICE_X1Y141         FDRE                                         r  yport_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.892     2.388    clk_IBUF_BUFG
    SLICE_X1Y141                                                      r  yport_reg[9]/C
                         clock pessimism             -0.463     1.924    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.071     1.995    yport_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.188    




