{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572872620775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572872620785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 15:03:40 2019 " "Processing started: Mon Nov 04 15:03:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572872620785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1572872620785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc counter -c counter " "Command: quartus_drc counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1572872620785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1572872621685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Design Assistant" 0 -1 1572872621845 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "counter.sdc " "Synopsys Design Constraints File file not found: 'counter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1572872621915 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1572872621915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1572872621925 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1572872621935 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme 1 " "(Critical) Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " clksel:selector\|OUTCLK " "Node  \"clksel:selector\|OUTCLK\"" {  } { { "clksel.v" "" { Text "C:/Users/bachv/dev/counter_IV/clksel.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621985 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621985 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 2 " "(High) Rule A108: Design should not contain latches. Found 2 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " led_cnt\[1\]~5 " "Node  \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " led_cnt\[0\]~1 " "Node  \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 2 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 2 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " led_cnt\[0\]~0 " "Node  \"led_cnt\[0\]~0\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " led_cnt\[1\]~4 " "Node  \"led_cnt\[1\]~4\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 5 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 5 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debounce:debouncers\[4\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[4\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debounce:debouncers\[6\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[6\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debounce:debouncers\[5\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[5\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debounce:debouncers\[3\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[3\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " debounce:debouncers\[2\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[2\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Warning" "WDRC_RIPPLE_CLOCK" "Rule A104: Design should not contain ripple clock structures 1 " "(Medium) Rule A104: Design should not contain ripple clock structures. Found 1 ripple clock structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk_div\[4\] " "Node  \"clk_div\[4\]\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 0 308020 "(Medium) %1!s!. Found %2!d! ripple clock structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 1 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clksel:selector\|OUTCLK " "Node  \"clksel:selector\|OUTCLK\"" {  } { { "clksel.v" "" { Text "C:/Users/bachv/dev/counter_IV/clksel.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 3 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 3 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk_div\[22\] " "Node  \"clk_div\[22\]\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Warning" "WDRC_NODES_WARNING" " clk_div\[4\] " "Node  \"clk_div\[4\]\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""} { "Warning" "WDRC_NODES_WARNING" " debounce:debouncers\[0\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[0\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_div\[4\]~clkctrl " "Node  \"clk_div\[4\]~clkctrl\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872621995 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1572872621995 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_div\[4\]~clkctrl " "Node  \"clk_div\[4\]~clkctrl\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " CLK~inputclkctrl " "Node  \"CLK~inputclkctrl\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[5\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[5\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[3\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[3\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[4\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[4\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[6\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[6\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[2\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[2\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[0\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[0\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[1\].BTTNS\|comb~0 " "Node  \"debounce:debouncers\[1\].BTTNS\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[3\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[3\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[2\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[2\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[0\]~1 " "Node  \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[1\]~5 " "Node  \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " clksel:selector\|OUTCLK~clkctrl " "Node  \"clksel:selector\|OUTCLK~clkctrl\"" {  } { { "clksel.v" "" { Text "C:/Users/bachv/dev/counter_IV/clksel.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[9\]~43 " "Node  \"led_cnt\[9\]~43\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[8\]~40 " "Node  \"led_cnt\[8\]~40\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[9\]~42 " "Node  \"led_cnt\[9\]~42\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[6\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[6\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[8\]~41 " "Node  \"led_cnt\[8\]~41\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[5\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[5\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[1\]~6 " "Node  \"led_cnt\[1\]~6\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[8\]~20 " "Node  \"led_cnt\[8\]~20\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[7\]~18 " "Node  \"led_cnt\[7\]~18\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[6\]~16 " "Node  \"led_cnt\[6\]~16\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[0\]~0 " "Node  \"led_cnt\[0\]~0\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[5\]~14 " "Node  \"led_cnt\[5\]~14\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[4\]~12 " "Node  \"led_cnt\[4\]~12\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[1\]~4 " "Node  \"led_cnt\[1\]~4\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " led_cnt\[2\]~8 " "Node  \"led_cnt\[2\]~8\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_NODES_INFO" " debounce:debouncers\[4\].BTTNS\|rPB_state " "Node  \"debounce:debouncers\[4\].BTTNS\|rPB_state\"" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bachv/dev/counter_IV/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1572872622005 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1572872622005 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1572872622005 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 15 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 15 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1572872622005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 25 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572872622095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 15:03:42 2019 " "Processing ended: Mon Nov 04 15:03:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572872622095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572872622095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572872622095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1572872622095 ""}
