[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS2001CDGNR production of TEXAS INSTRUMENTS from the text:OUT IN\nGNDFLTRFLT\n10 k /c87\nControl SignalVIN\n0.1/c109F\n150 /c109F\nFault Signal\nPad*VOUT\n* DGN onlyEN or\nEN\nCopyright © 2016, Texas Instruments Incorporated\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nTPS20xxC andTPS20xxC-2 Current Limited, Power-Distribution Switches\n11Features\n1•Single Power Switch Family\n•Pin-for-Pin With Existing TISwitch Portfolio\n•Rated Currents of0.5A,1A,1.5A,2A\n•±20% Accurate, Fixed, Constant Current Limit\n•Fast Overcurrent Response: 2µs\n•Deglitched Fault Reporting\n•Selected Parts With (TPS20xxC) andWithout\n(TPS20xxC-2) Output Discharge\n•Reverse Current Blocking\n•Built-In Soft Start\n•Ambient Temperature Range: –40°Cto85°C\n•ULListed andCB-File No.E169910\n2Applications\n•USB Ports andHubs, Laptops, andDesktops\n•High-Definition Digital TVs\n•Set-Top Boxes\n•Short-Circuit Protection3Description\nThe TPS20xxC and TPS20xxC-2 power-distribution\nswitch family isintended forapplications, such as\nUSB, where heavy capacitive loads andshort circuits\nare likely tobeencountered. This family offers\nmultiple devices with fixed current-limit thresholds for\napplications from 0.5Ato2A.\nThe TPS20xxC and TPS20xxC-2 family limits the\noutput current toasafe level byoperating ina\nconstant-current mode when theoutput load exceeds\nthecurrent limit threshold. This provides apredictable\nfault current under allconditions. The fast overload\nresponse time eases theburden onthemain 5-V\nsupply toprovide regulated power when theoutput is\nshorted. The power-switch rise and falltimes are\ncontrolled tominimize current surges during turnon\nandturnoff.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS20xxC,\nTPS20xxC-2SOT-23 (5) 2.90 mm×1.60 mm\nVSSOP (8) 3.00 mm×3.00 mm\nMSOP-PowerPAD (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application Diagram\n2TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 4\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information: SOT-23 ................................... 6\n7.5 Thermal Information: MSOP-PowerPAD .................. 6\n7.6 Electrical Characteristics: TJ=TA=25°C................. 7\n7.7 Electrical Characteristics: –40°C≤TJ≤125°C......... 8\n7.8 Timing Requirements: TJ=TA=25°C...................... 9\n7.9 Typical Characteristics ............................................ 11\n8Detailed Description ............................................ 14\n8.1 Overview ................................................................. 148.2 Functional Block Diagram ....................................... 14\n8.3 Feature Description ................................................. 14\n8.4 Device Functional Modes ........................................ 16\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application ................................................. 17\n10Power Supply Recommendations ..................... 21\n11Layout ................................................................... 22\n11.1 Layout Guidelines ................................................. 22\n11.2 Layout Example .................................................... 22\n11.3 Power Dissipation andJunction Temperature ......22\n12Device andDocumentation Support ................. 25\n12.1 Related Links ........................................................ 25\n12.2 Community Resources .......................................... 25\n12.3 Trademarks ........................................................... 25\n12.4 Electrostatic Discharge Caution ............................ 25\n12.5 Glossary ................................................................ 25\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 25\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(July 2013) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Deleted Devices table (previously Table 1)........................................................................................................................... 4\nChanges from Revision F(August 2012) toRevision G Page\n•Deleted (See Table 1)from Feature: ULListed andCB-File No.E169910 ........................................................................... 1\n•Changed From: PXKI To:PYKI intheDEVICE INFORMATION table SOT23-5 (DBV) column (TPS2069C) ...................... 4\n•Deleted Note 2from :"ULlisted andCBcomplete "............................................................................................................... 4\nChanges from Revision E(April 2012) toRevision F Page\n•Added device TPS20xxC-2 ................................................................................................................................................... 1\n•Changed Feature From: Ouput Discharge When TPS20XXC isDisabled To:Selected parts with (TPS20xxC) and\nwithout (TPS20xxC-2) Output Discharge ............................................................................................................................... 1\n•Added devices TPS2041C, TPS2061C, TPS2065C-2, TPS2068C, andTPS2069C-2 totheDevice Information table ....... 4\n•Added theTPS2069C-2 Device ............................................................................................................................................. 4\n•Added PXKI intheDEVICE INFORMATION table SOT23-5 (DBV) column (TPS2069C) .................................................... 4\n•Added devices TPS2041C, TPS2061C, TPS2065C-2, TPS2068C, andTPS2069C-2 toandremoved Product Preview ....4\n•Added Note 1totheRECOMMENDED OPERATING CONDITIONS table ........................................................................... 6\n•Added TPS2041C, TPS2061C, TPS2068C, TPS2065C-2 andTPS2069C-2 devices toIOUTintheRECOMMENDED\nOPERATING CONDITIONS table .......................................................................................................................................... 6\n•Added theDBV option toPower Switch RDS(on) 1.5Arated output, 25°CmΩ....................................................................... 7\n•Added theDBV option toPower Switch RDS(on) 1.5Arated output ....................................................................................... 7\n•Changed ISOCurrent Limit ..................................................................................................................................................... 7\n3TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated•Added Leakage Current ......................................................................................................................................................... 7\n•Added theDBV option toPower Switch RDS(on) 1.5Arated output ...................................................................................... 8\n•Changed ISOCurrent Limit ..................................................................................................................................................... 8\n•Added Leakage Current ......................................................................................................................................................... 8\n•Changed thesecond para graph oftheENABLE section .................................................................................................... 15\n•Added sentence toendofparagraph intheOUTPUT DISCHARGE section ...................................................................... 16\nChanges from Revision D(February 2012) toRevision E Page\n•Changed thePOWER DISSIPATION AND JUNCTION TEMPERATURE section. Replaced paragraph "While itis\nrecommended... "................................................................................................................................................................... 22\nChanges from Revision C(October 2011) toRevision D Page\n•Added Feature ULListed andCB-File No.E169910 (See ).................................................................................................. 1\n•Added table Note 2,ULlisted andCBcomplete. ................................................................................................................... 4\n•Added VIHandVILinformation totheROC Table ................................................................................................................... 6\nChanges from Revision B(September 2011) toRevision C Page\n•Changed From: PXF1 To:PXFI andFrom: PSG1 To:PXGI intheDEVICE INFORMATION table MOSP-8 (DGK)\ncolumn .................................................................................................................................................................................... 4\n•Changed TPS2000C (MSOP-8) status From: Preview To:Active inTable 1........................................................................ 4\n•Changed theθJACustom 2ARated DGK value from N/Ato110.3 ...................................................................................... 7\n•Added Figure 45-DGK Package PCB Layout Example ..................................................................................................... 23\nChanges from Revision A(July 2011) toRevision B Page\n•Added theDGK Package Information throughout thedata sheet .......................................................................................... 4\n•Changed titleofFigure 30From: NEW FIGTo:TPS2065C 50ΩShort Circuit .................................................................. 19\nChanges from Original (June 2011) toRevision A Page\n•Changed theTPS2051C, TPS2065C, andTPS2069C Devices Status From: Preview To:Active ....................................... 4\n•Corrected pinout numbers forthe5-PIN PACKAGE ............................................................................................................. 5\n1 GND 8 OUT\n2 IN 7 OUT\n3 IN 6 OUT\n4 EN/EN 5 FLT\n1 GND 8 OUT\n2 IN 7 OUT\n3 IN 6 OUT\n4 EN/EN 5 FLTPowerPAD\n4TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Forthemost current packaging andordering information, seethePackage Option Addendum attheendofthisdocument, orseetheTI\nwebsite atwww.ti.com .\n(2) "–"indicates thedevice isnotavailable inthispackage.5Device Comparison Table\nMAXIMUM\nOPERATING\nCURRENTOUTPUT\nDISCHARGEENABLEBASE PART\nNUMBERPACKAGED DEVICE AND MARKING(1)\nMSOP-8 (DGN)\nPowerPAD ™SOT23-5\n(DBV)VSSOP-8\n(DGK)\n0.5 Y Low TPS2041C —(2)PYJI —\n0.5 Y High TPS2051C — VBYQ —\n1 Y Low TPS2061C PXMI PXLI —\n1 Y High TPS2065C VCAQ VCAQ —\n1 N High TPS2065C-2 PYRI PYQI —\n1.5 Y Low TPS2068C PXNI — —\n1.5 Y High TPS2069C VBUQ PYKI —\n1.5 N High TPS2069C-2 PYSI — —\n2 Y Low TPS2000C BCMS — PXFI\n2 Y High TPS2001C VBWQ – PXGI\n6PinConfiguration andFunctions\nDGN Package\n8-Pin MSOP-PowerPAD\nTopViewDGK Package\n8-Pin VSSOP\nTopView\nPinFunctions -8Pins\nPIN\nI/O DESCRIPTION\nNAME NO.\nEN/EN 4 I Enable input, logic high turns onpower switch\nFLT 5 O Active-low open-drain output, asserted during overcurrent, orovertemperature conditions\nGND 1 — Ground connection\nIN 2,3 PWRInput voltage andpower-switch drain; connect a0.1-µForgreater ceramic capacitor from INto\nGND close totheIC\nOUT 6,7,8 PWR Power-switch output, connect toload\nPowerPAD\n(DGN Only)PowerPAD —Internally connected toGND. Connect PAD toGND plane asaheatsink forthebest thermal\nperformance. PAD may beleftfloating ifdesired. See Power Dissipation andJunction\nTemperature forguidance.\n1 OUT\n2 GND\n3 FLT 4 EN/EN5 IN\n5TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedDBV Package\n5-Pin SOT-23\nTopView\nPinFunctions -5Pins\nPIN\nI/O DESCRIPTION\nNAME NO.\nEN/EN 4 I Enable input, logic high turns onpower switch\nFLT 3 O Active-low open-drain output, asserted during overcurrent, orovertemperature conditions\nGND 2 — Ground connection\nIN 5 PWRInput voltage andpower-switch drain; connect a0.1-µForgreater ceramic capacitor from INtoGND\nclose totheIC\nOUT 1 PWR Power-switch output, connect toload.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Absolute maximum ratings apply over recommended junction temperature range.\n(3) Voltages arewith respect toGND unless otherwise noted.\n(4) See Input andOutput Capacitance .7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nMIN MAX UNIT\nVoltage onIN,OUT, ENorEN,FLT(4)–0.3 6 V\nVoltage from INtoOUT –6 6 V\nMaximum junction temperature, TJ Internally Limited\nStorage temperature, Tstg –60 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n(3) VOUTwas surged onaPCB with input andoutput bypassing pertheTypical Application Diagram onthefirstpage (except input\ncapacitor was 22µF)with nodevice failures.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nVCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\nIEC61000-4-2 contact discharge ±8000\nIEC61000-4-2 air-gap discharge(3)±15000\n6TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Some package andcurrent rating may request anambient temperature derating of85°C.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVIN Input voltage, IN 4.5 5.5 V\nVEN Input voltage, ENorEN 0 5.5 V\nVIH High-level input voltage, ENorEN 2 V\nVIL Low-level input voltage, ENorEN 0.7 V\nIOUTContinuous output current,\nOUT(1)TPS2041C andTPS2051C 0.5\nATPS2061C, TPS2065C andTPS2065C-2 1\nTPS2068C, TPS2069C andTPS2069C-2 1.5\nTPS2000C andTPS2001C 2\nTJ Operating junction temperature –40 125 °C\nIFLT Sink current intoFLT 0 5 mA\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Rated at0.5Aor1A.\n(3) Rated at1.5Aor2A.7.4 Thermal Information: SOT-23\nTHERMAL METRIC(1)TPS20xxC, TPS20xxC-2\nUNIT DBV (SOT-23)(2)DBV (SOT-23)(3)\n5PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 224.9 220.4 °C/W\nRθJCtop Junction-to-case (top) thermal resistance 95.2 89.7 °C/W\nRθJB Junction-to-board thermal resistance 51.4 46.9 °C/W\nψJT Junction-to-top characterization parameter 6.6 5.2 °C/W\nψJB Junction-to-board characterization parameter 50.3 46.2 °C/W\nRθJCbot Junction-to-case (bottom) thermal resistance — — °C/W\nRθJACustom See Power DIssipation andJunction Temperature 139.3 134.9 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Rated at0.5Aor1A.\n(3) Rated at1.5Aor2A.\n(4) Rated at2A.7.5 Thermal Information: MSOP-PowerPAD\nTHERMAL METRIC(1)TPS20xxC, TPS20xxC-2\nUNITDGN\n(MSOP-\nPowerPAD)(2)DGN\n(MSOP-\nPowerPAD)(3)DGK\n(VSSOP)(4)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 72.1 67.1 205.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 87.3 80.8 94.3 °C/W\nRθJB Junction-to-board thermal resistance 42.2 37.2 126.9 °C/W\nψJT Junction-to-top characterization parameter 7.3 5.6 24.7 °C/W\nψJB Junction-to-board characterization parameter 42 36.9 125.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 39.2 32.1 — °C/W\nRθJACustom See Power DIssipation andJunction Temperature 66.5 61.3 110.3 °C/W\n7TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Pulsed testing techniques maintain junction temperature approximately equal toambient temperature\n(2) See Current Limit section forexplanation ofthisparameter.\n(3) These parameters areprovided forreference only, anddonotconstitute part ofTI\'spublished device specifications forpurposes ofTI\'s\nproduct warranty.7.6 Electrical Characteristics: TJ=TA=25°C\nUnless otherwise noted: VIN=5V,VEN=VINorVEN=GND, IOUT=0A.See Device Comparison Table fortherated current of\neach part number. Parametrics over awider operational range areshown inElectrical Characteristics: –40°C≤TJ≤125°C(1).\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nPOWER SWITCH\nRDS(on) Input –output resistance0.5-A rated output, 25°C DBV 97 110 mΩ\n0.5-A rated output,\n–40°C≤(TJ,TA)≤85°CDBV 96 130 mΩ\n1-Arated output, 25°CDBV 96 110\nmΩ\nDGN 86 100\n1-Arated output,\n–40°C≤(TJ,TA)≤85°CDBV 96 130\nmΩ\nDGN 86 120\n1.5-A rated output, 25°CDBV 76 91 mΩ\nDGN 69 84 mΩ\n1.5-A rated output,\n–40°C≤(TJ,TA)≤85°CDBV 76 106 mΩ\nDGN 69 98 mΩ\n2-Arated output, 25°C DGN, DGK 72 84 mΩ\n2-Arated output, –40°C≤(TJ,TA)≤\n85°CDGN, DGK 72 98 mΩ\nCURRENT LIMIT\nIOS(2) Current limit,\nSee Figure 60.5-A rated output TPS20xxC 0.67 0.85 1.01\nA1-Arated outputTPS20xxC 1.3 1.55 1.8\nTPS20xxC-2 1.18 1.53 1.88\n1.5-A rated outputTPS20xxC 1.7 2.15 2.5\nTPS20xxC-2 1.71 2.23 2.75\n2-Arated output TPS20xxC 2.35 2.9 3.4\nSUPPLY CURRENT\nISD Supply current, switch disabledIOUT=0A 0.01 1\nµA\n–40°C≤(TJ,TA)≤85°C,VIN=5.5V,IOUT=0A 2\nISE Supply current, switch enabledIOUT=0A 60 70\nµA\n–40°C≤(TJ,TA)≤85°C,VIN=5.5V,IOUT=0A 85\nIlkg Leakage currentVOUT=0V,VIN=5V,disabled,\nmeasure IVINTPS20xxC-20.05 1\nµA\n–40°C≤(TJ,TA)≤85°C,VOUT=0V,\nVIN=5V,disabled, measure IVIN2\nIREV Reverse leakage currentVOUT=5V,VIN=0V,measure IVOUT 0.1 1\nµA –40°C≤(TJ,TA)≤85°C,VOUT=5V,VIN=0V,measure\nIVOUT5\nOUTPUT DISCHARGE\nRPD Output pulldown resistance(3)VIN=VOUT=5V,disabled TPS20xxC 400 470 600 Ω\n8TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Pulsed testing techniques maintain junction temperature approximately equal toambient temperature\n(2) See Current Limit forexplanation ofthisparameter.\n(3) These parameters areprovided forreference only, anddonotconstitute part ofTI\'spublished device specifications forpurposes ofTI\'s\nproduct warranty.7.7 Electrical Characteristics: –40°C≤TJ≤125°C\nUnless otherwise noted:4.5 V≤VIN≤5.5V,VEN=VINorVEN=GND, IOUT=0A,typical values areat5Vand25°C.See\nDevice Comparison Table fortherated current ofeach part number.\nPARAMETER TEST CONDITIONS(1)MIN TYP MAX UNIT\nPOWER SWITCH\nRDS(ON) Input –output resistance0.5-A rated output DBV 97 154 mΩ\n1-Arated outputDBV 96 154\nmΩ\nDGN 86 140\n1.5-A rated outputDBV 76 121 mΩ\nDGN 69 112 mΩ\n2-Arated output DGN, DGK 72 112 mΩ\nENABLE INPUT (ENorEN)\nThreshold Input rising 1 1.45 2 V\nHysteresis 0.07 0.13 0.2 V\nLeakage current (VENorVEN)=0Vor5.5V –1 0 1 µA\nCURRENT LIMIT\nIOS(2) Current limit,\nSee Figure 230.5-A rated output TPS20xxC 0.65 0.85 1.05\nA1-Arated outputTPS20xxC 1.2 1.55 1.9\nTPS20xxC-2 1.1 1.53 1.96\n1.5-A rated outputTPS20xxC 1.6 2.15 2.7\nTPS20xxC-2 1.6 2.23 2.86\n2-Arated output TPS20xxC 2.3 2.9 3.6\ntIOS Short-circuit response time(3)VIN=5V(see Figure 6),\nOne-half fullload→RSHORT =50mΩ,\nMeasure from application towhen current falls below 120% of\nfinal value2 µs\nSUPPLY CURRENT\nISD Supply current, switch disabled IOUT=0A 0.01 10 µA\nISE Supply current, switch enabled IOUT=0A 65 90 µA\nIlkg Leakage currentVOUT=0V,VIN=5V,disabled,\nmeasure IVINTPS20XXC-2 0.05 µA\nIREV Reverse leakage current VOUT=5.5V,VIN=0V,measure IVOUT 0.2 20 µA\nUNDERVOLTAGE LOCKOUT\nVUVLO Rising threshold VIN↑ 3.5 3.75 4 V\nHysteresis(3)VIN↓ 0.14 V\nFLT\nOutput lowvoltage, FLT IFLT=1mA 0.2 V\nOFF-state leakage VFLT=5.5V 1 µA\ntFLT FLT deglitch FLT assertion ordeassertion deglitch 6 9 12 ms\nOUTPUT DISCHARGE\nRPD Output pulldown resistanceVIN=4V,VOUT=5V,disabled TPS20XXC 350 560 1200\nΩ\nVIN=5V,VOUT=5V,disabled TPS20XXC 300 470 800\nTHERMAL SHUTDOWN\nRising threshold (TJ)Incurrent limit 135\n°C Notincurrent limit 155\nHysteresis(3)20\nIOUT120% x IOS\nIOS\ntIOS0 A\nV/EN\nVOUTtONtOFF50%\n90%\n10%50%\nVEN\nVOUT50%\ntONtOFF50%\n90%\n10%\ntR tF\n10%90%\nVOUT\nOUT\nRL CL\n9TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.8 Timing Requirements: TJ=TA=25°C\nMIN NOM MAX UNIT\nENABLE INPUT (ENorEN)\ntON Turnon timeVIN=5V,CL=1µF,RL=100Ω,EN↑orEN\n↓.\nSee Figure 1,Figure 3,andFigure 40.5-A and1-ARated 1 1.4 1.8\nms\n1.5-A and2-ARated 1.2 1.7 2.2\ntOFF Turnoff timeVIN=5V,CL=1µF,RL=100Ω,EN↓orEN\n↑.\nSee Figure 1,Figure 3,andFigure 40.5-A and1-ARated 1.3 1.65 2\nms\n1.5-A and2-ARated 1.7 2.1 2.5\ntR Rise time, outputCL=1µF,RL=100Ω,VIN=5V.See\nFigure 20.5-A and1-ARated 0.4 0.55 0.7\nms\n1.5-A and2-ARated 0.5 0.7 1\ntF Falltime, outputCL=1µF,RL=100Ω,VIN=5V.See\nFigure 20.5-A and1-ARated 0.25 0.35 0.45\nms\n1.-5A and2-ARated 0.3 0.43 0.55\nFigure 1.Output Rise andFallTest Load\nFigure 2.Power-On andPower-Off Timing\nFigure 3.Enable Timing, Active High Enable\nFigure 4.Enable Timing, Active Low Enable\nFigure 5.Output Short-Circuit Parameters\nVOUT\nIOUTIOSDecreasing\nLoad\nResistanceVIN\n0 A0 VSlope = -R DS(ON)\n10TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFigure 6.Output Characteristic Showing Current Limit\n−0.20.00.20.40.60.81.0\n−40 −20 0 20 40 60 80 100 120 140\nJunction Temperature (°C)ISD (µA)Input Voltage = 5.5 V\nG023 \n−0.20.00.20.40.60.81.0\n4.00 4.25 4.50 4.75 5.00 5.25 5.50−40°C and 25°C85°C125°C\nInput Voltage (V)ISD (µA)All Unit Types\nG024 \n0.51.01.52.02.53.03.5\n−40 −20 0 20 40 60 80 100 120 1400.5-A Rated1-A Rated1.5-A Rated2-A Rated\nJunction Temperature (°C)IOS (A)VIN = 5 V\nG021 \n−101234567\n−40 −20 0 20 40 60 80 100 120 140\nJunction Temperature (°C)IREV (µA)All Unit Types, 5 V\nG022 \n8.88.99.09.19.29.3\n−40 −20 0 20 40 60 80 100 120 140\nJunction Temperature (°C)tFLT (ms)All Versions, 5 V\nG019 \n02468101214\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5−40°C25°C85°C\n125°C\nOutput Voltage (V)IOUT sinking (mA)VIN = 5 V\nG020 \n11TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.9 Typical Characteristics\nFigure 7.Deglitch Period (TFLT)vsTemperature Figure 8.Output Discharge Current vsOutput Voltage\nFigure 9.Short Circuit Current (IOS)vsTemperature Figure 10.Reverse Leakage Current (IREV)vsTemperature\nFigure 11.Disabled Supply Current (ISD)vsTemperature Figure 12.Disabled Supply Current (ISD)vsInput Voltage\n0.500.550.600.650.700.750.800.85\n−40 −20 0 20 40 60 80 100 120 1400.5 A, 1 A, 5 V1.5 A, 2 A, 5 V\n1.5 A, 2 A, 4.5 V1.5 A, 2 A, 5.5 V\nJunction Temperature (°C)tr (ms)COUT = 1 µF,  R LOAD = 100 Ω\nG029 \n405060708090100110120130140\n−40 −20 0 20 40 60 80 100 120 1400.5-A, 1-A Rated\n1.5-A, 2-A Rated\nJunction Temperature (°C)RDSON (mΩ)VIN = 5 V\nG030 \n404550556065707580\n4.00 4.25 4.50 4.75 5.00 5.25 5.50−40°C25°C85°C125°C\nInput Voltage (V)ISE (µA)\nG027 \n0.3250.3500.3750.4000.4250.4500.475\n−40 −20 0 20 40 60 80 100 120 1400.5-A and 1-A Rated, V IN = 5 V1.5-A and 2-A Rated, V IN = 5 V1.5-A and 2-A Rated, V IN = 4.5 V\n1.5-A and 2-A Rated, V IN = 5.5 V\nJunction Temperature (°C)tf (ms)COUT = 1 µF,  R LOAD = 100 Ω\nG028 \n−0.50.00.51.01.52.02.53.03.54.04.55.05.56.0\n4.00 4.25 4.50 4.75 5.00 5.25 5.50−40°C 25°C85°C125°C\nOutput Voltage (V)IREV (µA)All unit types, V IN = 0 V\nG025 \n50556065707580\n−40 −20 0 20 40 60 80 100 120 140\nJunction Temperature (°C)ISE (µA)All Unit Types, V IN = 5.5 V\nG026 \n12TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Reverse Leakage Current (IREV)vsOutput Voltage Figure 14.Enabled Supply Current (ISE)vsTemperature\nFigure 15.Enabled Supply Current (ISE)vsInput Voltage Figure 16.Output FallTime (TF)vsTemperature\nFigure 17.Output Rise Time (TR)vsTemperature Figure 18.Input-Output Resistance (RDS(ON) )vsTemperature\n110100\n0 5 10 15 20 25IOS\nIPK (Shorted) (A)Recovery Time (µs)VIN = 5 V,  C IN = 730 µF,  TPS2065C,  I END = 1.68 A\nG031 \n13TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Recovery vsCurrent Peak\nCharge\nPump\nDriver\nUVLOCurrent\nLimit\nThermal\nSense9-ms\nDeglitchIN\nGNDOUT\nFLTCurrent\nSense\nOTSDCS\nEN or\nEN\nCopyright © 2016, Texas Instruments Incorporated\nCharge\nPump\nDriver\nUVLOCurrent\nLimit\nThermal\nSense9-ms\nDeglitchIN\nGNDOUT\nFLTCurrent\nSense\n(Disabled+\nUVLO)\nOTSDCS\nEN or\nEN\nCopyright © 2016, Texas Instruments Incorporated\n14TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe TPS20xxC and TPS20xxC-2 arecurrent-limited, power-distribution switches providing arange from 0.5A\nand 2Aofcontinuous load current in5-Vcircuits. These parts use N-channel MOSFETs forlowresistance,\nmaintaining voltage regulation totheload. They aredesigned forapplications where short circuits orheavy\ncapacitive loads are encountered. Device features include enable, reverse blocking when disabled, output\ndischarge pulldown, overcurrent protection, overtemperature protection, anddeglitched fault reporting.\n8.2 Functional Block Diagram\nFigure 20.TPS20xxC Block Diagram\nFigure 21.TPS20xxC-2 Block Diagram\n8.3 Feature Description\n8.3.1 Undervoltage Lockout\nThe undervoltage lockout (UVLO) circuit disables thepower switch until theinput voltage reaches theUVLO\nturnon threshold. Built-in hysteresis prevents unwanted ON/OFF cycling due toinput voltage drop from large\ncurrent surges. FLT ishigh impedance when theTPS20xxC andTPS20xxC-2 areinUVLO.\n15TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.2 Enable\nThe logic enable input (EN, orEN), controls thepower switch, bias forthecharge pump, driver, and other\ncircuits. The supply current isreduced toless than 1µAwhen theTPS20xxC and TPS20xxC-2 aredisabled.\nDisabling theTPS20xxC and TPS20xxC-2 immediately clears anactive FLT indication. The enable input is\ncompatible with both TTL andCMOS logic levels.\nThe turnon and turnoff times (tON,tOFF)arecomposed ofadelay and ariseorfalltime (tR,tF).The delay times\nareinternally controlled. The rise time iscontrolled byboth theTPS20xxC and TPS20xxC-2 and theexternal\nloading (especially capacitance). TPS20xxC falltime iscontrolled bytheloading (Rand C),and theoutput\ndischarge (RPD).TPS20xxC-2 does nothave theoutput discharge (RPD),falltime iscontrolled bytheloading (R\nandC).Anoutput load consisting ofonly aresistor experiences afalltime setbytheTPS20xxC andTPS20xxC-\n2.Anoutput load with parallel RandCelements experiences afalltime determined bythe(R×C)time constant\nifitislonger than thetFTPS20xxC andTPS20xxC-2.\nThe enable must notbeleftopen, andmay betiedtoVINorGND depending onthedevice.\n8.3.3 Internal Charge Pump\nThe device incorporates aninternal charge pump and gate drive circuitry necessary todrive theN-channel\nMOSFET. The charge pump supplies power tothegate driver circuit and provides thenecessary voltage topull\nthegate oftheMOSFET above thesource. The driver incorporates circuitry thatcontrols theriseandfalltimes of\ntheoutput voltage tolimit large current and voltage surges ontheinput supply, and provides built-in soft-start\nfunctionality. The MOSFET power switch blocks current from OUT toINwhen turned offbytheUVLO or\ndisabled.\n8.3.4 Current Limit\nThe TPS20xxC andTPS20xxC-2 responds tooverloads bylimiting output current tothestatic IOSlevels shown in\nElectrical Characteristics: TJ=TA=25°C.When anoverload condition ispresent, thedevice maintains a\nconstant output current, with theoutput voltage determined by(IOS×RLOAD).Two possible overload conditions\ncanoccur. The firstoverload condition occurs when either:\n1.input voltage isfirstapplied, enable istrue, andashort circuit ispresent (load which draws IOUT>IOS)\n2.input voltage ispresent andtheTPS20xxC andTPS20xxC-2 areenabled intoashort circuit.\nThe output voltage isheld near zero potential with respect toground andtheTPS20xxC andTPS20xxC-2 ramps\ntheoutput current toIOS.The TPS20xxC andTPS20xxC-2 limits thecurrent toIOSuntil theoverload condition is\nremoved orthedevice begins tothermal cycle. This isdemonstrated inFigure 26where thedevice was enabled\nintoashort, andsubsequently cycles current OFF andONasthethermal protection engages.\nThe second condition iswhen anoverload occurs while thedevice isenabled and fully turned on.The device\nresponds totheoverload condition within tIOS(Figure 5andFigure 6)when thespecified overload (see Electrical\nCharacteristics: –40°C≤TJ≤125°C)isapplied. The response speed and shape varies with theoverload level,\ninput circuit, andrate ofapplication. The current limit response willvary between simply settling toIOS,orturnoff\nandcontrolled return toIOS.Similar totheprevious case, theTPS20xxC andTPS20xxC-2 limits thecurrent toIOS\nuntil theoverload condition isremoved orthedevice begins tothermal cycle. This isdemonstrated byFigure 27,\nFigure 28,andFigure 29.\nThe TPS20xxC and TPS20xxC-2 thermal cycles ifanoverload condition ispresent long enough toactivate\nthermal limiting inanyoftheabove cases. This isduetotherelatively large power dissipation [(VIN–VOUT)×IOS]\ndriving thejunction temperature up.The device turns offwhen thejunction temperature exceeds 135°C\n(minimum) while incurrent limit. The device remains offuntil thejunction temperature cools 20°Cand then\nrestarts.\nThere aretwo kinds ofcurrent limit profiles typically available inTIswitch products that aresimilar tothe\nTPS20xxC and TPS20xxC-2. Many older designs have anoutput IvsVcharacteristic similar totheplotlabeled\nCurrent Limit with Peaking inFigure 22.This type oflimiting canbecharacterized bytwoparameters, thecurrent\nlimit corner (IOC),and theshort circuit current (IOS).IOCisoften specified asamaximum value. The TPS20xxC\nand TPS20xxC-2 family ofparts does notpresent noticeable peaking inthecurrent limit, corresponding tothe\ncharacteristic labeled Flat Current Limit inFigure 22.This iswhy theIOCparameter isnotpresent inElectrical\nCharacteristics: –40°C≤TJ≤125°C.\nVOUT\nIOUTIOSDecreasing\nLoad\nResistanceVIN\n0 A0 VSlope = -R DS(ON)\nVOUT\nIOUT IOSDecreasing\nLoad\nResistanceVIN\n0 A0 VSlope = -R DS(ON)\nIOCCurrent Limit\nwith PeakingFlat Current\nLimit\n16TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 22.Current Limit Profiles\n8.3.5 FLT\nThe FLT open-drain output isasserted (active low) during anoverload orovertemperature condition. A9-ms\ndeglitch onboth therising and falling edges avoids false reporting atstart-up and during transients. Acurrent\nlimit condition shorter than thedeglitch period clears theinternal timer upon termination. The deglitch timer does\nnotintegrate multiple short overloads and declare afault. This isalso true forexiting from afaulted state. An\ninput voltage with excessive ripple and large output capacitance may interfere with operation ofFLT around IOS\nastheripple drives theTPS20xxC andTPS20xxC-2 inandoutofcurrent limit.\nIftheTPS20xxC andTPS20xxC-2 areincurrent limit andtheovertemperature circuit goes active, FLT goes true\nimmediately (see Figure 27);however, theexiting thiscondition isdeglitched (see Figure 29).FLT istripped just\nastheknee oftheconstant-current limiting isentered. Disabling theTPS20xxC andTPS20xxC-2 clears anactive\nFLT assoon astheswitch turns off(see Figure 26).FLT ishigh impedance when theTPS20xxC andTPS20xxC-\n2aredisabled orinundervoltage lockout (UVLO).\n8.3.6 Output Discharge\nA470-Ω(typical) output discharge dissipates stored charge andleakage current onOUT when theTPS20xxC is\ninUVLO ordisabled. The pulldown circuit loses bias gradually asVINdecreases, causing ariseinthedischarge\nresistance asVINfalls towards 0V.The TPS20xxC-2 does nothave thisfunction. The output isbecontrolled by\nanexternal loadings when thedevice isinULVO ordisabled.\n8.4 Device Functional Modes\nThere arenoother functional modes.\nIN\nGNDFAULT\nControl  \nSignal4.5 V-6.5 V 0.1PF\nCOUT\nFault \nSignal\nPower\nPadVOUT\nENOUT\nRFAULTTPS2065CDGN\n41/2\n56/7/8\n1\nCopyright © 2016, Texas Instruments Incorporated\n17TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS20xxC and TPS20xxC-2 current-limited power switch uses N-channel MOSFETs inapplications\nrequiring continuous load current. The device enters constant-current mode when theload exceeds thecurrent\nlimit threshold.\n9.2 Typical Application\nFigure 23.Typical Application Schematic\n9.2.1 Design Requirements\nForthisdesign example, usethefollowing input parameters:\n1.The TPS2065CDGN operates from a5-Vto±0.5-V input rail.\n2.What isthenormal operation current, forexample, themaximum allowable current drawn byportable\nequipment forUSB 3.0port is900mA, sothenormal operation current is900mA, andtheminimum current\nlimit ofpower switch must exceed 900mAtoavoid false trigger during normal operation. FortheTPS2065C\ndevice, target 1-Acontinuous output current application.\n3.What isthemaximum allowable current provided byup-stream power, themaximum current limit ofpower\nswitch that must lower ittoensure power switch can protect theup-stream power when overload is\nencountered attheoutput ofpower switch. FortheTPS2065C device, themaximum IOSis1.8A.\n9.2.2 Detailed Design Procedure\nTobegin thedesign process afewparameters must bedecided upon. The designer must know thefollowing:\n1.Normal input operation voltage\n2.Output continuous current\n3.Maximum up-stream power supply output current\n9.2.2.1 Input and Output Capacitance\nInput andoutput capacitance improves theperformance ofthedevice; theactual capacitance must beoptimized\nfortheparticular application. Forallapplications, TIrecommends placing a0.1-µForgreater ceramic bypass\ncapacitor between INandGND, asclose tothedevice aspossible forlocal noise decoupling.\n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m 20m−10123456789\nOutput VoltageFLT\nEN\n−0.50−0.250.000.250.500.751.001.251.501.752.00\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 5 Ω,  TPS2065C\nG001 \n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m 20m−10123456789\nOutput Voltage FLT\nEN\n−0.50−0.250.000.250.500.751.001.251.501.752.00\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 100 Ω,  TPS2065C\nG002 \n18TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\nAllprotection circuits such astheTPS20xxC andTPS20xxC-2 hasthepotential forinput voltage overshoots and\noutput voltage undershoots.\nInput voltage overshoots canbecaused byeither oftwoeffects. The firstcause isanabrupt application ofinput\nvoltage inconjunction with input power bus inductance and input capacitance when theINterminal ishigh\nimpedance (before turnon). Theoretically, thepeak voltage is2×theapplied. The second cause isdue tothe\nabrupt reduction ofoutput short-circuit current when theTPS20xxC andTPS20xxC-2 turns offandenergy stored\nintheinput inductance drives theinput voltage high. Input voltage droops may also occur with large load steps\nandastheTPS20xxC andTPS20xxC-2 output isshorted. Applications with large input inductance (forexample,\nconnecting theevaluation board tothebench power-supply through long cables) may require large input\ncapacitance reduce thevoltage overshoot from exceeding theabsolute maximum voltage ofthedevice. The fast\ncurrent limit speed oftheTPS20xxC and TPS20xxC-2 tohard output short circuits isolates theinput busfrom\nfaults. However, ceramic input capacitance intherange of1µFto22µFadjacent totheTPS20xxC and\nTPS20xxC-2 input aids inboth speeding theresponse time and limiting thetransient seen ontheinput power\nbus. Momentary input transients to6.5Varepermitted.\nOutput voltage undershoot iscaused bytheinductance oftheoutput power busjustafter ashort hasoccurred\nand theTPS20xxC and TPS20xxC-2 hasabruptly reduced OUT current. Energy stored intheinductance drives\ntheOUT voltage down andpotentially negative asitdischarges. Applications with large output inductance (such\nasfrom acable) benefit from use ofahigh-value output capacitor tocontrol thevoltage undershoot. When\nimplementing USB standard applications, a120-µFminimum output capacitance isrequired. Typically a150-µF\nelectrolytic capacitor isused, which issufficient tocontrol voltage undershoots. However, iftheapplication does\nnotrequire 120 µFofcapacitance, and there ispotential todrive theoutput negative, then TIrecommends a\nminimum of10-µFceramic capacitance ontheoutput. The voltage undershoot must becontrolled toless than\n1.5Vfor10µs.\n9.2.3 Application Curves\nFigure 24.TPS2065C Output Rise /Fall5Ω Figure 25.TPS2065C Output Rise /Fall100Ω\n−100u 0 100u 200u 300u 400u 500u 600u−10123456\nVOUT\n−1.0−0.50.00.51.01.52.02.5\nTime (s)Output Voltage (V)\nOutput Current (A)IOUTVIN = 5 V,  C OUT = 0 µF,\nRLOAD = 50 mΩ,  TPS2065C\nG007 \n−5m −4m −3m −2m −1m 0 1m 2m 3m 4m 5m−10123456789\nOutput Voltage\nFLTEN, VIN\n−0.50−0.250.000.250.500.751.001.251.501.752.00\nTime (s)Amplitude (V)\nCurrent (A)\nOutput CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 7.5Ω, TPS2065C\nG008 \n−1u 0 1u 2u 3u 4u−3−2−1012345678910\nInput Voltage\nOutput Voltage\n02468101214161820222426\nTime (s)Voltage (V)\nCurrent (A)\nOutput CurrentVIN = 5 V,  C OUT = 0 µF,  TPS2065C\nG005 \nVIN = 5 V,  C OUT = 0 µF,  R LOAD = 50 mΩ,  TPS2065C\n−1u 0 1u 2u 3u 4u−10123456\n−5051015202530\nTime (s)Output Voltage (V)\nOutput Current (A)IOUT\nVOUT\nG006 \n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−10123456789\nOutput VoltageFLT\nEN\n−0.50−0.250.000.250.500.751.001.251.501.752.00\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 0 Ω,  TPS2065C\nG003 \nOutput Voltage\n−2.5m 2.5m 7.5m 12.5m 17.5m 22.5m25m−10123456789\nFLTEN\n−0.50−0.250.000.250.500.751.001.201.501.802.00\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V, C OUT = 150 µF, R LOAD = 50 mΩ, TPS2065C\nG004 \n19TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 26.TPS2065C Enable intoOutput Short Figure 27.TPS2065C Pulsed Short Applied\nFigure 28.TPS2065C Short Applied Figure 29.TPS2065C Pulsed 1.45-A Load\nFigure 30.TPS2065C 50-mΩShort Circuit Figure 31.TPS2065C Power Up–Enabled\n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−10123456789\nOutput Voltage\nFLT\nEN\n−0.6−0.4−0.20.00.20.40.60.81.01.21.4\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 10 Ω,  TPS2051C\nG013 \n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−10123456789\nOutput Voltage\nFLTEN\n−0.4−0.20.00.20.40.60.81.01.21.41.6\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 50 mΩ,  TPS2051C\nG014 \n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−10123456789\nFLT ENVIN = 5 V,  C OUT = 150 µF,  R LOAD = 50 mΩ,  TPS2001C\n−0.40.00.40.81.21.62.02.42.83.23.6\nTime (s)Amplitude (V)\nCurrent (A)Output Current\nOutput Voltage\nG011 \nOutput Voltage\n−2.5m 0 2.5m 5m 7.5m 10m 12.5m 15m 17.5m 20m 22.5m−10123456789\nFLTENVIN = 5 V,  C OUT = 150 µF, R LOAD = 50mΩ, TPS2001C\n−0.40.00.40.81.21.62.02.42.83.23.6\nTime (s)Amplitude (V)\nCurrent (A)Output Current\nG012 \n−40m −30m −20m −10m 0 10m 20m 30m 40m−10123456789\nOutput VoltageFLT\nEN, VIN\n−0.50−0.250.000.250.500.751.001.251.501.752.00\nTime (s)Amplitude (V)\nCurrent (A)\nOutput CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 7.5Ω,  TPS2065C\nG009 \n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−113579\nOutput VoltageFLT\nEN\n−0.8−0.40.00.40.81.21.62.02.42.83.2\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 2.5 Ω,  TPS2001C\nG010 \n20TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 32.TPS2065C Power Down –Enabled Figure 33.TPS2001C Turnon into2.5Ω\nFigure 34.TPS2001C Enable intoShort Figure 35.TPS2001C Pulsed Output Short\nFigure 36.TPS2051C Turnon into10Ω Figure 37.TPS2051C Enable intoShort\n−2m 0 2m 4m 6m 8m 10m 12m 14m 16m 18m−4−20246810\nOutput VoltageFLTEN\n−0.50.00.51.01.52.02.53.0\nTime (s)Amplitude (V)\nCurrent (A)Output\nCurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 50 mΩ,  TPS2069C\nG017 \n−12.5m −7.5m −2.5m 2.5m 7.5m 12.5m−4−20246810\nOutput Voltage FLTEN\n−0.50.00.51.01.52.02.53.0\nTime (s)Amplitude (V)\nCurrent (A) Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 50 mΩ, TPS2069C\nG018 \n−2.5m 0 2.5m 5m 7.5m 10m 12.5m 15m 17.5m 20m 22.5m−10123456789\nOutput VoltageFLTEN\n−0.6−0.4−0.20.00.20.40.60.81.01.21.4\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 50mΩ, TPS2051C\nG015 \n−4m −2m 0 2m 4m 6m 8m 10m 12m 14m 16m−2024681012\nOutput VoltageFLTEN\n−1.0−0.50.00.51.01.52.02.5\nTime (s)Amplitude (V)\nCurrent (A)Output CurrentVIN = 5 V,  C OUT = 150 µF,  R LOAD = 3.3 Ω,  TPS2069C\nG016 \n21TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Application (continued)\nFigure 38.TPS2051C Pulsed Output Short Figure 39.TPS2069C Turnon into3.3Ω\nFigure 40.TPS2069C Enable intoShort Figure 41.TPS2069C Pulsed Output Short\n10Power Supply Recommendations\nDesign ofthedevices isforoperation from aninput voltage supply range of4.5Vto5.5V.The current capability\nofthepower supply should exceed themaximum current limit ofthepower switch.\n1\n2\n678\n3Via to Bottom Layer Signal Ground Plane\n4 5Via to Bottom Layer Signal\n22TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n1.Place the100-nF bypass capacitor near theINand GND pins, and make theconnections using alow\ninductance trace.\n2.Place atleast 10-µFlowESR ceramic capacitor near theOUT and GND pins, and make theconnections\nusing alowinductance trace.\n3.The PowerPAD must bedirectly connected toPCB ground plane using wide andshort copper trace.\n11.2 Layout Example\nFigure 42.Recommended Layout\n11.3 Power Dissipation andJunction Temperature\nItisgood design practice toestimate power dissipation and maximum expected junction temperature ofthe\nTPS20xxC and TPS20xxC-2. The system designer can control choices ofpackage, proximity toother power\ndissipating devices, and printed-circuit board (PCB) design based onthese calculations. These have adirect\ninfluence onmaximum junction temperature. Other factors, such asairflow and maximum ambient temperature,\nareoften determined bysystem considerations. Itisimportant toremember thatthese calculations donotinclude\ntheeffects ofadjacent heat sources, andenhanced orrestricted airflow.\nAddition ofextra PCB copper area around these devices isrecommended toreduce thethermal impedance and\nmaintain thejunction temperature aslowaspractical. The lower junction temperatures achieved bysoldering the\npadimprove theefficiency andreliability ofboth TPS20xxC andTPS20xxC-2 parts andthesystem. The following\nexamples were used todetermine theθJACustom thermal impedances noted inThermal Information: SOT-23\nand Thermal Information: MSOP-PowerPAD .They were based onuse oftheJEDEC high-k circuit board\nconstruction (2signal and2plane) with 4,1-oz. copper weight, layers.\nWhile TIrecommends thattheDGN package PAD besoldered tocircuit board copper fillandvias forlowthermal\nimpedance, there may becases where thisisnotdesired. Forexample, useofrouting area under theIC.Some\ndevices areavailable inpackages without thePowerPad (DGK) specifically forthispurpose. TheθJAfortheDGN\npackage with thepadnotsoldered andnoextra copper, isapproximately 141°C/W for0.5-A and1-Arated parts,\nand139°C/W forthe1.5-A and2-Arated parts. TheθJAfortheDGK mounted perFigure 45is110.3 °C/W. These\nvalues may beused inEquation 1todetermine themaximum junction temperature.\n0.100 x 0.060\n& 3 18 mil vias to\ninner plane 2\n10 mil trace0.100 x 0.175\n& 5 18 mil vias\n0.185 x 0.045\n& 3 18 mil vias\n0.07 x 0.080.08 x 0.250\n0.15 x 0.15\n10 mil trace50 mil trace\nCIN\nVIN: 0.0145in2area\n& 2 x 0.018in viasGND: 0.056in2total area\n& 3 x 0.018in vias COUT\nVOUT: 0.048in2total area\n5 x 0.01in vias0.050in trace\nCOUT\nVIN: 0.00925in2\n& 3 x 0.018in viasVOUT: 0.041in2total0.050in trace\n4 x 0.01in viasCINGND: 0.052in2Total\n& 3 x 0.018in vias\n23TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPower Dissipation andJunction Temperature (continued)\nFigure 43.DBV Package PCB Layout Example\nFigure 44.DGN Package PCB Layout Example\nFigure 45.DGK Package PCB Layout Example\nAsshown inEquation 1,thefollowing procedure requires iteration because power loss isdue totheinternal\nMOSFET I2×RDS(ON) ,and RDS(ON) isafunction ofthejunction temperature. Asaninitial estimate, use the\nRDS(ON) at125°Cfrom theTypical Characteristics ,andthepreferred package thermal resistance forthepreferred\nboard construction from theThermal Information: SOT-23 table.\n24TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nSLVSAU6H –JUNE 2011 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPower Dissipation andJunction Temperature (continued)\nTJ=TA+((IOUT2×RDS(ON) )×θJA)\nwhere\n•IOUT=rated OUT pincurrent (A)\n•RDS(ON) =Power switch ON-resistance atanassumed TJ(Ω)\n•TA=Maximum ambient temperature (°C)\n•TJ=Maximum junction temperature (°C)\n•θJA=Thermal resistance (°C/W) (1)\nIfthecalculated TJissubstantially different from theoriginal assumption, estimate anew value ofRDS(ON) using\nthetypical characteristic plotandrecalculate.\nIftheresulting TJisnotless than 125°C,tryaPCB construction orapackage with lowerθJA.\n25TPS2000C ,TPS2001C ,TPS2041C ,TPS2051C ,TPS2061C\nTPS2065C ,TPS2065C-2 ,TPS2068C ,TPS2069C ,TPS2069C-2\nwww.ti.com SLVSAU6H –JUNE 2011 –REVISED APRIL 2016\nProduct Folder Links: TPS2000C TPS2001C TPS2041C TPS2051C TPS2061C TPS2065C TPS2065C-2 TPS2068C\nTPS2069C TPS2069C-2Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS2000C Click here Click here Click here Click here Click here\nTPS2001C Click here Click here Click here Click here Click here\nTPS2041C Click here Click here Click here Click here Click here\nTPS2051C Click here Click here Click here Click here Click here\nTPS2061C Click here Click here Click here Click here Click here\nTPS2065C Click here Click here Click here Click here Click here\nTPS2065C-2 Click here Click here Click here Click here Click here\nTPS2068C Click here Click here Click here Click here Click here\nTPS2069C Click here Click here Click here Click here Click here\nTPS2069C-2 Click here Click here Click here Click here Click here\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n905X0205100 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 VBYQ\nTPS2000CDGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXFI\nTPS2000CDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXFI\nTPS2000CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 BCMS\nTPS2000CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 BCMS\nTPS2001CDGK ACTIVE VSSOP DGK 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXGI\nTPS2001CDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXGI\nTPS2001CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VBWQ\nTPS2001CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VBWQ\nTPS2041CDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYJI\nTPS2041CDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYJI\nTPS2051CDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VBYQ\nTPS2051CDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VBYQ\nTPS2061CDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXLI\nTPS2061CDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PXLI\nTPS2061CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXMI\nTPS2061CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXMI\nTPS2065CDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VCAQ\nTPS2065CDBVR-2 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYQI\nTPS2065CDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 VCAQ\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 2Orderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS2065CDBVT-2 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYQI\nTPS2065CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VCAQ\nTPS2065CDGN-2 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYRI\nTPS2065CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VCAQ\nTPS2065CDGNR-2 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYRI\nTPS2068CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXNI\nTPS2068CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PXNI\nTPS2069CDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYKI\nTPS2069CDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 PYKI\nTPS2069CDGN ACTIVE HVSSOP DGN 880RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VBUQ\nTPS2069CDGN-2 ACTIVE HVSSOP DGN 880RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYSI\nTPS2069CDGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 VBUQ\nTPS2069CDGNR-2 ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PYSI\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 26-Feb-2022\nAddendum-Page 3(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS2000CDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2000CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2001CDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2001CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2041CDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS2041CDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS2041CDBVT SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2041CDBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS2051CDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS2051CDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS2051CDBVT SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2051CDBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS2061CDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS2061CDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS2061CDBVT SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2061CDBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS2061CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2065CDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS2065CDBVR-2 SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS2065CDBVR-2 SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nTPS2065CDBVT SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2065CDBVT-2 SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2065CDBVT-2 SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS2065CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2065CDGNR-2 HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2068CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2069CDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nTPS2069CDBVR SOT-23 DBV 53000 178.0 9.03.33.21.44.08.0 Q3\nTPS2069CDBVT SOT-23 DBV 5250 178.0 8.43.233.171.374.08.0 Q3\nTPS2069CDBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nTPS2069CDGNR HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS2069CDGNR-2 HVSSOP DGN 82500 330.0 12.4 5.33.41.48.012.0 Q1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS2000CDGKR VSSOP DGK 82500 366.0 364.0 50.0\nTPS2000CDGNR HVSSOP DGN 82500 360.0 162.0 98.0\nTPS2001CDGKR VSSOP DGK 82500 366.0 364.0 50.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS2001CDGNR HVSSOP DGN 82500 360.0 162.0 98.0\nTPS2041CDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2041CDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS2041CDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2041CDBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS2051CDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2051CDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS2051CDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2051CDBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS2061CDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS2061CDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2061CDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2061CDBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS2061CDGNR HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2065CDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2065CDBVR-2 SOT-23 DBV 53000 210.0 185.0 35.0\nTPS2065CDBVR-2 SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2065CDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2065CDBVT-2 SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2065CDBVT-2 SOT-23 DBV 5250 210.0 185.0 35.0\nTPS2065CDGNR HVSSOP DGN 82500 360.0 162.0 98.0\nTPS2065CDGNR-2 HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2068CDGNR HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2069CDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nTPS2069CDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nTPS2069CDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nTPS2069CDBVT SOT-23 DBV 5250 210.0 185.0 35.0\nTPS2069CDGNR HVSSOP DGN 82500 366.0 364.0 50.0\nTPS2069CDGNR-2 HVSSOP DGN 82500 366.0 364.0 50.0PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nTUBE\n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS2000CDGK DGK VSSOP 8 80 330 6.55 500 2.88\nTPS2000CDGN DGN HVSSOP 8 80 322 6.55 1000 3.01\nTPS2000CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2001CDGK DGK VSSOP 8 80 330 6.55 500 2.88\nTPS2001CDGN DGN HVSSOP 8 80 322 6.55 1000 3.01\nTPS2001CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2061CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2065CDGN DGN HVSSOP 8 80 322 6.55 1000 3.01\nTPS2065CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2065CDGN-2 DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2068CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2069CDGN DGN HVSSOP 8 80 322 6.55 1000 3.01\nTPS2069CDGN DGN HVSSOP 8 80 330 6.55 500 2.88\nTPS2069CDGN-2 DGN HVSSOP 8 80 330 6.55 500 2.88PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 4\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.37\n0.265.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.601.341.921.66B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4HVSSOP - 1.1 mm max height DGN0008C\nSMALL OUTLINE PACKAGE\n4218838/A   11/20171\n4\n58\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. A  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.1)\n(0.55)(0.2) TYP\nVIA(1.6)\n(1.92)HVSSOP - 1.1 mm max height DGN0008C\nSMALL OUTLINE PACKAGE\n4218838/A   11/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n4 58SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.6)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.92)\nBASED ON\n0.125 THICK\nSTENCILHVSSOP - 1.1 mm max height DGN0008C\nSMALL OUTLINE PACKAGE\n4218838/A   11/20171.35 X 1.62 0.1751.46 X 1.75 0.151.60 X 1.92 (SHOWN) 0.1251.79 X 2.15 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.846)\n(2.15)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.846)\nBASED ON\n0.125 THICK\nSTENCIL\n(2.15)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/A   11/20191.56 X 1.82 0.1751.69 X 1.96 0.151.846 X 2.15 (SHOWN) 0.1252.06 X 2.40 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS2001CDGNR

#### Key Specifications:
- **Voltage Ratings**: 
  - Input Voltage (VIN): 4.5V to 5.5V
  - Maximum Voltage on IN, OUT, EN, or FLT: -0.3V to 6V
- **Current Ratings**: 
  - Continuous Output Current: 2A
  - Current Limit (IOS): 2.35A to 3.4A (typical)
- **Power Consumption**: 
  - Supply Current (enabled): 60µA to 70µA
  - Supply Current (disabled): 0.01µA
- **Operating Temperature Range**: 
  - Junction Temperature (TJ): -40°C to 125°C
- **Package Type**: 
  - HVSSOP (DGN) with 8 pins
- **Special Features**: 
  - Built-in soft start
  - Fast overcurrent response (2µs)
  - Deglitched fault reporting
  - Reverse current blocking
  - Output discharge option (for selected parts)
- **Moisture Sensitive Level**: 
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS2001CDGNR** is a current-limited power-distribution switch designed for applications where heavy capacitive loads and short circuits are likely to be encountered. It utilizes N-channel MOSFET technology to provide low on-resistance and maintain voltage regulation to the load. The device operates in a constant-current mode when the output load exceeds the current limit threshold, ensuring predictable fault current under all conditions.

#### Typical Applications:
- **USB Ports and Hubs**: Ideal for managing power distribution in USB applications, ensuring safe operation under varying load conditions.
- **Laptops and Desktops**: Used for power management in personal computers, providing protection against overcurrent situations.
- **High-Definition Digital TVs**: Ensures reliable power distribution to components that may experience high inrush currents.
- **Set-Top Boxes**: Provides short-circuit protection and current limiting for sensitive electronic components.

This component is particularly useful in consumer electronics where reliability and safety are critical, especially in scenarios involving potential short circuits or high inrush currents.