-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRxHeader/header_rx_full_ip_src_Sample_Control_Bus_Creator.vhd
-- Created: 2024-10-03 10:46:51
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: header_rx_full_ip_src_Sample_Control_Bus_Creator
-- Source Path: HDLRxHeader/h_rx_full/h_crc_rx/Sample Control Bus Creator
-- Hierarchy Level: 2
-- Model version: 1.36
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY header_rx_full_ip_src_Sample_Control_Bus_Creator IS
  PORT( In1                               :   IN    std_logic;
        In3                               :   IN    std_logic;
        Out1_start                        :   OUT   std_logic;
        Out1_valid                        :   OUT   std_logic
        );
END header_rx_full_ip_src_Sample_Control_Bus_Creator;


ARCHITECTURE rtl OF header_rx_full_ip_src_Sample_Control_Bus_Creator IS

BEGIN
  Out1_start <= In1;

  Out1_valid <= In3;

END rtl;

