

================================================================
== Vitis HLS Report for 'mmWaveStreamer'
================================================================
* Date:           Thu Feb 24 09:22:08 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mmwave_streamer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.704 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      165|      165|  1.650 us|  1.650 us|  166|  166|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- points_in_loop            |       32|       32|         2|          1|          1|    32|       yes|
        |- stream_points_outer_loop  |      129|      129|         6|          4|          1|    32|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    162|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|     136|    250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |points_buffer_V_U  |points_buffer_V  |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                 |        4|  0|   0|    0|    32|  128|     1|         4096|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_160_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln20_fu_177_p2         |         +|   0|  0|  13|           6|           1|
    |ap_block_pp1_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage2_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage3_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io        |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_266           |       and|   0|  0|   2|           1|           1|
    |ap_condition_272           |       and|   0|  0|   2|           1|           1|
    |ap_condition_277           |       and|   0|  0|   2|           1|           1|
    |ap_condition_283           |       and|   0|  0|   2|           1|           1|
    |cmp5_i_fu_194_p2           |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln13_fu_166_p2        |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln20_fu_183_p2        |      icmp|   0|  0|  10|           6|           7|
    |ap_block_pp1_stage1_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  88|          47|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter1        |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_153_p4   |   9|          2|    6|         12|
    |i_1_reg_149                    |   9|          2|    6|         12|
    |i_reg_138                      |   9|          2|    6|         12|
    |points_buffer_V_address0       |  14|          3|    5|         15|
    |stream_out_TDATA_blk_n         |   9|          2|    1|          2|
    |stream_out_TDATA_int_regslice  |  26|          5|   32|        160|
    |stream_out_TLAST_int_regslice  |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 162|         33|   60|        230|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln20_reg_254                 |   6|   0|    6|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |cmp5_i_reg_268                   |   1|   0|    1|          0|
    |i_1_reg_149                      |   6|   0|    6|          0|
    |i_cast_reg_244                   |   6|   0|   64|         58|
    |i_reg_138                        |   6|   0|    6|          0|
    |icmp_ln13_reg_240                |   1|   0|    1|          0|
    |icmp_ln20_reg_259                |   1|   0|    1|          0|
    |icmp_ln20_reg_259_pp1_iter1_reg  |   1|   0|    1|          0|
    |p_Result_1_reg_278               |  32|   0|   32|          0|
    |p_Result_2_reg_283               |  32|   0|   32|          0|
    |p_Result_3_reg_288               |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 136|   0|  194|         58|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------+-----+-----+------------+---------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|       mmWaveStreamer|  return value|
|points_in_address0  |  out|    5|   ap_memory|            points_in|         array|
|points_in_ce0       |  out|    1|   ap_memory|            points_in|         array|
|points_in_q0        |   in|  128|   ap_memory|            points_in|         array|
|stream_out_TDATA    |  out|   32|        axis|  stream_out_V_data_V|       pointer|
|stream_out_TVALID   |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TREADY   |   in|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TLAST    |  out|    1|        axis|  stream_out_V_last_V|       pointer|
|stream_out_TKEEP    |  out|    4|        axis|  stream_out_V_keep_V|       pointer|
|stream_out_TSTRB    |  out|    4|        axis|  stream_out_V_strb_V|       pointer|
+--------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 4, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %points_in"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stream_out_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %stream_out_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_V_last_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.35ns)   --->   "%points_buffer_V = alloca i64 1" [point_streamer.cpp:44]   --->   Operation 21 'alloca' 'points_buffer_V' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%br_ln13 = br void" [point_streamer.cpp:13]   --->   Operation 22 'br' 'br_ln13' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln13, void %.split4, i6 0, void" [point_streamer.cpp:13]   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.88ns)   --->   "%add_ln13 = add i6 %i, i6 1" [point_streamer.cpp:13]   --->   Operation 24 'add' 'add_ln13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%icmp_ln13 = icmp_eq  i6 %i, i6 32" [point_streamer.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split4, void %_Z11load_bufferP7ap_uintILi128EES1_.exit.preheader" [point_streamer.cpp:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_cast = zext i6 %i" [point_streamer.cpp:13]   --->   Operation 29 'zext' 'i_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%points_in_addr = getelementptr i128 %points_in, i64 0, i64 %i_cast" [point_streamer.cpp:14]   --->   Operation 30 'getelementptr' 'points_in_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%points_in_load = load i5 %points_in_addr" [point_streamer.cpp:14]   --->   Operation 31 'load' 'points_in_load' <Predicate = (!icmp_ln13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.70>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [point_streamer.cpp:13]   --->   Operation 32 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%points_buffer_V_addr = getelementptr i128 %points_buffer_V, i64 0, i64 %i_cast" [point_streamer.cpp:14]   --->   Operation 33 'getelementptr' 'points_buffer_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (1.35ns)   --->   "%points_in_load = load i5 %points_in_addr" [point_streamer.cpp:14]   --->   Operation 34 'load' 'points_in_load' <Predicate = (!icmp_ln13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 35 [1/1] (1.35ns)   --->   "%store_ln14 = store i128 %points_in_load, i5 %points_buffer_V_addr" [point_streamer.cpp:14]   --->   Operation 35 'store' 'store_ln14' <Predicate = (!icmp_ln13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.48>
ST_4 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11load_bufferP7ap_uintILi128EES1_.exit"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 5 <SV = 3> <Delay = 1.35>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %add_ln20, void %.split2, i6 0, void %_Z11load_bufferP7ap_uintILi128EES1_.exit.preheader" [point_streamer.cpp:20]   --->   Operation 38 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.88ns)   --->   "%add_ln20 = add i6 %i_1, i6 1" [point_streamer.cpp:20]   --->   Operation 39 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln20 = icmp_eq  i6 %i_1, i6 32" [point_streamer.cpp:20]   --->   Operation 41 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 42 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split2, void %_Z13stream_pointsRN3hls6streamINS_4axisI7ap_uintILi32EELm0ELm0ELm0EEELi0EEEPS2_ILi128EE.exit" [point_streamer.cpp:20]   --->   Operation 43 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%i_1_cast = zext i6 %i_1" [point_streamer.cpp:20]   --->   Operation 44 'zext' 'i_1_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%points_buffer_V_addr_1 = getelementptr i128 %points_buffer_V, i64 0, i64 %i_1_cast" [point_streamer.cpp:20]   --->   Operation 45 'getelementptr' 'points_buffer_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.87ns)   --->   "%cmp5_i = icmp_eq  i6 %i_1, i6 31" [point_streamer.cpp:20]   --->   Operation 46 'icmp' 'cmp5_i' <Predicate = (!icmp_ln20)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [2/2] (1.35ns)   --->   "%p_Val2_s = load i5 %points_buffer_V_addr_1" [point_streamer.cpp:20]   --->   Operation 47 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 6 <SV = 4> <Delay = 1.35>
ST_6 : Operation 48 [1/2] (1.35ns)   --->   "%p_Val2_s = load i5 %points_buffer_V_addr_1" [point_streamer.cpp:20]   --->   Operation 48 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i128 %p_Val2_s"   --->   Operation 49 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %trunc_ln708, i4 15, i4 0, i1 0"   --->   Operation 50 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 63"   --->   Operation 51 'partselect' 'p_Result_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 95"   --->   Operation 52 'partselect' 'p_Result_2' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 127"   --->   Operation 53 'partselect' 'p_Result_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %trunc_ln708, i4 15, i4 0, i1 0"   --->   Operation 54 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 55 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_1, i4 15, i4 0, i1 0"   --->   Operation 55 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 56 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_1, i4 15, i4 0, i1 0"   --->   Operation 56 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 57 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_2, i4 15, i4 0, i1 0"   --->   Operation 57 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 58 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_2, i4 15, i4 0, i1 0"   --->   Operation 58 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 59 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_3, i4 15, i4 0, i1 %cmp5_i"   --->   Operation 59 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [point_streamer.cpp:20]   --->   Operation 60 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_10 : Operation 61 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %p_Result_3, i4 15, i4 0, i1 %cmp5_i"   --->   Operation 61 'write' 'write_ln304' <Predicate = (!icmp_ln20)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11load_bufferP7ap_uintILi128EES1_.exit"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [point_streamer.cpp:49]   --->   Operation 63 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ points_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0      (spectopmodule    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
points_buffer_V        (alloca           ) [ 001111111110]
br_ln13                (br               ) [ 011100000000]
i                      (phi              ) [ 001000000000]
add_ln13               (add              ) [ 011100000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
icmp_ln13              (icmp             ) [ 001100000000]
empty                  (speclooptripcount) [ 000000000000]
br_ln13                (br               ) [ 000000000000]
i_cast                 (zext             ) [ 001100000000]
points_in_addr         (getelementptr    ) [ 001100000000]
specloopname_ln13      (specloopname     ) [ 000000000000]
points_buffer_V_addr   (getelementptr    ) [ 000000000000]
points_in_load         (load             ) [ 000000000000]
store_ln14             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 011100000000]
br_ln0                 (br               ) [ 000011111110]
i_1                    (phi              ) [ 000001000000]
add_ln20               (add              ) [ 000011111110]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
icmp_ln20              (icmp             ) [ 000001111110]
empty_12               (speclooptripcount) [ 000000000000]
br_ln20                (br               ) [ 000000000000]
i_1_cast               (zext             ) [ 000000000000]
points_buffer_V_addr_1 (getelementptr    ) [ 000000100000]
cmp5_i                 (icmp             ) [ 000001111110]
p_Val2_s               (load             ) [ 000000000000]
trunc_ln708            (trunc            ) [ 000000010000]
p_Result_1             (partselect       ) [ 000000011000]
p_Result_2             (partselect       ) [ 000001011100]
p_Result_3             (partselect       ) [ 000001111110]
write_ln304            (write            ) [ 000000000000]
write_ln304            (write            ) [ 000000000000]
write_ln304            (write            ) [ 000000000000]
specloopname_ln20      (specloopname     ) [ 000000000000]
write_ln304            (write            ) [ 000000000000]
br_ln0                 (br               ) [ 000011111110]
ret_ln49               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="points_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="points_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="points_buffer_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="points_buffer_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="0" index="3" bw="4" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="0"/>
<pin id="93" dir="0" index="6" bw="1" slack="0"/>
<pin id="94" dir="0" index="7" bw="1" slack="0"/>
<pin id="95" dir="0" index="8" bw="1" slack="0"/>
<pin id="96" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/6 write_ln304/7 write_ln304/8 write_ln304/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="points_in_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="128" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_in_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="points_in_load/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="points_buffer_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="1"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln14/3 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="points_buffer_V_addr_1_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="points_buffer_V_addr_1/5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="1"/>
<pin id="140" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="i_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="6" slack="1"/>
<pin id="151" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln13_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln13_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="6" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln20_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln20_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="cmp5_i_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp5_i/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln708_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="128" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/6 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Result_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="128" slack="0"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="7" slack="0"/>
<pin id="210" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_Result_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="128" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="8" slack="0"/>
<pin id="230" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="add_ln13_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln13_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_cast_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="249" class="1005" name="points_in_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="points_in_addr "/>
</bind>
</comp>

<comp id="254" class="1005" name="add_ln20_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln20_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="263" class="1005" name="points_buffer_V_addr_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="1"/>
<pin id="265" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="points_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="cmp5_i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="4"/>
<pin id="270" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp5_i "/>
</bind>
</comp>

<comp id="273" class="1005" name="trunc_ln708_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708 "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_Result_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="p_Result_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2"/>
<pin id="285" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_Result_3_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="3"/>
<pin id="290" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="86" pin=6"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="86" pin=8"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="112" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="142" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="142" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="142" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="181"><net_src comp="153" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="153" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="153" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="198"><net_src comp="153" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="124" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="211"><net_src comp="66" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="124" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="124" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="74" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="124" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="76" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="78" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="160" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="243"><net_src comp="166" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="172" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="252"><net_src comp="105" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="257"><net_src comp="177" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="262"><net_src comp="183" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="131" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="271"><net_src comp="194" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="86" pin=8"/></net>

<net id="276"><net_src comp="200" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="281"><net_src comp="205" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="286"><net_src comp="215" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="291"><net_src comp="225" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="86" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {7 8 9 10 }
	Port: stream_out_V_keep_V | {7 8 9 10 }
	Port: stream_out_V_strb_V | {7 8 9 10 }
	Port: stream_out_V_last_V | {7 8 9 10 }
 - Input state : 
	Port: mmWaveStreamer : points_in | {2 3 }
  - Chain level:
	State 1
	State 2
		add_ln13 : 1
		icmp_ln13 : 1
		br_ln13 : 2
		i_cast : 1
		points_in_addr : 2
		points_in_load : 3
	State 3
		store_ln14 : 1
	State 4
	State 5
		add_ln20 : 1
		icmp_ln20 : 1
		br_ln20 : 2
		i_1_cast : 1
		points_buffer_V_addr_1 : 2
		cmp5_i : 1
		p_Val2_s : 3
	State 6
		trunc_ln708 : 1
		write_ln304 : 2
		p_Result_1 : 1
		p_Result_2 : 1
		p_Result_3 : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  icmp_ln13_fu_166  |    0    |    10   |
|   icmp   |  icmp_ln20_fu_183  |    0    |    10   |
|          |    cmp5_i_fu_194   |    0    |    10   |
|----------|--------------------|---------|---------|
|    add   |   add_ln13_fu_160  |    0    |    13   |
|          |   add_ln20_fu_177  |    0    |    13   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_86  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |    i_cast_fu_172   |    0    |    0    |
|          |   i_1_cast_fu_189  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln708_fu_200 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  p_Result_1_fu_205 |    0    |    0    |
|partselect|  p_Result_2_fu_215 |    0    |    0    |
|          |  p_Result_3_fu_225 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    56   |
|----------|--------------------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|points_buffer_V|    4   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    4   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln13_reg_235       |    6   |
|       add_ln20_reg_254       |    6   |
|        cmp5_i_reg_268        |    1   |
|          i_1_reg_149         |    6   |
|        i_cast_reg_244        |   64   |
|           i_reg_138          |    6   |
|       icmp_ln13_reg_240      |    1   |
|       icmp_ln20_reg_259      |    1   |
|      p_Result_1_reg_278      |   32   |
|      p_Result_2_reg_283      |   32   |
|      p_Result_3_reg_288      |   32   |
|points_buffer_V_addr_1_reg_263|    5   |
|    points_in_addr_reg_249    |    5   |
|      trunc_ln708_reg_273     |   32   |
+------------------------------+--------+
|             Total            |   229  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_86  |  p5  |   5  |  32  |   160  ||    26   |
|  grp_write_fu_86  |  p8  |   2  |   1  |    2   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_124 |  p0  |   3  |   5  |   15   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   187  ||  2.188  ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   56   |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   58   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |   229  |   114  |
+-----------+--------+--------+--------+--------+
