xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,
axi_bram_ctrl_v4_1_rfs.vhd,vhdl,axi_bram_ctrl_v4_1_6,../../../../PR_Test04.gen/sources_1/bd/bram_blk0/ipshared/3c31/hdl/axi_bram_ctrl_v4_1_rfs.vhd,
bram_blk0_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/bram_blk0/ip/bram_blk0_axi_bram_ctrl_0_0/sim/bram_blk0_axi_bram_ctrl_0_0.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../../PR_Test04.gen/sources_1/bd/bram_blk0/ipshared/25a8/simulation/blk_mem_gen_v8_4.v,
bram_blk0_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/bram_blk0/ip/bram_blk0_blk_mem_gen_0_0/sim/bram_blk0_blk_mem_gen_0_0.v,
bram_blk0.v,verilog,xil_defaultlib,../../../bd/bram_blk0/sim/bram_blk0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
