INFO: [VRFC 10-163] Analyzing VHDL file "/home/andreasb/intelFPGA_lite/21.1/vivado_projects/lab3/lab3.srcs/sources_1/imports/lab3/VGA_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_controller'
