Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_controller_top_tf_isim_beh.exe -prj C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_controller_top_tf_beh.prj work.vga_controller_top_tf work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_sync.v" into library work
Analyzing Verilog file "C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/graphic_generator.v" into library work
Analyzing Verilog file "C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/aiso_rst.v" into library work
Analyzing Verilog file "C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_controller_top.v" into library work
Analyzing Verilog file "C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_controller_top_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module aiso_rst
Compiling module vga_sync
Compiling module graphic_generator
Compiling module vga_controller_top
Compiling module vga_controller_top_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable C:/Users/Michael Rios/Desktop/github/vga-controller/vga-controller/vga_controller_top_tf_isim_beh.exe
Fuse Memory Usage: 28240 KB
Fuse CPU Usage: 452 ms
