{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542062123850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542062123856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:35:23 2018 " "Processing started: Mon Nov 12 16:35:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542062123856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062123856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062123856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542062124620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542062124620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062136946 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062136946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542062136946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542062136958 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062136992 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542062136992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542062136992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542062136994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[0\] GND " "Pin \"vgaBLUE\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaBLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[1\] GND " "Pin \"vgaBLUE\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaBLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[4\] GND " "Pin \"vgaBLUE\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaBLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLUE\[7\] GND " "Pin \"vgaBLUE\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaBLUE[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[1\] GND " "Pin \"vgaRED\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaRED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[2\] GND " "Pin \"vgaRED\[2\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaRED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[3\] GND " "Pin \"vgaRED\[3\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaRED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[4\] GND " "Pin \"vgaRED\[4\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaRED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaRED\[7\] GND " "Pin \"vgaRED\[7\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaRED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[0\] GND " "Pin \"vgaGREEN\[0\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaGREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[1\] GND " "Pin \"vgaGREEN\[1\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaGREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaGREEN\[6\] GND " "Pin \"vgaGREEN\[6\]\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaGREEN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaBLANK VCC " "Pin \"vgaBLANK\" is stuck at VCC" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaBLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "vgaSYNC GND " "Pin \"vgaSYNC\" is stuck at GND" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542062137836 "|VGA|vgaSYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542062137836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542062137928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542062138597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542062138597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "336 " "Implemented 336 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542062138696 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542062138696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "299 " "Implemented 299 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542062138696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542062138696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542062138746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 16:35:38 2018 " "Processing ended: Mon Nov 12 16:35:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542062138746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542062138746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542062138746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542062138746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542062140238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542062140245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 16:35:39 2018 " "Processing started: Mon Nov 12 16:35:39 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542062140245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542062140245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542062140245 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542062140479 ""}
{ "Info" "0" "" "Project  = VGA" {  } {  } 0 0 "Project  = VGA" 0 0 "Fitter" 0 0 1542062140480 ""}
{ "Info" "0" "" "Revision = VGA" {  } {  } 0 0 "Revision = VGA" 0 0 "Fitter" 0 0 1542062140480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542062140548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542062140548 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "VGA EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design VGA" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1542062140695 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1542062140750 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1542062140751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542062140878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542062140888 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[0\] PIN_B10 " "Can't place node \"vgaBLUE\[0\]\" -- illegal location assignment PIN_B10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[0\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141223 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[1\] PIN_A10 " "Can't place node \"vgaBLUE\[1\]\" -- illegal location assignment PIN_A10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[1\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141224 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[2\] PIN_C11 " "Can't place node \"vgaBLUE\[2\]\" -- illegal location assignment PIN_C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[2\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[3\] PIN_B11 " "Can't place node \"vgaBLUE\[3\]\" -- illegal location assignment PIN_B11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[3\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[4\] PIN_A11 " "Can't place node \"vgaBLUE\[4\]\" -- illegal location assignment PIN_A11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[4\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[5\] PIN_C12 " "Can't place node \"vgaBLUE\[5\]\" -- illegal location assignment PIN_C12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[5\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[6\] PIN_D11 " "Can't place node \"vgaBLUE\[6\]\" -- illegal location assignment PIN_D11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[6\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141225 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLUE\[7\] PIN_D12 " "Can't place node \"vgaBLUE\[7\]\" -- illegal location assignment PIN_D12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLUE[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLUE\[7\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[0\] PIN_E12 " "Can't place node \"vgaRED\[0\]\" -- illegal location assignment PIN_E12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[0\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[1\] PIN_E11 " "Can't place node \"vgaRED\[1\]\" -- illegal location assignment PIN_E11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[1\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[2\] PIN_D10 " "Can't place node \"vgaRED\[2\]\" -- illegal location assignment PIN_D10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[2\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[3\] PIN_F12 " "Can't place node \"vgaRED\[3\]\" -- illegal location assignment PIN_F12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[3\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141226 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[4\] PIN_G10 " "Can't place node \"vgaRED\[4\]\" -- illegal location assignment PIN_G10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[4\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[5\] PIN_J12 " "Can't place node \"vgaRED\[5\]\" -- illegal location assignment PIN_J12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[5\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[6\] PIN_H8 " "Can't place node \"vgaRED\[6\]\" -- illegal location assignment PIN_H8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[6\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaRED\[7\] PIN_H10 " "Can't place node \"vgaRED\[7\]\" -- illegal location assignment PIN_H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaRED[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaRED\[7\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[0\] PIN_G8 " "Can't place node \"vgaGREEN\[0\]\" -- illegal location assignment PIN_G8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[0\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[1\] PIN_G11 " "Can't place node \"vgaGREEN\[1\]\" -- illegal location assignment PIN_G11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[1\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141227 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[2\] PIN_F8 " "Can't place node \"vgaGREEN\[2\]\" -- illegal location assignment PIN_F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[2\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141228 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[3\] PIN_H12 " "Can't place node \"vgaGREEN\[3\]\" -- illegal location assignment PIN_H12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[3\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141228 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[4\] PIN_C8 " "Can't place node \"vgaGREEN\[4\]\" -- illegal location assignment PIN_C8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[4\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[5\] PIN_B8 " "Can't place node \"vgaGREEN\[5\]\" -- illegal location assignment PIN_B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[5\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[6\] PIN_F10 " "Can't place node \"vgaGREEN\[6\]\" -- illegal location assignment PIN_F10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[6\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaGREEN\[7\] PIN_C9 " "Can't place node \"vgaGREEN\[7\]\" -- illegal location assignment PIN_C9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaGREEN[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaGREEN\[7\]" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaHS PIN_G13 " "Can't place node \"vgaHS\" -- illegal location assignment PIN_G13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaHS } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaHS" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaVS PIN_C13 " "Can't place node \"vgaVS\" -- illegal location assignment PIN_C13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaVS } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaVS" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaBLANK PIN_F11 " "Can't place node \"vgaBLANK\" -- illegal location assignment PIN_F11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaBLANK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaBLANK" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141229 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "vgaSYNC PIN_C10 " "Can't place node \"vgaSYNC\" -- illegal location assignment PIN_C10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { vgaSYNC } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vgaSYNC" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141230 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "clk PIN_Y2 " "Can't place node \"clk\" -- illegal location assignment PIN_Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/vga.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/OsmarBW/Documents/TEC CCM/DIgitales/Digitales avanzados/VGA/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1542062141230 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542062141230 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1542062141422 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1542062141423 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 30 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 30 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4965 " "Peak virtual memory: 4965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542062141554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 12 16:35:41 2018 " "Processing ended: Mon Nov 12 16:35:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542062141554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542062141554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542062141554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542062141554 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542062142314 ""}
