// Seed: 4249145498
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri id_8,
    input uwire id_9,
    input supply1 id_10
);
  assign id_8 = id_3;
  id_12(
      .id_0(id_4), .id_1(id_4 - 1), .id_2(id_8), .id_3(id_7 === id_8), .id_4(1), .id_5(id_10)
  );
  assign id_8 = id_7;
  wire id_13;
  wire id_14;
  supply1 id_15;
  assign id_15 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5
    , id_28,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    input tri0 id_9,
    input supply0 id_10
    , id_29,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    output supply1 id_14,
    output wor id_15,
    output tri1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    input tri id_19,
    input wire id_20,
    output tri id_21,
    output tri0 id_22,
    input uwire id_23,
    output tri0 id_24,
    input wire id_25,
    output uwire id_26
);
  wire id_30;
  wire id_31;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_5,
      id_11,
      id_13,
      id_2,
      id_25,
      id_9,
      id_22,
      id_9,
      id_8
  );
  assign modCall_1.id_1 = 0;
  wire id_32;
endmodule
