[
	{
		"original_line": "   analog begin", 
		"bug_line": "   analg begin",
		"error_description": "Misspelled keyword 'analog' as 'analg' which is not a valid VerilogA keyword"
	},
	{
		"original_line": "   integer hyst_state;", 
		"bug_line": "   integer hyst_state",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declarations."
	},
	{
		"original_line": "real    sigout_val;", 
		"bug_line": "reel    sigout_val;",
		"error_description": "Misspelled keyword 'real' as 'reel' - invalid data type declaration"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' as 'begn', causing a syntax error due to unrecognized keyword."
	},
	{
		"original_line": "              @ (cross (V(sigin) - sigtrig_low,-1) )", 
		"bug_line": "              @ (cross (V(sigin) - sigtrig_low; -1) )",
		"error_description": "Replaced comma with semicolon in cross function arguments, creating invalid separator between parameters"
	},
	{
		"original_line": "      @ ( initial_step ) begin", 
		"bug_line": "      @ ( initial_step  begin",
		"error_description": "Missing closing parenthesis for the event control expression. The event control requires parentheses around the event expression."
	},
	{
		"original_line": "electrical sigin, sigout ;", 
		"bug_line": "electrical sigin, sigout,",
		"error_description": "Trailing comma after last identifier in port declaration list"
	},
	{
		"original_line": "parameter real trise = 20n from (0:inf);", 
		"bug_line": "parameter real trise = 20n from (0;inf);",
		"error_description": "The colon ':' in the range expression '(0:inf)' was replaced with a semicolon ';', creating invalid syntax for the range specification."
	},
	{
		"original_line": "         sigout_val = sigout_low;", 
		"bug_line": "         sigout_val = sigout_low",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires statements to end with semicolons, and omitting it causes a syntax error."
	},
	{
		"original_line": "      @ (cross (V(sigin) - sigtrig_high,1) )", 
		"bug_line": "      @ (cross (V(sigin) - sigtrig_high,1) ",
		"error_description": "Missing closing parenthesis for the cross function call, creating unbalanced parentheses in the event control statement."
	},
	{
		"original_line": "(* instrument_module *)", 
		"bug_line": "(* instrument_module",
		"error_description": "Unterminated attribute: Missing closing '*)' delimiter for the attribute declaration"
	},
	{
		"original_line": "parameter integer hyst_state_init=1;", 
		"bug_line": "parameter integer hyst_state_init=1",
		"error_description": "Missing semicolon at the end of the parameter declaration statement"
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "inpu sigin;",
		"error_description": "Misspelled keyword 'input' as 'inpu' (invalid Verilog-A directive)"
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   anlog begin",
		"error_description": "Misspelled 'analog' keyword as 'anlog', which is not recognized in VerilogA syntax."
	},
	{
		"original_line": "   integer hyst_state;", 
		"bug_line": "   integer hyst_state",
		"error_description": "Missing semicolon at the end of variable declaration causes parsing failure when combined with the following 'real' declaration line."
	},
	{
		"original_line": "output sigout;", 
		"bug_line": "output sigout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "parameter real sigout_low = -1;", 
		"bug_line": "parameter reel sigout_low = -1;",
		"error_description": "Misspelled keyword 'real' as 'reel' which is not a valid VerilogA data type identifier"
	},
	{
		"original_line": "parameter real sigout_low = -1;", 
		"bug_line": "parameter real sigout_low = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error where the parser expects a semicolon to terminate the statement before processing the next parameter."
	},
	{
		"original_line": "      end else begin", 
		"bug_line": "      end els begin",
		"error_description": "Misspelled 'else' keyword as 'els', causing a syntax error due to unrecognized identifier"
	},
	{
		"original_line": "input sigin;", 
		"bug_line": "input sigin",
		"error_description": "Missing semicolon at the end of the port declaration statement, causing a syntax error as VerilogA requires explicit statement termination."
	}
]