<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::GenericScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1GenericScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::GenericScheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.">GenericScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineScheduler_8h_source.html">llvm/CodeGen/MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::GenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GenericScheduler__inherit__graph.png" border="0" usemap="#allvm_1_1GenericScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1GenericScheduler_inherit__map" id="allvm_1_1GenericScheduler_inherit__map">
<area shape="rect" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule." alt="" coords="149,153,305,178"/>
<area shape="rect" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html" title="This is a minimal scheduler strategy." alt="" coords="5,226,217,267"/>
<area shape="poly" title=" " alt="" coords="199,189,141,228,138,224,196,185"/>
<area shape="rect" href="classllvm_1_1PPCPreRASchedStrategy.html" title="A MachineSchedStrategy implementation for PowerPC pre RA scheduling." alt="" coords="241,234,448,260"/>
<area shape="poly" title=" " alt="" coords="258,185,328,231,325,236,255,189"/>
<area shape="rect" href="classllvm_1_1GenericSchedulerBase.html" title="Base class for GenericScheduler." alt="" coords="134,79,320,105"/>
<area shape="poly" title=" " alt="" coords="230,119,230,152,224,152,224,119"/>
<area shape="rect" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="133,5,321,31"/>
<area shape="poly" title=" " alt="" coords="230,46,230,79,224,79,224,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::GenericScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1GenericScheduler__coll__graph.png" border="0" usemap="#allvm_1_1GenericScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1GenericScheduler_coll__map" id="allvm_1_1GenericScheduler_coll__map">
<area shape="rect" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule." alt="" coords="2236,673,2393,699"/>
<area shape="rect" href="classllvm_1_1GenericSchedulerBase.html" title="Base class for GenericScheduler." alt="" coords="1590,308,1776,333"/>
<area shape="poly" title=" " alt="" coords="1764,302,1864,291,1922,290,1983,293,2045,302,2105,317,2162,342,2214,376,2246,409,2271,448,2289,491,2301,535,2314,617,2316,672,2311,673,2309,617,2296,536,2284,493,2266,451,2242,412,2211,380,2160,346,2103,322,2043,307,1982,298,1922,295,1864,297,1764,307"/>
<area shape="rect" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy &#45; Interface to the scheduling algorithm used by ScheduleDAGMI." alt="" coords="1138,288,1326,313"/>
<area shape="poly" title=" " alt="" coords="1341,302,1589,314,1589,319,1341,308"/>
<area shape="rect" href="structllvm_1_1MachineSchedContext.html" title="MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti..." alt="" coords="1140,337,1325,363"/>
<area shape="poly" title=" " alt="" coords="1340,343,1553,331,1589,328,1589,334,1554,337,1340,349"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="672,281,824,307"/>
<area shape="poly" title=" " alt="" coords="839,301,1139,336,1139,342,839,307"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="258,173,402,214"/>
<area shape="poly" title=" " alt="" coords="418,191,537,198,590,207,627,221,637,233,640,245,643,257,651,268,673,280,670,284,648,272,638,259,635,246,632,235,624,225,589,212,537,203,417,196"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="672,430,824,456"/>
<area shape="poly" title=" " alt="" coords="839,437,957,426,1022,417,1085,403,1148,383,1202,361,1204,366,1150,388,1087,409,1023,422,958,431,839,442"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1148,1161,1317,1187"/>
<area shape="poly" title=" " alt="" coords="837,462,849,473,862,503,867,542,865,639,861,736,864,776,873,806,896,839,921,861,949,876,978,887,1007,899,1036,914,1064,937,1088,970,1099,995,1102,1020,1095,1064,1092,1085,1092,1105,1097,1126,1112,1146,1128,1159,1148,1168,1146,1172,1126,1164,1108,1150,1093,1128,1086,1106,1087,1085,1090,1063,1096,1019,1094,997,1084,972,1060,940,1033,919,1005,904,976,892,947,881,918,865,892,842,868,809,859,777,856,736,860,639,862,543,857,504,844,477,833,466"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="239,518,421,544"/>
<area shape="poly" title=" " alt="" coords="378,547,432,563,497,573,531,573,564,569,595,559,624,544,635,529,636,512,637,492,647,473,677,454,680,459,651,477,642,494,641,512,640,531,627,548,597,564,565,574,531,578,497,578,431,568,376,552"/>
<area shape="rect" href="classllvm_1_1MachineDominatorTree.html" title="DominatorTree Class &#45; Concrete subclass of DominatorTreeBase that is used to compute a normal dominat..." alt="" coords="654,332,842,357"/>
<area shape="poly" title=" " alt="" coords="341,503,357,473,380,438,409,405,444,378,481,365,534,355,653,345,653,350,534,361,482,370,447,383,413,409,384,442,362,476,346,506"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="684,381,812,407"/>
<area shape="poly" title=" " alt="" coords="436,534,547,531,593,524,624,510,632,500,636,490,636,466,635,441,638,428,647,416,664,404,683,396,685,401,667,408,651,420,643,431,640,442,641,466,641,491,637,503,627,514,595,529,548,537,436,540"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="307,282,353,308"/>
<area shape="poly" title=" " alt="" coords="356,316,396,351,446,382,487,396,545,409,672,430,671,435,544,414,486,401,444,387,393,355,352,320"/>
<area shape="poly" title=" " alt="" coords="368,286,420,281,485,279,556,283,626,299,639,308,651,317,682,328,680,333,648,321,636,312,624,304,555,289,485,284,420,286,368,292"/>
<area shape="rect" href="classllvm_1_1TargetPassConfig.html" title="Target&#45;Independent Code Generator Pass Configuration Options." alt="" coords="669,232,827,257"/>
<area shape="poly" title=" " alt="" coords="367,279,445,258,562,244,669,241,669,246,563,250,446,263,368,284"/>
<area shape="poly" title=" " alt="" coords="368,301,691,378,690,383,367,306"/>
<area shape="poly" title=" " alt="" coords="857,346,871,346,1139,348,1139,353,871,351,857,351"/>
<area shape="poly" title=" " alt="" coords="842,245,981,258,1044,270,1087,286,1097,296,1101,306,1104,315,1112,324,1140,337,1138,342,1108,328,1099,318,1096,308,1092,298,1085,291,1042,275,981,263,841,250"/>
<area shape="rect" href="classllvm_1_1ImmutablePass.html" title="ImmutablePass class &#45; This class is used to provide information that does not need to be run." alt="" coords="258,74,402,100"/>
<area shape="poly" title=" " alt="" coords="417,79,477,78,538,80,591,88,612,95,627,104,639,118,643,132,641,162,639,191,642,205,651,218,670,232,667,236,647,222,637,207,633,192,636,162,638,133,634,120,624,108,610,99,590,93,538,85,477,83,417,84"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="245,124,416,149"/>
<area shape="poly" title=" " alt="" coords="431,124,479,126,530,133,581,147,627,172,637,183,640,196,643,208,651,218,670,229,667,234,648,222,638,210,635,197,632,186,624,176,579,152,529,138,479,131,431,129"/>
<area shape="rect" href="classllvm_1_1PassConfigImpl.html" title=" " alt="" coords="257,25,403,51"/>
<area shape="poly" title=" " alt="" coords="418,20,471,19,527,24,580,41,605,54,627,72,641,90,646,109,641,146,636,183,640,201,651,218,671,232,668,237,647,222,635,203,631,183,636,146,640,109,636,92,623,76,602,59,578,46,526,29,471,24,418,26"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="308,636,353,661"/>
<area shape="poly" title=" " alt="" coords="363,625,444,577,498,555,545,543,566,536,585,526,604,511,623,488,637,459,641,431,638,404,632,377,625,350,623,323,629,295,647,267,667,252,670,256,651,270,634,297,629,323,631,349,637,376,643,403,646,431,642,461,628,491,608,515,588,531,568,541,546,548,500,560,447,581,366,630"/>
<area shape="rect" href="structllvm_1_1SchedRemainder.html" title="Summarize the unscheduled region." alt="" coords="1156,789,1309,815"/>
<area shape="poly" title=" " alt="" coords="368,648,777,672,989,688,1087,699,1100,717,1101,735,1102,752,1112,768,1132,782,1156,791,1154,796,1130,786,1108,771,1097,753,1096,735,1095,718,1085,704,988,693,777,678,368,653"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="1958,673,2133,699"/>
<area shape="poly" title=" " alt="" coords="368,645,571,643,847,647,979,655,1110,664,1589,678,1957,683,1957,688,1589,683,1110,669,978,660,847,652,571,649,368,650"/>
<area shape="poly" title=" " alt="" coords="368,653,522,685,593,702,627,714,638,738,643,770,640,849,637,927,641,958,651,980,673,999,694,1010,716,1014,739,1014,790,1012,818,1016,848,1026,860,1035,872,1043,903,1053,932,1056,984,1052,1009,1051,1034,1054,1060,1063,1088,1081,1099,1098,1101,1115,1102,1132,1112,1146,1129,1158,1148,1165,1146,1170,1126,1162,1108,1150,1097,1133,1095,1116,1094,1100,1084,1085,1058,1067,1033,1059,1009,1056,984,1058,932,1061,902,1058,869,1048,857,1039,845,1031,816,1021,789,1017,739,1019,716,1019,693,1015,670,1004,647,983,636,960,632,927,635,849,637,770,633,739,624,718,591,707,521,691,367,658"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="705,1080,791,1105"/>
<area shape="poly" title=" " alt="" coords="342,675,380,771,410,827,447,880,491,922,531,948,574,971,627,1003,730,1077,727,1081,624,1008,571,975,528,952,487,926,443,883,405,830,375,773,337,676"/>
<area shape="rect" href="structllvm_1_1MachineSchedPolicy.html" title="Define a generic scheduling policy for targets that don&#39;t provide their own MachineSchedStrategy." alt="" coords="1378,469,1554,495"/>
<area shape="poly" title=" " alt="" coords="366,635,445,614,1110,519,1378,488,1378,493,1110,524,446,619,367,640"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="690,898,806,924"/>
<area shape="poly" title=" " alt="" coords="819,896,845,877,856,861,861,847,862,817,860,784,862,766,868,746,892,696,917,657,967,595,1022,536,1052,500,1084,455,1094,433,1108,413,1150,382,1194,361,1196,365,1153,386,1112,417,1099,436,1088,458,1056,503,1026,540,971,599,921,660,897,699,873,748,867,767,865,784,867,817,866,848,860,864,849,881,822,900"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1607,1038,1759,1064"/>
<area shape="poly" title=" " alt="" coords="820,896,870,890,978,883,1086,890,1220,909,1323,931,1555,1000,1650,1035,1648,1040,1553,1006,1322,936,1219,914,1086,895,978,888,871,895,821,901"/>
<area shape="poly" title=" " alt="" coords="821,924,848,940,858,951,861,963,864,974,872,984,900,1001,928,1009,982,1010,1008,1009,1035,1012,1062,1023,1088,1044,1097,1057,1101,1071,1100,1097,1099,1123,1103,1135,1112,1146,1129,1159,1148,1167,1146,1172,1126,1163,1108,1150,1098,1137,1094,1124,1095,1097,1096,1072,1093,1060,1084,1047,1059,1027,1034,1017,1008,1014,982,1015,927,1014,898,1006,869,988,860,976,856,965,853,954,845,944,818,928"/>
<area shape="poly" title=" " alt="" coords="826,387,1086,367,1142,360,1142,366,1086,373,827,392"/>
<area shape="poly" title=" " alt="" coords="827,394,892,404,964,424,999,439,1032,457,1062,480,1088,508,1104,537,1108,565,1105,592,1099,618,1092,644,1090,669,1096,695,1112,720,1139,744,1166,758,1193,763,1221,763,1283,761,1317,764,1355,774,1466,808,1510,832,1533,851,1556,876,1567,897,1570,917,1571,936,1580,958,1598,982,1620,1003,1662,1036,1659,1040,1617,1007,1594,985,1575,960,1566,938,1564,918,1562,899,1551,879,1529,855,1507,837,1464,813,1354,779,1316,769,1282,766,1221,769,1192,768,1164,763,1136,749,1108,724,1091,697,1085,670,1087,643,1093,617,1100,591,1103,565,1099,538,1084,511,1059,484,1029,462,996,444,962,429,891,409,826,400"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="669,133,827,159"/>
<area shape="poly" title=" " alt="" coords="824,160,848,167,871,177,904,185,934,187,987,187,1012,189,1037,194,1062,207,1088,228,1097,240,1101,253,1100,278,1100,302,1103,313,1112,324,1140,341,1138,345,1108,328,1099,315,1095,303,1095,278,1096,254,1092,243,1084,232,1059,211,1035,199,1011,194,987,192,934,193,904,190,870,182,846,172,823,165"/>
<area shape="poly" title=" " alt="" coords="842,142,1022,148,1136,156,1261,169,1393,188,1527,214,1661,249,1789,292,1870,322,1902,341,1936,375,1964,413,1986,455,2019,541,2037,619,2046,672,2040,673,2032,620,2014,543,1981,457,1959,416,1932,378,1899,346,1868,327,1787,298,1659,254,1526,220,1392,194,1260,175,1136,162,1022,153,842,148"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="667,1193,829,1219"/>
<area shape="poly" title=" " alt="" coords="839,1189,845,1184,854,1169,860,1151,864,1103,862,1045,856,983,850,920,847,862,852,814,859,794,869,779,895,758,922,751,950,753,978,758,1006,764,1033,766,1059,760,1084,741,1101,715,1107,689,1105,662,1098,635,1091,607,1087,579,1092,550,1108,520,1143,489,1197,460,1263,432,1337,406,1490,362,1618,331,1619,336,1492,367,1339,411,1265,437,1199,464,1146,493,1112,523,1097,551,1093,579,1096,606,1103,634,1110,661,1112,689,1106,717,1088,745,1061,764,1034,771,1005,769,977,764,949,758,923,757,897,763,873,782,864,796,857,815,853,863,855,920,861,982,867,1045,870,1103,865,1152,858,1172,849,1187,843,1193"/>
<area shape="poly" title=" " alt="" coords="843,1197,1147,1177,1147,1182,843,1202"/>
<area shape="rect" href="classllvm_1_1SchedBoundary.html" title="Each Scheduling boundary is associated with ready queues." alt="" coords="1973,1038,2118,1064"/>
<area shape="poly" title=" " alt="" coords="788,1225,820,1249,849,1280,857,1302,858,1322,860,1339,872,1354,913,1373,968,1384,1034,1388,1106,1386,1246,1372,1354,1354,1451,1328,1530,1297,1598,1264,1659,1228,1786,1151,1863,1111,1957,1072,1990,1062,1991,1067,1959,1078,1865,1116,1788,1156,1662,1232,1600,1269,1533,1302,1453,1333,1355,1359,1247,1378,1106,1391,1034,1393,968,1389,911,1378,869,1358,855,1341,853,1322,852,1303,844,1283,816,1253,784,1229"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="1152,220,1312,245"/>
<area shape="poly" title=" " alt="" coords="1327,246,1554,288,1626,304,1625,310,1553,294,1326,251"/>
<area shape="rect" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class &#45; We assume that the target defines a static array of MCRegisterDesc object..." alt="" coords="675,182,821,208"/>
<area shape="poly" title=" " alt="" coords="836,200,871,203,1152,224,1151,229,870,208,835,205"/>
<area shape="poly" title=" " alt="" coords="1317,782,1353,767,1419,734,1470,704,1511,666,1551,606,1562,581,1567,558,1564,515,1561,472,1565,447,1575,420,1593,392,1616,368,1659,332,1663,336,1619,372,1598,396,1580,423,1570,449,1567,472,1570,515,1572,558,1567,582,1556,609,1515,669,1473,709,1422,739,1355,772,1319,787"/>
<area shape="poly" title=" " alt="" coords="1314,816,1428,842,1554,875,1688,917,1818,963,2011,1035,2009,1040,1817,968,1687,922,1553,880,1427,847,1313,821"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="294,1210,367,1236"/>
<area shape="poly" title=" " alt="" coords="336,1195,349,1153,371,1103,402,1053,421,1030,444,1010,469,997,493,991,538,994,560,996,581,995,602,988,623,973,631,963,635,953,634,930,634,907,638,895,648,884,675,871,723,859,860,837,1018,818,1155,805,1155,811,1019,824,861,842,724,864,677,876,651,888,643,897,639,908,640,930,640,953,636,965,627,977,604,993,582,1000,559,1001,537,999,493,996,470,1002,447,1015,425,1034,406,1056,376,1105,354,1155,341,1196"/>
<area shape="poly" title=" " alt="" coords="382,1228,446,1235,535,1237,625,1235,991,1233,1151,1224,1354,1196,1456,1180,1500,1167,1552,1145,1586,1125,1618,1103,1666,1062,1669,1066,1621,1107,1589,1130,1555,1149,1501,1172,1458,1185,1355,1202,1151,1229,991,1239,625,1240,535,1243,445,1240,381,1234"/>
<area shape="poly" title=" " alt="" coords="382,1228,434,1231,496,1230,562,1222,624,1202,635,1190,648,1178,710,1153,764,1140,814,1135,861,1136,961,1149,1019,1156,1086,1160,1147,1164,1147,1169,1086,1166,1018,1161,960,1154,861,1141,814,1140,765,1145,712,1158,651,1183,639,1194,627,1207,563,1227,497,1236,434,1237,382,1233"/>
<area shape="poly" title=" " alt="" coords="381,1214,530,1193,594,1182,624,1175,633,1164,635,1151,638,1137,647,1122,674,1105,704,1096,705,1101,677,1110,651,1126,643,1139,640,1152,637,1166,627,1180,595,1188,531,1198,382,1219"/>
<area shape="rect" href="classllvm_1_1ScheduleHazardRecognizer.html" title="HazardRecognizer &#45; This determines whether or not an instruction can be issued this cycle,..." alt="" coords="871,1472,1086,1497"/>
<area shape="poly" title=" " alt="" coords="382,1235,404,1247,423,1263,434,1280,436,1296,439,1311,447,1327,494,1372,537,1398,587,1416,650,1435,705,1451,763,1462,870,1476,870,1481,762,1467,704,1456,649,1440,585,1421,535,1403,490,1376,443,1330,434,1313,431,1297,429,1282,419,1266,401,1251,380,1240"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="682,740,814,781"/>
<area shape="poly" title=" " alt="" coords="830,765,1155,793,1155,798,829,770"/>
<area shape="rect" href="classllvm_1_1SmallVectorImpl.html" title="This class consists of common code factored out of the SmallVector class to reduce code duplication b..." alt="" coords="240,902,421,928"/>
<area shape="poly" title=" " alt="" coords="436,923,492,926,547,925,593,919,624,906,634,895,638,883,637,856,635,827,638,812,647,797,662,784,680,774,683,778,666,788,651,801,643,814,640,828,642,856,643,884,638,897,627,910,595,924,547,930,492,931,435,928"/>
<area shape="rect" href="structllvm_1_1SmallVectorStorage.html" title="Storage for the SmallVector elements." alt="" coords="246,952,415,993"/>
<area shape="poly" title=" " alt="" coords="429,969,545,959,593,948,624,932,635,917,640,901,637,869,633,834,637,816,647,797,662,783,680,773,683,778,666,788,651,801,642,818,638,834,642,868,645,902,640,919,627,936,595,953,545,964,430,974"/>
<area shape="poly" title=" " alt="" coords="2148,683,2236,683,2236,688,2148,688"/>
<area shape="poly" title=" " alt="" coords="1721,1028,1823,965,1880,921,1932,872,1968,825,1999,776,2037,698,2041,700,2003,778,1973,828,1936,875,1883,925,1826,969,1724,1033"/>
<area shape="poly" title=" " alt="" coords="1773,1048,1973,1048,1973,1054,1773,1054"/>
<area shape="poly" title=" " alt="" coords="1312,1155,1354,1146,1454,1125,1553,1099,1651,1062,1652,1067,1554,1104,1455,1130,1355,1151,1314,1160"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="664,1293,832,1334"/>
<area shape="poly" title=" " alt="" coords="796,1283,823,1259,844,1230,852,1202,854,1164,849,1073,848,985,854,949,869,923,914,916,1018,909,1327,896,1637,885,1787,876,1828,860,1867,838,1938,787,1994,736,2031,697,2035,701,1998,740,1941,791,1870,843,1830,865,1789,882,1637,890,1327,901,1018,915,915,922,872,928,859,951,853,985,855,1073,859,1164,857,1203,849,1232,827,1262,800,1287"/>
<area shape="poly" title=" " alt="" coords="822,1339,848,1356,856,1365,860,1374,864,1381,872,1387,901,1400,928,1407,975,1408,1086,1387,1225,1369,1335,1350,1385,1336,1436,1314,1491,1283,1552,1241,1597,1197,1632,1147,1658,1099,1674,1063,1679,1066,1663,1101,1637,1150,1601,1201,1555,1245,1494,1288,1439,1319,1387,1341,1336,1356,1226,1374,1086,1392,975,1414,927,1412,900,1405,869,1392,860,1385,856,1376,852,1368,845,1360,819,1343"/>
<area shape="poly" title=" " alt="" coords="847,1308,982,1299,1042,1292,1085,1281,1126,1261,1163,1234,1217,1185,1220,1189,1166,1238,1129,1265,1087,1286,1043,1297,982,1305,847,1314"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="5,1317,190,1358"/>
<area shape="poly" title=" " alt="" coords="205,1332,421,1326,663,1315,664,1320,421,1331,205,1338"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="246,1276,414,1317"/>
<area shape="poly" title=" " alt="" coords="204,1316,245,1309,246,1314,205,1321"/>
<area shape="poly" title=" " alt="" coords="429,1298,664,1308,663,1313,429,1303"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="649,1370,847,1426"/>
<area shape="poly" title=" " alt="" coords="861,1416,1005,1432,1090,1437,1181,1437,1276,1432,1371,1420,1464,1399,1553,1368,1680,1308,1729,1279,1772,1247,1812,1211,1850,1169,1932,1055,1959,1007,1982,955,2015,850,2033,759,2041,699,2046,699,2038,759,2020,851,1987,957,1964,1009,1936,1058,1854,1172,1815,1215,1776,1251,1732,1283,1682,1313,1555,1372,1465,1404,1371,1425,1276,1438,1181,1443,1090,1442,1005,1438,861,1421"/>
<area shape="poly" title=" " alt="" coords="861,1397,917,1392,976,1379,1033,1359,1084,1328,1094,1317,1097,1306,1100,1292,1108,1278,1133,1249,1160,1223,1209,1185,1213,1189,1164,1227,1136,1253,1112,1280,1105,1294,1102,1307,1098,1320,1088,1332,1035,1364,977,1385,918,1397,862,1403"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="252,1497,408,1552"/>
<area shape="poly" title=" " alt="" coords="423,1539,471,1543,522,1542,575,1535,624,1520,657,1501,685,1476,727,1424,731,1427,689,1480,660,1505,626,1525,576,1540,523,1547,471,1548,423,1544"/>
<area shape="poly" title=" " alt="" coords="805,1075,943,1043,1026,1028,1110,1016,1234,1007,1332,1007,1429,1015,1554,1028,1607,1035,1606,1041,1553,1034,1429,1020,1332,1012,1235,1012,1110,1022,1027,1033,944,1048,806,1080"/>
<area shape="poly" title=" " alt="" coords="806,1092,959,1104,1034,1114,1087,1127,1100,1137,1111,1146,1148,1159,1146,1164,1109,1151,1096,1141,1085,1132,1033,1119,958,1109,806,1098"/>
<area shape="poly" title=" " alt="" coords="708,1063,721,1056,748,1053,772,1055,786,1061,790,1071,783,1081,779,1078,785,1070,783,1065,770,1060,748,1058,722,1061,711,1068"/>
<area shape="rect" title=" " alt="" coords="1145,1031,1319,1071"/>
<area shape="poly" title=" " alt="" coords="1334,1048,1607,1048,1607,1054,1334,1054"/>
<area shape="rect" title=" " alt="" coords="1110,1096,1354,1137"/>
<area shape="poly" title=" " alt="" coords="1369,1095,1553,1069,1606,1061,1607,1066,1554,1074,1369,1100"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1605,716,1761,741"/>
<area shape="poly" title=" " alt="" coords="1775,728,1853,726,1934,717,2008,697,2009,702,1934,722,1853,731,1775,733"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="1629,765,1737,791"/>
<area shape="poly" title=" " alt="" coords="1751,775,1839,768,1887,760,1933,747,1984,724,2025,697,2028,701,1987,728,1935,753,1888,765,1840,773,1751,780"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1616,434,1750,460"/>
<area shape="poly" title=" " alt="" coords="1765,445,1863,452,1906,460,1935,471,1961,493,1982,519,2014,576,2034,631,2044,672,2039,673,2029,633,2010,578,1978,522,1957,497,1933,476,1904,465,1862,457,1764,450"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1609,602,1757,628"/>
<area shape="poly" title=" " alt="" coords="1768,629,1977,670,1975,675,1767,634"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1155,584,1309,609"/>
<area shape="poly" title=" " alt="" coords="1324,597,1608,609,1608,615,1324,603"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1178,534,1286,560"/>
<area shape="poly" title=" " alt="" coords="1302,551,1420,565,1554,584,1626,599,1625,604,1553,590,1419,570,1301,556"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1596,504,1770,529"/>
<area shape="poly" title=" " alt="" coords="1785,520,1872,530,1909,537,1935,547,1972,575,2003,610,2040,671,2036,674,1998,613,1969,579,1933,552,1907,543,1871,535,1784,525"/>
<area shape="rect" title=" " alt="" coords="1578,553,1788,579"/>
<area shape="poly" title=" " alt="" coords="1803,563,1870,573,1935,593,1966,610,1994,631,2035,671,2031,674,1991,635,1963,614,1933,597,1869,578,1802,568"/>
<area shape="poly" title=" " alt="" coords="1496,458,1533,436,1577,419,1677,397,1757,389,1796,392,1837,399,1935,427,1995,451,2054,482,2110,516,2162,553,2247,621,2301,670,2298,674,2244,625,2159,557,2107,521,2052,487,1993,456,1933,432,1836,404,1795,397,1757,395,1677,402,1578,424,1536,441,1499,462"/>
<area shape="poly" title=" " alt="" coords="2063,1024,2301,697,2306,700,2068,1027"/>
<area shape="rect" href="classllvm_1_1ReadyQueue.html" title="Helpers for implementing custom MachineSchedStrategy classes." alt="" coords="1618,1522,1748,1548"/>
<area shape="poly" title=" " alt="" coords="1735,1550,1783,1561,1836,1565,1862,1563,1888,1557,1911,1547,1932,1531,1938,1522,1942,1504,1946,1452,1945,1306,1943,1158,1947,1104,1956,1074,1971,1061,1974,1065,1960,1076,1952,1105,1949,1158,1951,1306,1951,1452,1947,1505,1942,1523,1936,1535,1914,1551,1890,1562,1863,1568,1836,1570,1782,1566,1734,1555"/>
<area shape="poly" title=" " alt="" coords="1101,1487,1326,1493,1587,1493,1709,1489,1814,1481,1891,1468,1917,1460,1932,1450,1941,1438,1947,1421,1953,1377,1951,1324,1946,1266,1938,1153,1942,1107,1947,1088,1956,1073,1971,1061,1974,1065,1960,1077,1952,1090,1947,1108,1943,1153,1951,1266,1956,1324,1958,1378,1952,1422,1946,1440,1936,1454,1919,1465,1892,1473,1814,1486,1710,1494,1588,1498,1326,1498,1101,1492"/>
<area shape="rect" title=" " alt="" coords="1987,1088,2104,1113"/>
<area shape="poly" title=" " alt="" coords="2117,1083,2132,1074,2176,1031,2212,980,2242,925,2265,869,2295,766,2309,698,2314,700,2301,767,2270,870,2246,927,2217,983,2180,1034,2135,1078,2120,1088"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae8dd2d1a734d828faa812af4a9a135e3" id="r_ae8dd2d1a734d828faa812af4a9a135e3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:ae8dd2d1a734d828faa812af4a9a135e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e2225e71c3b7d40575a2ab9bfffc78" id="r_ac8e2225e71c3b7d40575a2ab9bfffc78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8e2225e71c3b7d40575a2ab9bfffc78">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac8e2225e71c3b7d40575a2ab9bfffc78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the per-region scheduling policy.  <br /></td></tr>
<tr class="separator:ac8e2225e71c3b7d40575a2ab9bfffc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8329c2fe0a6267d1e0f94dc4aecc5892" id="r_a8329c2fe0a6267d1e0f94dc4aecc5892"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8329c2fe0a6267d1e0f94dc4aecc5892">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a8329c2fe0a6267d1e0f94dc4aecc5892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ad1eb71432f2b381687717ced8b052" id="r_ab1ad1eb71432f2b381687717ced8b052"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1ad1eb71432f2b381687717ced8b052">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab1ad1eb71432f2b381687717ced8b052"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <br /></td></tr>
<tr class="separator:ab1ad1eb71432f2b381687717ced8b052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada10b0f311c10e4c89f7449fdd38b965" id="r_ada10b0f311c10e4c89f7449fdd38b965"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada10b0f311c10e4c89f7449fdd38b965">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ada10b0f311c10e4c89f7449fdd38b965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <br /></td></tr>
<tr class="separator:ada10b0f311c10e4c89f7449fdd38b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8cddd2ea015f8177a8395035f87e332" id="r_aa8cddd2ea015f8177a8395035f87e332"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa8cddd2ea015f8177a8395035f87e332">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">dag</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:aa8cddd2ea015f8177a8395035f87e332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <br /></td></tr>
<tr class="separator:aa8cddd2ea015f8177a8395035f87e332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4cc558b6cbcc4e9cea5df915c197e14" id="r_ad4cc558b6cbcc4e9cea5df915c197e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4cc558b6cbcc4e9cea5df915c197e14">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ad4cc558b6cbcc4e9cea5df915c197e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>.  <br /></td></tr>
<tr class="separator:ad4cc558b6cbcc4e9cea5df915c197e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf574ab3455d7292bed998d8ba50bfeb" id="r_adf574ab3455d7292bed998d8ba50bfeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf574ab3455d7292bed998d8ba50bfeb">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:adf574ab3455d7292bed998d8ba50bfeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the scheduler's state after scheduling a node.  <br /></td></tr>
<tr class="separator:adf574ab3455d7292bed998d8ba50bfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc4369e500d02fac8e313e69947b2611" id="r_acc4369e500d02fac8e313e69947b2611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc4369e500d02fac8e313e69947b2611">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:acc4369e500d02fac8e313e69947b2611"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <br /></td></tr>
<tr class="separator:acc4369e500d02fac8e313e69947b2611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779430fb54fa19f8bf9d94d1618bf7f5" id="r_a779430fb54fa19f8bf9d94d1618bf7f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a779430fb54fa19f8bf9d94d1618bf7f5">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a779430fb54fa19f8bf9d94d1618bf7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <br /></td></tr>
<tr class="separator:a779430fb54fa19f8bf9d94d1618bf7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac047246e76df6b86564a6b62c2403aef" id="r_ac047246e76df6b86564a6b62c2403aef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac047246e76df6b86564a6b62c2403aef">registerRoots</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac047246e76df6b86564a6b62c2403aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <br /></td></tr>
<tr class="separator:ac047246e76df6b86564a6b62c2403aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a3d07f24fe972db3fc65bd905a95a5bdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a9b216890fb3108d84248b54044fe2670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a2ecebd8a29fabb301a5799dc4d034667"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a1767939c59515562b576fc23075ef7df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy" id="r_a3a8386beb0371134711bb85e91c5e616"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-methods" name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a0aa33f27fbf7be1e7e53512ceb6de885" id="r_a0aa33f27fbf7be1e7e53512ceb6de885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0aa33f27fbf7be1e7e53512ceb6de885">checkAcyclicLatency</a> ()</td></tr>
<tr class="memdesc:a0aa33f27fbf7be1e7e53512ceb6de885"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic critical path by more cycles than it takes to drain the instruction buffer.  <br /></td></tr>
<tr class="separator:a0aa33f27fbf7be1e7e53512ceb6de885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d12eb20352f092840f7f8df60abe26" id="r_ab0d12eb20352f092840f7f8df60abe26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0d12eb20352f092840f7f8df60abe26">initCandidate</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Cand</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> AtTop, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TempTracker</a>)</td></tr>
<tr class="separator:ab0d12eb20352f092840f7f8df60abe26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daa2196d1142e51ae46f49b1bc0000" id="r_a86daa2196d1142e51ae46f49b1bc0000"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a86daa2196d1142e51ae46f49b1bc0000">tryCandidate</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Cand</a>, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">TryCand</a>, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">Zone</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86daa2196d1142e51ae46f49b1bc0000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply a set of heuristics to a new candidate.  <br /></td></tr>
<tr class="separator:a86daa2196d1142e51ae46f49b1bc0000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef82bce77971408815c3b90979188d1e" id="r_aef82bce77971408815c3b90979188d1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef82bce77971408815c3b90979188d1e">pickNodeBidirectional</a> (<a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:aef82bce77971408815c3b90979188d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <br /></td></tr>
<tr class="separator:aef82bce77971408815c3b90979188d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9779ec3011b4547f9a509af82d87a6e" id="r_ad9779ec3011b4547f9a509af82d87a6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9779ec3011b4547f9a509af82d87a6e">pickNodeFromQueue</a> (<a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Zone</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ZonePolicy</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Candidate)</td></tr>
<tr class="memdesc:ad9779ec3011b4547f9a509af82d87a6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate from the queue.  <br /></td></tr>
<tr class="separator:ad9779ec3011b4547f9a509af82d87a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04f609cdff2331741525e5328836598" id="r_ad04f609cdff2331741525e5328836598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad04f609cdff2331741525e5328836598">reschedulePhysReg</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isTop)</td></tr>
<tr class="separator:ad04f609cdff2331741525e5328836598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase" id="r_abf7a31296b8d3ede091a25b7777c3a15"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#abf7a31296b8d3ede091a25b7777c3a15">GenericSchedulerBase</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)</td></tr>
<tr class="separator:abf7a31296b8d3ede091a25b7777c3a15 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase" id="r_a8668556014566994c07b21391762551b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a> (<a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;Policy, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsPostRA</a>, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CurrZone</a>, <a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">OtherZone</a>)</td></tr>
<tr class="memdesc:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html" title="Policy for scheduling the next instruction in the candidate&#39;s zone.">CandPolicy</a> given a scheduling zone given the current resources and latencies inside and outside the zone.  <br /></td></tr>
<tr class="separator:a8668556014566994c07b21391762551b inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase" id="r_a0fc28b204833d49b88dbeceb366b7439"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Cand</a>)</td></tr>
<tr class="separator:a0fc28b204833d49b88dbeceb366b7439 inherit pro_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pro-attribs" name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a75edfd9bb13c765b11b0b400cbe2aaed" id="r_a75edfd9bb13c765b11b0b400cbe2aaed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a75edfd9bb13c765b11b0b400cbe2aaed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67813956a4d16d9f7403ca4462c0d9ae" id="r_a67813956a4d16d9f7403ca4462c0d9ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a></td></tr>
<tr class="separator:a67813956a4d16d9f7403ca4462c0d9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253bc2bd1ae8e7f36e0c3c1c9bb67367" id="r_a253bc2bd1ae8e7f36e0c3c1c9bb67367"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a></td></tr>
<tr class="separator:a253bc2bd1ae8e7f36e0c3c1c9bb67367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3763f96e92009d4dc101837627fff3bd" id="r_a3763f96e92009d4dc101837627fff3bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3763f96e92009d4dc101837627fff3bd">Bot</a></td></tr>
<tr class="separator:a3763f96e92009d4dc101837627fff3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cc1a55125b89319e048d24625a2925" id="r_a33cc1a55125b89319e048d24625a2925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33cc1a55125b89319e048d24625a2925">TopCand</a></td></tr>
<tr class="memdesc:a33cc1a55125b89319e048d24625a2925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Candidate last picked from Top boundary.  <br /></td></tr>
<tr class="separator:a33cc1a55125b89319e048d24625a2925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190c2995c11bd6de755bbd8311a8f176" id="r_a190c2995c11bd6de755bbd8311a8f176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a190c2995c11bd6de755bbd8311a8f176">BotCand</a></td></tr>
<tr class="memdesc:a190c2995c11bd6de755bbd8311a8f176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Candidate last picked from Bot boundary.  <br /></td></tr>
<tr class="separator:a190c2995c11bd6de755bbd8311a8f176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase" id="r_ad0f9f52bf2f7c54d9546cedd1c47ef45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a></td></tr>
<tr class="separator:ad0f9f52bf2f7c54d9546cedd1c47ef45 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase" id="r_a9730ea0068843718868a8667f52e3680"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a9730ea0068843718868a8667f52e3680 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase" id="r_ae9476ffbc2f3f195a2116b13f3186194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:ae9476ffbc2f3f195a2116b13f3186194 inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase" id="r_a3cab76d375dbb626e5179b96f84fd3dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1SchedRemainder.html">SchedRemainder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a></td></tr>
<tr class="separator:a3cab76d375dbb626e5179b96f84fd3dc inherit pro_attribs_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:ae0da1bc94e326020069c0f44170a48d3 inherit pub_types_classllvm_1_1GenericSchedulerBase" id="r_ae0da1bc94e326020069c0f44170a48d3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">CandReason</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a3e5ec7d7634a70f61fd64c3ef22d02f1">Only1</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">PhysReg</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">Cluster</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a8ea4d71243c1b82d5e35065d580c1e49">BotHeightReduce</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ad3c3c8a47c777d0f591ca18eaf7000d4">BotPathReduce</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3afb16e35278ff80f34d2ad9889213b406">TopDepthReduce</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a768a7f66e30d6b2d2d81ab1af56bf6c4">TopPathReduce</a>
, <a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3af9d4eb6d4d0ca011ccbb24f139c9bf73">NextDefUse</a>
, <br />
&#160;&#160;<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>
<br />
 }</td></tr>
<tr class="memdesc:ae0da1bc94e326020069c0f44170a48d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represent the type of <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html" title="Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...">SchedCandidate</a> found within a single queue.  <a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">More...</a><br /></td></tr>
<tr class="separator:ae0da1bc94e326020069c0f44170a48d3 inherit pub_types_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1GenericSchedulerBase"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1GenericSchedulerBase')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1GenericSchedulerBase.html">llvm::GenericSchedulerBase</a></td></tr>
<tr class="memitem:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase" id="r_a9df77ae80f822b788cb2464992a05bc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1GenericSchedulerBase.html#a9df77ae80f822b788cb2464992a05bc1">getReasonStr</a> (<a class="el" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> Reason)</td></tr>
<tr class="separator:a9df77ae80f822b788cb2464992a05bc1 inherit pub_static_methods_classllvm_1_1GenericSchedulerBase"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1GenericScheduler.html" title="GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule.">GenericScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00940">940</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ae8dd2d1a734d828faa812af4a9a135e3" name="ae8dd2d1a734d828faa812af4a9a135e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8dd2d1a734d828faa812af4a9a135e3">&#9670;&#160;</a></span>GenericScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::GenericScheduler::GenericScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00942">942</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a0aa33f27fbf7be1e7e53512ceb6de885" name="a0aa33f27fbf7be1e7e53512ceb6de885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa33f27fbf7be1e7e53512ceb6de885">&#9670;&#160;</a></span>checkAcyclicLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::checkAcyclicLatency </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set IsAcyclicLatencyLimited if the acyclic path is longer than the cyclic critical path by more cycles than it takes to drain the instruction buffer. </p>
<p>We estimate an upper bounds on in-flight instructions as:</p>
<p>CyclesPerIteration = max( CyclicPath, Loop-Resource-Height ) InFlightIterations = AcyclicPath / CyclesPerIteration InFlightResources = InFlightIterations * LoopResources</p>
<p>TODO: <a class="el" href="namespacellvm_1_1Check.html">Check</a> execution resources in addition to IssueCount. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02860">2860</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00580">llvm::SchedRemainder::CriticalPath</a>, <a class="el" href="MachineScheduler_8h_source.html#l00581">llvm::SchedRemainder::CyclicCritPath</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00156">llvm::TargetSchedModel::getLatencyFactor()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00161">llvm::TargetSchedModel::getMicroOpBufferSize()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00150">llvm::TargetSchedModel::getMicroOpFactor()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00586">llvm::SchedRemainder::IsAcyclicLatencyLimited</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00900">llvm::GenericSchedulerBase::Rem</a>, <a class="el" href="MachineScheduler_8h_source.html#l00584">llvm::SchedRemainder::RemIssueCount</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00897">llvm::GenericSchedulerBase::SchedModel</a>.</p>

</div>
</div>
<a id="a8329c2fe0a6267d1e0f94dc4aecc5892" name="a8329c2fe0a6267d1e0f94dc4aecc5892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8329c2fe0a6267d1e0f94dc4aecc5892">&#9670;&#160;</a></span>dumpPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::dumpPolicy </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02840">2840</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>.</p>

</div>
</div>
<a id="ab0d12eb20352f092840f7f8df60abe26" name="ab0d12eb20352f092840f7f8df60abe26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d12eb20352f092840f7f8df60abe26">&#9670;&#160;</a></span>initCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::initCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Cand</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>AtTop</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TempTracker</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02995">2995</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a54ba3e13db9b9b69e1207e91a66e852b">llvm::TargetRegisterInfo::getRegPressureSetName()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01161">llvm::RegPressureTracker::getUpwardPressureDelta()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00898">llvm::GenericSchedulerBase::TRI</a>, and <a class="el" href="namespacellvm.html#a4d101d816188a045c0b595a6a2c5d3a3">llvm::VerifyScheduling</a>.</p>

</div>
</div>
<a id="aa8cddd2ea015f8177a8395035f87e332" name="aa8cddd2ea015f8177a8395035f87e332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8cddd2ea015f8177a8395035f87e332">&#9670;&#160;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *</td>          <td class="paramname"><span class="paramname"><em>DAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02758">2758</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00092">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00083">llvm::TargetSchedModel::getInstrItineraries()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00262">llvm::ScheduleDAGInstrs::getSchedModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01929">llvm::SchedRemainder::init()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00900">llvm::GenericSchedulerBase::Rem</a>, <a class="el" href="MachineScheduler_8h_source.html#l00897">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00898">llvm::GenericSchedulerBase::TRI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>.</p>

</div>
</div>
<a id="ac8e2225e71c3b7d40575a2ab9bfffc78" name="ac8e2225e71c3b7d40575a2ab9bfffc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e2225e71c3b7d40575a2ab9bfffc78">&#9670;&#160;</a></span>initPolicy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::initPolicy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>Begin</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>End</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumRegionInstrs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the per-region scheduling policy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02792">2792</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineScheduler_8cpp.html#a589614403a45de30e887d6401dc1be2a">EnableRegPressure</a>, <a class="el" href="namespacellvm.html#a98542fd5228271fa9cfe67ad0d475e59">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#ad4dced5c2de12fa7f45616103bf27671">llvm::ForceTopDown</a>, <a class="el" href="TargetLowering_8h_source.html#l00828">llvm::TargetLoweringBase::getRegClassFor()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getTargetLowering()</a>, <a class="el" href="MachineValueType_8h_source.html#l00040">llvm::MVT::i1</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="TargetLowering_8h_source.html#l00871">llvm::TargetLoweringBase::isTypeLegal()</a>, and <a class="el" href="TargetSubtargetInfo_8h_source.html#l00225">llvm::TargetSubtargetInfo::overrideSchedPolicy()</a>.</p>

</div>
</div>
<a id="ad4cc558b6cbcc4e9cea5df915c197e14" name="ad4cc558b6cbcc4e9cea5df915c197e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4cc558b6cbcc4e9cea5df915c197e14">&#9670;&#160;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * GenericScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03255">3255</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00323">llvm::ScheduleDAGMI::bottom()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00449">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isTopReady()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00264">llvm::SUnit::NodeNum</a>, <a class="el" href="MachineScheduler_8h_source.html#l00322">llvm::ScheduleDAGMI::top()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02749">tracePick()</a>.</p>

</div>
</div>
<a id="aef82bce77971408815c3b90979188d1e" name="aef82bce77971408815c3b90979188d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef82bce77971408815c3b90979188d1e">&#9670;&#160;</a></span>pickNodeBidirectional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * GenericScheduler::pickNodeBidirectional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03176">3176</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::Only1</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02557">llvm::GenericSchedulerBase::setPolicy()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02636">llvm::GenericSchedulerBase::traceCandidate()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02749">tracePick()</a>, and <a class="el" href="namespacellvm.html#a4d101d816188a045c0b595a6a2c5d3a3">llvm::VerifyScheduling</a>.</p>

</div>
</div>
<a id="ad9779ec3011b4547f9a509af82d87a6e" name="ad9779ec3011b4547f9a509af82d87a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9779ec3011b4547f9a509af82d87a6e">&#9670;&#160;</a></span>pickNodeFromQueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Zone</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ZonePolicy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RPTracker</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Cand</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate from the queue. </p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03150">3150</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::NoCand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00897">llvm::GenericSchedulerBase::SchedModel</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02636">llvm::GenericSchedulerBase::traceCandidate()</a>.</p>

</div>
</div>
<a id="ac047246e76df6b86564a6b62c2403aef" name="ac047246e76df6b86564a6b62c2403aef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac047246e76df6b86564a6b62c2403aef">&#9670;&#160;</a></span>registerRoots()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::registerRoots </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU). </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l02888">2888</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00580">llvm::SchedRemainder::CriticalPath</a>, <a class="el" href="MachineScheduler_8h_source.html#l00581">llvm::SchedRemainder::CyclicCritPath</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="namespacellvm.html#a82ab0315644106de03b36f143328179f">llvm::DumpCriticalPathLength</a>, <a class="el" href="MachineScheduler_8cpp.html#a2f23c1bd760a7a5a5acc6e4eb40bd9d9">EnableCyclicPath</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00878">llvm::errs()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00161">llvm::TargetSchedModel::getMicroOpBufferSize()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8h_source.html#l00900">llvm::GenericSchedulerBase::Rem</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00897">llvm::GenericSchedulerBase::SchedModel</a>.</p>

</div>
</div>
<a id="a779430fb54fa19f8bf9d94d1618bf7f5" name="a779430fb54fa19f8bf9d94d1618bf7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a779430fb54fa19f8bf9d94d1618bf7f5">&#9670;&#160;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::GenericScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00974">974</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00991">Bot</a>, <a class="el" href="MachineScheduler_8h_source.html#l00996">BotCand</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02130">llvm::SchedBoundary::releaseNode()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00853">llvm::GenericSchedulerBase::SchedCandidate::SU</a>.</p>

</div>
</div>
<a id="acc4369e500d02fac8e313e69947b2611" name="acc4369e500d02fac8e313e69947b2611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc4369e500d02fac8e313e69947b2611">&#9670;&#160;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::GenericScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00966">966</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02130">llvm::SchedBoundary::releaseNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00853">llvm::GenericSchedulerBase::SchedCandidate::SU</a>, <a class="el" href="MachineScheduler_8h_source.html#l00990">Top</a>, <a class="el" href="MachineScheduler_8h_source.html#l00994">TopCand</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="ad04f609cdff2331741525e5328836598" name="ad04f609cdff2331741525e5328836598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad04f609cdff2331741525e5328836598">&#9670;&#160;</a></span>reschedulePhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::reschedulePhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>isTop</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03300">3300</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00053">llvm::SDep::Data</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01160">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00716">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="adf574ab3455d7292bed998d8ba50bfeb" name="adf574ab3455d7292bed998d8ba50bfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf574ab3455d7292bed998d8ba50bfeb">&#9670;&#160;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *</td>          <td class="paramname"><span class="paramname"><em>SU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsTopNode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the scheduler's state after scheduling a node. </p>
<p>This is the same node that was just returned by <a class="el" href="#ad4cc558b6cbcc4e9cea5df915c197e14" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy.">pickNode()</a>. However, <a class="el" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...">ScheduleDAGMILive</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> does.</p>
<p>FIXME: Eventually, we may bundle physreg copies rather than rescheduling them here. See comments in biasPhysReg. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03331">3331</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00280">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00279">llvm::SUnit::hasPhysRegUses</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="ada10b0f311c10e4c89f7449fdd38b965" name="ada10b0f311c10e4c89f7449fdd38b965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada10b0f311c10e4c89f7449fdd38b965">&#9670;&#160;</a></span>shouldTrackLaneMasks()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::GenericScheduler::shouldTrackLaneMasks </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if lanemasks should be tracked. </p>
<p>LaneMask tracking is necessary to reorder independent subregister defs for the same vreg. This has to be enabled in combination with <a class="el" href="#ab1ad1eb71432f2b381687717ced8b052" title="Check if pressure tracking is needed before building the DAG and initializing this strategy.">shouldTrackPressure()</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00956">956</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00987">RegionPolicy</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00178">llvm::MachineSchedPolicy::ShouldTrackLaneMasks</a>.</p>

</div>
</div>
<a id="ab1ad1eb71432f2b381687717ced8b052" name="ab1ad1eb71432f2b381687717ced8b052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ad1eb71432f2b381687717ced8b052">&#9670;&#160;</a></span>shouldTrackPressure()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::GenericScheduler::shouldTrackPressure </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy. </p>
<p>Called after initPolicy. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00952">952</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00987">RegionPolicy</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00175">llvm::MachineSchedPolicy::ShouldTrackPressure</a>.</p>

</div>
</div>
<a id="a86daa2196d1142e51ae46f49b1bc0000" name="a86daa2196d1142e51ae46f49b1bc0000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86daa2196d1142e51ae46f49b1bc0000">&#9670;&#160;</a></span>tryCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> GenericScheduler::tryCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Cand</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TryCand</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *</td>          <td class="paramname"><span class="paramname"><em>Zone</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Apply a set of heuristics to a new candidate. </p>
<p>Heuristics are currently hierarchical. This may be more efficient than a graduated cost model because we don't need to evaluate all aspects of the model for each node in the queue. But it's really done to make the heuristics easier to debug and statistically analyze.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Cand</td><td>provides the policy and current best candidate. </td></tr>
    <tr><td class="paramname">TryCand</td><td>refers to the next <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> candidate, otherwise uninitialized. </td></tr>
    <tr><td class="paramname">Zone</td><td>describes the scheduled zone that we are extending, or nullptr </td></tr>
  </table>
  </dd>
</dl>

<p>Reimplemented in <a class="el" href="classllvm_1_1PPCPreRASchedStrategy.html#afa4a97573c33fa48f874ebb36647560d">llvm::PPCPreRASchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8cpp_source.html#l03042">3042</a> of file <a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8cpp_source.html#l02958">llvm::biasPhysReg()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::Cluster</a>, <a class="el" href="MachineScheduler_8h_source.html#l00344">llvm::ScheduleDAGMI::getNextClusterPred()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00346">llvm::ScheduleDAGMI::getNextClusterSucc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02947">llvm::getWeakLeft()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00586">llvm::SchedRemainder::IsAcyclicLatencyLimited</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineScheduler_8h_source.html#l00804">llvm::GenericSchedulerBase::NodeOrder</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::PhysReg</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::RegCritical</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::RegExcess</a>, <a class="el" href="MachineScheduler_8h_source.html#l00803">llvm::GenericSchedulerBase::RegMax</a>, <a class="el" href="MachineScheduler_8h_source.html#l00900">llvm::GenericSchedulerBase::Rem</a>, <a class="el" href="MachineScheduler_8h_source.html#l00803">llvm::GenericSchedulerBase::ResourceDemand</a>, <a class="el" href="MachineScheduler_8h_source.html#l00803">llvm::GenericSchedulerBase::ResourceReduce</a>, <a class="el" href="MachineScheduler_8h_source.html#l00897">llvm::GenericSchedulerBase::SchedModel</a>, <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::Stall</a>, <a class="el" href="MachineScheduler_8h_source.html#l00898">llvm::GenericSchedulerBase::TRI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02707">llvm::tryGreater()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02723">llvm::tryLatency()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02691">llvm::tryLess()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02908">llvm::tryPressure()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00802">llvm::GenericSchedulerBase::Weak</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCMachineScheduler_8cpp_source.html#l00049">llvm::PPCPreRASchedStrategy::tryCandidate()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a3763f96e92009d4dc101837627fff3bd" name="a3763f96e92009d4dc101837627fff3bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3763f96e92009d4dc101837627fff3bd">&#9670;&#160;</a></span>Bot</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> llvm::GenericScheduler::Bot</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00991">991</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00974">releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a190c2995c11bd6de755bbd8311a8f176" name="a190c2995c11bd6de755bbd8311a8f176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190c2995c11bd6de755bbd8311a8f176">&#9670;&#160;</a></span>BotCand</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> llvm::GenericScheduler::BotCand</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Candidate last picked from Bot boundary. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00996">996</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00974">releaseBottomNode()</a>.</p>

</div>
</div>
<a id="a75edfd9bb13c765b11b0b400cbe2aaed" name="a75edfd9bb13c765b11b0b400cbe2aaed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75edfd9bb13c765b11b0b400cbe2aaed">&#9670;&#160;</a></span>DAG</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>* llvm::GenericScheduler::DAG = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00985">985</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00031">llvm::GCNMaxOccupancySchedStrategy::initialize()</a>, and <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>.</p>

</div>
</div>
<a id="a67813956a4d16d9f7403ca4462c0d9ae" name="a67813956a4d16d9f7403ca4462c0d9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67813956a4d16d9f7403ca4462c0d9ae">&#9670;&#160;</a></span>RegionPolicy</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1MachineSchedPolicy.html">MachineSchedPolicy</a> llvm::GenericScheduler::RegionPolicy</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00987">987</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00956">shouldTrackLaneMasks()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00952">shouldTrackPressure()</a>.</p>

</div>
</div>
<a id="a253bc2bd1ae8e7f36e0c3c1c9bb67367" name="a253bc2bd1ae8e7f36e0c3c1c9bb67367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253bc2bd1ae8e7f36e0c3c1c9bb67367">&#9670;&#160;</a></span>Top</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> llvm::GenericScheduler::Top</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00990">990</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00966">releaseTopNode()</a>.</p>

</div>
</div>
<a id="a33cc1a55125b89319e048d24625a2925" name="a33cc1a55125b89319e048d24625a2925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cc1a55125b89319e048d24625a2925">&#9670;&#160;</a></span>TopCand</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> llvm::GenericScheduler::TopCand</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Candidate last picked from Top boundary. </p>

<p class="definition">Definition at line <a class="el" href="MachineScheduler_8h_source.html#l00994">994</a> of file <a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00250">llvm::GCNMaxOccupancySchedStrategy::pickNode()</a>, and <a class="el" href="MachineScheduler_8h_source.html#l00966">releaseTopNode()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineScheduler_8h_source.html">MachineScheduler.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineScheduler_8cpp_source.html">MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:39 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
