#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb 17 14:53:38 2023
# Process ID: 8281
# Current directory: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_adc_i2c_controller_0_0_synth_1
# Command line: vivado -log top_level_adc_i2c_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_adc_i2c_controller_0_0.tcl
# Log file: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_adc_i2c_controller_0_0_synth_1/top_level_adc_i2c_controller_0_0.vds
# Journal file: /home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_adc_i2c_controller_0_0_synth_1/vivado.jou
# Running On: Alienware, OS: Linux, CPU Frequency: 2592.007 MHz, CPU Physical cores: 6, Host memory: 8190 MB
#-----------------------------------------------------------
source top_level_adc_i2c_controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1700.695 ; gain = 86.992 ; free physical = 112 ; free virtual = 4504
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_level_adc_i2c_controller_0_0
Command: synth_design -top top_level_adc_i2c_controller_0_0 -part xc7z010clg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8354
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.121 ; gain = 374.770 ; free physical = 124 ; free virtual = 2973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1417.417; parent = 1255.805; children = 161.612
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3081.035; parent = 2115.121; children = 965.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_adc_i2c_controller_0_0' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:71]
ERROR: [Synth 8-690] width mismatch in assignment; target has 3 bits, source has 8 bits [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:108]
ERROR: [Synth 8-285] failed synthesizing module 'top_level_adc_i2c_controller_0_0' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:71]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2182.090 ; gain = 441.738 ; free physical = 117 ; free virtual = 2820
Synthesis current peak Physical Memory [PSS] (MB): peak = 1505.547; parent = 1345.992; children = 161.612
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.004; parent = 2183.090; children = 965.914
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 14:54:06 2023...
