// Seed: 2505456747
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1
    , id_3,
    output logic id_2
);
  logic id_4;
  type_8(
      id_0, id_1, 1'h0
  );
endmodule
