# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ./test.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying modelsim.ini
#        
# 
# vlog     	../../src/async_fifo.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:50:24 on Nov 15,2023
# vlog -reportprogress 300 ../../src/async_fifo.v 
# -- Compiling module async_fifo
# 
# Top level modules:
# 	async_fifo
# End time: 01:50:24 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     	../../sim/tb_src/tb_async_fifo.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 01:50:24 on Nov 15,2023
# vlog -reportprogress 300 ../../sim/tb_src/tb_async_fifo.sv 
# -- Compiling module tb_async_fifo
# 
# Top level modules:
# 	tb_async_fifo
# End time: 01:50:24 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# set rnd_seed [clock seconds]
# 1699984224
# 
# vsim -t 1ps -L rtl_work -L work +SEED=${rnd_seed} -voptargs="+acc" tb_async_fifo
# vsim -t 1ps -L rtl_work -L work "+SEED=1699984224" -voptargs=""+acc"" tb_async_fifo 
# Start time: 01:50:24 on Nov 15,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_async_fifo(fast)
# Loading work.async_fifo(fast)
# 
# do wave.do
# 
# run -all
# ** Note: $finish    : ../../sim/tb_src/tb_async_fifo.sv(162)
#    Time: 8151 ns  Iteration: 1  Instance: /tb_async_fifo
# 1
# Break in Module tb_async_fifo at ../../sim/tb_src/tb_async_fifo.sv line 162
add wave -position insertpoint sim:/tb_async_fifo/inst_async_fifo/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_async_fifo(fast)
# Loading work.async_fifo(fast)
run -all
# ** Note: $finish    : ../../sim/tb_src/tb_async_fifo.sv(162)
#    Time: 8151 ns  Iteration: 1  Instance: /tb_async_fifo
# 1
# Break in Module tb_async_fifo at ../../sim/tb_src/tb_async_fifo.sv line 162
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/Desktop/Design/FPGA_Project/FIFO/async_fifo/rtl/sim/sim_modelsim/wave.do
# End time: 19:09:39 on Nov 15,2023, Elapsed time: 17:19:15
# Errors: 1, Warnings: 0
