///Register `CIDR1` reader
pub struct R(crate::R<CIDR1_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CIDR1_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CIDR1_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CIDR1_SPEC>) -> Self {
        R(reader)
    }
}
///Field `PREAMBLE` reader - component identification bits \[11:8\]
pub type PREAMBLE_R = crate::FieldReader<u8, u8>;
///Field `CLASS` reader - component identification bits \[15:12\]
///- component class
pub type CLASS_R = crate::FieldReader<u8, u8>;
impl R {
    ///Bits 0:3 - component identification bits \[11:8\]
    #[inline(always)]
    pub fn preamble(&self) -> PREAMBLE_R {
        PREAMBLE_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 4:7 - component identification bits \[15:12\]
    ///- component class
    #[inline(always)]
    pub fn class(&self) -> CLASS_R {
        CLASS_R::new(((self.bits >> 4) & 0x0f) as u8)
    }
}
///Debug MCU CoreSight component identity register 1
///
///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [cidr1](index.html) module
pub struct CIDR1_SPEC;
impl crate::RegisterSpec for CIDR1_SPEC {
    type Ux = u32;
}
///`read()` method returns [cidr1::R](R) reader structure
impl crate::Readable for CIDR1_SPEC {
    type Reader = R;
}
///`reset()` method sets CIDR1 to value 0xf0
impl crate::Resettable for CIDR1_SPEC {
    const RESET_VALUE: Self::Ux = 0xf0;
}
