// Seed: 2444611328
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = 1 - 1;
  always_comb @(id_5)
    if (id_1) begin
      id_1 = 1;
    end else begin
      disable id_12;
      id_8 = 1;
      $display(id_4, 1, 1, id_9, 1);
    end
  wire id_13;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1
    , id_25,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    output supply0 id_5,
    input wand id_6,
    input tri id_7
    , id_26,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    input wand id_11,
    output supply0 id_12,
    input tri0 id_13,
    input tri0 id_14,
    output tri id_15,
    input tri1 id_16,
    input wire id_17,
    input wor id_18,
    input tri1 id_19,
    input supply1 id_20,
    output wor id_21,
    input wire id_22,
    input supply0 id_23
);
  assign id_15 = 1 == id_11;
  nor (
      id_12,
      id_13,
      id_23,
      id_20,
      id_6,
      id_22,
      id_16,
      id_26,
      id_3,
      id_2,
      id_7,
      id_9,
      id_17,
      id_4,
      id_19
  );
  module_0(
      id_25, id_26, id_26, id_25, id_26, id_25, id_25, id_25, id_26, id_25, id_25
  );
  wire id_27;
endmodule
