============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri May 17 13:59:52 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 39 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.341774s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (73.4%)

RUN-1004 : used memory is 277 MB, reserved memory is 254 MB, peak memory is 283 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[0]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[0] -source  -master_clock clk -multiply_by 5.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96443490631680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4260607557632"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85749022064640"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4256312590336"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_req will be merged to another kept net isp_rd_data_en_reg
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[31] will be merged to another kept net isp_rd_data_reg[31]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[30] will be merged to another kept net isp_rd_data_reg[30]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[29] will be merged to another kept net isp_rd_data_reg[29]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[28] will be merged to another kept net isp_rd_data_reg[28]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[27] will be merged to another kept net isp_rd_data_reg[27]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[26] will be merged to another kept net isp_rd_data_reg[26]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[25] will be merged to another kept net isp_rd_data_reg[25]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[24] will be merged to another kept net isp_rd_data_reg[24]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[23] will be merged to another kept net isp_rd_data_reg[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sdram_top_inst/clk_out is clkc0 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/clk_out as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10023 instances
RUN-0007 : 6184 luts, 2986 seqs, 471 mslices, 250 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 11221 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6667 nets have 2 pins
RUN-1001 : 3262 nets have [3 - 5] pins
RUN-1001 : 774 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 205 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1318     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     637     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 80
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10021 instances, 6184 luts, 2986 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47338, tnet num: 11219, tinst num: 10021, tnode num: 57277, tedge num: 77349.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.992012s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (69.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.70951e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10021.
PHY-3001 : Level 1 #clusters 1520.
PHY-3001 : End clustering;  0.100179s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (62.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 749278, overlap = 304.281
PHY-3002 : Step(2): len = 646110, overlap = 361.875
PHY-3002 : Step(3): len = 457929, overlap = 492.031
PHY-3002 : Step(4): len = 418737, overlap = 503.031
PHY-3002 : Step(5): len = 332857, overlap = 568.531
PHY-3002 : Step(6): len = 284168, overlap = 615.656
PHY-3002 : Step(7): len = 239593, overlap = 662.156
PHY-3002 : Step(8): len = 204899, overlap = 728.5
PHY-3002 : Step(9): len = 180142, overlap = 771
PHY-3002 : Step(10): len = 160293, overlap = 813.219
PHY-3002 : Step(11): len = 146546, overlap = 825.375
PHY-3002 : Step(12): len = 134101, overlap = 837.312
PHY-3002 : Step(13): len = 120833, overlap = 844.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04029e-06
PHY-3002 : Step(14): len = 135245, overlap = 811.469
PHY-3002 : Step(15): len = 191446, overlap = 664.875
PHY-3002 : Step(16): len = 202237, overlap = 650.469
PHY-3002 : Step(17): len = 201060, overlap = 609.219
PHY-3002 : Step(18): len = 194509, overlap = 599.219
PHY-3002 : Step(19): len = 188214, overlap = 608.469
PHY-3002 : Step(20): len = 182494, overlap = 615.156
PHY-3002 : Step(21): len = 178771, overlap = 616.969
PHY-3002 : Step(22): len = 177014, overlap = 616.719
PHY-3002 : Step(23): len = 174450, overlap = 621.719
PHY-3002 : Step(24): len = 172440, overlap = 626.312
PHY-3002 : Step(25): len = 172146, overlap = 624.031
PHY-3002 : Step(26): len = 170856, overlap = 602.469
PHY-3002 : Step(27): len = 169606, overlap = 608.844
PHY-3002 : Step(28): len = 168727, overlap = 619.188
PHY-3002 : Step(29): len = 167718, overlap = 638.562
PHY-3002 : Step(30): len = 167337, overlap = 665.906
PHY-3002 : Step(31): len = 166198, overlap = 675.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.08058e-06
PHY-3002 : Step(32): len = 172277, overlap = 673
PHY-3002 : Step(33): len = 184108, overlap = 618.906
PHY-3002 : Step(34): len = 190449, overlap = 592.594
PHY-3002 : Step(35): len = 194548, overlap = 586.031
PHY-3002 : Step(36): len = 195572, overlap = 580.094
PHY-3002 : Step(37): len = 195998, overlap = 572.469
PHY-3002 : Step(38): len = 195233, overlap = 558.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.16117e-06
PHY-3002 : Step(39): len = 206625, overlap = 532.375
PHY-3002 : Step(40): len = 224132, overlap = 514.5
PHY-3002 : Step(41): len = 231834, overlap = 474.312
PHY-3002 : Step(42): len = 235215, overlap = 442.438
PHY-3002 : Step(43): len = 235019, overlap = 417.375
PHY-3002 : Step(44): len = 233463, overlap = 428.094
PHY-3002 : Step(45): len = 231938, overlap = 439.938
PHY-3002 : Step(46): len = 231273, overlap = 438.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.63223e-05
PHY-3002 : Step(47): len = 246614, overlap = 409.969
PHY-3002 : Step(48): len = 267275, overlap = 336.156
PHY-3002 : Step(49): len = 280221, overlap = 304.156
PHY-3002 : Step(50): len = 284059, overlap = 300.344
PHY-3002 : Step(51): len = 283787, overlap = 300.969
PHY-3002 : Step(52): len = 282013, overlap = 310.812
PHY-3002 : Step(53): len = 279498, overlap = 324.219
PHY-3002 : Step(54): len = 278149, overlap = 313.875
PHY-3002 : Step(55): len = 276630, overlap = 307.312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.26447e-05
PHY-3002 : Step(56): len = 293447, overlap = 245.781
PHY-3002 : Step(57): len = 308896, overlap = 210.656
PHY-3002 : Step(58): len = 319058, overlap = 215.781
PHY-3002 : Step(59): len = 324473, overlap = 210.156
PHY-3002 : Step(60): len = 326754, overlap = 205.625
PHY-3002 : Step(61): len = 327590, overlap = 205.969
PHY-3002 : Step(62): len = 327736, overlap = 202.875
PHY-3002 : Step(63): len = 326653, overlap = 197.969
PHY-3002 : Step(64): len = 326120, overlap = 196.719
PHY-3002 : Step(65): len = 325118, overlap = 197
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.52893e-05
PHY-3002 : Step(66): len = 339238, overlap = 182.625
PHY-3002 : Step(67): len = 352072, overlap = 169.781
PHY-3002 : Step(68): len = 356603, overlap = 152.812
PHY-3002 : Step(69): len = 360311, overlap = 146
PHY-3002 : Step(70): len = 363571, overlap = 145.344
PHY-3002 : Step(71): len = 365987, overlap = 155.469
PHY-3002 : Step(72): len = 364819, overlap = 152.781
PHY-3002 : Step(73): len = 364666, overlap = 161.625
PHY-3002 : Step(74): len = 364674, overlap = 159.125
PHY-3002 : Step(75): len = 365101, overlap = 158.062
PHY-3002 : Step(76): len = 364716, overlap = 150.969
PHY-3002 : Step(77): len = 365162, overlap = 154
PHY-3002 : Step(78): len = 364487, overlap = 149.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000130579
PHY-3002 : Step(79): len = 375079, overlap = 145.5
PHY-3002 : Step(80): len = 382281, overlap = 139.719
PHY-3002 : Step(81): len = 383739, overlap = 129.906
PHY-3002 : Step(82): len = 386063, overlap = 125.656
PHY-3002 : Step(83): len = 390362, overlap = 120.469
PHY-3002 : Step(84): len = 393517, overlap = 118.625
PHY-3002 : Step(85): len = 391065, overlap = 126.594
PHY-3002 : Step(86): len = 390620, overlap = 119.625
PHY-3002 : Step(87): len = 391755, overlap = 125.938
PHY-3002 : Step(88): len = 392041, overlap = 116.844
PHY-3002 : Step(89): len = 390095, overlap = 120.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000261157
PHY-3002 : Step(90): len = 398453, overlap = 117.75
PHY-3002 : Step(91): len = 403266, overlap = 117.562
PHY-3002 : Step(92): len = 403774, overlap = 118.031
PHY-3002 : Step(93): len = 404727, overlap = 120.406
PHY-3002 : Step(94): len = 406962, overlap = 117.031
PHY-3002 : Step(95): len = 408502, overlap = 114.594
PHY-3002 : Step(96): len = 407761, overlap = 115.656
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000469043
PHY-3002 : Step(97): len = 412956, overlap = 115.594
PHY-3002 : Step(98): len = 416336, overlap = 111.469
PHY-3002 : Step(99): len = 416297, overlap = 108.031
PHY-3002 : Step(100): len = 418978, overlap = 111.969
PHY-3002 : Step(101): len = 424577, overlap = 101.5
PHY-3002 : Step(102): len = 428595, overlap = 94.125
PHY-3002 : Step(103): len = 427265, overlap = 98.1875
PHY-3002 : Step(104): len = 427207, overlap = 102.625
PHY-3002 : Step(105): len = 428959, overlap = 101.062
PHY-3002 : Step(106): len = 429508, overlap = 103.781
PHY-3002 : Step(107): len = 428248, overlap = 95.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00079267
PHY-3002 : Step(108): len = 431290, overlap = 92.875
PHY-3002 : Step(109): len = 434107, overlap = 88.9688
PHY-3002 : Step(110): len = 434230, overlap = 87.125
PHY-3002 : Step(111): len = 435694, overlap = 90.2188
PHY-3002 : Step(112): len = 438272, overlap = 81.9375
PHY-3002 : Step(113): len = 440093, overlap = 79.25
PHY-3002 : Step(114): len = 439486, overlap = 87.1875
PHY-3002 : Step(115): len = 440134, overlap = 77.1875
PHY-3002 : Step(116): len = 442142, overlap = 70.25
PHY-3002 : Step(117): len = 443709, overlap = 69.2188
PHY-3002 : Step(118): len = 443356, overlap = 68.875
PHY-3002 : Step(119): len = 443568, overlap = 72.875
PHY-3002 : Step(120): len = 444000, overlap = 74.8438
PHY-3002 : Step(121): len = 444282, overlap = 75.5
PHY-3002 : Step(122): len = 444203, overlap = 75.4062
PHY-3002 : Step(123): len = 444535, overlap = 78.1875
PHY-3002 : Step(124): len = 445389, overlap = 78.375
PHY-3002 : Step(125): len = 445611, overlap = 79
PHY-3002 : Step(126): len = 445053, overlap = 83.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00140486
PHY-3002 : Step(127): len = 446899, overlap = 83.6875
PHY-3002 : Step(128): len = 448845, overlap = 77.3125
PHY-3002 : Step(129): len = 449549, overlap = 75.5625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00240235
PHY-3002 : Step(130): len = 451287, overlap = 75.3125
PHY-3002 : Step(131): len = 453334, overlap = 76.9062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014649s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11221.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 606856, over cnt = 1303(3%), over = 7246, worst = 52
PHY-1001 : End global iterations;  0.331047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.7%)

PHY-1001 : Congestion index: top1 = 83.43, top5 = 62.53, top10 = 51.99, top15 = 45.66.
PHY-3001 : End congestion estimation;  0.441997s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391194s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (79.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000157814
PHY-3002 : Step(132): len = 503405, overlap = 29.7812
PHY-3002 : Step(133): len = 506332, overlap = 30.8438
PHY-3002 : Step(134): len = 503913, overlap = 28.0625
PHY-3002 : Step(135): len = 500958, overlap = 26.2812
PHY-3002 : Step(136): len = 499416, overlap = 24.1562
PHY-3002 : Step(137): len = 499257, overlap = 24.4375
PHY-3002 : Step(138): len = 498008, overlap = 23.0312
PHY-3002 : Step(139): len = 497555, overlap = 23.8438
PHY-3002 : Step(140): len = 497891, overlap = 21.5938
PHY-3002 : Step(141): len = 497708, overlap = 20.6875
PHY-3002 : Step(142): len = 495147, overlap = 21.0938
PHY-3002 : Step(143): len = 492585, overlap = 20.6562
PHY-3002 : Step(144): len = 490110, overlap = 18.9688
PHY-3002 : Step(145): len = 487756, overlap = 18.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000315627
PHY-3002 : Step(146): len = 488578, overlap = 17.9375
PHY-3002 : Step(147): len = 491526, overlap = 17.1875
PHY-3002 : Step(148): len = 492687, overlap = 17.6562
PHY-3002 : Step(149): len = 492703, overlap = 18.0938
PHY-3002 : Step(150): len = 493052, overlap = 18.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000631254
PHY-3002 : Step(151): len = 496038, overlap = 19.5938
PHY-3002 : Step(152): len = 503647, overlap = 14.9062
PHY-3002 : Step(153): len = 511395, overlap = 12.6875
PHY-3002 : Step(154): len = 510747, overlap = 13.9375
PHY-3002 : Step(155): len = 508796, overlap = 15.5312
PHY-3002 : Step(156): len = 506710, overlap = 18.0625
PHY-3002 : Step(157): len = 505653, overlap = 19
PHY-3002 : Step(158): len = 506357, overlap = 18.9375
PHY-3002 : Step(159): len = 508492, overlap = 19.625
PHY-3002 : Step(160): len = 508566, overlap = 14.25
PHY-3002 : Step(161): len = 507201, overlap = 12.8438
PHY-3002 : Step(162): len = 505514, overlap = 13.375
PHY-3002 : Step(163): len = 504129, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00106109
PHY-3002 : Step(164): len = 506818, overlap = 14.0625
PHY-3002 : Step(165): len = 508639, overlap = 11.8438
PHY-3002 : Step(166): len = 510600, overlap = 11.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00212219
PHY-3002 : Step(167): len = 512544, overlap = 11.0312
PHY-3002 : Step(168): len = 519208, overlap = 9.625
PHY-3002 : Step(169): len = 524032, overlap = 9.4375
PHY-3002 : Step(170): len = 526434, overlap = 9.34375
PHY-3002 : Step(171): len = 527809, overlap = 10.7812
PHY-3002 : Step(172): len = 527609, overlap = 13
PHY-3002 : Step(173): len = 529497, overlap = 14.9375
PHY-3002 : Step(174): len = 533290, overlap = 17.9688
PHY-3002 : Step(175): len = 534070, overlap = 16.9688
PHY-3002 : Step(176): len = 534122, overlap = 16.6562
PHY-3002 : Step(177): len = 534628, overlap = 17.7812
PHY-3002 : Step(178): len = 535006, overlap = 18.3125
PHY-3002 : Step(179): len = 534244, overlap = 19.875
PHY-3002 : Step(180): len = 533341, overlap = 19.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00424438
PHY-3002 : Step(181): len = 533644, overlap = 18.1875
PHY-3002 : Step(182): len = 534817, overlap = 17.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/11221.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 637704, over cnt = 1742(4%), over = 7556, worst = 44
PHY-1001 : End global iterations;  0.390093s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (44.1%)

PHY-1001 : Congestion index: top1 = 79.35, top5 = 58.98, top10 = 50.50, top15 = 45.59.
PHY-3001 : End congestion estimation;  0.508922s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414943s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013877
PHY-3002 : Step(183): len = 530256, overlap = 78.7188
PHY-3002 : Step(184): len = 527086, overlap = 68
PHY-3002 : Step(185): len = 520756, overlap = 68.7812
PHY-3002 : Step(186): len = 514553, overlap = 50.125
PHY-3002 : Step(187): len = 508112, overlap = 46.25
PHY-3002 : Step(188): len = 502274, overlap = 44.6562
PHY-3002 : Step(189): len = 497679, overlap = 44.3438
PHY-3002 : Step(190): len = 492151, overlap = 47.4062
PHY-3002 : Step(191): len = 488439, overlap = 52.6562
PHY-3002 : Step(192): len = 485076, overlap = 52.375
PHY-3002 : Step(193): len = 481946, overlap = 53.0625
PHY-3002 : Step(194): len = 479082, overlap = 60.0312
PHY-3002 : Step(195): len = 476590, overlap = 59.9375
PHY-3002 : Step(196): len = 474319, overlap = 58.8438
PHY-3002 : Step(197): len = 472413, overlap = 54.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000277539
PHY-3002 : Step(198): len = 473028, overlap = 54.625
PHY-3002 : Step(199): len = 476027, overlap = 51.375
PHY-3002 : Step(200): len = 478517, overlap = 45.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000555078
PHY-3002 : Step(201): len = 482480, overlap = 36.0938
PHY-3002 : Step(202): len = 488254, overlap = 26.75
PHY-3002 : Step(203): len = 488490, overlap = 25.875
PHY-3002 : Step(204): len = 488853, overlap = 24.5
PHY-3002 : Step(205): len = 490398, overlap = 24
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47338, tnet num: 11219, tinst num: 10021, tnode num: 57277, tedge num: 77349.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 228.47 peak overflow 2.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 241/11221.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596232, over cnt = 1825(5%), over = 6316, worst = 36
PHY-1001 : End global iterations;  0.444291s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.3%)

PHY-1001 : Congestion index: top1 = 69.18, top5 = 51.10, top10 = 44.30, top15 = 40.63.
PHY-1001 : End incremental global routing;  0.568883s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (63.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11219 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.505302s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (80.4%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9912 has valid locations, 70 needs to be replaced
PHY-3001 : design contains 10084 instances, 6222 luts, 3011 seqs, 721 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 495979
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9420/11284.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601800, over cnt = 1838(5%), over = 6354, worst = 36
PHY-1001 : End global iterations;  0.072479s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 68.97, top5 = 51.07, top10 = 44.35, top15 = 40.70.
PHY-3001 : End congestion estimation;  0.213589s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47558, tnet num: 11282, tinst num: 10084, tnode num: 57572, tedge num: 77663.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11282 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.157873s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (67.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 495625, overlap = 0
PHY-3002 : Step(207): len = 495650, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9437/11284.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 601160, over cnt = 1855(5%), over = 6371, worst = 36
PHY-1001 : End global iterations;  0.072033s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (65.1%)

PHY-1001 : Congestion index: top1 = 69.09, top5 = 51.11, top10 = 44.38, top15 = 40.76.
PHY-3001 : End congestion estimation;  0.218092s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (86.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11282 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434394s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (57.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000678241
PHY-3002 : Step(208): len = 495568, overlap = 24.5625
PHY-3002 : Step(209): len = 495812, overlap = 24.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00135648
PHY-3002 : Step(210): len = 495777, overlap = 24.1875
PHY-3002 : Step(211): len = 495938, overlap = 24.125
PHY-3001 : Final: Len = 495938, Over = 24.125
PHY-3001 : End incremental placement;  2.337204s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (62.8%)

OPT-1001 : Total overflow 229.50 peak overflow 2.62
OPT-1001 : End high-fanout net optimization;  3.640989s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (66.5%)

OPT-1001 : Current memory(MB): used = 517, reserve = 503, peak = 526.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9428/11284.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 600896, over cnt = 1829(5%), over = 6223, worst = 36
PHY-1002 : len = 630048, over cnt = 1083(3%), over = 2797, worst = 36
PHY-1002 : len = 649888, over cnt = 417(1%), over = 950, worst = 19
PHY-1002 : len = 655912, over cnt = 104(0%), over = 282, worst = 13
PHY-1002 : len = 658320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618869s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 45.72, top10 = 41.13, top15 = 38.38.
OPT-1001 : End congestion update;  0.762338s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (65.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11282 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336466s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (69.7%)

OPT-0007 : Start: WNS -3468 TNS -673601 NUM_FEPS 421
OPT-0007 : Iter 1: improved WNS -3211 TNS -428767 NUM_FEPS 421 with 26 cells processed and 3150 slack improved
OPT-0007 : Iter 2: improved WNS -3211 TNS -428767 NUM_FEPS 421 with 7 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.116267s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (67.2%)

OPT-1001 : Current memory(MB): used = 517, reserve = 504, peak = 526.
OPT-1001 : End physical optimization;  5.741647s wall, 3.671875s user + 0.031250s system = 3.703125s CPU (64.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6222 LUT to BLE ...
SYN-4008 : Packed 6222 LUT and 1269 SEQ to BLE.
SYN-4003 : Packing 1742 remaining SEQ's ...
SYN-4005 : Packed 1313 SEQ with LUT/SLICE
SYN-4006 : 3761 single LUT's are left
SYN-4006 : 429 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6651/7814 primitive instances ...
PHY-3001 : End packing;  0.410335s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4496 instances
RUN-1001 : 2182 mslices, 2182 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10262 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5456 nets have 2 pins
RUN-1001 : 3358 nets have [3 - 5] pins
RUN-1001 : 859 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4494 instances, 4364 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 514907, Over = 94
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5119/10262.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 655608, over cnt = 1072(3%), over = 1656, worst = 9
PHY-1002 : len = 659848, over cnt = 582(1%), over = 793, worst = 6
PHY-1002 : len = 666928, over cnt = 151(0%), over = 203, worst = 5
PHY-1002 : len = 668448, over cnt = 43(0%), over = 56, worst = 3
PHY-1002 : len = 669016, over cnt = 22(0%), over = 29, worst = 3
PHY-1001 : End global iterations;  0.698792s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (40.2%)

PHY-1001 : Congestion index: top1 = 55.60, top5 = 46.37, top10 = 41.67, top15 = 38.73.
PHY-3001 : End congestion estimation;  0.883376s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (44.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44610, tnet num: 10260, tinst num: 4494, tnode num: 52511, tedge num: 75530.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.270105s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (76.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.74043e-05
PHY-3002 : Step(212): len = 508373, overlap = 96.25
PHY-3002 : Step(213): len = 503788, overlap = 107
PHY-3002 : Step(214): len = 501363, overlap = 108.5
PHY-3002 : Step(215): len = 499940, overlap = 115.5
PHY-3002 : Step(216): len = 499780, overlap = 125.25
PHY-3002 : Step(217): len = 500159, overlap = 128
PHY-3002 : Step(218): len = 501261, overlap = 138.5
PHY-3002 : Step(219): len = 500894, overlap = 134
PHY-3002 : Step(220): len = 500692, overlap = 137
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134809
PHY-3002 : Step(221): len = 506040, overlap = 129.75
PHY-3002 : Step(222): len = 512508, overlap = 112.5
PHY-3002 : Step(223): len = 514013, overlap = 105.25
PHY-3002 : Step(224): len = 514701, overlap = 102.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000269617
PHY-3002 : Step(225): len = 522419, overlap = 96
PHY-3002 : Step(226): len = 528467, overlap = 86
PHY-3002 : Step(227): len = 529960, overlap = 82.25
PHY-3002 : Step(228): len = 530652, overlap = 81.25
PHY-3002 : Step(229): len = 531626, overlap = 79
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.854993s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1.8%)

PHY-3001 : Trial Legalized: Len = 571394
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 433/10262.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 688800, over cnt = 1474(4%), over = 2519, worst = 7
PHY-1002 : len = 699392, over cnt = 823(2%), over = 1169, worst = 7
PHY-1002 : len = 709264, over cnt = 246(0%), over = 335, worst = 6
PHY-1002 : len = 712176, over cnt = 64(0%), over = 82, worst = 4
PHY-1002 : len = 713248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.955346s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (50.7%)

PHY-1001 : Congestion index: top1 = 52.16, top5 = 45.27, top10 = 41.74, top15 = 39.34.
PHY-3001 : End congestion estimation;  1.163153s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (53.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.423916s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (77.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155067
PHY-3002 : Step(230): len = 555954, overlap = 14.75
PHY-3002 : Step(231): len = 547714, overlap = 26.5
PHY-3002 : Step(232): len = 541195, overlap = 34.75
PHY-3002 : Step(233): len = 533995, overlap = 42.5
PHY-3002 : Step(234): len = 529978, overlap = 51.5
PHY-3002 : Step(235): len = 528414, overlap = 55.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000310135
PHY-3002 : Step(236): len = 533949, overlap = 52.75
PHY-3002 : Step(237): len = 537243, overlap = 48.5
PHY-3002 : Step(238): len = 538337, overlap = 47.75
PHY-3002 : Step(239): len = 539510, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00057572
PHY-3002 : Step(240): len = 544556, overlap = 44.25
PHY-3002 : Step(241): len = 549728, overlap = 39.5
PHY-3002 : Step(242): len = 554317, overlap = 39.25
PHY-3002 : Step(243): len = 555082, overlap = 36
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 569002, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 50 instances has been re-located, deltaX = 10, deltaY = 30, maxDist = 1.
PHY-3001 : Final: Len = 569634, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44610, tnet num: 10260, tinst num: 4494, tnode num: 52511, tedge num: 75530.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2718/10262.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 697680, over cnt = 1327(3%), over = 2130, worst = 7
PHY-1002 : len = 706152, over cnt = 721(2%), over = 999, worst = 6
PHY-1002 : len = 715456, over cnt = 171(0%), over = 217, worst = 4
PHY-1002 : len = 717288, over cnt = 17(0%), over = 22, worst = 3
PHY-1002 : len = 717520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.918387s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (66.4%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.06, top10 = 40.47, top15 = 38.14.
PHY-1001 : End incremental global routing;  1.122405s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (66.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449346s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (69.5%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4390 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 4500 instances, 4370 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 570524
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9431/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718552, over cnt = 19(0%), over = 23, worst = 2
PHY-1002 : len = 718640, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 718752, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 718768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.354892s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (83.7%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.06, top10 = 40.49, top15 = 38.18.
PHY-3001 : End congestion estimation;  0.555623s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (75.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44666, tnet num: 10266, tinst num: 4500, tnode num: 52585, tedge num: 75612.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.430593s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (71.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(244): len = 570202, overlap = 0
PHY-3002 : Step(245): len = 570148, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9428/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718128, over cnt = 19(0%), over = 21, worst = 2
PHY-1002 : len = 718184, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 718240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252433s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (55.7%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.06, top10 = 40.51, top15 = 38.21.
PHY-3001 : End congestion estimation;  0.446442s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (77.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429422s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (87.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.99093e-05
PHY-3002 : Step(246): len = 570174, overlap = 0
PHY-3002 : Step(247): len = 570174, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004005s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 570194, Over = 0
PHY-3001 : End spreading;  0.027873s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.1%)

PHY-3001 : Final: Len = 570194, Over = 0
PHY-3001 : End incremental placement;  3.125348s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (75.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.963377s wall, 3.546875s user + 0.046875s system = 3.593750s CPU (72.4%)

OPT-1001 : Current memory(MB): used = 553, reserve = 544, peak = 555.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9429/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 718264, over cnt = 17(0%), over = 19, worst = 3
PHY-1002 : len = 718312, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 718312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245226s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (76.5%)

PHY-1001 : Congestion index: top1 = 50.32, top5 = 44.07, top10 = 40.49, top15 = 38.16.
OPT-1001 : End congestion update;  0.436426s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (85.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.334826s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (74.7%)

OPT-0007 : Start: WNS -3177 TNS -257917 NUM_FEPS 294
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4398 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4500 instances, 4370 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 582480, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027420s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 17 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 582592, Over = 0
PHY-3001 : End incremental legalization;  0.186218s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (67.1%)

OPT-0007 : Iter 1: improved WNS -3077 TNS -208838 NUM_FEPS 293 with 152 cells processed and 23899 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4398 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4500 instances, 4370 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 590434, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 13 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 590400, Over = 0
PHY-3001 : End incremental legalization;  0.186469s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (67.0%)

OPT-0007 : Iter 2: improved WNS -3027 TNS -196115 NUM_FEPS 293 with 95 cells processed and 14476 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4398 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4500 instances, 4370 slices, 139 macros(721 instances: 471 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 592248, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025540s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.4%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 12, maxDist = 3.
PHY-3001 : Final: Len = 592198, Over = 0
PHY-3001 : End incremental legalization;  0.191769s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (65.2%)

OPT-0007 : Iter 3: improved WNS -2927 TNS -184638 NUM_FEPS 293 with 54 cells processed and 9637 slack improved
OPT-0007 : Iter 4: improved WNS -2927 TNS -184638 NUM_FEPS 293 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.740497s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (83.5%)

OPT-1001 : Current memory(MB): used = 555, reserve = 545, peak = 557.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340741s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (91.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8744/10268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 740032, over cnt = 168(0%), over = 280, worst = 6
PHY-1002 : len = 741408, over cnt = 65(0%), over = 76, worst = 4
PHY-1002 : len = 742096, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 742312, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 742360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.514642s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (78.9%)

PHY-1001 : Congestion index: top1 = 51.34, top5 = 44.89, top10 = 41.31, top15 = 38.98.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348024s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (76.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2927 TNS -186470 NUM_FEPS 296
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2927ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -2905ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10268 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10268 nets
OPT-1001 : End physical optimization;  9.285000s wall, 7.062500s user + 0.109375s system = 7.171875s CPU (77.2%)

RUN-1003 : finish command "place" in  29.377891s wall, 16.718750s user + 0.359375s system = 17.078125s CPU (58.1%)

RUN-1004 : used memory is 504 MB, reserved memory is 492 MB, peak memory is 557 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.145952s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (125.4%)

RUN-1004 : used memory is 504 MB, reserved memory is 492 MB, peak memory is 560 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4502 instances
RUN-1001 : 2186 mslices, 2184 lslices, 100 pads, 25 brams, 3 dsps
RUN-1001 : There are total 10268 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 5456 nets have 2 pins
RUN-1001 : 3358 nets have [3 - 5] pins
RUN-1001 : 861 nets have [6 - 10] pins
RUN-1001 : 334 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44666, tnet num: 10266, tinst num: 4500, tnode num: 52585, tedge num: 75612.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2186 mslices, 2184 lslices, 100 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 706680, over cnt = 1434(4%), over = 2430, worst = 6
PHY-1002 : len = 716960, over cnt = 781(2%), over = 1156, worst = 6
PHY-1002 : len = 728416, over cnt = 167(0%), over = 236, worst = 6
PHY-1002 : len = 731608, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 731608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.847625s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (79.3%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 44.35, top10 = 40.85, top15 = 38.55.
PHY-1001 : End global routing;  1.037289s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (84.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 548, reserve = 535, peak = 560.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/clk_out will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 808, reserve = 800, peak = 808.
PHY-1001 : End build detailed router design. 2.794659s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (57.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 119104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.428906s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (49.2%)

PHY-1001 : Current memory(MB): used = 842, reserve = 835, peak = 842.
PHY-1001 : End phase 1; 1.434480s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (49.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.90333e+06, over cnt = 983(0%), over = 1002, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 849, reserve = 842, peak = 850.
PHY-1001 : End initial routed; 32.058913s wall, 13.390625s user + 0.062500s system = 13.453125s CPU (42.0%)

PHY-1001 : Update timing.....
PHY-1001 : 264/9638(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.350   |  -1005.544  |  363  
RUN-1001 :   Hold   |   0.088   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.581452s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (28.7%)

PHY-1001 : Current memory(MB): used = 857, reserve = 849, peak = 857.
PHY-1001 : End phase 2; 33.640426s wall, 13.843750s user + 0.062500s system = 13.906250s CPU (41.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 24 pins with SWNS -4.250ns STNS -981.372ns FEP 363.
PHY-1001 : End OPT Iter 1; 0.170570s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (27.5%)

PHY-1022 : len = 1.90346e+06, over cnt = 1001(0%), over = 1021, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.304584s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (46.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.87254e+06, over cnt = 371(0%), over = 374, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.686563s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (59.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.86731e+06, over cnt = 59(0%), over = 59, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.623927s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (35.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8665e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.204121s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86662e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.118208s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.7%)

PHY-1001 : Update timing.....
PHY-1001 : 261/9638(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.250   |  -981.821  |  362  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.595495s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (37.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 339 feed throughs used by 177 nets
PHY-1001 : End commit to database; 1.140492s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (41.1%)

PHY-1001 : Current memory(MB): used = 920, reserve = 914, peak = 920.
PHY-1001 : End phase 3; 5.857801s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (44.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -4.250ns STNS -980.449ns FEP 362.
PHY-1001 : End OPT Iter 1; 0.205068s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (76.2%)

PHY-1022 : len = 1.86668e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.334145s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (84.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.250ns, -980.449ns, 362}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.86649e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.106409s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.4%)

PHY-1001 : Update timing.....
PHY-1001 : 261/9638(2%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.250   |  -981.314  |  362  
RUN-1001 :   Hold   |   0.088   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.582460s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (70.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 341 feed throughs used by 179 nets
PHY-1001 : End commit to database; 1.204835s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (80.4%)

PHY-1001 : Current memory(MB): used = 926, reserve = 920, peak = 926.
PHY-1001 : End phase 4; 3.254335s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (73.9%)

PHY-1003 : Routed, final wirelength = 1.86649e+06
PHY-1001 : Current memory(MB): used = 927, reserve = 921, peak = 927.
PHY-1001 : End export database. 0.033399s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.6%)

PHY-1001 : End detail routing;  47.251434s wall, 21.359375s user + 0.093750s system = 21.453125s CPU (45.4%)

RUN-1003 : finish command "route" in  49.634296s wall, 23.046875s user + 0.109375s system = 23.156250s CPU (46.7%)

RUN-1004 : used memory is 876 MB, reserved memory is 871 MB, peak memory is 927 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8039   out of  19600   41.02%
#reg                     3155   out of  19600   16.10%
#le                      8464
  #lut only              5309   out of   8464   62.72%
  #reg only               425   out of   8464    5.02%
  #lut&reg               2730   out of   8464   32.25%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1634
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    250
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    246
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    59
#6        sdram_top_inst/clk_out                   GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |8464   |7318    |721     |3167    |25      |3       |
|  ISP                       |AHBISP                                          |1330   |728     |339     |747     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |591    |282     |145     |331     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |72     |32      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |1       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |67     |33      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |4       |0       |6       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |66     |30      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |6       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |68     |29      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |7      |3       |0       |7       |2       |0       |
|    u_bypass                |bypass                                          |130    |90      |40      |35      |0       |0       |
|    u_demosaic              |demosaic                                        |431    |204     |142     |282     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |108    |38      |31      |79      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |72     |33      |27      |44      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |75     |40      |27      |47      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |87     |40      |33      |68      |0       |0       |
|    u_gamma                 |gamma                                           |31     |31      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |14     |14      |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |9      |9       |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |8      |8       |0       |3       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |18     |11      |7       |8       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |18     |11      |7       |8       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |12     |10      |0       |11      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |34     |34      |0       |17      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |5      |5       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |3      |3       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |25     |9       |0       |22      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |4      |4       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |7      |7       |0       |5       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |138    |85      |18      |110     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |7      |7       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |38     |21      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |33      |0       |35      |0       |0       |
|  kb                        |Keyboard                                        |92     |76      |16      |47      |0       |0       |
|  sd_reader                 |sd_reader                                       |701    |586     |100     |331     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |297    |260     |34      |150     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |728    |518     |119     |416     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |416    |252     |73      |285     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |146    |94      |21      |117     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |13      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |41     |29      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |36     |23      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |171    |81      |30      |130     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |27     |1       |0       |27      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |37     |23      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |35     |22      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |312    |266     |46      |131     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |58     |46      |12      |27      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |49     |49      |0       |12      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |36     |32      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |98     |80      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |71     |59      |12      |31      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5127   |5074    |51      |1370    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                        |150    |84      |65      |25      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5410  
    #2          2       2046  
    #3          3       727   
    #4          4       585   
    #5        5-10      921   
    #6        11-50     506   
    #7       51-100      18   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.396581s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (116.4%)

RUN-1004 : used memory is 877 MB, reserved memory is 872 MB, peak memory is 933 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44666, tnet num: 10266, tinst num: 4500, tnode num: 52585, tedge num: 75612.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 6 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4500
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10268, pip num: 119349
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 341
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3124 valid insts, and 324613 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.588590s wall, 103.406250s user + 0.921875s system = 104.328125s CPU (628.9%)

RUN-1004 : used memory is 936 MB, reserved memory is 941 MB, peak memory is 1106 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240517_135952.log"
