INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:37:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.460ns period=6.920ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.920ns  (clk rise@6.920ns - clk rise@0.000ns)
  Data Path Delay:        6.481ns  (logic 2.035ns (31.399%)  route 4.446ns (68.601%))
  Logic Levels:           18  (CARRY4=6 LUT3=3 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.403 - 6.920 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1985, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X19Y142        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y142        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.441     1.165    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X16Y142        LUT4 (Prop_lut4_I0_O)        0.043     1.208 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.208    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X16Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.454 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.454    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X16Y143        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.601 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.313     1.914    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X15Y144        LUT3 (Prop_lut3_I1_O)        0.120     2.034 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.558     2.592    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I1_O)        0.043     2.635 r  lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_2/O
                         net (fo=2, routed)           0.391     3.026    lsq1/handshake_lsq_lsq1_core/dataReg[19]_i_2_n_0
    SLICE_X17Y150        LUT5 (Prop_lut5_I2_O)        0.043     3.069 r  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_4/O
                         net (fo=8, routed)           0.424     3.493    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_4_n_0
    SLICE_X19Y150        LUT4 (Prop_lut4_I0_O)        0.043     3.536 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.509     4.045    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X17Y150        LUT6 (Prop_lut6_I0_O)        0.043     4.088 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.092     4.180    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X17Y150        LUT5 (Prop_lut5_I4_O)        0.043     4.223 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.236     4.459    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y149        LUT3 (Prop_lut3_I0_O)        0.043     4.502 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.502    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     4.675 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     4.676    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y150        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.798 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.196     4.994    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X17Y149        LUT6 (Prop_lut6_I5_O)        0.127     5.121 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.349     5.470    addf0/operator/p_1_in[0]
    SLICE_X14Y147        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.746 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.746    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.848 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.257     6.104    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X13Y148        LUT4 (Prop_lut4_I2_O)        0.119     6.223 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.184     6.408    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X12Y149        LUT5 (Prop_lut5_I0_O)        0.043     6.451 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.224     6.675    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X13Y149        LUT3 (Prop_lut3_I1_O)        0.043     6.718 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.271     6.989    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X15Y148        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.920     6.920 r  
                                                      0.000     6.920 r  clk (IN)
                         net (fo=1985, unset)         0.483     7.403    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y148        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.403    
                         clock uncertainty           -0.035     7.367    
    SLICE_X15Y148        FDRE (Setup_fdre_C_R)       -0.295     7.072    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  0.083    




