/dts-v1/;
/plugin/;

#include <dt-bindings/usb/pd.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pwm/pwm.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/input/rk-input.h>
#include <dt-bindings/display/drm_mipi_dsi.h>
#include <dt-bindings/display/rockchip_vop.h>
#include <dt-bindings/sensor-dev.h>

/ {
	fragment@0 {
		target-path = "/";

		__overlay__ {
			ext_cam3_25m_clk: external-camera-25m-clock {
				compatible = "fixed-clock";
				clock-frequency = <25000000>;
				clock-output-names = "ext_cam3_25m_clk";
				#clock-cells = <0>;
			};

			ext_cam3_24m_clk: external-camera-24m-clock {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <24000000>;
				clock-output-names = "ext_cam3_24m_clk";
			};

			vdd_cam3_5v: vdd-cam-5v-regulator {
				compatible = "regulator-fixed";
				regulator-name = "vdd_cam3_5v";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
			};

			cam3_dovdd: cam-dovdd {
				compatible = "regulator-fixed";
				regulator-name = "cam3_dovdd";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				vin-supply = <&vdd_cam3_5v>;
			};

			cam3_avdd: cam-avdd {
				compatible = "regulator-fixed";
				regulator-name = "cam_avdd";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				vin-supply = <&vdd_cam3_5v>;
			};

			cam3_dvdd: cam-dvdd {
				compatible = "regulator-fixed";
				regulator-name = "cam3_dvdd";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1200000>;
				regulator-max-microvolt = <1200000>;
				vin-supply = <&vdd_cam3_5v>;
			};
		};
	};

/* Link path: sensor->csi2_dphy2->mipi3_csi2->rkcif_mipi_lvds3--->rkcif_mipi_lvds3_sditf->rkisp1_vir0 */
	fragment@1 {
		target = <&i2c4>;
		__overlay__ {
			status = "okay";
			pinctrl-names = "default";
			pinctrl-0 = <&i2c4m3_xfer>;
			#address-cells = <1>;
			#size-cells = <0>;

			dw9714_3: dw9714@c {
				status = "okay";
				compatible = "dongwoon,dw9714";
				reg = <0xc>;
				rockchip,camera-module-index = <0>;
				rockchip,vcm-max-current = <100>;
				rockchip,vcm-start-current = <0>;
				rockchip,vcm-rated-current = <100>;
				rockchip,vcm-step-mode = <0xd>;
				rockchip,vcm-dlc-enable = <0>;
				rockchip,vcm-mclk = <0>;
				rockchip,vcm-t-src = <0>;
				rockchip,camera-module-facing = "back";
			};

			ov8858_3: ov8858@36 {
				compatible = "ovti,ov8858";
				status = "okay";
				reg = <0x36>;
				clocks = <&ext_cam3_24m_clk>;
				clock-names = "xvclk";
				dovdd-supply= <&cam3_dovdd>; /* 1.8v */
				avdd-supply = <&cam3_avdd>;  /* 2.8v */
				dvdd-supply = <&cam3_dvdd>;  /* 1.2v */
				pwdn-gpios = <&gpio6 12 GPIO_ACTIVE_LOW>;
				reset-gpios = <&gpio6 13 GPIO_ACTIVE_LOW>;
				rotation = <180>;

				rockchip,camera-module-index = <1>;
				rockchip,camera-module-facing = "back";
				rockchip,camera-module-name = "HS5885-BNSM1018-V01";
				rockchip,camera-module-lens-name = "default";
				lens-focus = <&dw9714_3>;

				port {
					/* MIPI CSI-2 bus endpoint */
					ov8858_out3: endpoint {
						remote-endpoint = <&dphy2_in_ov8858>;
						clock-lanes = <0>;
						data-lanes = <1 2>;
					};
				};
			};
		};
	};

	fragment@2 {
		target = <&csi2_dphy0_hw>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@3 {
		target = <&csi2_dphy2>;

		__overlay__ {
			status = "okay";
			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					dphy2_in_ov8858: endpoint@2 {
						reg = <2>;
						remote-endpoint = <&ov8858_out3>;
						data-lanes = <1 2>;
					};
				};

				port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					csidphy2_out: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&mipi3_csi2_input>;
					};
				};
			};
		};
	};

	fragment@4 {
		target = <&mipi3_csi2>;

		__overlay__ {
			status = "okay";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					#address-cells = <1>;
					#size-cells = <0>;

					mipi3_csi2_input: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&csidphy2_out>;
					};
				};

				port@1 {
					reg = <1>;
					#address-cells = <1>;
					#size-cells = <0>;

					mipi3_csi2_output: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&cif_mipi3_in0>;
					};
				};
			};
		};
	};

	fragment@5 {
		target = <&rkcif>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@6 {
		target = <&rkcif_mipi_lvds3>;

		__overlay__ {
			status = "okay";

			port {
				cif_mipi3_in0: endpoint {
					remote-endpoint = <&mipi3_csi2_output>;
				};
			};
		};
	};

	fragment@7 {
		target = <&rkcif_mipi_lvds3_sditf>;

		__overlay__ {
			status = "okay";

			port {
				mipi_lvds3_sditf: endpoint {
					remote-endpoint = <&isp1_vir0>;
				};
			};
		};
	};

	fragment@8 {
		target = <&rkcif_mmu>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@9 {
		target = <&rkisp1>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@10 {
		target = <&isp1_mmu>;

		__overlay__ {
			status = "okay";
		};
	};

	fragment@11 {
		target = <&rkisp1_vir0>;

		__overlay__ {
			status = "okay";

			port {
				#address-cells = <1>;
				#size-cells = <0>;

				isp1_vir0: endpoint@0 {
					reg = <0>;
					remote-endpoint = <&mipi_lvds3_sditf>;
				};
			};
		};
	};
};
