{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
<<<<<<< HEAD
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 17:47:23 2022 " "Info: Processing started: Wed Nov 30 17:47:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
=======
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 17:11:20 2022 " "Info: Processing started: Wed Nov 16 17:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
>>>>>>> 773f9edf913f98580ecc0d28587cef0062fccf3d
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_PRELIMINARY_TIMING" "EPM570ZM256C7 " "Warning: Timing characteristics of device EPM570ZM256C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
<<<<<<< HEAD
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "v72_24cnt:inst2\|q\[3\] " "Info: Detected ripple clock \"v72_24cnt:inst2\|q\[3\]\" as buffer" {  } { { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "v72_24cnt:inst2\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register v73_cdiv1:inst4\|q\[0\] register v73_cdiv1:inst4\|q\[3\] 102.28 MHz 9.777 ns Internal " "Info: Clock \"clk\" has Internal fmax of 102.28 MHz between source register \"v73_cdiv1:inst4\|q\[0\]\" and destination register \"v73_cdiv1:inst4\|q\[3\]\" (period= 9.777 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.969 ns + Longest register register " "Info: + Longest register to register delay is 8.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst4\|q\[0\] 1 REG LC_X1_Y7_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.968 ns) 3.842 ns v73_cdiv1:inst4\|clr~52 2 COMB LC_X1_Y7_N4 1 " "Info: 2: + IC(2.874 ns) + CELL(0.968 ns) = 3.842 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { v73_cdiv1:inst4|q[0] v73_cdiv1:inst4|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.968 ns) 6.509 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N1 5 " "Info: 3: + IC(1.699 ns) + CELL(0.968 ns) = 6.509 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.742 ns) 8.969 ns v73_cdiv1:inst4\|q\[3\] 4 REG LC_X1_Y7_N7 3 " "Info: 4: + IC(1.718 ns) + CELL(0.742 ns) = 8.969 ns; Loc. = LC_X1_Y7_N7; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.678 ns ( 29.86 % ) " "Info: Total cell delay = 2.678 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.291 ns ( 70.14 % ) " "Info: Total interconnect delay = 6.291 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { v73_cdiv1:inst4|q[0] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { v73_cdiv1:inst4|q[0] {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 2.874ns 1.699ns 1.718ns } { 0.000ns 0.968ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[3\] 3 REG LC_X1_Y7_N7 3 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.550 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[0\] 3 REG LC_X1_Y7_N2 6 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.969 ns" { v73_cdiv1:inst4|q[0] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.969 ns" { v73_cdiv1:inst4|q[0] {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 2.874ns 1.699ns 1.718ns } { 0.000ns 0.968ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v73_cdiv1:inst4\|q\[3\] n\[3\] clk 0.831 ns register " "Info: tsu for register \"v73_cdiv1:inst4\|q\[3\]\" (data pin = \"n\[3\]\", clock pin = \"clk\") is 0.831 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.062 ns + Longest pin register " "Info: + Longest pin to register delay is 13.062 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[3\] 1 PIN PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.718 ns) + CELL(2.247 ns) 7.935 ns v73_cdiv1:inst4\|clr~52 2 COMB LC_X1_Y7_N4 1 " "Info: 2: + IC(4.718 ns) + CELL(2.247 ns) = 7.935 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { n[3] v73_cdiv1:inst4|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.968 ns) 10.602 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N1 5 " "Info: 3: + IC(1.699 ns) + CELL(0.968 ns) = 10.602 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.742 ns) 13.062 ns v73_cdiv1:inst4\|q\[3\] 4 REG LC_X1_Y7_N7 3 " "Info: 4: + IC(1.718 ns) + CELL(0.742 ns) = 13.062 ns; Loc. = LC_X1_Y7_N7; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.927 ns ( 37.72 % ) " "Info: Total cell delay = 4.927 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.135 ns ( 62.28 % ) " "Info: Total interconnect delay = 8.135 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.062 ns" { n[3] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.062 ns" { n[3] {} n[3]~combout {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 4.718ns 1.699ns 1.718ns } { 0.000ns 0.970ns 2.247ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[3\] 3 REG LC_X1_Y7_N7 3 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N7; Fanout = 3; REG Node = 'v73_cdiv1:inst4\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.062 ns" { n[3] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.062 ns" { n[3] {} n[3]~combout {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 4.718ns 1.699ns 1.718ns } { 0.000ns 0.970ns 2.247ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[3] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[0\] v73_cdiv1:inst4\|q\[0\] 23.558 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[0\]\" through register \"v73_cdiv1:inst4\|q\[0\]\" is 23.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.550 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[0\] 3 REG LC_X1_Y7_N2 6 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.519 ns + Longest register pin " "Info: + Longest register to pin delay is 10.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst4\|q\[0\] 1 REG LC_X1_Y7_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.545 ns) + CELL(1.974 ns) 10.519 ns q\[0\] 2 PIN PIN_E19 0 " "Info: 2: + IC(8.545 ns) + CELL(1.974 ns) = 10.519 ns; Loc. = PIN_E19; Fanout = 0; PIN Node = 'q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { v73_cdiv1:inst4|q[0] q[0] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 584 760 64 "q\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.974 ns ( 18.77 % ) " "Info: Total cell delay = 1.974 ns ( 18.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.545 ns ( 81.23 % ) " "Info: Total interconnect delay = 8.545 ns ( 81.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { v73_cdiv1:inst4|q[0] q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { v73_cdiv1:inst4|q[0] {} q[0] {} } { 0.000ns 8.545ns } { 0.000ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.519 ns" { v73_cdiv1:inst4|q[0] q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.519 ns" { v73_cdiv1:inst4|q[0] {} q[0] {} } { 0.000ns 8.545ns } { 0.000ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[3\] reset 13.347 ns Longest " "Info: Longest tpd from source pin \"n\[3\]\" to destination pin \"reset\" is 13.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[3\] 1 PIN PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.718 ns) + CELL(2.247 ns) 7.935 ns v73_cdiv1:inst4\|clr~52 2 COMB LC_X1_Y7_N4 1 " "Info: 2: + IC(4.718 ns) + CELL(2.247 ns) = 7.935 ns; Loc. = LC_X1_Y7_N4; Fanout = 1; COMB Node = 'v73_cdiv1:inst4\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.965 ns" { n[3] v73_cdiv1:inst4|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.968 ns) 10.602 ns v73_cdiv1:inst4\|clr 3 COMB LC_X1_Y7_N1 5 " "Info: 3: + IC(1.699 ns) + CELL(0.968 ns) = 10.602 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(1.974 ns) 13.347 ns reset 4 PIN PIN_D2 0 " "Info: 4: + IC(0.771 ns) + CELL(1.974 ns) = 13.347 ns; Loc. = PIN_D2; Fanout = 0; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { v73_cdiv1:inst4|clr reset } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 144 520 696 160 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.159 ns ( 46.15 % ) " "Info: Total cell delay = 6.159 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.188 ns ( 53.85 % ) " "Info: Total interconnect delay = 7.188 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.347 ns" { n[3] v73_cdiv1:inst4|clr~52 v73_cdiv1:inst4|clr reset } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.347 ns" { n[3] {} n[3]~combout {} v73_cdiv1:inst4|clr~52 {} v73_cdiv1:inst4|clr {} reset {} } { 0.000ns 0.000ns 4.718ns 1.699ns 0.771ns } { 0.000ns 0.970ns 2.247ns 0.968ns 1.974ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "v73_cdiv1:inst4\|q\[0\] n\[1\] clk 5.606 ns register " "Info: th for register \"v73_cdiv1:inst4\|q\[0\]\" (data pin = \"n\[1\]\", clock pin = \"clk\") is 5.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.550 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns clk 1 CLK PIN_K1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 48 -80 88 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(2.113 ns) 4.673 ns v72_24cnt:inst2\|q\[3\] 2 REG LC_X5_Y7_N6 5 " "Info: 2: + IC(1.590 ns) + CELL(2.113 ns) = 4.673 ns; Loc. = LC_X5_Y7_N6; Fanout = 5; REG Node = 'v72_24cnt:inst2\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.703 ns" { clk v72_24cnt:inst2|q[3] } "NODE_NAME" } } { "v72_24cnt.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v72_24cnt.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.253 ns) + CELL(1.624 ns) 12.550 ns v73_cdiv1:inst4\|q\[0\] 3 REG LC_X1_Y7_N2 6 " "Info: 3: + IC(6.253 ns) + CELL(1.624 ns) = 12.550 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.707 ns ( 37.51 % ) " "Info: Total cell delay = 4.707 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.843 ns ( 62.49 % ) " "Info: Total interconnect delay = 7.843 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.983 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[1\] 1 PIN PIN_F3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_F3; Fanout = 1; PIN Node = 'n\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } } { "s75_counters.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/s75_counters.bdf" { { 152 -88 80 168 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.956 ns) + CELL(1.931 ns) 5.857 ns v73_cdiv1:inst4\|clr 2 COMB LC_X1_Y7_N1 5 " "Info: 2: + IC(2.956 ns) + CELL(1.931 ns) = 5.857 ns; Loc. = LC_X1_Y7_N1; Fanout = 5; COMB Node = 'v73_cdiv1:inst4\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.887 ns" { n[1] v73_cdiv1:inst4|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.742 ns) 6.983 ns v73_cdiv1:inst4\|q\[0\] 3 REG LC_X1_Y7_N2 6 " "Info: 3: + IC(0.384 ns) + CELL(0.742 ns) = 6.983 ns; Loc. = LC_X1_Y7_N2; Fanout = 6; REG Node = 'v73_cdiv1:inst4\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab7/v73_cdiv1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.643 ns ( 52.17 % ) " "Info: Total cell delay = 3.643 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.340 ns ( 47.83 % ) " "Info: Total interconnect delay = 3.340 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { n[1] v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { n[1] {} n[1]~combout {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 2.956ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.550 ns" { clk v72_24cnt:inst2|q[3] v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.550 ns" { clk {} clk~combout {} v72_24cnt:inst2|q[3] {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 1.590ns 6.253ns } { 0.000ns 0.970ns 2.113ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { n[1] v73_cdiv1:inst4|clr v73_cdiv1:inst4|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.983 ns" { n[1] {} n[1]~combout {} v73_cdiv1:inst4|clr {} v73_cdiv1:inst4|q[0] {} } { 0.000ns 0.000ns 2.956ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.742ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 17:47:23 2022 " "Info: Processing ended: Wed Nov 30 17:47:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
=======
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "c register v73_cdiv1:inst1\|q\[3\] register v73_cdiv1:inst1\|q\[1\] 63.52 MHz 15.742 ns Internal " "Info: Clock \"c\" has Internal fmax of 63.52 MHz between source register \"v73_cdiv1:inst1\|q\[3\]\" and destination register \"v73_cdiv1:inst1\|q\[1\]\" (period= 15.742 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.934 ns + Longest register register " "Info: + Longest register to register delay is 14.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst1\|q\[3\] 1 REG LC_X5_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(1.931 ns) 7.536 ns v73_cdiv1:inst1\|clr~52 2 COMB LC_X2_Y4_N1 1 " "Info: 2: + IC(5.605 ns) + CELL(1.931 ns) = 7.536 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.438 ns) 9.587 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(1.613 ns) + CELL(0.438 ns) = 9.587 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.605 ns) + CELL(0.742 ns) 14.934 ns v73_cdiv1:inst1\|q\[1\] 4 REG LC_X5_Y5_N2 5 " "Info: 4: + IC(4.605 ns) + CELL(0.742 ns) = 14.934 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.111 ns ( 20.83 % ) " "Info: Total cell delay = 3.111 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.823 ns ( 79.17 % ) " "Info: Total interconnect delay = 11.823 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.934 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.934 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 5.605ns 1.613ns 4.605ns } { 0.000ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[1\] 2 REG LC_X5_Y5_N2 5 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[3\] 2 REG LC_X5_Y5_N6 3 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.934 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.934 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 5.605ns 1.613ns 4.605ns } { 0.000ns 1.931ns 0.438ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "v73_cdiv1:inst1\|q\[1\] n\[2\] c 15.937 ns register " "Info: tsu for register \"v73_cdiv1:inst1\|q\[1\]\" (data pin = \"n\[2\]\", clock pin = \"c\") is 15.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.802 ns + Longest pin register " "Info: + Longest pin to register delay is 19.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.968 ns) 7.919 ns v73_cdiv1:inst1\|clr~1 2 COMB LC_X5_Y5_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.968 ns) = 7.919 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { n[2] v73_cdiv1:inst1|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.568 ns) + CELL(0.968 ns) 14.455 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(5.568 ns) + CELL(0.968 ns) = 14.455 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.605 ns) + CELL(0.742 ns) 19.802 ns v73_cdiv1:inst1\|q\[1\] 4 REG LC_X5_Y5_N2 5 " "Info: 4: + IC(4.605 ns) + CELL(0.742 ns) = 19.802 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.347 ns" { v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.648 ns ( 18.42 % ) " "Info: Total cell delay = 3.648 ns ( 18.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.154 ns ( 81.58 % ) " "Info: Total interconnect delay = 16.154 ns ( 81.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 5.981ns 5.568ns 4.605ns } { 0.000ns 0.970ns 0.968ns 0.968ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.319 ns + " "Info: + Micro setup delay of destination is 0.319 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns - Shortest register " "Info: - Shortest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[1\] 2 REG LC_X5_Y5_N2 5 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N2; Fanout = 5; REG Node = 'v73_cdiv1:inst1\|q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.802 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.802 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 5.981ns 5.568ns 4.605ns } { 0.000ns 0.970ns 0.968ns 0.968ns 0.742ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[1] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c v_clr v73_cdiv1:inst1\|q\[3\] 20.220 ns register " "Info: tco from clock \"c\" to destination pin \"v_clr\" through register \"v73_cdiv1:inst1\|q\[3\]\" is 20.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns v73_cdiv1:inst1\|q\[3\] 2 REG LC_X5_Y5_N6 3 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.489 ns + " "Info: + Micro clock to output delay of source is 0.489 ns" {  } { { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.547 ns + Longest register pin " "Info: + Longest register to pin delay is 15.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v73_cdiv1:inst1\|q\[3\] 1 REG LC_X5_Y5_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y5_N6; Fanout = 3; REG Node = 'v73_cdiv1:inst1\|q\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.605 ns) + CELL(1.931 ns) 7.536 ns v73_cdiv1:inst1\|clr~52 2 COMB LC_X2_Y4_N1 1 " "Info: 2: + IC(5.605 ns) + CELL(1.931 ns) = 7.536 ns; Loc. = LC_X2_Y4_N1; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.536 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.438 ns) 9.587 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(1.613 ns) + CELL(0.438 ns) = 9.587 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.051 ns" { v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(1.974 ns) 15.547 ns v_clr 4 PIN PIN_P1 0 " "Info: 4: + IC(3.986 ns) + CELL(1.974 ns) = 15.547 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'v_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.343 ns ( 27.93 % ) " "Info: Total cell delay = 4.343 ns ( 27.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.204 ns ( 72.07 % ) " "Info: Total interconnect delay = 11.204 ns ( 72.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.547 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.547 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 5.605ns 1.613ns 3.986ns } { 0.000ns 1.931ns 0.438ns 1.974ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c v73_cdiv1:inst1|q[3] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} v73_cdiv1:inst1|q[3] {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.547 ns" { v73_cdiv1:inst1|q[3] v73_cdiv1:inst1|clr~52 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.547 ns" { v73_cdiv1:inst1|q[3] {} v73_cdiv1:inst1|clr~52 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 5.605ns 1.613ns 3.986ns } { 0.000ns 1.931ns 0.438ns 1.974ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[2\] v_clr 20.415 ns Longest " "Info: Longest tpd from source pin \"n\[2\]\" to destination pin \"v_clr\" is 20.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[2\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'n\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.981 ns) + CELL(0.968 ns) 7.919 ns v73_cdiv1:inst1\|clr~1 2 COMB LC_X5_Y5_N9 1 " "Info: 2: + IC(5.981 ns) + CELL(0.968 ns) = 7.919 ns; Loc. = LC_X5_Y5_N9; Fanout = 1; COMB Node = 'v73_cdiv1:inst1\|clr~1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.949 ns" { n[2] v73_cdiv1:inst1|clr~1 } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.568 ns) + CELL(0.968 ns) 14.455 ns v73_cdiv1:inst1\|clr 3 COMB LC_X2_Y4_N0 5 " "Info: 3: + IC(5.568 ns) + CELL(0.968 ns) = 14.455 ns; Loc. = LC_X2_Y4_N0; Fanout = 5; COMB Node = 'v73_cdiv1:inst1\|clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.536 ns" { v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr } "NODE_NAME" } } { "v73_cdiv1.v" "" { Text "E:/lab7/v73_cdiv1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.986 ns) + CELL(1.974 ns) 20.415 ns v_clr 4 PIN PIN_P1 0 " "Info: 4: + IC(3.986 ns) + CELL(1.974 ns) = 20.415 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'v_clr'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.960 ns" { v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 352 752 928 368 "v_clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.880 ns ( 23.90 % ) " "Info: Total cell delay = 4.880 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.535 ns ( 76.10 % ) " "Info: Total interconnect delay = 15.535 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "20.415 ns" { n[2] v73_cdiv1:inst1|clr~1 v73_cdiv1:inst1|clr v_clr } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "20.415 ns" { n[2] {} n[2]~combout {} v73_cdiv1:inst1|clr~1 {} v73_cdiv1:inst1|clr {} v_clr {} } { 0.000ns 0.000ns 5.981ns 5.568ns 3.986ns } { 0.000ns 0.970ns 0.968ns 0.968ns 1.974ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "s73_cdiv1:inst\|4count:inst\|44 n\[3\] c -7.172 ns register " "Info: th for register \"s73_cdiv1:inst\|4count:inst\|44\" (data pin = \"n\[3\]\", clock pin = \"c\") is -7.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 4.184 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 4.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns c 1 CLK PIN_K1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_K1; Fanout = 8; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 192 192 360 208 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(1.624 ns) 4.184 ns s73_cdiv1:inst\|4count:inst\|44 2 REG LC_X2_Y4_N9 4 " "Info: 2: + IC(1.590 ns) + CELL(1.624 ns) = 4.184 ns; Loc. = LC_X2_Y4_N9; Fanout = 4; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.594 ns ( 62.00 % ) " "Info: Total cell delay = 2.594 ns ( 62.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.590 ns ( 38.00 % ) " "Info: Total interconnect delay = 1.590 ns ( 38.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.039 ns + " "Info: + Micro hold delay of destination is 0.039 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.395 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.970 ns) 0.970 ns n\[3\] 1 PIN PIN_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.970 ns) = 0.970 ns; Loc. = PIN_D1; Fanout = 2; PIN Node = 'n\[3\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } } { "sv73_cdiv1.bdf" "" { Schematic "E:/lab7/sv73_cdiv1.bdf" { { 312 200 368 328 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.546 ns) + CELL(1.931 ns) 9.447 ns s73_cdiv1:inst\|inst5~37 2 COMB LC_X2_Y4_N7 1 " "Info: 2: + IC(6.546 ns) + CELL(1.931 ns) = 9.447 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; COMB Node = 's73_cdiv1:inst\|inst5~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.477 ns" { n[3] s73_cdiv1:inst|inst5~37 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.438 ns) 10.269 ns s73_cdiv1:inst\|inst5 3 COMB LC_X2_Y4_N8 6 " "Info: 3: + IC(0.384 ns) + CELL(0.438 ns) = 10.269 ns; Loc. = LC_X2_Y4_N8; Fanout = 6; COMB Node = 's73_cdiv1:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 } "NODE_NAME" } } { "s73_cdiv1.bdf" "" { Schematic "E:/lab7/s73_cdiv1.bdf" { { 160 440 504 240 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.742 ns) 11.395 ns s73_cdiv1:inst\|4count:inst\|44 4 REG LC_X2_Y4_N9 4 " "Info: 4: + IC(0.384 ns) + CELL(0.742 ns) = 11.395 ns; Loc. = LC_X2_Y4_N9; Fanout = 4; REG Node = 's73_cdiv1:inst\|4count:inst\|44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.081 ns ( 35.81 % ) " "Info: Total cell delay = 4.081 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.314 ns ( 64.19 % ) " "Info: Total interconnect delay = 7.314 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { n[3] s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~37 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 6.546ns 0.384ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.184 ns" { c s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.184 ns" { c {} c~combout {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 1.590ns } { 0.000ns 0.970ns 1.624ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.395 ns" { n[3] s73_cdiv1:inst|inst5~37 s73_cdiv1:inst|inst5 s73_cdiv1:inst|4count:inst|44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.395 ns" { n[3] {} n[3]~combout {} s73_cdiv1:inst|inst5~37 {} s73_cdiv1:inst|inst5 {} s73_cdiv1:inst|4count:inst|44 {} } { 0.000ns 0.000ns 6.546ns 0.384ns 0.384ns } { 0.000ns 0.970ns 1.931ns 0.438ns 0.742ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 17:11:21 2022 " "Info: Processing ended: Wed Nov 16 17:11:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
>>>>>>> 773f9edf913f98580ecc0d28587cef0062fccf3d
