<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › rapidio › switches › idt_gen2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>idt_gen2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * IDT CPS Gen.2 Serial RapidIO switch family support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2010 Integrated Device Technology, Inc.</span>
<span class="cm"> * Alexandre Bounine &lt;alexandre.bounine@idt.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/stat.h&gt;</span>
<span class="cp">#include &lt;linux/rio.h&gt;</span>
<span class="cp">#include &lt;linux/rio_drv.h&gt;</span>
<span class="cp">#include &lt;linux/rio_ids.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &quot;../rio.h&quot;</span>

<span class="cp">#define LOCAL_RTE_CONF_DESTID_SEL	0x010070</span>
<span class="cp">#define LOCAL_RTE_CONF_DESTID_SEL_PSEL	0x0000001f</span>

<span class="cp">#define IDT_LT_ERR_REPORT_EN	0x03100c</span>

<span class="cp">#define IDT_PORT_ERR_REPORT_EN(n)	(0x031044 + (n)*0x40)</span>
<span class="cp">#define IDT_PORT_ERR_REPORT_EN_BC	0x03ff04</span>

<span class="cp">#define IDT_PORT_ISERR_REPORT_EN(n)	(0x03104C + (n)*0x40)</span>
<span class="cp">#define IDT_PORT_ISERR_REPORT_EN_BC	0x03ff0c</span>
<span class="cp">#define IDT_PORT_INIT_TX_ACQUIRED	0x00000020</span>

<span class="cp">#define IDT_LANE_ERR_REPORT_EN(n)	(0x038010 + (n)*0x100)</span>
<span class="cp">#define IDT_LANE_ERR_REPORT_EN_BC	0x03ff10</span>

<span class="cp">#define IDT_DEV_CTRL_1		0xf2000c</span>
<span class="cp">#define IDT_DEV_CTRL_1_GENPW		0x02000000</span>
<span class="cp">#define IDT_DEV_CTRL_1_PRSTBEH		0x00000001</span>

<span class="cp">#define IDT_CFGBLK_ERR_CAPTURE_EN	0x020008</span>
<span class="cp">#define IDT_CFGBLK_ERR_REPORT		0xf20014</span>
<span class="cp">#define IDT_CFGBLK_ERR_REPORT_GENPW		0x00000002</span>

<span class="cp">#define IDT_AUX_PORT_ERR_CAP_EN	0x020000</span>
<span class="cp">#define IDT_AUX_ERR_REPORT_EN	0xf20018</span>
<span class="cp">#define IDT_AUX_PORT_ERR_LOG_I2C	0x00000002</span>
<span class="cp">#define IDT_AUX_PORT_ERR_LOG_JTAG	0x00000001</span>

<span class="cp">#define	IDT_ISLTL_ADDRESS_CAP	0x021014</span>

<span class="cp">#define IDT_RIO_DOMAIN		0xf20020</span>
<span class="cp">#define IDT_RIO_DOMAIN_MASK		0x000000ff</span>

<span class="cp">#define IDT_PW_INFO_CSR		0xf20024</span>

<span class="cp">#define IDT_SOFT_RESET		0xf20040</span>
<span class="cp">#define IDT_SOFT_RESET_REQ		0x00030097</span>

<span class="cp">#define IDT_I2C_MCTRL		0xf20050</span>
<span class="cp">#define IDT_I2C_MCTRL_GENPW		0x04000000</span>

<span class="cp">#define IDT_JTAG_CTRL		0xf2005c</span>
<span class="cp">#define IDT_JTAG_CTRL_GENPW		0x00000002</span>

<span class="cp">#define IDT_LANE_CTRL(n)	(0xff8000 + (n)*0x100)</span>
<span class="cp">#define IDT_LANE_CTRL_BC	0xffff00</span>
<span class="cp">#define IDT_LANE_CTRL_GENPW		0x00200000</span>
<span class="cp">#define IDT_LANE_DFE_1_BC	0xffff18</span>
<span class="cp">#define IDT_LANE_DFE_2_BC	0xffff1c</span>

<span class="cp">#define IDT_PORT_OPS(n)		(0xf40004 + (n)*0x100)</span>
<span class="cp">#define IDT_PORT_OPS_GENPW		0x08000000</span>
<span class="cp">#define IDT_PORT_OPS_PL_ELOG		0x00000040</span>
<span class="cp">#define IDT_PORT_OPS_LL_ELOG		0x00000020</span>
<span class="cp">#define IDT_PORT_OPS_LT_ELOG		0x00000010</span>
<span class="cp">#define IDT_PORT_OPS_BC		0xf4ff04</span>

<span class="cp">#define IDT_PORT_ISERR_DET(n)	(0xf40008 + (n)*0x100)</span>

<span class="cp">#define IDT_ERR_CAP		0xfd0000</span>
<span class="cp">#define IDT_ERR_CAP_LOG_OVERWR		0x00000004</span>

<span class="cp">#define IDT_ERR_RD		0xfd0004</span>

<span class="cp">#define IDT_DEFAULT_ROUTE	0xde</span>
<span class="cp">#define IDT_NO_ROUTE		0xdf</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_route_add_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">,</span> <span class="n">u16</span> <span class="n">route_destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">route_port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Select routing table to update</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span>
		<span class="n">table</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">table</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">route_port</span> <span class="o">==</span> <span class="n">RIO_INVALID_ROUTE</span><span class="p">)</span>
		<span class="n">route_port</span> <span class="o">=</span> <span class="n">IDT_DEFAULT_ROUTE</span><span class="p">;</span>

	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">LOCAL_RTE_CONF_DESTID_SEL</span><span class="p">,</span> <span class="n">table</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Program destination port for the specified destID</span>
<span class="cm">	 */</span>
	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">RIO_STD_RTE_CONF_DESTID_SEL_CSR</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">route_destid</span><span class="p">);</span>

	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">RIO_STD_RTE_CONF_PORT_SEL_CSR</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">route_port</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_route_get_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">,</span> <span class="n">u16</span> <span class="n">route_destid</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">route_port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">result</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Select routing table to read</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span>
		<span class="n">table</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">table</span><span class="o">++</span><span class="p">;</span>

	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">LOCAL_RTE_CONF_DESTID_SEL</span><span class="p">,</span> <span class="n">table</span><span class="p">);</span>

	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">RIO_STD_RTE_CONF_DESTID_SEL_CSR</span><span class="p">,</span>
				  <span class="n">route_destid</span><span class="p">);</span>

	<span class="n">rio_mport_read_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				 <span class="n">RIO_STD_RTE_CONF_PORT_SEL_CSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">result</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IDT_DEFAULT_ROUTE</span> <span class="o">==</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">result</span> <span class="o">||</span> <span class="n">IDT_NO_ROUTE</span> <span class="o">==</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">result</span><span class="p">)</span>
		<span class="o">*</span><span class="n">route_port</span> <span class="o">=</span> <span class="n">RIO_INVALID_ROUTE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="o">*</span><span class="n">route_port</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span><span class="n">result</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_route_clr_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u16</span> <span class="n">table</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Select routing table to read</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">table</span> <span class="o">==</span> <span class="n">RIO_GLOBAL_TABLE</span><span class="p">)</span>
		<span class="n">table</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">table</span><span class="o">++</span><span class="p">;</span>

	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">LOCAL_RTE_CONF_DESTID_SEL</span><span class="p">,</span> <span class="n">table</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">RIO_STD_RTE_CONF_EXTCFGEN</span><span class="p">;</span>
	     <span class="n">i</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">RIO_STD_RTE_CONF_EXTCFGEN</span> <span class="o">|</span> <span class="mh">0xff</span><span class="p">);)</span> <span class="p">{</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
			<span class="n">RIO_STD_RTE_CONF_DESTID_SEL_CSR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
			<span class="n">RIO_STD_RTE_CONF_PORT_SEL_CSR</span><span class="p">,</span>
			<span class="p">(</span><span class="n">IDT_DEFAULT_ROUTE</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">IDT_DEFAULT_ROUTE</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">IDT_DEFAULT_ROUTE</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">IDT_DEFAULT_ROUTE</span><span class="p">);</span>
		<span class="n">i</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_set_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u8</span> <span class="n">sw_domain</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Switch domain configuration operates only at global level</span>
<span class="cm">	 */</span>
	<span class="n">rio_mport_write_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				  <span class="n">IDT_RIO_DOMAIN</span><span class="p">,</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">sw_domain</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_get_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_mport</span> <span class="o">*</span><span class="n">mport</span><span class="p">,</span> <span class="n">u16</span> <span class="n">destid</span><span class="p">,</span> <span class="n">u8</span> <span class="n">hopcount</span><span class="p">,</span>
		       <span class="n">u8</span> <span class="o">*</span><span class="n">sw_domain</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Switch domain configuration operates only at global level</span>
<span class="cm">	 */</span>
	<span class="n">rio_mport_read_config_32</span><span class="p">(</span><span class="n">mport</span><span class="p">,</span> <span class="n">destid</span><span class="p">,</span> <span class="n">hopcount</span><span class="p">,</span>
				<span class="n">IDT_RIO_DOMAIN</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>

	<span class="o">*</span><span class="n">sw_domain</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)(</span><span class="n">regval</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_em_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This routine performs device-specific initialization only.</span>
<span class="cm">	 * All standard EM configuration should be performed at upper level.</span>
<span class="cm">	 */</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;RIO: %s [%d:%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">destid</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hopcount</span><span class="p">);</span>

	<span class="cm">/* Set Port-Write info CSR: PRIO=3 and CRF=1 */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_PW_INFO_CSR</span><span class="p">,</span> <span class="mh">0x0000e000</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure LT LAYER error reporting.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Enable standard (RIO.p8) error reporting */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_LT_ERR_REPORT_EN</span><span class="p">,</span>
			<span class="n">REM_LTL_ERR_ILLTRAN</span> <span class="o">|</span> <span class="n">REM_LTL_ERR_UNSOLR</span> <span class="o">|</span>
			<span class="n">REM_LTL_ERR_UNSUPTR</span><span class="p">);</span>

	<span class="cm">/* Use Port-Writes for LT layer error reporting.</span>
<span class="cm">	 * Enable per-port reset</span>
<span class="cm">	 */</span>
	<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_DEV_CTRL_1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_DEV_CTRL_1</span><span class="p">,</span>
			<span class="n">regval</span> <span class="o">|</span> <span class="n">IDT_DEV_CTRL_1_GENPW</span> <span class="o">|</span> <span class="n">IDT_DEV_CTRL_1_PRSTBEH</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure PORT error reporting.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Report all RIO.p8 errors supported by device */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_PORT_ERR_REPORT_EN_BC</span><span class="p">,</span> <span class="mh">0x807e8037</span><span class="p">);</span>

	<span class="cm">/* Configure reporting of implementation specific errors/events */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_PORT_ISERR_REPORT_EN_BC</span><span class="p">,</span>
			    <span class="n">IDT_PORT_INIT_TX_ACQUIRED</span><span class="p">);</span>

	<span class="cm">/* Use Port-Writes for port error reporting and enable error logging */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RIO_GET_TOTAL_PORTS</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">swpinfo</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tmp</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_PORT_OPS</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
		<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				<span class="n">IDT_PORT_OPS</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="n">regval</span> <span class="o">|</span> <span class="n">IDT_PORT_OPS_GENPW</span> <span class="o">|</span>
				<span class="n">IDT_PORT_OPS_PL_ELOG</span> <span class="o">|</span>
				<span class="n">IDT_PORT_OPS_LL_ELOG</span> <span class="o">|</span>
				<span class="n">IDT_PORT_OPS_LT_ELOG</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Overwrite error log if full */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_ERR_CAP</span><span class="p">,</span> <span class="n">IDT_ERR_CAP_LOG_OVERWR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure LANE error reporting.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Disable line error reporting */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_LANE_ERR_REPORT_EN_BC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Use Port-Writes for lane error reporting (when enabled)</span>
<span class="cm">	 * (do per-lane update because lanes may have different configuration)</span>
<span class="cm">	 */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">did</span> <span class="o">==</span> <span class="n">RIO_DID_IDTCPS1848</span><span class="p">)</span> <span class="o">?</span> <span class="mi">48</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">tmp</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_LANE_CTRL</span><span class="p">(</span><span class="n">i</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
		<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_LANE_CTRL</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
				    <span class="n">regval</span> <span class="o">|</span> <span class="n">IDT_LANE_CTRL_GENPW</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure AUX error reporting.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Disable JTAG and I2C Error capture */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_AUX_PORT_ERR_CAP_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable JTAG and I2C Error reporting/logging */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_AUX_ERR_REPORT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Port-Write notification from JTAG */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_JTAG_CTRL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Port-Write notification from I2C */</span>
	<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_I2C_MCTRL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_I2C_MCTRL</span><span class="p">,</span> <span class="n">regval</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">IDT_I2C_MCTRL_GENPW</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure CFG_BLK error reporting.</span>
<span class="cm">	 */</span>

	<span class="cm">/* Disable Configuration Block error capture */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_CFGBLK_ERR_CAPTURE_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Disable Port-Writes for Configuration Block error reporting */</span>
	<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_CFGBLK_ERR_REPORT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_CFGBLK_ERR_REPORT</span><span class="p">,</span>
			    <span class="n">regval</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">IDT_CFGBLK_ERR_REPORT_GENPW</span><span class="p">);</span>

	<span class="cm">/* set TVAL = ~50us */</span>
	<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">phys_efptr</span> <span class="o">+</span> <span class="n">RIO_PORT_LINKTO_CTL_CSR</span><span class="p">,</span> <span class="mh">0x8e</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">idtg2_em_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">portnum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">,</span> <span class="n">em_perrdet</span><span class="p">,</span> <span class="n">em_ltlerrdet</span><span class="p">;</span>

	<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">em_efptr</span> <span class="o">+</span> <span class="n">RIO_EM_LTL_ERR_DETECT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">em_ltlerrdet</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">em_ltlerrdet</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Service Logical/Transport Layer Error(s) */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">em_ltlerrdet</span> <span class="o">&amp;</span> <span class="n">REM_LTL_ERR_IMPSPEC</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Implementation specific error reported */</span>
			<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
					<span class="n">IDT_ISLTL_ADDRESS_CAP</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;RIO: %s Implementation Specific LTL errors&quot;</span> \
				 <span class="s">&quot; 0x%x @(0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rio_name</span><span class="p">(</span><span class="n">rdev</span><span class="p">),</span> <span class="n">em_ltlerrdet</span><span class="p">,</span> <span class="n">regval</span><span class="p">);</span>

			<span class="cm">/* Clear implementation specific address capture CSR */</span>
			<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_ISLTL_ADDRESS_CAP</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">em_efptr</span> <span class="o">+</span> <span class="n">RIO_EM_PN_ERR_DETECT</span><span class="p">(</span><span class="n">portnum</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">em_perrdet</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">em_perrdet</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Service Port-Level Error(s) */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">em_perrdet</span> <span class="o">&amp;</span> <span class="n">REM_PED_IMPL_SPEC</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Implementation Specific port error reported */</span>

			<span class="cm">/* Get IS errors reported */</span>
			<span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
					<span class="n">IDT_PORT_ISERR_DET</span><span class="p">(</span><span class="n">portnum</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">);</span>

			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;RIO: %s Implementation Specific Port&quot;</span> \
				 <span class="s">&quot; errors 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rio_name</span><span class="p">(</span><span class="n">rdev</span><span class="p">),</span> <span class="n">regval</span><span class="p">);</span>

			<span class="cm">/* Clear all implementation specific events */</span>
			<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
					<span class="n">IDT_PORT_ISERR_DET</span><span class="p">(</span><span class="n">portnum</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span>
<span class="nf">idtg2_show_errlog</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">to_rio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">ssize_t</span> <span class="n">len</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">rio_read_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">IDT_ERR_RD</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regval</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regval</span><span class="p">)</span>    <span class="cm">/* 0 = end of log */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="n">len</span><span class="p">,</span> <span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="n">len</span><span class="p">,</span>
					<span class="s">&quot;%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">regval</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">-</span> <span class="mi">10</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">errlog</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span> <span class="n">idtg2_show_errlog</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">idtg2_sysfs</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">create</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">create</span> <span class="o">==</span> <span class="n">RIO_SW_SYSFS_CREATE</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Initialize sysfs entries */</span>
		<span class="n">err</span> <span class="o">=</span> <span class="n">device_create_file</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_attr_errlog</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable create sysfs errlog file</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">device_remove_file</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_attr_errlog</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">idtg2_switch_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">rio_dev</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">do_enum</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;RIO: %s for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">rio_name</span><span class="p">(</span><span class="n">rdev</span><span class="p">));</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">add_entry</span> <span class="o">=</span> <span class="n">idtg2_route_add_entry</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">get_entry</span> <span class="o">=</span> <span class="n">idtg2_route_get_entry</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">clr_table</span> <span class="o">=</span> <span class="n">idtg2_route_clr_table</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">set_domain</span> <span class="o">=</span> <span class="n">idtg2_set_domain</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">get_domain</span> <span class="o">=</span> <span class="n">idtg2_get_domain</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">em_init</span> <span class="o">=</span> <span class="n">idtg2_em_init</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">em_handle</span> <span class="o">=</span> <span class="n">idtg2_em_handler</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rswitch</span><span class="o">-&gt;</span><span class="n">sw_sysfs</span> <span class="o">=</span> <span class="n">idtg2_sysfs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">do_enum</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Ensure that default routing is disabled on startup */</span>
		<span class="n">rio_write_config_32</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				    <span class="n">RIO_STD_RTE_DEFAULT_PORT</span><span class="p">,</span> <span class="n">IDT_NO_ROUTE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_IDT</span><span class="p">,</span> <span class="n">RIO_DID_IDTCPS1848</span><span class="p">,</span> <span class="n">idtg2_switch_init</span><span class="p">);</span>
<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_IDT</span><span class="p">,</span> <span class="n">RIO_DID_IDTCPS1616</span><span class="p">,</span> <span class="n">idtg2_switch_init</span><span class="p">);</span>
<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_IDT</span><span class="p">,</span> <span class="n">RIO_DID_IDTVPS1616</span><span class="p">,</span> <span class="n">idtg2_switch_init</span><span class="p">);</span>
<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_IDT</span><span class="p">,</span> <span class="n">RIO_DID_IDTSPS1616</span><span class="p">,</span> <span class="n">idtg2_switch_init</span><span class="p">);</span>
<span class="n">DECLARE_RIO_SWITCH_INIT</span><span class="p">(</span><span class="n">RIO_VID_IDT</span><span class="p">,</span> <span class="n">RIO_DID_IDTCPS1432</span><span class="p">,</span> <span class="n">idtg2_switch_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
