#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdf57c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdc3320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdca8a0 .functor NOT 1, L_0xe21e20, C4<0>, C4<0>, C4<0>;
L_0xe215f0 .functor XOR 2, L_0xe21b30, L_0xe21bd0, C4<00>, C4<00>;
L_0xe21d10 .functor XOR 2, L_0xe215f0, L_0xe21c70, C4<00>, C4<00>;
v0xe1e160_0 .net *"_ivl_10", 1 0, L_0xe21c70;  1 drivers
v0xe1e260_0 .net *"_ivl_12", 1 0, L_0xe21d10;  1 drivers
v0xe1e340_0 .net *"_ivl_2", 1 0, L_0xe21a90;  1 drivers
v0xe1e400_0 .net *"_ivl_4", 1 0, L_0xe21b30;  1 drivers
v0xe1e4e0_0 .net *"_ivl_6", 1 0, L_0xe21bd0;  1 drivers
v0xe1e610_0 .net *"_ivl_8", 1 0, L_0xe215f0;  1 drivers
v0xe1e6f0_0 .net "a", 0 0, v0xe1bdc0_0;  1 drivers
v0xe1e790_0 .net "b", 0 0, v0xe1be60_0;  1 drivers
v0xe1e830_0 .net "c", 0 0, v0xe1bf00_0;  1 drivers
v0xe1e8d0_0 .var "clk", 0 0;
v0xe1e970_0 .net "d", 0 0, v0xe1c040_0;  1 drivers
v0xe1ea10_0 .net "out_pos_dut", 0 0, L_0xe21900;  1 drivers
v0xe1eab0_0 .net "out_pos_ref", 0 0, L_0xe200f0;  1 drivers
v0xe1eb50_0 .net "out_sop_dut", 0 0, L_0xe21660;  1 drivers
v0xe1ebf0_0 .net "out_sop_ref", 0 0, L_0xdf6cd0;  1 drivers
v0xe1ec90_0 .var/2u "stats1", 223 0;
v0xe1ed30_0 .var/2u "strobe", 0 0;
v0xe1eee0_0 .net "tb_match", 0 0, L_0xe21e20;  1 drivers
v0xe1efb0_0 .net "tb_mismatch", 0 0, L_0xdca8a0;  1 drivers
v0xe1f050_0 .net "wavedrom_enable", 0 0, v0xe1c310_0;  1 drivers
v0xe1f120_0 .net "wavedrom_title", 511 0, v0xe1c3b0_0;  1 drivers
L_0xe21a90 .concat [ 1 1 0 0], L_0xe200f0, L_0xdf6cd0;
L_0xe21b30 .concat [ 1 1 0 0], L_0xe200f0, L_0xdf6cd0;
L_0xe21bd0 .concat [ 1 1 0 0], L_0xe21900, L_0xe21660;
L_0xe21c70 .concat [ 1 1 0 0], L_0xe200f0, L_0xdf6cd0;
L_0xe21e20 .cmp/eeq 2, L_0xe21a90, L_0xe21d10;
S_0xdc75d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xdc3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdcac80 .functor AND 1, v0xe1bf00_0, v0xe1c040_0, C4<1>, C4<1>;
L_0xdcb060 .functor NOT 1, v0xe1bdc0_0, C4<0>, C4<0>, C4<0>;
L_0xdcb440 .functor NOT 1, v0xe1be60_0, C4<0>, C4<0>, C4<0>;
L_0xdcb6c0 .functor AND 1, L_0xdcb060, L_0xdcb440, C4<1>, C4<1>;
L_0xde2800 .functor AND 1, L_0xdcb6c0, v0xe1bf00_0, C4<1>, C4<1>;
L_0xdf6cd0 .functor OR 1, L_0xdcac80, L_0xde2800, C4<0>, C4<0>;
L_0xe1f570 .functor NOT 1, v0xe1be60_0, C4<0>, C4<0>, C4<0>;
L_0xe1f5e0 .functor OR 1, L_0xe1f570, v0xe1c040_0, C4<0>, C4<0>;
L_0xe1f6f0 .functor AND 1, v0xe1bf00_0, L_0xe1f5e0, C4<1>, C4<1>;
L_0xe1f7b0 .functor NOT 1, v0xe1bdc0_0, C4<0>, C4<0>, C4<0>;
L_0xe1f880 .functor OR 1, L_0xe1f7b0, v0xe1be60_0, C4<0>, C4<0>;
L_0xe1f8f0 .functor AND 1, L_0xe1f6f0, L_0xe1f880, C4<1>, C4<1>;
L_0xe1fa70 .functor NOT 1, v0xe1be60_0, C4<0>, C4<0>, C4<0>;
L_0xe1fae0 .functor OR 1, L_0xe1fa70, v0xe1c040_0, C4<0>, C4<0>;
L_0xe1fa00 .functor AND 1, v0xe1bf00_0, L_0xe1fae0, C4<1>, C4<1>;
L_0xe1fc70 .functor NOT 1, v0xe1bdc0_0, C4<0>, C4<0>, C4<0>;
L_0xe1fd70 .functor OR 1, L_0xe1fc70, v0xe1c040_0, C4<0>, C4<0>;
L_0xe1fe30 .functor AND 1, L_0xe1fa00, L_0xe1fd70, C4<1>, C4<1>;
L_0xe1ffe0 .functor XNOR 1, L_0xe1f8f0, L_0xe1fe30, C4<0>, C4<0>;
v0xdca1d0_0 .net *"_ivl_0", 0 0, L_0xdcac80;  1 drivers
v0xdca5d0_0 .net *"_ivl_12", 0 0, L_0xe1f570;  1 drivers
v0xdca9b0_0 .net *"_ivl_14", 0 0, L_0xe1f5e0;  1 drivers
v0xdcad90_0 .net *"_ivl_16", 0 0, L_0xe1f6f0;  1 drivers
v0xdcb170_0 .net *"_ivl_18", 0 0, L_0xe1f7b0;  1 drivers
v0xdcb550_0 .net *"_ivl_2", 0 0, L_0xdcb060;  1 drivers
v0xdcb7d0_0 .net *"_ivl_20", 0 0, L_0xe1f880;  1 drivers
v0xe1a330_0 .net *"_ivl_24", 0 0, L_0xe1fa70;  1 drivers
v0xe1a410_0 .net *"_ivl_26", 0 0, L_0xe1fae0;  1 drivers
v0xe1a4f0_0 .net *"_ivl_28", 0 0, L_0xe1fa00;  1 drivers
v0xe1a5d0_0 .net *"_ivl_30", 0 0, L_0xe1fc70;  1 drivers
v0xe1a6b0_0 .net *"_ivl_32", 0 0, L_0xe1fd70;  1 drivers
v0xe1a790_0 .net *"_ivl_36", 0 0, L_0xe1ffe0;  1 drivers
L_0x7f1e7ef79018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe1a850_0 .net *"_ivl_38", 0 0, L_0x7f1e7ef79018;  1 drivers
v0xe1a930_0 .net *"_ivl_4", 0 0, L_0xdcb440;  1 drivers
v0xe1aa10_0 .net *"_ivl_6", 0 0, L_0xdcb6c0;  1 drivers
v0xe1aaf0_0 .net *"_ivl_8", 0 0, L_0xde2800;  1 drivers
v0xe1abd0_0 .net "a", 0 0, v0xe1bdc0_0;  alias, 1 drivers
v0xe1ac90_0 .net "b", 0 0, v0xe1be60_0;  alias, 1 drivers
v0xe1ad50_0 .net "c", 0 0, v0xe1bf00_0;  alias, 1 drivers
v0xe1ae10_0 .net "d", 0 0, v0xe1c040_0;  alias, 1 drivers
v0xe1aed0_0 .net "out_pos", 0 0, L_0xe200f0;  alias, 1 drivers
v0xe1af90_0 .net "out_sop", 0 0, L_0xdf6cd0;  alias, 1 drivers
v0xe1b050_0 .net "pos0", 0 0, L_0xe1f8f0;  1 drivers
v0xe1b110_0 .net "pos1", 0 0, L_0xe1fe30;  1 drivers
L_0xe200f0 .functor MUXZ 1, L_0x7f1e7ef79018, L_0xe1f8f0, L_0xe1ffe0, C4<>;
S_0xe1b290 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xdc3320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe1bdc0_0 .var "a", 0 0;
v0xe1be60_0 .var "b", 0 0;
v0xe1bf00_0 .var "c", 0 0;
v0xe1bfa0_0 .net "clk", 0 0, v0xe1e8d0_0;  1 drivers
v0xe1c040_0 .var "d", 0 0;
v0xe1c130_0 .var/2u "fail", 0 0;
v0xe1c1d0_0 .var/2u "fail1", 0 0;
v0xe1c270_0 .net "tb_match", 0 0, L_0xe21e20;  alias, 1 drivers
v0xe1c310_0 .var "wavedrom_enable", 0 0;
v0xe1c3b0_0 .var "wavedrom_title", 511 0;
E_0xdd6250/0 .event negedge, v0xe1bfa0_0;
E_0xdd6250/1 .event posedge, v0xe1bfa0_0;
E_0xdd6250 .event/or E_0xdd6250/0, E_0xdd6250/1;
S_0xe1b5c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe1b290;
 .timescale -12 -12;
v0xe1b800_0 .var/2s "i", 31 0;
E_0xdd60f0 .event posedge, v0xe1bfa0_0;
S_0xe1b900 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe1b290;
 .timescale -12 -12;
v0xe1bb00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe1bbe0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe1b290;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe1c590 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xdc3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe202a0 .functor AND 1, v0xe1bf00_0, v0xe1c040_0, C4<1>, C4<1>;
L_0xe207a0 .functor AND 1, L_0xe20550, L_0xe205f0, C4<1>, C4<1>;
L_0xe208b0 .functor AND 1, L_0xe207a0, v0xe1bf00_0, C4<1>, C4<1>;
L_0xe20970 .functor OR 1, L_0xe202a0, L_0xe208b0, C4<0>, C4<0>;
L_0xe20b50 .functor OR 1, L_0xe20ab0, v0xe1c040_0, C4<0>, C4<0>;
L_0xe20c10 .functor AND 1, v0xe1bf00_0, L_0xe20b50, C4<1>, C4<1>;
L_0xe20ef0 .functor AND 1, L_0xe20d10, v0xe1be60_0, C4<1>, C4<1>;
L_0xe20fb0 .functor OR 1, L_0xe20c10, L_0xe20ef0, C4<0>, C4<0>;
L_0xe211b0 .functor OR 1, L_0xe21110, v0xe1c040_0, C4<0>, C4<0>;
L_0xe21270 .functor AND 1, v0xe1bf00_0, L_0xe211b0, C4<1>, C4<1>;
L_0xe21470 .functor AND 1, L_0xe21390, v0xe1c040_0, C4<1>, C4<1>;
L_0xe214e0 .functor OR 1, L_0xe21270, L_0xe21470, C4<0>, C4<0>;
L_0xe21660 .functor BUFZ 1, L_0xe20970, C4<0>, C4<0>, C4<0>;
L_0xe21770 .functor XNOR 1, L_0xe20fb0, L_0xe214e0, C4<0>, C4<0>;
v0xe1c750_0 .net *"_ivl_0", 0 0, L_0xe202a0;  1 drivers
v0xe1c830_0 .net *"_ivl_13", 0 0, L_0xe20ab0;  1 drivers
v0xe1c8f0_0 .net *"_ivl_14", 0 0, L_0xe20b50;  1 drivers
v0xe1c9e0_0 .net *"_ivl_16", 0 0, L_0xe20c10;  1 drivers
v0xe1cac0_0 .net *"_ivl_19", 0 0, L_0xe20d10;  1 drivers
v0xe1cbd0_0 .net *"_ivl_20", 0 0, L_0xe20ef0;  1 drivers
v0xe1ccb0_0 .net *"_ivl_25", 0 0, L_0xe21110;  1 drivers
v0xe1cd70_0 .net *"_ivl_26", 0 0, L_0xe211b0;  1 drivers
v0xe1ce50_0 .net *"_ivl_28", 0 0, L_0xe21270;  1 drivers
v0xe1cfc0_0 .net *"_ivl_3", 0 0, L_0xe20550;  1 drivers
v0xe1d080_0 .net *"_ivl_31", 0 0, L_0xe21390;  1 drivers
v0xe1d140_0 .net *"_ivl_32", 0 0, L_0xe21470;  1 drivers
v0xe1d220_0 .net *"_ivl_38", 0 0, L_0xe21770;  1 drivers
L_0x7f1e7ef79060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe1d2e0_0 .net *"_ivl_40", 0 0, L_0x7f1e7ef79060;  1 drivers
v0xe1d3c0_0 .net *"_ivl_5", 0 0, L_0xe205f0;  1 drivers
v0xe1d480_0 .net *"_ivl_6", 0 0, L_0xe207a0;  1 drivers
v0xe1d560_0 .net *"_ivl_8", 0 0, L_0xe208b0;  1 drivers
v0xe1d750_0 .net "a", 0 0, v0xe1bdc0_0;  alias, 1 drivers
v0xe1d7f0_0 .net "b", 0 0, v0xe1be60_0;  alias, 1 drivers
v0xe1d8e0_0 .net "c", 0 0, v0xe1bf00_0;  alias, 1 drivers
v0xe1d9d0_0 .net "d", 0 0, v0xe1c040_0;  alias, 1 drivers
v0xe1dac0_0 .net "out_pos", 0 0, L_0xe21900;  alias, 1 drivers
v0xe1db80_0 .net "out_sop", 0 0, L_0xe21660;  alias, 1 drivers
v0xe1dc40_0 .net "pos0", 0 0, L_0xe20fb0;  1 drivers
v0xe1dd00_0 .net "pos1", 0 0, L_0xe214e0;  1 drivers
v0xe1ddc0_0 .net "sop", 0 0, L_0xe20970;  1 drivers
L_0xe20550 .reduce/nor v0xe1bdc0_0;
L_0xe205f0 .reduce/nor v0xe1be60_0;
L_0xe20ab0 .reduce/nor v0xe1be60_0;
L_0xe20d10 .reduce/nor v0xe1bdc0_0;
L_0xe21110 .reduce/nor v0xe1be60_0;
L_0xe21390 .reduce/nor v0xe1bdc0_0;
L_0xe21900 .functor MUXZ 1, L_0x7f1e7ef79060, L_0xe20fb0, L_0xe21770, C4<>;
S_0xe1df40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xdc3320;
 .timescale -12 -12;
E_0xdbf9f0 .event anyedge, v0xe1ed30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe1ed30_0;
    %nor/r;
    %assign/vec4 v0xe1ed30_0, 0;
    %wait E_0xdbf9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe1b290;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1c130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1c1d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe1b290;
T_4 ;
    %wait E_0xdd6250;
    %load/vec4 v0xe1c270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe1c130_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe1b290;
T_5 ;
    %wait E_0xdd60f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %wait E_0xdd60f0;
    %load/vec4 v0xe1c130_0;
    %store/vec4 v0xe1c1d0_0, 0, 1;
    %fork t_1, S_0xe1b5c0;
    %jmp t_0;
    .scope S_0xe1b5c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe1b800_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe1b800_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xdd60f0;
    %load/vec4 v0xe1b800_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1b800_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe1b800_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe1b290;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd6250;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe1c040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1bf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1be60_0, 0;
    %assign/vec4 v0xe1bdc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe1c130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe1c1d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xdc3320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1e8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1ed30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xdc3320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe1e8d0_0;
    %inv;
    %store/vec4 v0xe1e8d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xdc3320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe1bfa0_0, v0xe1efb0_0, v0xe1e6f0_0, v0xe1e790_0, v0xe1e830_0, v0xe1e970_0, v0xe1ebf0_0, v0xe1eb50_0, v0xe1eab0_0, v0xe1ea10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xdc3320;
T_9 ;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xdc3320;
T_10 ;
    %wait E_0xdd6250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1ec90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
    %load/vec4 v0xe1eee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1ec90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe1ebf0_0;
    %load/vec4 v0xe1ebf0_0;
    %load/vec4 v0xe1eb50_0;
    %xor;
    %load/vec4 v0xe1ebf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe1eab0_0;
    %load/vec4 v0xe1eab0_0;
    %load/vec4 v0xe1ea10_0;
    %xor;
    %load/vec4 v0xe1eab0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe1ec90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1ec90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response49/top_module.sv";
