[2025-09-16 17:36:00] START suite=gap trace=605.mcf_s-1554B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1554B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3001360 heartbeat IPC: 3.332 cumulative IPC: 3.332 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5753800 heartbeat IPC: 3.633 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 25 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5753800 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 25 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5753800 cumulative IPC: 3.476 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 51447125 heartbeat IPC: 0.2189 cumulative IPC: 0.2189 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 97802136 heartbeat IPC: 0.2157 cumulative IPC: 0.2173 (Simulation time: 00 hr 11 min 27 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 144687161 heartbeat IPC: 0.2133 cumulative IPC: 0.2159 (Simulation time: 00 hr 16 min 43 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 191092958 heartbeat IPC: 0.2155 cumulative IPC: 0.2158 (Simulation time: 00 hr 21 min 56 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 238073520 heartbeat IPC: 0.2129 cumulative IPC: 0.2152 (Simulation time: 00 hr 27 min 18 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 286044809 heartbeat IPC: 0.2085 cumulative IPC: 0.2141 (Simulation time: 00 hr 32 min 47 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 332573180 heartbeat IPC: 0.2149 cumulative IPC: 0.2142 (Simulation time: 00 hr 38 min 08 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 378708482 heartbeat IPC: 0.2168 cumulative IPC: 0.2145 (Simulation time: 00 hr 43 min 20 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 425254137 heartbeat IPC: 0.2148 cumulative IPC: 0.2145 (Simulation time: 00 hr 48 min 37 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 463900119 cumulative IPC: 0.2156 (Simulation time: 00 hr 53 min 47 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 463900119 cumulative IPC: 0.2156 (Simulation time: 00 hr 53 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-1554B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2156 instructions: 100000002 cycles: 463900119
CPU 0 Branch Prediction Accuracy: 97.78% MPKI: 4.031 Average ROB Occupancy at Mispredict: 46.78
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.031
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 196705735
LQ_STALL: 31295473
SQ_STALL: 103140


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 401.48935
REPLAY_LOAD: 122.056
NON_REPLAY_LOAD: 63.472485

== Total ==
ADDR_TRANS: 37740
REPLAY_LOAD: 15257
NON_REPLAY_LOAD: 196652738

== Counts ==
ADDR_TRANS: 94
REPLAY_LOAD: 125
NON_REPLAY_LOAD: 3098236

cpu0->cpu0_STLB TOTAL        ACCESS:     394029 HIT:     385573 MISS:       8456 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     394029 HIT:     385573 MISS:       8456 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 575.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15743675 HIT:     373001 MISS:   15370674 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:   15070871 HIT:       1187 MISS:   15069684 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     294821 HIT:       4874 MISS:     289947 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     363782 HIT:     363293 MISS:        489 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      14201 HIT:       3647 MISS:      10554 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 116 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   18811655 HIT:   18811655 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   18811655 HIT:   18811655 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   45013627 HIT:   25839143 MISS:   19174484 MSHR_MERGE:    3794591
cpu0->cpu0_L1D LOAD         ACCESS:   37824642 HIT:   19625108 MISS:   18199534 MSHR_MERGE:    3128664
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7172057 HIT:    6211318 MISS:     960739 MSHR_MERGE:     665917
cpu0->cpu0_L1D TRANSLATION  ACCESS:      16928 HIT:       2717 MISS:      14211 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 128.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   16806014 HIT:   16806014 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   16806014 HIT:   16806014 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   43241581 HIT:   42734463 MISS:     507118 MSHR_MERGE:     113089
cpu0->cpu0_DTLB LOAD         ACCESS:   43241581 HIT:   42734463 MISS:     507118 MSHR_MERGE:     113089
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 17.34 cycles
cpu0->LLC TOTAL        ACCESS:   15728628 HIT:    3734299 MISS:   11994329 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:   15069684 HIT:    3374398 MISS:   11695286 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     289947 HIT:       1233 MISS:     288714 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     358443 HIT:     358330 MISS:        113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10554 HIT:        338 MISS:      10216 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     239439
  ROW_BUFFER_MISS:   11754688
  AVG DBUS CONGESTED CYCLE: 3.627
Channel 0 WQ ROW_BUFFER_HIT:      88194
  ROW_BUFFER_MISS:     268077
  FULL:          0
Channel 0 REFRESHES ISSUED:      38658

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0          629          217        98701       347679
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6            1           16          592
  STLB miss resolved @ L2C                0            0            1            2         4356
  STLB miss resolved @ LLC                0            0            0            0          526
  STLB miss resolved @ MEM                0           10            0           39         4927

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:29:47] END   suite=gap trace=605.mcf_s-1554B (rc=0)
