/*
 * Copyright (C) 2017-2020 Alibaba Group Holding Limited
 */

/******************************************************************************
 * @file     dw_axi_dma_32ch_ll.h
 * @brief    dw axi dma reigster define
 * @version  Thead
 * @date     2020-10-16
 ******************************************************************************/

#ifndef _DW_AXI_DMA_32CH_LL_H_
#define _DW_AXI_DMA_32CH_LL_H_

#include <stdint.h>
#include <soc.h>
#include <csi_core.h>
#include <drv/dma.h>

#ifdef __cplusplus
extern "C" {
#endif

#define DMA_MAX_CHANNELS 32

typedef enum {
    DATA_ITEMS_1          = 0U,
    DATA_ITEMS_4,
    DATA_ITEMS_8,
    DATA_ITEMS_16,
    DATA_ITEMS_32,
    DATA_ITEMS_64,
    DATA_ITEMS_128,
    DATA_ITEMS_256,
    DATA_ITEMS_512,
    DATA_ITEMS_1024,
} dw_dma_msize_t;

typedef struct {
    __IOM uint32_t SAR_L;
    __IOM uint32_t SAR_H;
    __IOM uint64_t DAR;
    __IOM uint64_t BLOCK_TS;
    __IOM uint64_t CTL;
    __IOM uint64_t CFG2;
    __IOM uint64_t LLP;
    __IM uint64_t STATUS;
    __IOM uint64_t SWHSSRC;
    __IOM uint64_t SWHSDST;
    __OM uint64_t BLK_TFR_RESUMEREQ;
    __IOM uint64_t AXI_ID;
    __IOM uint64_t AXIS_QOS;
    __IM uint64_t SSTAT;
    __IM uint64_t DSTAT;
    __IOM uint64_t SSTATAR;
    __IOM uint64_t DSTATAR;
    __IOM uint64_t INTSTATUS_ENABLE;
    __IM uint64_t INSTATUS;
    __IOM uint64_t INTSIGNAL_ENABLE;
    __OM uint64_t INTCLEAR;
    uint64_t RECEIVE[12];
} dw_dma_axi_ch_reg_t;

typedef struct {
    __IM uint64_t ID;
    __IM uint64_t COMPVER;
    __IOM uint64_t CFG;
    __OM uint64_t CHEN2;
    __OM uint64_t CHSUSP;
    __IOM uint64_t CHABORT;
    __IM uint64_t INISTATUS2;
    __OM uint64_t COMMON_INT_CLEAR;
    __IOM uint64_t COMMON_INTSTATUS_ENABLE;
    __IOM uint64_t COMMON_INTSIGNAL_ENABLE;
    __IM uint64_t COMMON_INTSTATUS;
    __IOM uint64_t RESET;
    __IOM uint64_t LOWPOWER_CFG;
    __IOM uint64_t COMMON_PARCTRL;
    __IOM uint64_t COMMON_ECCCTLSTATUS;
    uint64_t RECEIVE[17];
    __IOM dw_dma_axi_ch_reg_t CH[DMA_MAX_CHANNELS];
} dw_dma_axi_reg_t;

typedef struct {
    uint64_t SAR;
    uint64_t DAR;
    uint64_t BLOCK_TS;
    uint64_t LLP;
    uint64_t CTL;
    uint32_t SSTAT;
    uint32_t DSTAT;
    uint64_t LLP_STATUS;
    uint64_t RESERVED;
} dw_dma_axi_lli_t;

typedef struct {
    csi_dma_t *table[CONFIG_DMA_NUM];
    uint32_t init_num;
} dma_rec_t;

/*! DMAC_IDREG */
#define DW_AXI_DMAC_IDREG_DMAC_ID_Pos           (0UL)
#define DW_AXI_DMAC_IDREG_DMAC_ID_Msk           (0xFFFFFFFFUL << DW_AXI_DMAC_IDREG_DMAC_ID_Pos)
#define DW_AXI_DMAC_IDREG_DMAC_ID               DW_AXI_DMAC_IDREG_DMAC_ID_Msk

/*! DMAC_COMPVERREG */
#define DW_AXI_DMAC_COMPVERREG_Pos              (0UL)
#define DW_AXI_DMAC_COMPVERREG_Msk              (0xFFFFFFFFUL << DW_AXI_DMAC_COMPVERREG_Pos)
#define DW_AXI_DMAC_COMPVERREG                  DW_AXI_DMAC_COMPVERREG_Msk

/*! DMAC_CFGREG */
#define DW_AXI_DMAC_CFGREG_DMAC_EN_Pos          (0UL)
#define DW_AXI_DMAC_CFGREG_DMAC_EN_Msk          (0x1UL << DW_AXI_DMAC_CFGREG_DMAC_EN_Pos)
#define DW_AXI_DMAC_CFGREG_DMAC_EN              DW_AXI_DMAC_CFGREG_DMAC_EN_Msk

#define DW_AXI_DMAC_CFGREG_INT_EN_Pos           (1UL)
#define DW_AXI_DMAC_CFGREG_INT_EN_Msk           (0x1UL << DW_AXI_DMAC_CFGREG_INT_EN_Pos)
#define DW_AXI_DMAC_CFGREG_INT_EN               DW_AXI_DMAC_CFGREG_INT_EN_Msk

/*! DMAC_CHENREG, offset: 0x10 */
#define DW_AXI_DMAC_CHENREG_CH1_EN_Pos          (0UL)
#define DW_AXI_DMAC_CHENREG_CH1_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH1_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH1_EN              DW_AXI_DMAC_CHENREG_CH1_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH2_EN_Pos          (1UL)
#define DW_AXI_DMAC_CHENREG_CH2_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH2_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH2_EN              DW_AXI_DMAC_CHENREG_CH2_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH3_EN_Pos          (2UL)
#define DW_AXI_DMAC_CHENREG_CH3_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH3_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH3_EN              DW_AXI_DMAC_CHENREG_CH3_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH4_EN_Pos          (3UL)
#define DW_AXI_DMAC_CHENREG_CH4_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH4_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH4_EN              DW_AXI_DMAC_CHENREG_CH4_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH5_EN_Pos          (4UL)
#define DW_AXI_DMAC_CHENREG_CH5_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH5_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH5_EN              DW_AXI_DMAC_CHENREG_CH5_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH6_EN_Pos          (5UL)
#define DW_AXI_DMAC_CHENREG_CH6_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH6_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH6_EN              DW_AXI_DMAC_CHENREG_CH6_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH7_EN_Pos          (6UL)
#define DW_AXI_DMAC_CHENREG_CH7_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH7_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH7_EN              DW_AXI_DMAC_CHENREG_CH7_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH8_EN_Pos          (7UL)
#define DW_AXI_DMAC_CHENREG_CH8_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH8_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH8_EN              DW_AXI_DMAC_CHENREG_CH8_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH9_EN_Pos          (8UL)
#define DW_AXI_DMAC_CHENREG_CH9_EN_Msk          (0x1UL << DW_AXI_DMAC_CHENREG_CH9_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH9_EN              DW_AXI_DMAC_CHENREG_CH9_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH10_EN_Pos         (9UL)
#define DW_AXI_DMAC_CHENREG_CH10_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH10_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH10_EN             DW_AXI_DMAC_CHENREG_CH10_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH11_EN_Pos         (10UL)
#define DW_AXI_DMAC_CHENREG_CH11_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH11_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH11_EN             DW_AXI_DMAC_CHENREG_CH11_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH12_EN_Pos         (11UL)
#define DW_AXI_DMAC_CHENREG_CH12_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH12_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH12_EN             DW_AXI_DMAC_CHENREG_CH12_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH13_EN_Pos         (12UL)
#define DW_AXI_DMAC_CHENREG_CH13_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH13_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH13_EN             DW_AXI_DMAC_CHENREG_CH13_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH14_EN_Pos         (13UL)
#define DW_AXI_DMAC_CHENREG_CH14_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH14_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH14_EN             DW_AXI_DMAC_CHENREG_CH14_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH15_EN_Pos         (14UL)
#define DW_AXI_DMAC_CHENREG_CH15_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH15_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH15_EN             DW_AXI_DMAC_CHENREG_CH15_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH16_EN_Pos         (15UL)
#define DW_AXI_DMAC_CHENREG_CH16_EN_Msk         (0x1UL << DW_AXI_DMAC_CHENREG_CH16_EN_Pos)
#define DW_AXI_DMAC_CHENREG_CH16_EN             DW_AXI_DMAC_CHENREG_CH16_EN_Msk

#define DW_AXI_DMAC_CHENREG_CH1_EN_WE_Pos       (16UL)
#define DW_AXI_DMAC_CHENREG_CH1_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH1_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH1_EN_WE           DW_AXI_DMAC_CHENREG_CH1_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH2_EN_WE_Pos       (17UL)
#define DW_AXI_DMAC_CHENREG_CH2_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH2_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH2_EN_WE           DW_AXI_DMAC_CHENREG_CH2_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH3_EN_WE_Pos       (18UL)
#define DW_AXI_DMAC_CHENREG_CH3_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH3_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH3_EN_WE           DW_AXI_DMAC_CHENREG_CH3_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH4_EN_WE_Pos       (19UL)
#define DW_AXI_DMAC_CHENREG_CH4_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH4_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH4_EN_WE           DW_AXI_DMAC_CHENREG_CH4_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH5_EN_WE_Pos       (20UL)
#define DW_AXI_DMAC_CHENREG_CH5_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH5_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH5_EN_WE           DW_AXI_DMAC_CHENREG_CH5_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH6_EN_WE_Pos       (21UL)
#define DW_AXI_DMAC_CHENREG_CH6_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH6_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH6_EN_WE           DW_AXI_DMAC_CHENREG_CH6_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH7_EN_WE_Pos       (22UL)
#define DW_AXI_DMAC_CHENREG_CH7_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH7_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH7_EN_WE           DW_AXI_DMAC_CHENREG_CH7_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH8_EN_WE_Pos       (23UL)
#define DW_AXI_DMAC_CHENREG_CH8_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH8_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH8_EN_WE           DW_AXI_DMAC_CHENREG_CH8_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH9_EN_WE_Pos       (24UL)
#define DW_AXI_DMAC_CHENREG_CH9_EN_WE_Msk       (0x1UL << DW_AXI_DMAC_CHENREG_CH9_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH9_EN_WE           DW_AXI_DMAC_CHENREG_CH9_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH10_EN_WE_Pos      (25UL)
#define DW_AXI_DMAC_CHENREG_CH10_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH10_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH10_EN_WE          DW_AXI_DMAC_CHENREG_CH10_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH11_EN_WE_Pos      (26UL)
#define DW_AXI_DMAC_CHENREG_CH11_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH11_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH11_EN_WE          DW_AXI_DMAC_CHENREG_CH11_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH12_EN_WE_Pos      (27UL)
#define DW_AXI_DMAC_CHENREG_CH12_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH12_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH12_EN_WE          DW_AXI_DMAC_CHENREG_CH12_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH13_EN_WE_Pos      (28UL)
#define DW_AXI_DMAC_CHENREG_CH13_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH13_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH13_EN_WE          DW_AXI_DMAC_CHENREG_CH13_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH14_EN_WE_Pos      (29UL)
#define DW_AXI_DMAC_CHENREG_CH14_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH14_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH14_EN_WE          DW_AXI_DMAC_CHENREG_CH14_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH15_EN_WE_Pos      (30UL)
#define DW_AXI_DMAC_CHENREG_CH15_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH15_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH15_EN_WE          DW_AXI_DMAC_CHENREG_CH15_EN_WE_Msk

#define DW_AXI_DMAC_CHENREG_CH16_EN_WE_Pos      (31UL)
#define DW_AXI_DMAC_CHENREG_CH16_EN_WE_Msk      (0x1UL << DW_AXI_DMAC_CHENREG_CH16_EN_WE_Pos)
#define DW_AXI_DMAC_CHENREG_CH16_EN_WE          DW_AXI_DMAC_CHENREG_CH16_EN_WE_Msk

/*! DMAC_CHSUSPREG, offset: 0x20 */
#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_Pos      (0UL)
#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP          DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_Pos      (1UL)
#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP          DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_Pos      (2UL)
#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP          DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_Pos      (3UL)
#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP          DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_Pos      (4UL)
#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP          DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_Pos      (5UL)
#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP          DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_Pos      (6UL)
#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP          DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_Pos      (7UL)
#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP          DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_Pos      (8UL)
#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_Msk      (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP          DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_Pos     (9UL)
#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP         DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_Pos     (10UL)
#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP         DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_Pos     (11UL)
#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP         DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_Pos     (12UL)
#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP         DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_Pos     (13UL)
#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP         DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_Pos     (14UL)
#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP         DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_Pos     (15UL)
#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_Msk     (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP         DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_WE_Pos   (16UL)
#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH1_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_WE_Pos   (17UL)
#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH2_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_WE_Pos   (18UL)
#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH3_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_WE_Pos   (19UL)
#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH4_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_WE_Pos   (20UL)
#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH5_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_WE_Pos   (21UL)
#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH6_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_WE_Pos   (22UL)
#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH7_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_WE_Pos   (23UL)
#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH8_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_WE_Pos   (24UL)
#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_WE_Msk   (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_WE       DW_AXI_DMAC_CHSUSPREG_CH9_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_WE_Pos  (25UL)
#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_WE_MsK  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH10SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH10_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH10SUSP_WE_MsK

#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_WE_Pos  (26UL)
#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH11_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_WE_Pos  (27UL)
#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH12_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_WE_Pos  (28UL)
#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH13_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_WE_Pos  (29UL)
#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH14_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_WE_Pos  (30UL)
#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH15_SUSP_WE_Msk

#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_WE_Pos  (31UL)
#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_WE_Msk  (0x1UL << DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_WE_Pos)
#define DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_WE      DW_AXI_DMAC_CHSUSPREG_CH16_SUSP_WE_Msk

/*! DMAC_CHABORTREG, offset: 0x20 */
#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT_Pos      (0UL)
#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH1_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT          DW_AXI_DMAC_CHABORTREG_CH1_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT_Pos      (1UL)
#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH2_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT          DW_AXI_DMAC_CHABORTREG_CH2_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT_Pos      (2UL)
#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH3_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT          DW_AXI_DMAC_CHABORTREG_CH3_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT_Pos      (3UL)
#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH4_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT          DW_AXI_DMAC_CHABORTREG_CH4_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT_Pos      (4UL)
#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH5_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT          DW_AXI_DMAC_CHABORTREG_CH5_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT_Pos      (5UL)
#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH6_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT          DW_AXI_DMAC_CHABORTREG_CH6_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT_Pos      (6UL)
#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH7_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT          DW_AXI_DMAC_CHABORTREG_CH7_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT_Pos      (7UL)
#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH8_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT          DW_AXI_DMAC_CHABORTREG_CH8_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT_Pos      (8UL)
#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT_Msk      (0x1UL << DW_AXI_DMAC_CHABORTREG_CH9_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT          DW_AXI_DMAC_CHABORTREG_CH9_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT_Pos     (9UL)
#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH10_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT         DW_AXI_DMAC_CHABORTREG_CH10_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT_Pos     (10UL)
#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH11_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT         DW_AXI_DMAC_CHABORTREG_CH11_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT_Pos     (11UL)
#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH12_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT         DW_AXI_DMAC_CHABORTREG_CH12_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT_Pos     (12UL)
#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH13_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT         DW_AXI_DMAC_CHABORTREG_CH13_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT_Pos     (13UL)
#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH14_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT         DW_AXI_DMAC_CHABORTREG_CH14_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT_Pos     (14UL)
#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH15_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT         DW_AXI_DMAC_CHABORTREG_CH15_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT_Pos     (15UL)
#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT_Msk     (0x1UL << DW_AXI_DMAC_CHABORTREG_CH16_ABORT_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT         DW_AXI_DMAC_CHABORTREG_CH16_ABORT_Msk

#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT_WE_Pos   (16UL)
#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH1_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH1_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH1_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT_WE_Pos   (17UL)
#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH2_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH2_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH2_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT_WE_Pos   (18UL)
#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH3_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH3_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH3_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT_WE_Pos   (19UL)
#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH4_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH4_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH4_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT_WE_Pos   (20UL)
#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH5_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH5_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH5_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT_WE_Pos   (21UL)
#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH6_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH6_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH6_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT_WE_Pos   (22UL)
#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH7_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH7_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH7_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT_WE_Pos   (23UL)
#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH8_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH8_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH8_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT_WE_Pos   (24UL)
#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT_WE_Msk   (0x1UL << DW_AXI_DMAC_CHABORTREG_CH9_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH9_ABORT_WE       DW_AXI_DMAC_CHABORTREG_CH9_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT_WE_Pos  (25UL)
#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT_WE_MsK  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH10ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH10_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH10ABORT_WE_MsK

#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT_WE_Pos  (26UL)
#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH11_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH11_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH11_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT_WE_Pos  (27UL)
#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH12_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH12_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH12_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT_WE_Pos  (28UL)
#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH13_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH13_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH13_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT_WE_Pos  (29UL)
#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH14_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH14_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH14_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT_WE_Pos  (30UL)
#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH15_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH15_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH15_ABORT_WE_Msk

#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT_WE_Pos  (31UL)
#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT_WE_Msk  (0x1UL << DW_AXI_DMAC_CHABORTREG_CH16_ABORT_WE_Pos)
#define DW_AXI_DMAC_CHABORTREG_CH16_ABORT_WE      DW_AXI_DMAC_CHABORTREG_CH16_ABORT_WE_Msk

/*! DMAC_INTSTATUSREG, offset: 0x20 */
#define DW_AXI_DMAC_INTSTATUSREG_ALL_CH_Msk       (0xFFFFUL)

#define DW_AXI_DMAC_INTSTATUSREG_CH1_Pos          (0UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH1_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH1_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH1              DW_AXI_DMAC_INTSTATUSREG_CH1_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH2_Pos          (1UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH2_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH2_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH2              DW_AXI_DMAC_INTSTATUSREG_CH2_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH3_Pos          (2UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH3_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH3_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH3              DW_AXI_DMAC_INTSTATUSREG_CH3_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH4_Pos          (3UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH4_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH4_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH4              DW_AXI_DMAC_INTSTATUSREG_CH4_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH5_Pos          (4UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH5_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH5_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH5              DW_AXI_DMAC_INTSTATUSREG_CH5_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH6_Pos          (5UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH6_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH6_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH6              DW_AXI_DMAC_INTSTATUSREG_CH6_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH7_Pos          (6UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH7_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH7_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH7              DW_AXI_DMAC_INTSTATUSREG_CH7_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH8_Pos          (7UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH8_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH8_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH8              DW_AXI_DMAC_INTSTATUSREG_CH8_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH9_Pos          (8UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH9_Msk          (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH9_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH9              DW_AXI_DMAC_INTSTATUSREG_CH9_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH10_Pos         (9UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH10_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH10_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH10             DW_AXI_DMAC_INTSTATUSREG_CH10_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH11_Pos         (10UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH11_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH11_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH11             DW_AXI_DMAC_INTSTATUSREG_CH11_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH12_Pos         (11UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH12_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH12_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH12             DW_AXI_DMAC_INTSTATUSREG_CH12_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH13_Pos         (12UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH13_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH13_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH13             DW_AXI_DMAC_INTSTATUSREG_CH13_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH14_Pos         (13UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH14_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH14_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH14             DW_AXI_DMAC_INTSTATUSREG_CH14_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH15_Pos         (14UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH15_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH15_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH15             DW_AXI_DMAC_INTSTATUSREG_CH15_Msk

#define DW_AXI_DMAC_INTSTATUSREG_CH16_Pos         (15UL)
#define DW_AXI_DMAC_INTSTATUSREG_CH16_Msk         (0x1UL << DW_AXI_DMAC_INTSTATUSREG_CH16_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_CH16             DW_AXI_DMAC_INTSTATUSREG_CH16_Msk

#define DW_AXI_DMAC_INTSTATUSREG_COMMON_REG_Pos   (32UL)
#define DW_AXI_DMAC_INTSTATUSREG_COMMON_REG_Msk   (0x1UL << DW_AXI_DMAC_INTSTATUSREG_COMMON_REG_Pos)
#define DW_AXI_DMAC_INTSTATUSREG_COMMON_REG       DW_AXI_DMAC_INTSTATUSREG_COMMON_REG_Msk

/*! DMAC_COMMONREG_INTCLEARREG, offset: 0x20 */
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_DEC_ERR_Pos                      (0UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_DEC_ERR_Msk                      (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_DEC_ERR                          DW_AXI_DMAC_COMMONREG_INTCLEARREG_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WR2_RO_ERR_Pos                   (1UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WR2_RO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_WR2_RO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WR2_RO_ERR                       DW_AXI_DMAC_COMMONREG_INTCLEARREG_WR2_RO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_RD2_WO_ERR_Pos                   (2UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_RD2_WO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_RD2_WO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_RD2_WO_ERR                       DW_AXI_DMAC_COMMONREG_INTCLEARREG_RD2_WO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRONHOLD_ERR_Pos                 (3UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRONHOLD_ERR_Msk                 (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRONHOLD_ERR                     DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRP_ARITY_ERR_Pos                (7UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRP_ARITY_ERR_Msk                (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRP_ARITY_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRP_ARITY_ERR                    DW_AXI_DMAC_COMMONREG_INTCLEARREG_WRP_ARITY_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_UNDEFINED_DEC_ERR_Pos            (8UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_UNDEFINED_DEC_ERR_Msk            (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_UNDEFINED_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_UNDEFINED_DEC_ERR                DW_AXI_DMAC_COMMONREG_INTCLEARREG_UNDEFINED_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_CORRERR_Pos      (9UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos    (10UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_CORRERR_Pos      (11UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos    (12UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_CORRERR_Pos       (13UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_UNCORRERR_Pos     (14UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF1_BCH_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_CORRERR_Pos      (15UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos    (16UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_CORRERR_Pos      (17UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos    (18UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_CORRERR_Pos       (19UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_UNCORRERR_Pos     (20UL)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTCLEARREG_MXIF2_BCH_ECCP_UNCORRERR_Msk

/*! DMAC_COMMONREG_INTSTATUS_ENABLEREG, offset: 0x40 */
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_DEC_ERR_Pos                      (0UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_DEC_ERR_Msk                      (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_DEC_ERR                          DW_AXI_DMAC_COMMONREG_INTENABLEREG_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WR2_RO_ERR_Pos                   (1UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WR2_RO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_WR2_RO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WR2_RO_ERR                       DW_AXI_DMAC_COMMONREG_INTENABLEREG_WR2_RO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_RD2_WO_ERR_Pos                   (2UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_RD2_WO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_RD2_WO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_RD2_WO_ERR                       DW_AXI_DMAC_COMMONREG_INTENABLEREG_RD2_WO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRONHOLD_ERR_Pos                 (3UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRONHOLD_ERR_Msk                 (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRONHOLD_ERR                     DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRP_ARITY_ERR_Pos                (7UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRP_ARITY_ERR_Msk                (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRP_ARITY_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRP_ARITY_ERR                    DW_AXI_DMAC_COMMONREG_INTENABLEREG_WRP_ARITY_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_UNDEFINED_DEC_ERR_Pos            (8UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_UNDEFINED_DEC_ERR_Msk            (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_UNDEFINED_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_UNDEFINED_DEC_ERR                DW_AXI_DMAC_COMMONREG_INTENABLEREG_UNDEFINED_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_CORRERR_Pos      (9UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos    (10UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_CORRERR_Pos      (11UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos    (12UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_CORRERR_Pos       (13UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_UNCORRERR_Pos     (14UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF1_BCH_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_CORRERR_Pos      (15UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos    (16UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_CORRERR_Pos      (17UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos    (18UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_CORRERR_Pos       (19UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_UNCORRERR_Pos     (20UL)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTENABLEREG_MXIF2_BCH_ECCP_UNCORRERR_Msk

/*! DMAC_COMMONREG_INTSIGNAL_ENABLEREG, offset: 0x48 */
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_DEC_ERR_Pos                      (0UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_DEC_ERR_Msk                      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_DEC_ERR                          DW_AXI_DMAC_COMMONREG_INTSIGNALREG_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WR2_RO_ERR_Pos                   (1UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WR2_RO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WR2_RO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WR2_RO_ERR                       DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WR2_RO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_RD2_WO_ERR_Pos                   (2UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_RD2_WO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_RD2_WO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_RD2_WO_ERR                       DW_AXI_DMAC_COMMONREG_INTSIGNALREG_RD2_WO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRONHOLD_ERR_Pos                 (3UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRONHOLD_ERR_Msk                 (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRONHOLD_ERR                     DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRP_ARITY_ERR_Pos                (7UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRP_ARITY_ERR_Msk                (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRP_ARITY_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRP_ARITY_ERR                    DW_AXI_DMAC_COMMONREG_INTSIGNALREG_WRP_ARITY_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_UNDEFINED_DEC_ERR_Pos            (8UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_UNDEFINED_DEC_ERR_Msk            (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_UNDEFINED_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_UNDEFINED_DEC_ERR                DW_AXI_DMAC_COMMONREG_INTSIGNALREG_UNDEFINED_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_CORRERR_Pos      (9UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos    (10UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_CORRERR_Pos      (11UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos    (12UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_CORRERR_Pos       (13UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_UNCORRERR_Pos     (14UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF1_BCH_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_CORRERR_Pos      (15UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos    (16UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_CORRERR_Pos      (17UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos    (18UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_CORRERR_Pos       (19UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_UNCORRERR_Pos     (20UL)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTSIGNALREG_MXIF2_BCH_ECCP_UNCORRERR_Msk

/*! DMAC_COMMONREG_INTSTATUSREG, offset: 0x50 */
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_ALL_Msk                          (0x1FFFFFUL)

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_DEC_ERR_Pos                      (0UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_DEC_ERR_Msk                      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_DEC_ERR                          DW_AXI_DMAC_COMMONREG_INTSTATUSREG_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WR2_RO_ERR_Pos                   (1UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WR2_RO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WR2_RO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WR2_RO_ERR                       DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WR2_RO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_RD2_WO_ERR_Pos                   (2UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_RD2_WO_ERR_Msk                   (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_RD2_WO_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_RD2_WO_ERR                       DW_AXI_DMAC_COMMONREG_INTSTATUSREG_RD2_WO_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRONHOLD_ERR_Pos                 (3UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRONHOLD_ERR_Msk                 (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRONHOLD_ERR                     DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRP_ARITY_ERR_Pos                (7UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRP_ARITY_ERR_Msk                (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRP_ARITY_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRP_ARITY_ERR                    DW_AXI_DMAC_COMMONREG_INTSTATUSREG_WRP_ARITY_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_UNDEFINED_DEC_ERR_Pos            (8UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_UNDEFINED_DEC_ERR_Msk            (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_UNDEFINED_DEC_ERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_UNDEFINED_DEC_ERR                DW_AXI_DMAC_COMMONREG_INTSTATUSREG_UNDEFINED_DEC_ERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_CORRERR_Pos      (9UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos    (10UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_CORRERR_Pos      (11UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos    (12UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_CORRERR_Pos       (13UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_UNCORRERR_Pos     (14UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF1_BCH_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_CORRERR_Pos      (15UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos    (16UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH0_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_CORRERR_Pos      (17UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_CORRERR_Msk      (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_CORRERR          DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos    (18UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk    (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_UNCORRERR        DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_RCH1_ECCP_UNCORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_CORRERR_Pos       (19UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_CORRERR_Msk       (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_CORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_CORRERR           DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_CORRERR_Msk

#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_UNCORRERR_Pos     (20UL)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_UNCORRERR_Msk     (0x1UL << DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_UNCORRERR_Pos)
#define DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_UNCORRERR         DW_AXI_DMAC_COMMONREG_INTSTATUSREG_MXIF2_BCH_ECCP_UNCORRERR_Msk

/*! DMAC_RESETREG, offset: 0x58 */
#define DW_AXI_DMAC_RESETREG_DMAC_RST_Pos                                   (0UL)
#define DW_AXI_DMAC_RESETREG_DMAC_RST_Msk                                   (0x1UL << DW_AXI_DMAC_RESETREG_DMAC_RST_Pos)
#define DW_AXI_DMAC_RESETREG_DMAC_RST                                       DW_AXI_DMAC_RESETREG_DMAC_RST_Msk

/*! DMAC_LOWPOWER_CFGREG, offset: 0x60 */
#define DW_AXI_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_Pos                         (0UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_Msk                         (0x1UL << DW_AXI_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN                             DW_AXI_DMAC_LOWPOWER_CFGREG_GBL_CSLP_EN_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_Pos                        (1UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_Msk                        (0x1UL << DW_AXI_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN                            DW_AXI_DMAC_LOWPOWER_CFGREG_CHNL_CSLP_EN_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_Pos                        (2UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_Msk                        (0x1UL << DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN                            DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_CSLP_EN_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_Pos                        (3UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_Msk                        (0x1UL << DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN                            DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_CSLP_EN_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_Pos                          (32UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_Msk                          (0xFFUL << DW_AXI_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY                              DW_AXI_DMAC_LOWPOWER_CFGREG_GLCH_LPDLY_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_Pos                          (40UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_Msk                          (0xFFUL << DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY                              DW_AXI_DMAC_LOWPOWER_CFGREG_SBIU_LPDLY_Msk

#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_Pos                          (48UL)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_Msk                          (0xFFUL << DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_Pos)
#define DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY                              DW_AXI_DMAC_LOWPOWER_CFGREG_MXIF_LPDLY_Msk

/*! DMAC_COMMON_PARCTLREG  */
#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_EN_Pos                          (0UL)
#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_EN_Msk                          (0x1UL << DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_EN_Pos)
#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_EN                              DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_EN_Msk

#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_MODE_ODD_Pos                    (1UL)
#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_MODE_ODD_Msk                    (0x1UL << DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_MODE_ODD_Pos)
#define DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_MODE_ODD                        DW_AXI_DMAC_COMMON_PARCTLREG_PARITY_MODE_ODD_Msk

/*! DMAC_COMMON_ECCCTLSTATUSREG  */
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_ERR_COUNT_RST_Pos            (4UL)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_ERR_COUNT_RST_Msk            (0x1UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_ERR_COUNT_RST_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_ERR_COUNT_RST                DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_ERR_COUNT_RST_Msk

#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos               (5UL)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Msk               (0x3UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_ECC_CH_MEMIF      (0x0UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_ECC_UID_MEMIF     (0x1UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_ECC_AXI_MXIF      (0x2UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_RSV_ECC_INTFC     (0x3UL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_TYPE_Pos)

#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_NO_Pos                 (7UL)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_NO_Msk                 (0x1FUL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_NO_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_NO                     DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_INTFC_NO_Msk

#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_CORR_ERR_COUNT_Pos           (16UL)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_CORR_ERR_COUNT_Msk           (0x3FFUL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_CORR_ERR_COUNT_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_CORR_ERR_COUNT               DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_CORR_ERR_COUNT_Msk

#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_UNCORR_ERR_COUNT_Pos         (32UL)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_UNCORR_ERR_COUNT_Msk         (0x3FFUL << DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_UNCORR_ERR_COUNT_Pos)
#define DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_UNCORR_ERR_COUNT             DW_AXI_DMAC_COMMON_ECCCTLSTATUSREG_ECC_UNCORR_ERR_COUNT_Msk

/*! CH_CTL  */
#define DW_AXI_DMAC_CH_CTL_SMS_Pos                                          (0UL)
#define DW_AXI_DMAC_CH_CTL_SMS_Msk                                          (0x1UL << DW_AXI_DMAC_CH_CTL_SMS_Pos)
#define DW_AXI_DMAC_CH_CTL_SMS_AXI_MASTER1                                  (0x0UL << DW_AXI_DMAC_CH_CTL_SMS_Pos)
#define DW_AXI_DMAC_CH_CTL_SMS_AXI_MASTER2                                  (0x1UL << DW_AXI_DMAC_CH_CTL_SMS_Pos)

#define DW_AXI_DMAC_CH_CTL_DMS_Pos                                          (1UL)
#define DW_AXI_DMAC_CH_CTL_DMS_Msk                                          (0x1UL << DW_AXI_DMAC_CH_CTL_DMS_Pos)
#define DW_AXI_DMAC_CH_CTL_DMS_AXI_MASTER1                                  (0x0UL << DW_AXI_DMAC_CH_CTL_DMS_Pos)
#define DW_AXI_DMAC_CH_CTL_DMS_AXI_MASTER2                                  (0x1UL << DW_AXI_DMAC_CH_CTL_DMS_Pos)

#define DW_AXI_DMAC_CH_CTL_SINC_Pos                                         (4UL)
#define DW_AXI_DMAC_CH_CTL_SINC_Msk                                         (0x1UL << DW_AXI_DMAC_CH_CTL_SINC_Pos)
#define DW_AXI_DMAC_CH_CTL_SINC_NOCHANGE                                    DW_AXI_DMAC_CH_CTL_SINC_Msk

#define DW_AXI_DMAC_CH_CTL_DINC_Pos                                         (6UL)
#define DW_AXI_DMAC_CH_CTL_DINC_Msk                                         (0x1UL << DW_AXI_DMAC_CH_CTL_DINC_Pos)
#define DW_AXI_DMAC_CH_CTL_DINC_NOCHANGE                                    DW_AXI_DMAC_CH_CTL_DINC_Msk

#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos                                 (8UL)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Msk                                 (0x7UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_8_BITS                              (0x0UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_16_BITS                             (0x1UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_32_BITS                             (0x2UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_64_BITS                             (0x3UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_128_BITS                            (0x4UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_256_BITS                            (0x5UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_512_BITS                            (0x6UL << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos)

#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos                                 (11UL)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Msk                                 (0x7UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_8_BITS                              (0x0UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_16_BITS                             (0x1UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_32_BITS                             (0x2UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_64_BITS                             (0x3UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_128_BITS                            (0x4UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_256_BITS                            (0x5UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_512_BITS                            (0x6UL << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos)

#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos                                    (14UL)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Msk                                    (0xFUL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_1_BITS                                 (0x0UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_4_BITS                                 (0x1UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_8_BITS                                 (0x2UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_16_BITS                                (0x3UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_32_BITS                                (0x4UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_64_BITS                                (0x5UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_128_BITS                               (0x6UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_256_BITS                               (0x7UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_512_BITS                               (0x8UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_MSIZE_1024_BITS                              (0x9UL << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos)

#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos                                    (18UL)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_Msk                                    (0xFUL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_1_BITS                                 (0x0UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_4_BITS                                 (0x1UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_8_BITS                                 (0x2UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_16_BITS                                (0x3UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_32_BITS                                (0x4UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_64_BITS                                (0x5UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_128_BITS                               (0x6UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_256_BITS                               (0x7UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_512_BITS                               (0x8UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_MSIZE_1024_BITS                              (0x9UL << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos)

#define DW_AXI_DMAC_CH_CTL_AR_CACHE_Pos                                     (22UL)
#define DW_AXI_DMAC_CH_CTL_AR_CACHE_Msk                                     (0xFUL << DW_AXI_DMAC_CH_CTL_AR_CACHE_Pos)
#define DW_AXI_DMAC_CH_CTL_AR_CACHE                                         DW_AXI_DMAC_CH_CTL_AR_CACHE_Msk

#define DW_AXI_DMAC_CH_CTL_AW_CACHE_Pos                                     (26UL)
#define DW_AXI_DMAC_CH_CTL_AW_CACHE_Msk                                     (0xFUL << DW_AXI_DMAC_CH_CTL_AW_CACHE_Pos)
#define DW_AXI_DMAC_CH_CTL_AW_CACHE                                         DW_AXI_DMAC_CH_CTL_AW_CACHE_Msk

#define DW_AXI_DMAC_CH_CTL_LAST_WRITE_Pos                                   (30UL)
#define DW_AXI_DMAC_CH_CTL_LAST_WRITE_Msk                                   (0x1UL << DW_AXI_DMAC_CH_CTL_LAST_WRITE_Pos)
#define DW_AXI_DMAC_CH_CTL_LAST_WRITE                                       DW_AXI_DMAC_CH_CTL_LAST_WRITE_Msk

#define DW_AXI_DMAC_CH_CTL_AR_PORT_Pos                                      (32UL)
#define DW_AXI_DMAC_CH_CTL_AR_PORT_Msk                                      (0x7UL << DW_AXI_DMAC_CH_CTL_AR_PORT_Pos)
#define DW_AXI_DMAC_CH_CTL_AR_PORT                                          DW_AXI_DMAC_CH_CTL_AR_PORT_Msk

#define DW_AXI_DMAC_CH_CTL_AW_PORT_Pos                                      (35UL)
#define DW_AXI_DMAC_CH_CTL_AW_PORT_Msk                                      (0x7UL << DW_AXI_DMAC_CH_CTL_AW_PORT_Pos)
#define DW_AXI_DMAC_CH_CTL_AW_PORT                                          DW_AXI_DMAC_CH_CTL_AW_PORT_Msk

#define DW_AXI_DMAC_CH_CTL_ARLEN_EN_Pos                                     (38UL)
#define DW_AXI_DMAC_CH_CTL_ARLEN_EN_Msk                                     (0x1UL << DW_AXI_DMAC_CH_CTL_ARLEN_EN_Pos)
#define DW_AXI_DMAC_CH_CTL_ARLEN_EN                                         DW_AXI_DMAC_CH_CTL_ARLEN_EN_Msk

#define DW_AXI_DMAC_CH_CTL_ARLEN_Pos                                        (39UL)
#define DW_AXI_DMAC_CH_CTL_ARLEN_Msk                                        (0xFFUL << DW_AXI_DMAC_CH_CTL_ARLEN_Pos)
#define DW_AXI_DMAC_CH_CTL_ARLEN                                            DW_AXI_DMAC_CH_CTL_ARLEN_Msk

#define DW_AXI_DMAC_CH_CTL_AWLEN_EN_Pos                                     (47UL)
#define DW_AXI_DMAC_CH_CTL_AWLEN_EN_Msk                                     (0x1UL << DW_AXI_DMAC_CH_CTL_AWLEN_EN_Pos)
#define DW_AXI_DMAC_CH_CTL_AWLEN_EN                                         DW_AXI_DMAC_CH_CTL_AWLEN_EN_Msk

#define DW_AXI_DMAC_CH_CTL_AWLEN_Pos                                        (48UL)
#define DW_AXI_DMAC_CH_CTL_AWLEN_Msk                                        (0xFFUL << DW_AXI_DMAC_CH_CTL_AWLEN_Pos)
#define DW_AXI_DMAC_CH_CTL_AWLEN                                            DW_AXI_DMAC_CH_CTL_AWLEN_Msk

#define DW_AXI_DMAC_CH_CTL_SRC_STAT_EN_Pos                                  (56UL)
#define DW_AXI_DMAC_CH_CTL_SRC_STAT_EN_Msk                                  (0x1UL << DW_AXI_DMAC_CH_CTL_SRC_STAT_EN_Pos)
#define DW_AXI_DMAC_CH_CTL_SRC_STAT_EN                                      DW_AXI_DMAC_CH_CTL_SRC_STAT_EN_Msk

#define DW_AXI_DMAC_CH_CTL_DST_STAT_EN_Pos                                  (57UL)
#define DW_AXI_DMAC_CH_CTL_DST_STAT_EN_Msk                                  (0x1UL << DW_AXI_DMAC_CH_CTL_DST_STAT_EN_Pos)
#define DW_AXI_DMAC_CH_CTL_DST_STAT_EN                                      DW_AXI_DMAC_CH_CTL_DST_STAT_EN_Msk

#define DW_AXI_DMAC_CH_CTL_BLOCK_TFR_Pos                                    (58UL)
#define DW_AXI_DMAC_CH_CTL_BLOCK_TFR_Msk                                    (0x1UL << DW_AXI_DMAC_CH_CTL_BLOCK_TFR_Pos)
#define DW_AXI_DMAC_CH_CTL_BLOCK_TFR                                        DW_AXI_DMAC_CH_CTL_BLOCK_TFR_Msk

#define DW_AXI_DMAC_CH_CTL_LLI_LAST_Pos                                     (62UL)
#define DW_AXI_DMAC_CH_CTL_LLI_LAST_Msk                                     (0x1UL << DW_AXI_DMAC_CH_CTL_LLI_LAST_Pos)
#define DW_AXI_DMAC_CH_CTL_LLI_LAST                                         DW_AXI_DMAC_CH_CTL_LLI_LAST_Msk

#define DW_AXI_DMAC_CH_CTL_LLI_VALID_Pos                                    (63UL)
#define DW_AXI_DMAC_CH_CTL_LLI_VALID_Msk                                    (0x1UL << DW_AXI_DMAC_CH_CTL_LLI_VALID_Pos)
#define DW_AXI_DMAC_CH_CTL_LLI_VALID                                        DW_AXI_DMAC_CH_CTL_LLI_VALID_Msk

/*! CH_CFG  */
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos                                          (0UL)
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Msk                                          (0x3UL <<DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_CONTIGUOUS                                   (0x0UL <<DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_RELOAD                                       (0x1UL <<DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Shadow                                       (0x2UL <<DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_LLP                                          (0x3UL <<DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Pos)

#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos                                          (2UL)
#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Msk                                          (0x3UL <<DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_CONTIGUOUS                                   (0x0UL <<DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_RELOAD                                       (0x1UL <<DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Shadow                                       (0x2UL <<DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_LLP                                          (0x3UL <<DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Pos)

#define DW_AXI_DMAC_CH_CFG_SRC_PER_Pos                                                   (4UL)
#define DW_AXI_DMAC_CH_CFG_SRC_PER_Msk                                                   (0xFUL << DW_AXI_DMAC_CH_CFG_SRC_PER_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_PER                                                       DW_AXI_DMAC_CH_CFG_SRC_PER_Msk

#define DW_AXI_DMAC_CH_CFG_DST_PER_Pos                                                   (11UL)
#define DW_AXI_DMAC_CH_CFG_DST_PER_Msk                                                   (0xFUL << DW_AXI_DMAC_CH_CFG_DST_PER_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_PER                                                       DW_AXI_DMAC_CH_CFG_DST_PER_Msk

#define DW_AXI_DMAC_CH_CFG_RD_UID_Pos                                                    (18UL)
#define DW_AXI_DMAC_CH_CFG_RD_UID_Msk                                                    (0xFUL << DW_AXI_DMAC_CH_CFG_DST_PER_Pos)
#define DW_AXI_DMAC_CH_CFG_RD_UID                                                        DW_AXI_DMAC_CH_CFG_DST_PER_Msk

#define DW_AXI_DMAC_CH_CFG_WR_UID_Pos                                                    (25UL)
#define DW_AXI_DMAC_CH_CFG_WR_UID_Msk                                                    (0xFUL << DW_AXI_DMAC_CH_CFG_DST_PER_Pos)
#define DW_AXI_DMAC_CH_CFG_WR_UID                                                        DW_AXI_DMAC_CH_CFG_DST_PER_Msk

#define DW_AXI_DMAC_CH_CFG_TT_FC_Pos                                                     (32UL)
#define DW_AXI_DMAC_CH_CFG_TT_FC_Msk                                                     (0x7UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_M2M_DMAC                                                (0x0UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_M2P_DMAC                                                (0x1UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_P2M_DMAC                                                (0x2UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_P2P_DMAC                                                (0x3UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_P2M_SRC                                                 (0x4UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_P2P_SRC                                                 (0x5UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_M2P_DST                                                 (0x6UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)
#define DW_AXI_DMAC_CH_CFG_TT_FC_P2P_DST                                                 (0x7UL <<DW_AXI_DMAC_CH_CFG_TT_FC_Pos)

#define DW_AXI_DMAC_CH_CFG_HS_SEL_SRC_Pos                                                (35UL)
#define DW_AXI_DMAC_CH_CFG_HS_SEL_SRC_Msk                                                (0x1UL << DW_AXI_DMAC_CH_CFG_HS_SEL_SRC_Pos)
#define DW_AXI_DMAC_CH_CFG_HS_SEL_SRC                                                    DW_AXI_DMAC_CH_CFG_HS_SEL_SRC_Msk

#define DW_AXI_DMAC_CH_CFG_HS_SEL_DST_Pos                                                (36UL)
#define DW_AXI_DMAC_CH_CFG_HS_SEL_DST_Msk                                                (0x1UL << DW_AXI_DMAC_CH_CFG_HS_SEL_DST_Pos)
#define DW_AXI_DMAC_CH_CFG_HS_SEL_DST                                                    DW_AXI_DMAC_CH_CFG_HS_SEL_DST_Msk

#define DW_AXI_DMAC_CH_CFG_SRC_HWHS_POL_Pos                                              (37UL)
#define DW_AXI_DMAC_CH_CFG_SRC_HWHS_POL_Msk                                              (0x1UL << DW_AXI_DMAC_CH_CFG_SRC_HWHS_POL_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_HWHS_POL                                                  DW_AXI_DMAC_CH_CFG_SRC_HWHS_POL_Msk

#define DW_AXI_DMAC_CH_CFG_DST_HWHS_POL_Pos                                              (38UL)
#define DW_AXI_DMAC_CH_CFG_DST_HWHS_POL_Msk                                              (0x1UL << DW_AXI_DMAC_CH_CFG_DST_HWHS_POL_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_HWHS_POL                                                  DW_AXI_DMAC_CH_CFG_DST_HWHS_POL_Msk

#define DW_AXI_DMAC_CH_CFG_CH_PRIOR_Pos                                                  (47UL)
#define DW_AXI_DMAC_CH_CFG_CH_PRIOR_Msk                                                  (0x1FUL << DW_AXI_DMAC_CH_CFG_CH_PRIOR_Pos)
#define DW_AXI_DMAC_CH_CFG_CH_PRIOR                                                      DW_AXI_DMAC_CH_CFG_CH_PRIOR_Msk

#define DW_AXI_DMAC_CH_CFG_LOCK_CH_Pos                                                   (52UL)
#define DW_AXI_DMAC_CH_CFG_LOCK_CH_Msk                                                   (0x1UL << DW_AXI_DMAC_CH_CFG_LOCK_CH_Pos)
#define DW_AXI_DMAC_CH_CFG_LOCK_CH                                                       DW_AXI_DMAC_CH_CFG_LOCK_CH_Msk

#define DW_AXI_DMAC_CH_CFG_LOCK_CH_L_Pos                                                 (53UL)
#define DW_AXI_DMAC_CH_CFG_LOCK_CH_L_Msk                                                 (0x3UL << DW_AXI_DMAC_CH_CFG_LOCK_CH_L_Pos)
#define DW_AXI_DMAC_CH_CFG_LOCK_CH_COMPLETE_DMA                                          (0x0UL << DW_AXI_DMAC_CH_CFG_LOCK_CH_L_Pos)
#define DW_AXI_DMAC_CH_CFG_LOCK_CH_COMPLETE_BLOCK                                        (0x1UL << DW_AXI_DMAC_CH_CFG_LOCK_CH_L_Pos)

#define DW_AXI_DMAC_CH_CFG_SRC_OSR_LMT_Pos                                               (55UL)
#define DW_AXI_DMAC_CH_CFG_SRC_OSR_LMT_Msk                                               (0xFUL << DW_AXI_DMAC_CH_CFG_SRC_OSR_LMT_Pos)
#define DW_AXI_DMAC_CH_CFG_SRC_OSR_LMT                                                   DW_AXI_DMAC_CH_CFG_SRC_OSR_LMT_Msk

#define DW_AXI_DMAC_CH_CFG_DST_OSR_LMT_Pos                                               (59UL)
#define DW_AXI_DMAC_CH_CFG_DST_OSR_LMT_Msk                                               (0xFUL << DW_AXI_DMAC_CH_CFG_DST_OSR_LMT_Pos)
#define DW_AXI_DMAC_CH_CFG_DST_OSR_LMT                                                   DW_AXI_DMAC_CH_CFG_DST_OSR_LMT_Msk

/*! CH_LLP  */
#define DW_AXI_DMAC_CH_LLP_LMS_Pos                                                       (0UL)
#define DW_AXI_DMAC_CH_LLP_LMS_Msk                                                       (0x1UL << DW_AXI_DMAC_CH_LLP_LMS_Pos)
#define DW_AXI_DMAC_CH_LLP_LMS_AXI_MASTER1                                               (0x0UL << DW_AXI_DMAC_CH_LLP_LMS_Pos)
#define DW_AXI_DMAC_CH_LLP_LMS_AXI_MASTER2                                               (0x1UL << DW_AXI_DMAC_CH_LLP_LMS_Pos)

#define DW_AXI_DMAC_CH_LLP_LOC_Pos                                                       (6UL)

/*! CHx_STATUSREG  */
#define DW_AXI_DMAC_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_Pos                                 (0UL)
#define DW_AXI_DMAC_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_Msk                                 (0x3FFFFFUL << DW_AXI_DMAC_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_Pos)

#define DW_AXI_DMAC_CH_STATUSREG_DATA_LEFT_IN_FIFO_Pos                                   (32UL)
#define DW_AXI_DMAC_CH_STATUSREG_DATA_LEFT_IN_FIFO_Msk                                   (0x7FFFUL << DW_AXI_DMAC_CH_STATUSREG_CMPLTD_BLK_TFR_SIZE_Pos)

/*! CHx_SWHSSRCREG  */
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_Pos                                       (0UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_Msk                                       (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC                                           DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_Msk

#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_Pos                                    (1UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_WE                                        DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_REQ_SRC_WE_Msk

#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_Pos                                    (2UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC                                        DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_Msk

#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_Pos                                 (3UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_Msk                                 (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE                                     DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_SGLREQ_SRC_WE_Msk

#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_Pos                                       (4UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_Msk                                       (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC                                           DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_Msk

#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_WE_Pos                                    (5UL)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_WE_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_WE                                        DW_AXI_DMAC_CH_SWHSSRCREG_SWHS_LST_SRC_WE_Msk

/*! CHx_SWHSDSTREG  */
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_Pos                                       (0UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_Msk                                       (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST                                           DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_Msk

#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_WE_Pos                                    (1UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_WE_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_WE                                        DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_REQ_DST_WE_Msk

#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_Pos                                    (2UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST                                        DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_Msk

#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_Pos                                 (3UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_Msk                                 (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE                                     DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_SGLREQ_DST_WE_Msk

#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_Pos                                       (4UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_Msk                                       (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST                                           DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_Msk

#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_WE_Pos                                    (5UL)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_WE_Msk                                    (0x1UL << DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_WE_Pos)
#define DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_WE                                        DW_AXI_DMAC_CH_SWHSDSTREG_SWHS_LST_DST_WE_Msk

/*! CHx_BLK_TFR_RESUMEREQREG  */
#define DW_AXI_DMAC_CH_BLK_TFR_RESUMEREQREG_Pos                                          (0UL)
#define DW_AXI_DMAC_CH_BLK_TFR_RESUMEREQREG_Msk                                          (0x1UL << DW_AXI_DMAC_CH_BLK_TFR_RESUMEREQREG_Pos)
#define DW_AXI_DMAC_CH_BLK_TFR_RESUMEREQREG                                              DW_AXI_DMAC_CH_BLK_TFR_RESUMEREQREG_Msk

/*! CHx_AXI_QOSREG  */
#define DW_AXI_DMAC_CH_AXI_QOSREGAXI_AWQOS_Pos                                           (0UL)
#define DW_AXI_DMAC_CH_AXI_QOSREGAXI_AWQOS_Msk                                           (0xFUL << DW_AXI_DMAC_CH_AXI_QOSREGAXI_AWQOS_Pos)

#define DW_AXI_DMAC_CH_AXI_QOSREGAXI_ARQOS_Pos                                           (5UL)
#define DW_AXI_DMAC_CH_AXI_QOSREGAXI_ARQOS_Msk                                           (0xFUL << DW_AXI_DMAC_CH_AXI_QOSREGAXI_ARQOS_Pos)

/*! CHx_SSTAT  */
#define DW_AXI_DMAC_CH_SSTAT_Pos                                                         (0UL)
#define DW_AXI_DMAC_CH_SSTAT_Msk                                                         (0xFFFFFFFFUL << DW_AXI_DMAC_CH_SSTAT_Pos)

/*! CHx_DSTAT  */
#define DW_AXI_DMAC_CH_DSTAT_Pos                                                         (0UL)
#define DW_AXI_DMAC_CH_DSTAT_Msk                                                         (0xFFFFFFFFUL << DW_AXI_DMAC_CH_DSTAT_Pos)

/*! CHx_SSTATAR  */

/*! CHx_DSTATAR  */

/*! CHx_INTSTATUS_ENABLEREG  */
#define DW_AXI_DMAC_CH_INT_EN_ALL_Msk                                                    (0XFFFFFFFFFUL)
#define DW_AXI_DMAC_CH_INT_EN_BLOCK_TFR_DONE_Pos                                         (0UL)
#define DW_AXI_DMAC_CH_INT_EN_BLOCK_TFR_DONE_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INT_EN_BLOCK_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INT_EN_BLOCK_TFR_DONE                                             DW_AXI_DMAC_CH_INT_EN_BLOCK_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INT_EN_DMA_TFR_DONE_Pos                                           (1UL)
#define DW_AXI_DMAC_CH_INT_EN_DMA_TFR_DONE_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INT_EN_DMA_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INT_EN_DMA_TFR_DONE                                               DW_AXI_DMAC_CH_INT_EN_DMA_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INT_EN_SRC_TRANSCOMP_Pos                                          (3UL)
#define DW_AXI_DMAC_CH_INT_EN_SRC_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_EN_SRC_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SRC_TRANSCOMP                                              DW_AXI_DMAC_CH_INT_EN_SRC_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INT_EN_DST_TRANSCOMP_Pos                                          (4UL)
#define DW_AXI_DMAC_CH_INT_EN_DST_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_EN_DST_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INT_EN_DST_TRANSCOMP                                              DW_AXI_DMAC_CH_INT_EN_DST_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INT_EN_SRC_DEC_ERR_Pos                                            (5UL)
#define DW_AXI_DMAC_CH_INT_EN_SRC_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_EN_SRC_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SRC_DEC_ERR                                                DW_AXI_DMAC_CH_INT_EN_SRC_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_DST_DEC_ERR_Pos                                            (6UL)
#define DW_AXI_DMAC_CH_INT_EN_DST_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_EN_DST_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_DST_DEC_ERR                                                DW_AXI_DMAC_CH_INT_EN_DST_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SRC_SLV_ERR_Pos                                            (7UL)
#define DW_AXI_DMAC_CH_INT_EN_SRC_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_EN_SRC_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SRC_SLV_ERR                                                DW_AXI_DMAC_CH_INT_EN_SRC_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_DST_SLV_ERR_Pos                                            (8UL)
#define DW_AXI_DMAC_CH_INT_EN_DST_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_EN_DST_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_DST_SLV_ERR                                                DW_AXI_DMAC_CH_INT_EN_DST_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_DEC_ERR_Pos                                         (9UL)
#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_DEC_ERR_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INT_EN_LLI_RD_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_DEC_ERR                                             DW_AXI_DMAC_CH_INT_EN_LLI_RD_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_DEC_ERR_ERR_Pos                                     (10UL)
#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_DEC_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_LLI_WR_DEC_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_DEC_ERR_ERR                                         DW_AXI_DMAC_CH_INT_EN_LLI_WR_DEC_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_SLV_ERR_ERR_Pos                                     (11UL)
#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_LLI_RD_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_LLI_RD_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INT_EN_LLI_RD_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_SLV_ERR_ERR_Pos                                     (12UL)
#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_LLI_WR_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_LLI_WR_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INT_EN_LLI_WR_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_LLI_INVALID_ERR_Pos                                        (13UL)
#define DW_AXI_DMAC_CH_INT_EN_LLI_INVALID_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_EN_LLI_INVALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_LLI_INVALID_ERR                                            DW_AXI_DMAC_CH_INT_EN_LLI_INVALID_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_MBTYPE_ERR_Pos                                       (14UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_MBTYPE_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_MBTYPE_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_MBTYPE_ERR                                           DW_AXI_DMAC_CH_INT_EN_SLVIF_MBTYPE_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_DEC_ERR_Pos                                          (16UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_DEC_ERR_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_DEC_ERR                                              DW_AXI_DMAC_CH_INT_EN_SLVIF_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WR2RO_ERR_Pos                                        (17UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WR2RO_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_WR2RO_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WR2RO_ERR                                            DW_AXI_DMAC_CH_INT_EN_SLVIF_WR2RO_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_ED2RWO_ERR_Pos                                       (18UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_ED2RWO_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_ED2RWO_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_ED2RWO_ERR                                           DW_AXI_DMAC_CH_INT_EN_SLVIF_ED2RWO_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_ERR_Pos                                     (19UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_ERR                                         DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_VALID_ERR_Pos                               (20UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_VALID_ERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_VALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_VALID_ERR                                   DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONCHEN_VALID_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONHOLD_ERR_Pos                                     (21UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONHOLD_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONHOLD_ERR                                         DW_AXI_DMAC_CH_INT_EN_SLVIF_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRPARITY_ERR_Pos                                     (25UL)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRPARITY_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_EN_SLVIF_WRPARITY_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_SLVIF_WRPARITY_ERR                                         DW_AXI_DMAC_CH_INT_EN_SLVIF_WRPARITY_ERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_CH_LOCK_CLEARED_Pos                                        (27UL)
#define DW_AXI_DMAC_CH_INT_EN_CH_LOCK_CLEARED_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_EN_CH_LOCK_CLEARED_Pos)
#define DW_AXI_DMAC_CH_INT_EN_CH_LOCK_CLEARED                                            DW_AXI_DMAC_CH_INT_EN_CH_LOCK_CLEARED_Msk

#define DW_AXI_DMAC_CH_INT_EN_CH_SRC_SUSPENDED_Pos                                       (28UL)
#define DW_AXI_DMAC_CH_INT_EN_CH_SRC_SUSPENDED_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_EN_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INT_EN_CH_SRC_SUSPENDED                                           DW_AXI_DMAC_CH_INT_EN_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INT_EN_CH_SUSPENDED_Pos                                           (29UL)
#define DW_AXI_DMAC_CH_INT_EN_CH_SUSPENDED_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INT_EN_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INT_EN_CH_SUSPENDED                                               DW_AXI_DMAC_CH_INT_EN_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INT_EN_CH_DISABLED_Pos                                            (30UL)
#define DW_AXI_DMAC_CH_INT_EN_CH_DISABLED_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_EN_CH_DISABLED_Pos)
#define DW_AXI_DMAC_CH_INT_EN_CH_DISABLED                                                DW_AXI_DMAC_CH_INT_EN_CH_DISABLED_Msk

#define DW_AXI_DMAC_CH_INT_EN_CH_ABORTED_Pos                                             (31UL)
#define DW_AXI_DMAC_CH_INT_EN_CH_ABORTED_Msk                                             (0x1UL << DW_AXI_DMAC_CH_INT_EN_CH_ABORTED_Pos)
#define DW_AXI_DMAC_CH_INT_EN_CH_ABORTED                                                 DW_AXI_DMAC_CH_INT_EN_CH_ABORTED_Msk

#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_CORRERR_Pos                                 (32UL)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_CORRERR_Msk                                 (0x1UL << DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_CORRERR                                     DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_UNCORRERR_Pos                               (33UL)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_UNCORRERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_UNCORRERR                                   DW_AXI_DMAC_CH_INT_EN_ECC_PORT_CHMEM_UNCORRERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_CORRERR_Pos                                (34UL)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_CORRERR_Msk                                (0x1UL << DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_CORRERR                                    DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_UNCORRERR_Pos                              (35UL)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_UNCORRERR_Msk                              (0x1UL << DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_UNCORRERR                                  DW_AXI_DMAC_CH_INT_EN_ECC_PORT_UIDMEM_UNCORRERR_Msk

/*! CHx_INTSIGNAL_ENABLEREG  */

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ALL_Msk                                                    (0XFFFFFFFFFUL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_BLOCK_TFR_DONE_Pos                                         (0UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_BLOCK_TFR_DONE_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_BLOCK_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_BLOCK_TFR_DONE                                             DW_AXI_DMAC_CH_INTSIGNAL_EN_BLOCK_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DMA_TFR_DONE_Pos                                           (1UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DMA_TFR_DONE_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_DMA_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DMA_TFR_DONE                                               DW_AXI_DMAC_CH_INTSIGNAL_EN_DMA_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_TRANSCOMP_Pos                                          (3UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_TRANSCOMP                                              DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_TRANSCOMP_Pos                                          (4UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_TRANSCOMP                                              DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_DEC_ERR_Pos                                            (5UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_DEC_ERR                                                DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_DEC_ERR_Pos                                            (6UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_DEC_ERR                                                DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SLV_ERR_Pos                                            (7UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SLV_ERR                                                DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_SLV_ERR_Pos                                            (8UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_SLV_ERR                                                DW_AXI_DMAC_CH_INTSIGNAL_EN_DST_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_DEC_ERR_Pos                                         (9UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_DEC_ERR_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_DEC_ERR                                             DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_DEC_ERR_ERR_Pos                                     (10UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_DEC_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_DEC_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_DEC_ERR_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_DEC_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_SLV_ERR_ERR_Pos                                     (11UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_RD_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_SLV_ERR_ERR_Pos                                     (12UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_WR_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_INVALID_ERR_Pos                                        (13UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_INVALID_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_INVALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_INVALID_ERR                                            DW_AXI_DMAC_CH_INTSIGNAL_EN_LLI_INVALID_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_MBTYPE_ERR_Pos                                       (14UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_MBTYPE_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_MBTYPE_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_MBTYPE_ERR                                           DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_MBTYPE_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_DEC_ERR_Pos                                          (16UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_DEC_ERR_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_DEC_ERR                                              DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WR2RO_ERR_Pos                                        (17UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WR2RO_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WR2RO_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WR2RO_ERR                                            DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WR2RO_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_ED2RWO_ERR_Pos                                       (18UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_ED2RWO_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_ED2RWO_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_ED2RWO_ERR                                           DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_ED2RWO_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_ERR_Pos                                     (19UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_VALID_ERR_Pos                               (20UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_VALID_ERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_VALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_VALID_ERR                                   DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONCHEN_VALID_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONHOLD_ERR_Pos                                     (21UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONHOLD_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONHOLD_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRPARITY_ERR_Pos                                     (25UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRPARITY_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRPARITY_ERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRPARITY_ERR                                         DW_AXI_DMAC_CH_INTSIGNAL_EN_SLVIF_WRPARITY_ERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_LOCK_CLEARED_Pos                                        (27UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_LOCK_CLEARED_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_LOCK_CLEARED_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_LOCK_CLEARED                                            DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_LOCK_CLEARED_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SRC_SUSPENDED_Pos                                       (28UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SRC_SUSPENDED_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SRC_SUSPENDED                                           DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SUSPENDED_Pos                                           (29UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SUSPENDED_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_SUSPENDED                                               DW_AXI_DMAC_CH_INTSIGNAL_EN_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_DISABLED_Pos                                            (30UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_DISABLED_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_DISABLED_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_DISABLED                                                DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_DISABLED_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_ABORTED_Pos                                             (31UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_ABORTED_Msk                                             (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_ABORTED_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_ABORTED                                                 DW_AXI_DMAC_CH_INTSIGNAL_EN_CH_ABORTED_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_CORRERR_Pos                                 (32UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_CORRERR_Msk                                 (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_CORRERR                                     DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_UNCORRERR_Pos                               (33UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_UNCORRERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_UNCORRERR                                   DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_CHMEM_UNCORRERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_CORRERR_Pos                                (34UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_CORRERR_Msk                                (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_CORRERR                                    DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_UNCORRERR_Pos                              (35UL)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_UNCORRERR_Msk                              (0x1UL << DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_UNCORRERR                                  DW_AXI_DMAC_CH_INTSIGNAL_EN_ECC_PORT_UIDMEM_UNCORRERR_Msk


/*! CHx_INTCLEARREG  */
#define DW_AXI_DMAC_CH_INT_CLEAR_BLOCK_TFR_DONE_Pos                                         (0UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_BLOCK_TFR_DONE_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_BLOCK_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_BLOCK_TFR_DONE                                             DW_AXI_DMAC_CH_INT_CLEAR_BLOCK_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_DMA_TFR_DONE_Pos                                           (1UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_DMA_TFR_DONE_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_DMA_TFR_DONE_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_DMA_TFR_DONE                                               DW_AXI_DMAC_CH_INT_CLEAR_DMA_TFR_DONE_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_TRANSCOMP_Pos                                          (3UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SRC_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_TRANSCOMP                                              DW_AXI_DMAC_CH_INT_CLEAR_SRC_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_DST_TRANSCOMP_Pos                                          (4UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_TRANSCOMP_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_DST_TRANSCOMP_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_TRANSCOMP                                              DW_AXI_DMAC_CH_INT_CLEAR_DST_TRANSCOMP_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_DEC_ERR_Pos                                            (5UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SRC_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_DEC_ERR                                                DW_AXI_DMAC_CH_INT_CLEAR_SRC_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_DST_DEC_ERR_Pos                                            (6UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_DEC_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_DST_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_DEC_ERR                                                DW_AXI_DMAC_CH_INT_CLEAR_DST_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_SLV_ERR_Pos                                            (7UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SRC_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SRC_SLV_ERR                                                DW_AXI_DMAC_CH_INT_CLEAR_SRC_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_DST_SLV_ERR_Pos                                            (8UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_SLV_ERR_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_DST_SLV_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_DST_SLV_ERR                                                DW_AXI_DMAC_CH_INT_CLEAR_DST_SLV_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_DEC_ERR_Pos                                         (9UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_DEC_ERR_Msk                                         (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_DEC_ERR                                             DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_DEC_ERR_ERR_Pos                                     (10UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_DEC_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_DEC_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_DEC_ERR_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_DEC_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_SLV_ERR_ERR_Pos                                     (11UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_LLI_RD_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_SLV_ERR_ERR_Pos                                     (12UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_SLV_ERR_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_SLV_ERR_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_SLV_ERR_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_LLI_WR_SLV_ERR_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_INVALID_ERR_Pos                                        (13UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_INVALID_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_LLI_INVALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_LLI_INVALID_ERR                                            DW_AXI_DMAC_CH_INT_CLEAR_LLI_INVALID_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_MBTYPE_ERR_Pos                                       (14UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_MBTYPE_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_MBTYPE_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_MBTYPE_ERR                                           DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_MBTYPE_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_DEC_ERR_Pos                                          (16UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_DEC_ERR_Msk                                          (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_DEC_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_DEC_ERR                                              DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_DEC_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WR2RO_ERR_Pos                                        (17UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WR2RO_ERR_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WR2RO_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WR2RO_ERR                                            DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WR2RO_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_ED2RWO_ERR_Pos                                       (18UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_ED2RWO_ERR_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_ED2RWO_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_ED2RWO_ERR                                           DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_ED2RWO_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_ERR_Pos                                     (19UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_VALID_ERR_Pos                               (20UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_VALID_ERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_VALID_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_VALID_ERR                                   DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONCHEN_VALID_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONHOLD_ERR_Pos                                     (21UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONHOLD_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONHOLD_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONHOLD_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRONHOLD_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRPARITY_ERR_Pos                                     (25UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRPARITY_ERR_Msk                                     (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRPARITY_ERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRPARITY_ERR                                         DW_AXI_DMAC_CH_INT_CLEAR_SLVIF_WRPARITY_ERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_CH_LOCK_CLEARED_Pos                                        (27UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_LOCK_CLEARED_Msk                                        (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_CH_LOCK_CLEARED_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_LOCK_CLEARED                                            DW_AXI_DMAC_CH_INT_CLEAR_CH_LOCK_CLEARED_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SRC_SUSPENDED_Pos                                       (28UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SRC_SUSPENDED_Msk                                       (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SRC_SUSPENDED                                           DW_AXI_DMAC_CH_INT_CLEAR_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SUSPENDED_Pos                                           (29UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SUSPENDED_Msk                                           (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_SRC_SUSPENDED_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_SUSPENDED                                               DW_AXI_DMAC_CH_INT_CLEAR_SRC_SUSPENDED_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_CH_DISABLED_Pos                                            (30UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_DISABLED_Msk                                            (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_CH_DISABLED_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_DISABLED                                                DW_AXI_DMAC_CH_INT_CLEAR_CH_DISABLED_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_CH_ABORTED_Pos                                             (31UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_ABORTED_Msk                                             (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_CH_ABORTED_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_CH_ABORTED                                                 DW_AXI_DMAC_CH_INT_CLEAR_CH_ABORTED_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_CORRERR_Pos                                 (32UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_CORRERR_Msk                                 (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_CORRERR                                     DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_UNCORRERR_Pos                               (33UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_UNCORRERR_Msk                               (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_UNCORRERR                                   DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_CHMEM_UNCORRERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_CORRERR_Pos                                (34UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_CORRERR_Msk                                (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_CORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_CORRERR                                    DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_CORRERR_Msk

#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_UNCORRERR_Pos                              (35UL)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_UNCORRERR_Msk                              (0x1UL << DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_UNCORRERR_Pos)
#define DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_UNCORRERR                                  DW_AXI_DMAC_CH_INT_CLEAR_ECC_PORT_UIDMEM_UNCORRERR_Msk

static inline void dw_dma_irq_enable(dw_dma_axi_reg_t *dma)
{
    dma->CFG |= DW_AXI_DMAC_CFGREG_INT_EN;
}

static inline void dw_dma_irq_disable(dw_dma_axi_reg_t *dma)
{
    dma->CFG &= ~DW_AXI_DMAC_CFGREG_INT_EN;
}

static inline void dw_dma_enable(dw_dma_axi_reg_t *dma)
{
    dma->CFG |= DW_AXI_DMAC_CFGREG_DMAC_EN;
}

static inline void dw_dma_disable(dw_dma_axi_reg_t *dma)
{
    dma->CFG &= ~DW_AXI_DMAC_CFGREG_DMAC_EN;
}

static inline void dw_dma_ch_en(dw_dma_axi_reg_t *dma, uint32_t ch_id, bool en)
{
    uint64_t reg_val = 0U;
    uint32_t we_ops = ch_id + 16U;
    uint32_t en_ops = ch_id;

    if (ch_id >= 16UL) {
        we_ops = ch_id + 32U;
        en_ops = ch_id + 16U;
    }

    reg_val |= 1UL << we_ops;

    if (en) {
        reg_val |= 1UL << en_ops;
    }

    dma->CHEN2 = reg_val;
}

static inline void dw_dma_ch_suspend(dw_dma_axi_reg_t *dma, uint32_t ch_id, bool en)
{
    uint64_t reg_val = 0U;
    uint32_t we_ops = ch_id + 16U;
    uint32_t en_ops = ch_id;

    if (ch_id >= 16UL) {
        we_ops = ch_id + 32U;
        en_ops = ch_id + 16U;
    }

    reg_val |= 1UL << we_ops;

    if (en) {
        reg_val |= 1UL << en_ops;
    }

    dma->CHSUSP = reg_val;
}

static inline void dw_dma_ch_abort(dw_dma_axi_reg_t *dma, uint32_t ch_id, bool en)
{
    uint64_t reg_val = 0U;
    uint32_t we_ops = ch_id + 16U;
    uint32_t en_ops = ch_id;

    if (ch_id >= 16UL) {
        we_ops = ch_id + 32U;
        en_ops = ch_id + 16U;
    }

    reg_val |= 1UL << we_ops;

    if (en) {
        reg_val |= 1UL << en_ops;
    }

    dma->CHABORT = reg_val;
}

static inline uint64_t dw_dma_get_ch_irq_status(dw_dma_axi_reg_t *dma)
{
    return (uint64_t)dma->INISTATUS2 & DW_AXI_DMAC_INTSTATUSREG_ALL_CH_Msk;
}

static inline void dw_dma_error_irq_clear(dw_dma_axi_reg_t *dma, uint32_t mask)
{
    dma->COMMON_INT_CLEAR = mask;
}

static inline void dw_dma_error_irq_enable(dw_dma_axi_reg_t *dma, uint32_t mask, bool en)
{
    if (en) {
        dma->COMMON_INTSTATUS_ENABLE |= 1 << mask;
    } else {
        dma->COMMON_INTSTATUS_ENABLE &= ~(1 << mask);
    }
}

static inline void dw_dma_error_signal_enable(dw_dma_axi_reg_t *dma, uint32_t mask, bool en)
{
    if (en) {
        dma->COMMON_INTSIGNAL_ENABLE |= 1 << mask;
    } else {
        dma->COMMON_INTSIGNAL_ENABLE &= ~(1 << mask);
    }
}

static inline uint64_t dw_dma_get_error_irq_status(dw_dma_axi_reg_t *dma)
{
    return (uint64_t)(dma->COMMON_INTSTATUS & DW_AXI_DMAC_COMMONREG_INTSTATUSREG_ALL_Msk);
}

static inline void dw_dma_reset(dw_dma_axi_reg_t *dma)
{
    dma->RESET |= DW_AXI_DMAC_RESETREG_DMAC_RST;
}

static inline void dw_dma_ch_set_src(dw_dma_axi_ch_reg_t *base, unsigned long addr)
{
    base->SAR_L = (uint32_t)addr;
    base->SAR_H = (uint32_t)(addr >> 32);
}

static inline void dw_dma_ch_set_dst(dw_dma_axi_ch_reg_t *base, unsigned long addr)
{
    base->DAR = (uint64_t)addr;
}

static inline void dw_dma_ch_set_block_ts(dw_dma_axi_ch_reg_t *base, uint32_t size)
{
    base->BLOCK_TS = (uint64_t)size - 1U;
}

static inline void dw_dma_set_ch_lli_last_data_is_valid(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_LLI_VALID;
}

static inline void dw_dma_set_ch_shadow_data_is_invalid(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_LLI_VALID;
}

static inline void dw_dma_ch_set_ch_lli_shadow_data_is_last(dw_dma_axi_ch_reg_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_LLI_LAST;
}

static inline void dw_dma_ch_set_ch_lli_shadow_is_not_last(dw_dma_axi_ch_reg_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_LLI_LAST;
}

static inline void dw_dma_ch_enable_block_int(dw_dma_axi_ch_reg_t *base, bool en)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_BLOCK_TFR;
}

static inline void dw_dma_ch_disable_block_int(dw_dma_axi_ch_reg_t *base, bool en)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_BLOCK_TFR;
}

static inline void dw_dma_ch_enable_awlen(dw_dma_axi_ch_reg_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_AWLEN_EN;
}

static inline void dw_dma_ch_disable_awlen(dw_dma_axi_ch_reg_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_AWLEN_EN;
}

static inline void dw_dma_ch_set_awlen(dw_dma_axi_ch_reg_t *base, uint64_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_AWLEN_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_AWLEN_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_ch_enable_arlen(dw_dma_axi_ch_reg_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_ARLEN_EN;
}

static inline void dw_dma_ch_disable_arlen(dw_dma_axi_ch_reg_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_ARLEN_EN;
}

static inline void dw_dma_ch_set_arlen(dw_dma_axi_ch_reg_t *base, uint64_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_ARLEN_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_ARLEN_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_ch_set_dst_msize(dw_dma_axi_ch_reg_t *base, dw_dma_msize_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_DST_MSIZE_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_ch_set_src_msize(dw_dma_axi_ch_reg_t *base, dw_dma_msize_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_ch_set_src_width(dw_dma_axi_ch_reg_t *base, csi_dma_data_width_t width)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Msk;
    reg_val |= width << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_ch_set_dst_width(dw_dma_axi_ch_reg_t *base, csi_dma_data_width_t width)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Msk;
    reg_val |= width << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos;
    base->CTL = reg_val;
}

static inline uint32_t dw_dma_ch_get_src_width(dw_dma_axi_ch_reg_t *base)
{
    uint32_t src_width = 8U;
    volatile uint64_t reg_val = base->CTL;
    reg_val &= DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Msk;
    reg_val = reg_val >> DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos;

    switch (reg_val) {
        case DMA_DATA_WIDTH_8_BITS:
            src_width = 8U;
            break;

        case DMA_DATA_WIDTH_16_BITS:
            src_width = 16U;
            break;

        case DMA_DATA_WIDTH_32_BITS:
            src_width = 32U;
            break;

        case DMA_DATA_WIDTH_64_BITS:
            src_width = 64U;
            break;

        case DMA_DATA_WIDTH_128_BITS:
            src_width = 128U;
            break;

        case DMA_DATA_WIDTH_512_BITS:
            src_width = 512U;
            break;

        default:
            src_width = 8U;
            break;
    }

    return src_width;
}

static inline uint32_t dw_dma_ch_get_dst_width(dw_dma_axi_ch_reg_t *base)
{
    uint64_t dst_width = 8U;
    volatile uint64_t reg_val = base->CTL;
    reg_val &= DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Msk;
    reg_val = reg_val >> DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos;

    switch (reg_val) {
        case DMA_DATA_WIDTH_8_BITS:
            dst_width = 8U;
            break;

        case DMA_DATA_WIDTH_16_BITS:
            dst_width = 16U;
            break;

        case DMA_DATA_WIDTH_32_BITS:
            dst_width = 32U;
            break;

        case DMA_DATA_WIDTH_64_BITS:
            dst_width = 64U;
            break;

        case DMA_DATA_WIDTH_128_BITS:
            dst_width = 128U;
            break;

        case DMA_DATA_WIDTH_512_BITS:
            dst_width = 512U;
            break;
    }

    return dst_width;
}

static inline void dw_dma_ch_set_dst_inc(dw_dma_axi_ch_reg_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_DINC_NOCHANGE;
}

static inline void dw_dma_ch_set_dst_no_change(dw_dma_axi_ch_reg_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_DINC_NOCHANGE;
}

static inline void dw_dma_ch_set_src_inc(dw_dma_axi_ch_reg_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_SINC_NOCHANGE;
}

static inline void dw_dma_ch_set_src_no_change(dw_dma_axi_ch_reg_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_SINC_NOCHANGE;
}

static inline void dw_dma_ch_set_dst_handshake(dw_dma_axi_ch_reg_t *base, uint32_t hs)
{
    uint64_t reg_val = base->CFG2;
    reg_val &= ~DW_AXI_DMAC_CH_CFG_DST_PER_Msk;
    reg_val |= hs << DW_AXI_DMAC_CH_CFG_DST_PER_Pos;
    base->CFG2 = reg_val;
}

static inline void dw_dma_ch_set_src_handshake(dw_dma_axi_ch_reg_t *base, uint32_t hs)
{
    uint64_t reg_val = base->CFG2;
    reg_val &= ~DW_AXI_DMAC_CH_CFG_SRC_PER_Msk;
    reg_val |= hs << DW_AXI_DMAC_CH_CFG_SRC_PER_Pos;
    base->CFG2 = reg_val;
}

static inline void dw_dma_ch_sel_dst_handshake(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_HS_SEL_DST;
}

static inline void dw_dma_ch_sel_dst_softshake(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_HS_SEL_SRC;
}

static inline void dw_dma_ch_sel_src_handshake(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_HS_SEL_SRC;
}

static inline void dw_dma_ch_sel_src_softshake(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_HS_SEL_SRC;
}

static inline void dw_dma_ch_set_prior(dw_dma_axi_ch_reg_t *base, uint64_t prior)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_CH_PRIOR_Msk;
    base->CFG2 |= prior << DW_AXI_DMAC_CH_CFG_CH_PRIOR_Pos;
}

static inline void dw_dma_ch_set_transfer_type_m2m_fc_dma(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_M2M_DMAC;
}

static inline void dw_dma_ch_set_transfer_type_m2p_fc_dma(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_M2P_DMAC;
}

static inline void dw_dma_ch_set_transfer_type_p2m_fc_dma(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_P2M_DMAC;
}

static inline void dw_dma_ch_set_transfer_type_p2p_fc_dma(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_P2P_DMAC;
}

static inline void dw_dma_ch_set_transfer_type_p2m_fc_source_peri(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_P2M_SRC;
}

static inline void dw_dma_ch_set_transfer_type_p2p_fc_source_peri(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_P2P_SRC;
}

static inline void dw_dma_ch_set_transfer_type_m2p_fc_dest_peri(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_M2P_DST;
}

static inline void dw_dma_ch_set_transfer_type_p2p_fc_dest_peri(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_TT_FC_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_TT_FC_P2P_DST;
}

static inline void dw_dma_ch_set_dst_multblk_type_contiguous(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_CONTIGUOUS;
}

static inline void dw_dma_ch_set_dst_multblk_type_reload(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_RELOAD;
}

static inline void dw_dma_ch_set_dst_multblk_type_shadow(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Shadow;
}

static inline void dw_dma_ch_set_dst_multblk_type_llp(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_DST_MULTBLK_TYPE_LLP;
}

static inline void dw_dma_ch_set_src_multblk_type_contiguous(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_CONTIGUOUS;
}

static inline void dw_dma_ch_set_src_multblk_type_reload(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_RELOAD;
}

static inline void dw_dma_ch_set_src_multblk_type_shadow(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Shadow;
}

static inline void dw_dma_ch_set_src_multblk_type_llp(dw_dma_axi_ch_reg_t *base)
{
    base->CFG2 &= ~DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_Msk;
    base->CFG2 |= DW_AXI_DMAC_CH_CFG_SRC_MULTBLK_TYPE_LLP;
}

static inline void dw_dma_ch_set_llp_address(dw_dma_axi_ch_reg_t *base, uint64_t addr)
{
    addr &= ~DW_AXI_DMAC_CH_LLP_LOC_Pos;
    base->LLP = addr;
}

static inline uint64_t dw_dma_ch_get_llp_address(dw_dma_axi_ch_reg_t *base)
{
    return base->LLP & (~DW_AXI_DMAC_CH_LLP_LOC_Pos);
}

static inline void dw_dma_ch_enable_irq(dw_dma_axi_ch_reg_t *base, uint64_t int_mask)
{
    base->INTSTATUS_ENABLE &= ~DW_AXI_DMAC_CH_INT_EN_ALL_Msk;
    base->INTSTATUS_ENABLE |= int_mask;
}

static inline uint64_t dw_dma_ch_irq_status(dw_dma_axi_ch_reg_t *base)
{
    return base->INSTATUS;
}

static inline void dw_dma_ch_enable_intsignal(dw_dma_axi_ch_reg_t *base, uint64_t mask)
{
    base->INTSIGNAL_ENABLE &= ~DW_AXI_DMAC_CH_INTSIGNAL_EN_ALL_Msk;
    base->INTSIGNAL_ENABLE |= mask;
}

static inline void dw_dma_ch_clear_irq(dw_dma_axi_ch_reg_t *base, uint64_t mask)
{
    base->INTCLEAR = mask;
}


/* set lli struct*/
static inline void dw_dma_lli_set_dst_inc(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_DINC_NOCHANGE;
}

static inline void dw_dma_lli_set_dst_no_change(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_DINC_NOCHANGE;
}

static inline void dw_dma_lli_set_src_inc(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_SINC_NOCHANGE;
}

static inline void dw_dma_lli_set_src_no_change(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_SINC_NOCHANGE;
}

static inline void dw_dma_lli_enable_awlen(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_AWLEN_EN;
}

static inline void dw_dma_lli_disable_awlen(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_AWLEN_EN;
}

static inline void dw_dma_lli_set_awlen(dw_dma_axi_lli_t *base, uint64_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_AWLEN_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_AWLEN_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_enable_arlen(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_ARLEN_EN;
}

static inline void dw_dma_lli_disable_arlen(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_ARLEN_EN;
}

static inline void dw_dma_lli_set_arlen(dw_dma_axi_lli_t *base, uint64_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_ARLEN_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_ARLEN_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_set_dst_msize(dw_dma_axi_lli_t *base, dw_dma_msize_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_DST_MSIZE_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_DST_MSIZE_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_set_src_msize(dw_dma_axi_lli_t *base, dw_dma_msize_t size)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Msk;
    reg_val |= size << DW_AXI_DMAC_CH_CTL_SRC_MSIZE_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_set_src_width(dw_dma_axi_lli_t *base, csi_dma_data_width_t width)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Msk;
    reg_val |= width << DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_set_dst_width(dw_dma_axi_lli_t *base, csi_dma_data_width_t width)
{
    uint64_t reg_val = base->CTL;
    reg_val &= ~DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Msk;
    reg_val |= width << DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos;
    base->CTL = reg_val;
}

static inline void dw_dma_lli_enable_block_int(dw_dma_axi_lli_t *base, bool en)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_BLOCK_TFR;
}

static inline void dw_dma_lli_disable_block_int(dw_dma_axi_lli_t *base, bool en)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_BLOCK_TFR;
}

static inline void dw_dma_lli_data_is_valid(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_LLI_VALID;
}

static inline void dw_dma_lli_data_is_invalid(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_LLI_VALID;
}

static inline void dw_dma_lli_data_is_last(dw_dma_axi_lli_t *base)
{
    base->CTL |= DW_AXI_DMAC_CH_CTL_LLI_LAST;
}

static inline void dw_dma_lli_data_is_not_last(dw_dma_axi_lli_t *base)
{
    base->CTL &= ~DW_AXI_DMAC_CH_CTL_LLI_LAST;
}

static inline void dw_dma_lli_set_block_ts(dw_dma_axi_lli_t *base, uint32_t size)
{
    base->BLOCK_TS = (uint64_t)size - 1U;
}

static inline uint32_t dw_dma_lli_get_src_width(dw_dma_axi_lli_t *base)
{
    uint32_t src_width = 8U;
    volatile uint64_t reg_val = base->CTL;
    reg_val &= DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Msk;
    reg_val = reg_val >> DW_AXI_DMAC_CH_CTL_SRC_TR_WIDTH_Pos;

    switch (reg_val) {
        case DMA_DATA_WIDTH_8_BITS:
            src_width = 8U;
            break;

        case DMA_DATA_WIDTH_16_BITS:
            src_width = 16U;
            break;

        case DMA_DATA_WIDTH_32_BITS:
            src_width = 32U;
            break;

        case DMA_DATA_WIDTH_64_BITS:
            src_width = 64U;
            break;

        case DMA_DATA_WIDTH_128_BITS:
            src_width = 128U;
            break;

        case DMA_DATA_WIDTH_512_BITS:
            src_width = 512U;
            break;

        default:
            src_width = 8U;
            break;
    }

    return src_width;
}

static inline uint32_t dw_dma_lli_get_dst_width(dw_dma_axi_lli_t *base)
{
    uint64_t dst_width = 8U;
    volatile uint64_t reg_val = base->CTL;
    reg_val &= DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Msk;
    reg_val = reg_val >> DW_AXI_DMAC_CH_CTL_DST_TR_WIDTH_Pos;

    switch (reg_val) {
        case DMA_DATA_WIDTH_8_BITS:
            dst_width = 8U;
            break;

        case DMA_DATA_WIDTH_16_BITS:
            dst_width = 16U;
            break;

        case DMA_DATA_WIDTH_32_BITS:
            dst_width = 32U;
            break;

        case DMA_DATA_WIDTH_64_BITS:
            dst_width = 64U;
            break;

        case DMA_DATA_WIDTH_128_BITS:
            dst_width = 128U;
            break;

        case DMA_DATA_WIDTH_512_BITS:
            dst_width = 512U;
            break;
    }

    return dst_width;
}

#ifdef __cplusplus
}
#endif

#endif  /* _DW_AXI_DMA_32CH_LL_H_*/
