-- VHDL for IBM SMS ALD page 37.09.03.1
-- Title: INH GATING DRIVE CHAR 0 + 1
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/19/2020 12:42:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_37_09_03_1_INH_GATING_DRIVE_CHAR_0_1 is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_A:	 in STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_A:	 in STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_1:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_1:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_2:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_2:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_3:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_3:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_4:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_4:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_5:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_5:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_6:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_6:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_7:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_7:	 out STD_LOGIC;
		MY_Z_GATE_FOR_5_9TH_8:	 out STD_LOGIC;
		MY_Z_GATE_FOR_0_4TH_8:	 out STD_LOGIC);
end ALD_37_09_03_1_INH_GATING_DRIVE_CHAR_0_1;

architecture behavioral of ALD_37_09_03_1_INH_GATING_DRIVE_CHAR_0_1 is 

	signal OUT_4A_G: STD_LOGIC;
	signal OUT_2A_G: STD_LOGIC;
	signal OUT_4B_C: STD_LOGIC;
	signal OUT_2B_C: STD_LOGIC;
	signal OUT_4C_F: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_4D_R: STD_LOGIC;
	signal OUT_2D_R: STD_LOGIC;
	signal OUT_4E_G: STD_LOGIC;
	signal OUT_2E_G: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_4G_F: STD_LOGIC;
	signal OUT_2G_F: STD_LOGIC;
	signal OUT_4H_R: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;

begin

	OUT_4A_G <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2A_G <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4B_C <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2B_C <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4C_F <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2C_F <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4D_R <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2D_R <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4E_G <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2E_G <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4F_C <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2F_C <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4G_F <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2G_F <= NOT(PY_Z_GATE_FOR_5_9TH_A );
	OUT_4H_R <= NOT(PY_Z_GATE_FOR_0_4TH_A );
	OUT_2H_R <= NOT(PY_Z_GATE_FOR_5_9TH_A );

	MY_Z_GATE_FOR_0_4TH_1 <= OUT_4A_G;
	MY_Z_GATE_FOR_5_9TH_1 <= OUT_2A_G;
	MY_Z_GATE_FOR_0_4TH_2 <= OUT_4B_C;
	MY_Z_GATE_FOR_5_9TH_2 <= OUT_2B_C;
	MY_Z_GATE_FOR_0_4TH_3 <= OUT_4C_F;
	MY_Z_GATE_FOR_5_9TH_3 <= OUT_2C_F;
	MY_Z_GATE_FOR_0_4TH_4 <= OUT_4D_R;
	MY_Z_GATE_FOR_5_9TH_4 <= OUT_2D_R;
	MY_Z_GATE_FOR_0_4TH_5 <= OUT_4E_G;
	MY_Z_GATE_FOR_5_9TH_5 <= OUT_2E_G;
	MY_Z_GATE_FOR_0_4TH_6 <= OUT_4F_C;
	MY_Z_GATE_FOR_5_9TH_6 <= OUT_2F_C;
	MY_Z_GATE_FOR_0_4TH_7 <= OUT_4G_F;
	MY_Z_GATE_FOR_5_9TH_7 <= OUT_2G_F;
	MY_Z_GATE_FOR_0_4TH_8 <= OUT_4H_R;
	MY_Z_GATE_FOR_5_9TH_8 <= OUT_2H_R;


end;
