# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ULA_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {ULA_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity ULA
# -- Compiling architecture structure of ULA
# 
vsim work.ula
# vsim work.ula 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiii.cycloneiii_atom_pack(body)
# Loading cycloneiii.cycloneiii_components
# Loading work.ula(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiii.cycloneiii_io_obuf(arch)
# Loading cycloneiii.cycloneiii_io_ibuf(arch)
# Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
# Loading cycloneiii.cycloneiii_clkctrl(vital_clkctrl)
# Loading cycloneiii.cycloneiii_ena_reg(behave)
add wave  \
sim:/ula/A \
sim:/ula/B \
sim:/ula/C \
sim:/ula/saida_solt
force -freeze sim:/ula/A 00011 0
force -freeze sim:/ula/B 00111 0
force -freeze sim:/ula/C 111 0
run
# ** Error: (vsim-3601) Iteration limit reached at time 0 ps.
# 
