
COPYRIGHT TEXT:
--------------

Copyright (c) 2022 RapidSilicon

Permission is hereby granted, free of charge, to any person obtaining a copy of
this software and associated documentation files (the "Software"), to deal in
the Software without restriction, including without limitation the rights to
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of 
the Software, and to permit persons to whom the Software is furnished to do so, 
subject to the following conditions: The above copyright notice and this 
permission notice shall be included in all copies or substantial portions of the
Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS 
FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR 
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER 
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

FILES:
RapidSilicon/IP/axi_spi_slave/v1_0/axi_spi_slave_gen.py
RapidSilicon/IP/axi_spi_slave/v1_0/litex_sim/axi_spi_slave_litex_wrapper.py

---------------------------------------------------------------------------------------

COPYRIGHT TEXT:
--------------

Copyright 2015 ETH Zurich and University of Bologna.

Copyright and related rights are licensed under the Solderpad Hardware
License, Version 0.51 (the “License”); you may not use this file except in
compliance with the License.  You may obtain a copy of the License at
http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
or agreed to in writing, software, hardware and materials distributed under
this License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR
CONDITIONS OF ANY KIND, either express or implied. See the License for the
specific language governing permissions and limitations under the License.

FILES:
RapidSilicon/IP/axi_spi_slave/v1_0/src/axi_spi_slave.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_axi_plug.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_cmd_parser.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_controller.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_dc_fifo.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_regs.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_rx.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_syncro.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/spi_slave_tx.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_data_buffer.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_full_detector.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_synchronizer.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_token_ring.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_token_ring_fifo_din.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/dc_token_ring_fifo_dout.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/onehot_to_bin.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/pulp_clock_inverter.sv
RapidSilicon/IP/axi_spi_slave/v1_0/src/pulp_clock_mux2.sv

---------------------------------------------------------------------------------------