Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/rs_latch_testbench_isim_beh.exe -prj C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/rs_latch_testbench_beh.prj work.rs_latch_testbench 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/nor_gate.vhd" into library work
Parsing VHDL file "C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/rs_latch.vhd" into library work
Parsing VHDL file "C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/rs_latch_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103668 KB
Fuse CPU Usage: 530 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dataflow of entity nor_gate [nor_gate_default]
Compiling architecture structural of entity rs_latch [rs_latch_default]
Compiling architecture behavior of entity rs_latch_testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/Michele/Documents/TesinaASE/VHDL/Davide/latch_flip-flop/rs_latch/rs_latch_testbench_isim_beh.exe
Fuse Memory Usage: 111588 KB
Fuse CPU Usage: 639 ms
