{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611897905242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611897905243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 29 14:25:05 2021 " "Processing started: Fri Jan 29 14:25:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611897905243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897905243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGIT_24 -c DIGIT_24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGIT_24 -c DIGIT_24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897905243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611897905418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611897905418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIGIT_24_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file DIGIT_24_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGIT_24_sim " "Found entity 1: DIGIT_24_sim" {  } { { "DIGIT_24_sim.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIGIT_24.v 1 1 " "Found 1 design units, including 1 entities, in source file DIGIT_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGIT_24 " "Found entity 1: DIGIT_24" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ENABLE_GENERATE.v 1 1 " "Found 1 design units, including 1 entities, in source file ENABLE_GENERATE.v" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_GENERATE " "Found entity 1: ENABLE_GENERATE" {  } { { "ENABLE_GENERATE.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ENABLE_GENERATE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT60.v 1 1 " "Found 1 design units, including 1 entities, in source file CNT60.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT60 " "Found entity 1: CNT60" {  } { { "CNT60.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT60.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.v 1 1 " "Found 1 design units, including 1 entities, in source file DECODER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DECODER.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT24.v 1 1 " "Found 1 design units, including 1 entities, in source file CNT24.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNT24 " "Found entity 1: CNT24" {  } { { "CNT24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "onoff ONOFF SERECTOR.v(9) " "Verilog HDL Declaration information at SERECTOR.v(9): object \"onoff\" differs only in case from object \"ONOFF\" in the same scope" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1611897910249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SERECTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file SERECTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SERECTOR " "Found entity 1: SERECTOR" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TSET.v 1 1 " "Found 1 design units, including 1 entities, in source file TSET.v" { { "Info" "ISGN_ENTITY_NAME" "1 TSET " "Found entity 1: TSET" {  } { { "TSET.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEQUENCER.v 1 1 " "Found 1 design units, including 1 entities, in source file SEQUENCER.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEQUENCER " "Found entity 1: SEQUENCER" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SW_GEN.v 1 1 " "Found 1 design units, including 1 entities, in source file SW_GEN.v" { { "Info" "ISGN_ENTITY_NAME" "1 SW_GEN " "Found entity 1: SW_GEN" {  } { { "SW_GEN.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SW_GEN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALARMSET.v 1 1 " "Found 1 design units, including 1 entities, in source file ALARMSET.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALARMSET " "Found entity 1: ALARMSET" {  } { { "ALARMSET.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AL_MOVE.v 1 1 " "Found 1 design units, including 1 entities, in source file AL_MOVE.v" { { "Info" "ISGN_ENTITY_NAME" "1 AL_MOVE " "Found entity 1: AL_MOVE" {  } { { "AL_MOVE.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/AL_MOVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUZZER.v 1 1 " "Found 1 design units, including 1 entities, in source file BUZZER.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUZZER " "Found entity 1: BUZZER" {  } { { "BUZZER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/BUZZER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897910252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK DIGIT_24_sim.v(29) " "Verilog HDL Implicit Net warning at DIGIT_24_sim.v(29): created implicit net for \"CLK\"" {  } { { "DIGIT_24_sim.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24_sim.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIGIT_24 " "Elaborating entity \"DIGIT_24\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611897910296 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SW DIGIT_24.v(7) " "Verilog HDL warning at DIGIT_24.v(7): the port and data declarations for array port \"SW\" do not specify the same range for each dimension" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1611897910297 "|DIGIT_24"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SW DIGIT_24.v(20) " "HDL warning at DIGIT_24.v(20): see declaration for object \"SW\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 20 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910297 "|DIGIT_24"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] DIGIT_24.v(11) " "Output port \"LEDR\[9..1\]\" at DIGIT_24.v(11) has no driver" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611897910299 "|DIGIT_24"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[35\] DIGIT_24.v(12) " "Output port \"GPIO\[35\]\" at DIGIT_24.v(12) has no driver" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611897910299 "|DIGIT_24"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[33..0\] DIGIT_24.v(12) " "Output port \"GPIO\[33..0\]\" at DIGIT_24.v(12) has no driver" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1611897910299 "|DIGIT_24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENABLE_GENERATE ENABLE_GENERATE:i0 " "Elaborating entity \"ENABLE_GENERATE\" for hierarchy \"ENABLE_GENERATE:i0\"" {  } { { "DIGIT_24.v" "i0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT60 CNT60:i1 " "Elaborating entity \"CNT60\" for hierarchy \"CNT60:i1\"" {  } { { "DIGIT_24.v" "i1" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT24 CNT24:i3 " "Elaborating entity \"CNT24\" for hierarchy \"CNT24:i3\"" {  } { { "DIGIT_24.v" "i3" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910315 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CNT3 CNT24.v(66) " "Verilog HDL Always Construct warning at CNT24.v(66): variable \"CNT3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CNT24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/CNT24.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1611897910315 "|DIGIT_24|CNT24:i3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SERECTOR SERECTOR:i4 " "Elaborating entity \"SERECTOR\" for hierarchy \"SERECTOR:i4\"" {  } { { "DIGIT_24.v" "i4" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910319 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SERECTOR.v(45) " "Verilog HDL Case Statement information at SERECTOR.v(45): all case item expressions in this case statement are onehot" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611897910320 "|DIGIT_24|SERECTOR:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALARMSET SERECTOR.v(145) " "Verilog HDL Always Construct warning at SERECTOR.v(145): variable \"ALARMSET\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1611897910321 "|DIGIT_24|SERECTOR:i4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "onoff SERECTOR.v(148) " "Verilog HDL Always Construct warning at SERECTOR.v(148): variable \"onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1611897910321 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SERECTOR.v(145) " "Verilog HDL Case Statement information at SERECTOR.v(145): all case item expressions in this case statement are onehot" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611897910322 "|DIGIT_24|SERECTOR:i4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SERECTOR.v(43) " "Verilog HDL Case Statement warning at SERECTOR.v(43): incomplete case statement has no default case item" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1611897910322 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SERECTOR.v(43) " "Verilog HDL Case Statement information at SERECTOR.v(43): all case item expressions in this case statement are onehot" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611897910322 "|DIGIT_24|SERECTOR:i4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SER_OUT SERECTOR.v(39) " "Verilog HDL Always Construct warning at SERECTOR.v(39): inferring latch(es) for variable \"SER_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1611897910322 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[0\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[0\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[1\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[1\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[2\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[2\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[3\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[3\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[4\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[4\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[5\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[5\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[6\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[6\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[7\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[7\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[8\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[8\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910324 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[9\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[9\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[10\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[10\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[11\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[11\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[12\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[12\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[13\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[13\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[14\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[14\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[15\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[15\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[16\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[16\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[17\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[17\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[18\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[18\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[19\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[19\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[20\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[20\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[21\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[21\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[22\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[22\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SER_OUT\[23\] SERECTOR.v(39) " "Inferred latch for \"SER_OUT\[23\]\" at SERECTOR.v(39)" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897910325 "|DIGIT_24|SERECTOR:i4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:i5_0 " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:i5_0\"" {  } { { "DIGIT_24.v" "i5_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_GEN SW_GEN:i6_0 " "Elaborating entity \"SW_GEN\" for hierarchy \"SW_GEN:i6_0\"" {  } { { "DIGIT_24.v" "i6_0" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEQUENCER SEQUENCER:i7 " "Elaborating entity \"SEQUENCER\" for hierarchy \"SEQUENCER:i7\"" {  } { { "DIGIT_24.v" "i7" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSET TSET:i8 " "Elaborating entity \"TSET\" for hierarchy \"TSET:i8\"" {  } { { "DIGIT_24.v" "i8" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910341 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TSET.v(18) " "Verilog HDL Case Statement information at TSET.v(18): all case item expressions in this case statement are onehot" {  } { { "TSET.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/TSET.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611897910342 "|DIGIT_24|TSET:i8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALARMSET ALARMSET:i9 " "Elaborating entity \"ALARMSET\" for hierarchy \"ALARMSET:i9\"" {  } { { "DIGIT_24.v" "i9" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910346 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ALARMSET.v(18) " "Verilog HDL Case Statement information at ALARMSET.v(18): all case item expressions in this case statement are onehot" {  } { { "ALARMSET.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/ALARMSET.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1611897910347 "|DIGIT_24|ALARMSET:i9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AL_MOVE AL_MOVE:i10 " "Elaborating entity \"AL_MOVE\" for hierarchy \"AL_MOVE:i10\"" {  } { { "DIGIT_24.v" "i10" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUZZER BUZZER:i11 " "Elaborating entity \"BUZZER\" for hierarchy \"BUZZER:i11\"" {  } { { "DIGIT_24.v" "i11" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897910354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l14 " "Found entity 1: altsyncram_6l14" {  } { { "db/altsyncram_6l14.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/altsyncram_6l14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5rh " "Found entity 1: cntr_5rh" {  } { { "db/cntr_5rh.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cntr_5rh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uji " "Found entity 1: cntr_uji" {  } { { "db/cntr_uji.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cntr_uji.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2rh " "Found entity 1: cntr_2rh" {  } { { "db/cntr_2rh.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cntr_2rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897911988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897911988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897912015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897912015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897912053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897912053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897912081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897912081 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897912547 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611897912694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.01.29.14:25:14 Progress: Loading slda4a7436d/alt_sld_fab_wrapper_hw.tcl " "2021.01.29.14:25:14 Progress: Loading slda4a7436d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897914558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897915584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897915648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916450 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897916738 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1611897917432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4a7436d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda4a7436d/alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897917705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897917804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897917805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897917891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917992 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897917992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897917992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/db/ip/slda4a7436d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611897918080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897918080 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1611897919519 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SERECTOR:i4\|SER_OUT\[23\] SERECTOR:i4\|SER_OUT\[22\] " "Duplicate LATCH primitive \"SERECTOR:i4\|SER_OUT\[23\]\" merged with LATCH primitive \"SERECTOR:i4\|SER_OUT\[22\]\"" {  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1611897919581 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1611897919581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[0\] " "Latch SERECTOR:i4\|SER_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[0\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[1\] " "Latch SERECTOR:i4\|SER_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[2\] " "Latch SERECTOR:i4\|SER_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[3\] " "Latch SERECTOR:i4\|SER_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[4\] " "Latch SERECTOR:i4\|SER_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[5\] " "Latch SERECTOR:i4\|SER_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[0\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[6\] " "Latch SERECTOR:i4\|SER_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[7\] " "Latch SERECTOR:i4\|SER_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[0\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[8\] " "Latch SERECTOR:i4\|SER_OUT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[0\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[9\] " "Latch SERECTOR:i4\|SER_OUT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[10\] " "Latch SERECTOR:i4\|SER_OUT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[11\] " "Latch SERECTOR:i4\|SER_OUT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[12\] " "Latch SERECTOR:i4\|SER_OUT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[13\] " "Latch SERECTOR:i4\|SER_OUT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[14\] " "Latch SERECTOR:i4\|SER_OUT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[15\] " "Latch SERECTOR:i4\|SER_OUT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[0\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[0\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[16\] " "Latch SERECTOR:i4\|SER_OUT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[17\] " "Latch SERECTOR:i4\|SER_OUT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[18\] " "Latch SERECTOR:i4\|SER_OUT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[19\] " "Latch SERECTOR:i4\|SER_OUT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[20\] " "Latch SERECTOR:i4\|SER_OUT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919582 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919582 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[21\] " "Latch SERECTOR:i4\|SER_OUT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919583 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919583 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SERECTOR:i4\|SER_OUT\[22\] " "Latch SERECTOR:i4\|SER_OUT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SEQUENCER:i7\|current_state\[2\] " "Ports D and ENA on the latch are fed by the same signal SEQUENCER:i7\|current_state\[2\]" {  } { { "SEQUENCER.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SEQUENCER.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611897919583 ""}  } { { "SERECTOR.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/SERECTOR.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611897919583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611897919768 "|DIGIT_24|GPIO[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611897919768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897919833 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/output_files/DIGIT_24.map.smsg " "Generated suppressed messages file /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/output_files/DIGIT_24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897920620 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1611897921569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611897921589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611897921589 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DIGIT_24.v" "" { Text "/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/DIGIT_24/DIGIT_24.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611897921702 "|DIGIT_24|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611897921702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1387 " "Implemented 1387 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611897921702 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611897921702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1257 " "Implemented 1257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611897921702 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1611897921702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611897921702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611897921714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 29 14:25:21 2021 " "Processing ended: Fri Jan 29 14:25:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611897921714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611897921714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611897921714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611897921714 ""}
