// Seed: 3685279656
module module_0;
  reg id_0 = 1;
  always @(negedge id_0) begin
    id_0 <= id_0;
    id_0 = 1;
  end
  assign id_0 = 1;
  reg id_1 = 1;
  assign id_0 = id_1;
endmodule
