%@string {ASPLOS = "Proceedings of the International Conference on Architectural
%		Support for Programming Languages and Operation Systems (ASPLOS)"}
@string {ASPLOS = "ASPLOS"}


%@string {ISCA = "Proceedings of the International Symposium on Computer Architecture (ISCA)"}
@string {ISCA = "ISCA"}


%@string {MICRO = "Proceedings of the International Symposium on Microarchitecture (MICRO)"}
@string {MICRO = "MICRO"}

%@string {HPCA = "Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)"}
@string {HPCA = "HPCA"}

%@string {ICCD = "Proceedings of the International Conference on Computer Design (ICCD)"}
@string {ICCD = "ICCD"}

%@string {PACT = "Proceedings of the International Conference on Parallel
%                   Architectures and Compilation Techniques (PACT)"}
@string {PACT = "PACT"}



@string {UTCS = "Department of Computer Sciences, The University of Texas at Austin"}
@string {UTECE = "Department of Electrical and Computer Engineering, The University of Texas at Austin"}

%@string {PPoPP = "Proceedings of the Symposium on Principles and Practice of Parallel Programming"}
@string {PPoPP = "PPoPP"}

%@string {OSDI = "USENIX Symposium on Operating Systems Design and Implementation (OSDI)"},
@string {OSDI = "OSDI"},

%@string {ISSCC = "Proceedings of the International Solid State Circuits Conference (ISSCC)"}
@string {ISSCC = "ISSCC"}


%@string {VLSI = "Proceedings of the International Symposia on VLSI Technology
%  and Circuits (VLSI)"}
@string {VLSI = "VLSI"}


%@string {ISPASS = "Proceedings of the International Symposium on Performance
%  Analysis of Systems and Software (ISPASS)"}
@string {ISPASS = "ISPASS"}


%@string {SOSP = "Proceedings of the ACM Symposium on Operating System Principles"}
@string {SOSP = "SOSP"}


%@string {JSSC = "IEEE Journal of Solid-State Circuits (JSSC)"}
@string {JSSC = "JSSC"}


%@string {SC = "Proceedings of the ACM/IEEE Conference on Supercomputing (SC)"}
@string {SC = "SC"}

%@string {SPAA = "Proceedings of the ACM Symposium on Parallel Algorithms and Architectures"}
@string {SPAA = "SPAA"}

@string {IEEETC = "IEEE Transactions on Computers"}

@string {ACMTC = "ACM Transactions on Computer Systems"}

@string {CACM = "Communications of the ACM"}

%@string {PLDI = "Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation"}
@string {PLDI = "PLDI"}

%@string {DAC = "Design Automation Conference"}
@string {DAC = "DAC"}

%@string {IEDM = "Proceedings of the International Electron Devices Meeting"}
@string {IEDM = "IEDM"}

%@string {FPGA = "Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA)"}
@string {FPGA = "FPGA"}

%@string {FPL = "Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)"}
@string {FPL = "FPL"}


%@string {IPDPS = "Proceedings of the International Parallel and Distributed Processing Symposium"}
@string {IPDPS = "IPDPS"}

%@string {HPDC = "Proceedings of the International Symposium on High-Performance Parallel and Distributed Computing"}
@string {HPDC = "HPDC"}


%@string {OOPSLA = "Proceedings of the International Conference on Object Oriented Programming Systems Languages and Applications"}
@string {OOPSLA = "OOPSLA"}

%@string {VEE = "Proceedings of the Conference on Virtual Execution Environments"}
@string {VEE = "VEE"}

%@string {ICS = "Proceedings of the International Conference on Supercomputing (ICS)"}
@string {ICS = "ICS"}

%@string {NIPS = "Proceedings of the Conference on Neural Information Processing Systems (NeurIPS)"}
@string {NIPS = "NeurIPS"}


%@string {CVPR = "Proceedings of the Conference on Computer Vision and Pattern Recognition (CVPR)"}
@string {CVPR = "CVPR"}


%@string {MEMSYS = "Proceedings of the International Symposium on Memory System
%  (MEMSYS)"}
@string {MEMSYS = "MEMSYS"}

%@string {ICML = "Proceedings of the International Conference on Machine Learning
%  (ICML)"}
@string {ICML = "ICML"}

  
%@string {ICCAD = "Proceedings of the International Conference on Computer-Aided
%  Design (ICCAD)"}
@string {ICCAD = "ICCAD"}

@inproceedings{datacenter-tax,
  author = {Kanev, Svilen and Darago, Juan Pablo and Hazelwood, Kim and
  Ranganathan, Parthasarathy and Moseley, Tipp and Wei, Gu-Yeon and Brooks,
  David},
  title = {Profiling a Warehouse-scale Computer},
  booktitle=ISCA,
  year = {2015},
}

@inproceedings{imp,
 author = {Yu, Xiangyao and Hughes, Christopher J. and Satish, Nadathur and Devadas, Srinivas},
 title = {IMP: Indirect Memory Prefetcher},
 booktitle=MICRO,
 year = {2015},
} 

@inproceedings{event-triggerred,
 author = {Ainsworth, Sam and Jones, Timothy M.},
 title = {An Event-Triggered Programmable Prefetcher for Irregular Workloads},
 booktitle=ASPLOS,
 year = {2018},
}

@inproceedings{wattch2000-isca,
author = {Brooks, David and Tiwari, Vivek and Martonosi, Margaret},
title = "{Wattch: A Framework for Architectural-Level Power Analysis and
Optimizations}",
year = {2000},
booktitle=ISCA,
}

@article{cacti,
  title={CACTI 6.0: A tool to model large caches},
  author={Muralimanohar, Naveen and Balasubramonian, Rajeev and Jouppi, Norman P}
}



@misc{chipyard-2019,
  title="{Chipyard: An Agile RISC-V SoC Design Framework for In-order,
  Out-of-order Cores and Accelerators}",
  year={2019},
  howpublished = {\url{https://github.com/ucb-bar/chipyard}},
}

@misc{intel-prefetcher,
  title="{Disclosure of Hardware Prefetcher Control on Some Intel Processors}",
  year={2014},
  howpublished =
  {\url{https://software.intel.com/en-us/articles/disclosure-of-hw-prefetcher-control-on-some-intel-processors}},
}

@INPROCEEDINGS{adaptive-stream,
  author={I. {Hur} and C. {Lin}},
  booktitle=MICRO,
  title={Memory Prefetching Using Adaptive Stream Detection},
  year={2006},
}

@inproceedings{stream-dataflow,
  author = {Nowatzki, Tony and Gangadhar, Vinay and Ardalani, Newsha and
  Sankaralingam, Karthikeyan},
  title = {Stream-Dataflow Acceleration},
  booktitle=ISCA,
  year = {2017},
} 

@inproceedings{stride-prefetching-multiprocessor,
  author = {Dahlgren, F. and Stenstrom, P.},
  title = {Effectiveness of Hardware-based Stride and Sequential Prefetching in
  Shared-memory Multiprocessors},
  booktitle=HPCA,
  year = {1995},
} 

@inproceedings{access-pattern-matching-prefetch,
  author = {Ishii, Yasuo and Inaba, Mary and Hiraki, Kei},
  title = {Access Map Pattern Matching for Data Cache Prefetch},
  booktitle=SC,
  year = {2009},
} 

@ARTICLE{decoupled-stream-prefetching,
  author={S. {Sair} and T. {Sherwood} and B. {Calder}},
  journal={IEEE Transactions on Computers},
  title={A decoupled predictor-directed stream prefetching architecture},
  year={2003},
}

@ARTICLE{asap7,
  author={L.T. Clark and V. Vashishtha and L. Shifren and A. Gujia and S. Sinha
  and B. Cline and C. Ramamurthya and G. Yeric},
  journal={Microelectronics Journal},
  title="{ASAP7: A 7-nm FinFET Predictive Process Design Kit}",
  year={2016},
}

@inproceedings{adaptivfloat,
    title={{AdaptivFloat: A Floating-point based Data Type for Resilient Deep Learning Inference}},
    author={Thierry Tambe and En-Yu Yang and Zishen Wan and Yuntian Deng and Vijay Janapa Reddi and Alexander Rush and David Brooks and Gu-Yeon Wei},
    year={2020},
    booktitle=DAC,
}

@inproceedings{neummu-asplos2020,
author = {Hyun, Bongjoon and Kwon, Youngeun and Choi, Yujeong and Kim, John and Rhu, Minsoo},
title = {{NeuMMU: Architectural Support for Efficient Address Translations in Neural Processing Units}},
year = {2020},
booktitle=ASPLOS,
}

@inproceedings{ava-asplos2020,
author = {Yu, Hangchen and Peters, Arthur Michener and Akshintala, Amogh and Rossbach, Christopher J.},
title = {{AvA: Accelerated Virtualization of Accelerators}},
year = {2020},
booktitle=ASPLOS,
}



@INPROCEEDINGS{address-trans-gpu2014,
  author={J. {Power} and M. D. {Hill} and D. A. {Wood}},
  booktitle=HPCA,
  title={{Supporting x86-64 address translation for 100s of GPU lanes}}, 
  year={2014},
  }

@INPROCEEDINGS{address-trans-cong-hpca2017,
  author={Y. {Hao} and Z. {Fang} and G. {Reinman} and J. {Cong}},
  booktitle=HPCA,
  title={{Supporting Address Translation for Accelerator-Centric Architectures}}, 
  year={2017},
  }


@ARTICLE{sequential-program-prefetching,
  author={A. J. {Smith}},
  journal={Computer},
  title={Sequential Program Prefetching in Memory Hierarchies},
  year={1978},
}

@inproceedings{markov-predictor,
  author = {Joseph, Doug and Grunwald, Dirk},
  title = {Prefetching Using Markov Predictors},
  booktitle=ISCA,
  year = {1997},
} 

@INPROCEEDINGS{global-history-prefetch,
  author={K. J. {Nesbit} and J. E. {Smith}},
  booktitle=HPCA,
  title={Data Cache Prefetching Using a Global History Buffer},
  year={2004},
}

@inproceedings{correlation-prefetch,
  author = {Solihin, Yan and Lee, Jaejin and Torrellas, Josep},
  title = {Using a User-level Memory Thread for Correlation Prefetching},
  booktitle=ISCA,
  year = {2002},
} 

@INPROCEEDINGS{speculative-precomputation,
  author={J. D. {Collins} and {Hong Wang} and D. M. {Tullsen} and C. {Hughes} and
  {Yong-Fong Lee} and D. {Lavery} and J. P. {Shen}},
  booktitle=ISCA,
  title={Speculative precomputation: long-range prefetching of delinquent loads},
  year={2001},
}

@inproceedings{pre-executing-inst,
  author = {Dundas, James and Mudge, Trevor},
  title = {Improving Data Cache Performance by Pre-executing Instructions Under
  a Cache Miss},
  booktitle=ICS,
  year = {1997},
} 

@INPROCEEDINGS{runahead-acceleration,
  author={M. {Hashemi} and O. {Mutlu} and Y. N. {Patt}},
  booktitle=MICRO,
  title={Continuous runahead: Transparent hardware acceleration for memory
  intensive workloads},
  year={2016},
}

@INPROCEEDINGS{helper-thread,
  author={ {Changhee Jung} and {Daeseob Lim} and {Jaejin Lee} and Y. {Solihin}},
  booktitle=IPDPS,
  title={Helper thread prefetching for loosely-coupled multiprocessor systems},
  year={2006},
}

@INPROCEEDINGS{dynamic-helper-thread,
  author={ {Jiwei Lu} and A. {Das} and {Wei-Chung Hsu} and {Khoa Nguyen} and S. G.
  {Abraham}},
  booktitle=MICRO,
  title={Dynamic helper threaded prefetching on the Sun UltraSPARC/spl reg/ CMP
  processor},
  year={2005},
}

@inproceedings{techniques-runahead,
  author = {Mutlu, Onur and Kim, Hyesoon and Patt, Yale N.},
  title = {Techniques for Efficient Processing in Runahead Execution Engines},
  booktitle=ISCA,
  year = {2005},
} 

@INPROCEEDINGS{runahead-ooo,
  author={O. {Mutlu} and J. {Stark} and C. {Wilkerson} and Y. N. {Patt}},
  booktitle=HPCA,
  title={Runahead execution: an alternative to very large instruction windows for
  out-of-order processors},
  year={2003},
}

@INPROCEEDINGS{runahead-threads,
  author={T. {Ramirez} and A. {Pajuelo} and O. J. {Santana} and M. {Valero} and M.
  {Valero}},
  booktitle=HPCA,
  title={Runahead Threads to improve SMT performance},
  year={2008},
}

@INPROCEEDINGS{precomputation-prefetch,
  author={W. {Zhang} and D. M. {Tullsen} and B. {Calder}},
  booktitle=HPCA,
  title={Accelerating and Adapting Precomputation Threads for Effcient
  Prefetching},
  year={2007},
}

@INPROCEEDINGS{selfcontained-precomputation,
  author={I. {Atta} and X. {Tong} and V. {Srinivasan} and L. {Balding} and A.
  {Moshovos}},
  booktitle=MICRO,
  title={Self-contained, accurate precomputation prefetching},
  year={2015},
}


@inproceedings{shao2019-micro,
  title={{Simba: Scaling Deep-Learning Inference with  Multi-Chip-Module-based
  Architecture}},
  author={Yakun Sophia Shao and Jason Clemons and Rangharajan Venkatesan and
 Brian Zimmer and Matthew Fojtik and Nan Jiang and Ben Keller and Alicia
      Klinefelter and Nathaniel Pinckney and Priyanka Raina and Stephen G. Tell
  and Yanqing Zhang and William J. Dally and Joel S. Emer and C. Thomas Gray and
  Stephen W. Keckler and Brucek Khailany},
	booktitle=MICRO,
	year={2019},
}

@inproceedings{shao2013-ispass,
  author = "Yakun Sophia Shao and David Brooks",
  title = "{ISA-Independent Workload Characterization and its Implications for
  Specialized Architectures}",
  year = "2013",
  booktitle=ISPASS,
}

@inproceedings{shao2014-isca,
  title={{Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures}},
  author={Shao, Yakun Sophia and Reagen, Brandon and Wei, Gu-Yeon and Brooks, David},
  booktitle=ISCA,
  year={2014},
}

@inproceedings{shao2016-micro,
  author={Shao, Yakun Sophia and Xi, Sam and Srinivasan, Vijayalakshmi and Wei,
  Gu-Yeon 
  and Brooks, David},
  title = "{Co-Designing Accelerators and SoC Interfaces using
  gem5-Aladdin}",
  booktitle =MICRO,
  year = {2016},
}

@inproceedings{venkatesan2019-iccad,
  author = "Rangarajan Venkatesan and Yakun Sophia Shao and Miaorong Wang and
  Jason Clemons and Ben Keller and Alicia Klinefilter and Angad Rekhi and
  Yanqing Zhang and Brian Zimmer and William J. Dally and Joel S. Emer and
  Stephen W. Keckler and Brucek Khailany",
  title = "{MAGNet: A Modular Accelerator Generator for Neural Networks}",
  year = "2019",
  booktitle=ICCAD,
}

@inproceedings{khailany2018-dac,
  author = {Khailany, Brucek and Krimer, Evgeni and Venkatesan, Rangharajan and
  Clemons, Jason and Emer, Joel S. and Fojtik, Matthew and Klinefelter, Alicia
  and Pellauer, Michael and Pinckney, Nathaniel and Shao, Yakun Sophia and
  Srinath, Shreesha and Torng, Christopher and Xi, Sam (Likun) and Zhang, Yanqing
  and Zimmer, Brian},
  title = "{A Modular Digital VLSI Flow for High-productivity SoC Design}",
  booktitle =DAC,
  year = {2018},
} 
@inproceedings{shao2013xeon,
  title="{Energy characterization and instruction-level energy model of Intel's
  Xeon Phi processor}",
  author={Shao, Yakun Sophia and Brooks, David},
  booktitle={Proceedings of the 2013 International Symposium on Low Power
  Electronics and Design},
  year={2013},
}

@INPROCEEDINGS{shao2014-toppicks,
  author = "Yakun Sophia Shao and Brandon Reagen and Gu-Yeon Wei and David
  Brooks",
  title = "{The Aladdin Approach to Accelerator Design and Modeling}",
  year = "2015",
  booktitle = "{IEEE Micro}",
}

@inproceedings{reagen2013-islped,
  author = "Reagen, Brandon and Shao, Yakun Sophia and Wei, Gu-Yeon and Brooks,
  David",
  title = "{Quantifying Acceleration: Power/Performance Trade-Offs of
  Application Kernels in Hardware}",
  year = "2013",
  booktitle=ISLPED
}

@inproceedings{shao2015-research,
  title="{Research Infrastructures for Hardware Accelerators}",
  author={Shao, Yakun Sophia and Brooks, David},
  booktitle={Synthesis Lectures on Computer Architecture},
  year={2015},
  publisher={Morgan \& Claypool Publishers}
}

@inproceedings{lee2018-sysml,
  author = "Ching-En Lee and Yakun Sophia Shao and Jie-Fang Zhang and Angshuman
  Parashar and Joel Emer and Stephen W. Keckler and Zhengya Zhang",
  title = "{Stitch-X: An Accelerator Architecture for Exploiting Unstructured
  Sparsity in Deep Neural Networks}",
  year = "2018",
  booktitle ="{SysML Conference}",
}
@inproceedings{garibotti2017-iscas,
  author = "Garibotti, Rafael and Reagen, Brandon and Shao, Yakun Sophia and
  Wei, Gu-Yeon and Brooks, David",
  title = "{Using Dynamic Dependence Analysis to Improve the Quality of
  High-Level Synthesis Designs}",
  year = "2017",
  booktitle="Proceedings of the International Symposium on Circuits and
  Systems (ISCAS)"
}

@inproceedings{machsuite2014-iiswc,
  author={Reagen, Brandon and Adolf, Robert and Shao, Yakun Sophia and Wei,
  Gu-Yeon and Brooks, David},
  title={{MachSuite: Benchmarks for Accelerator Design and Customized
  Architectures}},
  booktitle=IISWC,
  year = {2014},
}


@article{deeplearning-nature,
	title={Deep Learning},
	author={LeCun, Yann and Bengio, Yoshua and Hinton, Geoffrey E.},
	journal={Nature},
        number = {521},
        pages = {436-444},
	year={2015},
}

@inproceedings{tang-data-placement-micro2017,
 author = {Tang, Xulong and Kislal, Orhan and Kandemir, Mahmut and Karakoy,
   Mustafa},
 title = {{Data Movement Aware Computation Partitioning}},
 booktitle=MICRO,
 year = {2017},
}

@inproceedings{placement-with-rl-google,
 author = {Mirhoseini, Azalia and Pham, Hieu and Le, Quoc V. and Steiner, Benoit
 and Larsen, Rasmus and Zhou, Yuefeng and Kumar, Naveen and Norouzi, Mohammad
   and Bengio, Samy and Dean, Jeff},
 title = {{Device Placement Optimization with Reinforcement Learning}},
 booktitle=ICML,
 year = {2017},
}

@inproceedings{jenga-isca2017,
 author = {Po-An Tsai and Nathan Beckmann and Daniel Sanchez},
 title = {{Jenga: Software-Defined Cache Hierarchies}},
 booktitle=ISCA,
 year = {2017},
}

@inproceedings{beckmann-pact2013,
 author = {Nathan Beckmann and Daniel Sanchez},
 title = "{Jigsaw: Scalable Software-Defined Caches}",
 booktitle=PACT,
 month = {September},
 year = {2013},
}

@inproceedings{tsai-micro2018,
 author = {Po-An Tsai and Changping Chen and Daniel Sanchez},
 title = {{Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies}},
 booktitle=MICRO,
 month = {October},
 year = {2018},
}

@INPROCEEDINGS{awasthi-hpca2009,
author={Manu Awasthi and Kshitij Sudan and Rajeev Balasubramonian and John Carter},
booktitle=HPCA,
title="{Dynamic Hardware-assisted Software-controlled Page Placement to Manage
  Capacity Allocation and Sharing within Large Caches}",
year={2009},
}

@INPROCEEDINGS{beckmann-micro2004,
author={Bradford M. Beckmann and David A. Wood},
booktitle=MICRO,
title="{Managing Wire Delay in Large Chip-Multiprocessor Caches}",
year={2004},
}

@INPROCEEDINGS{chishti-isca2005,
author={Zeshan Chishti and Michale D. Powell and T.N. Vijaykumar},
booktitle=ISCA,
title={Optimizing Replication, Communication, and Capacity Allocation in CMPs},
year={2005},
}

@inproceedings{rnuca-isca2009,
 author = {Hardavellas, Nikos and Ferdman, Michael and Falsafi, Babak and
   Ailamaki, Anastasia},
 title = {{Reactive NUCA: Near-optimal Block Placement and Replication in
   Distributed Caches}},
 booktitle=ISCA,
 year = {2009},
}

@inproceedings{huh-tpds2007,
author={Jaehyuk Huh and Changky Kim and Hazim Shafi and Lixin Zhang and Doug Burger and
Stephen W. Keckler},
booktitle=ICS,
title="{A NUCA Substrate for Flexible CMP Cache Sharing}",
year={2005},
}

@inproceedings{interposer-challenges-memsys-2015,
	title={{Interconnect-Memory Challenges for Multi-chip, Silicon Interposer
    Systems}},
	author={Gabriel H. Loh and Natalie Enright Jerger and Ajaykumar Kannan and
    Yasuko Eckert},
	booktitle=MEMSYS,
	year={2015},
}

@inproceedings{interposer-micro-2014,
	title={{NoC Architectures for Silicon Interposer Systems}},
	author={Natalie Enright Jerger and Ajaykumar Kannan and Zimo Li and Gabriel H. Loh},
	booktitle=MICRO,
	year={2014},
}

@inproceedings{alexnet,
	title={{Imagenet Classification with Deep Convolutional Neural Networks}},
	author={Krizhevsky, Alex and Sutskever, Ilya and Hinton, Geoffrey E.},
	booktitle=NIPS,
	year={2012}
}


@inproceedings{imagenet,
	title={{Imagenet: A Large-scale Hierarchical Image Database}},
	author={Deng, Jia and Dong, Wei and Socher, Richard and Li, Li-Jia and Li, Kai and Fei-Fei, Li},
	booktitle=CVPR,
	year={2009},
}

@article{vgg,
	title="{Very Deep Convolutional Networks for Large-scale Image Recognition}",
	author={Simonyan, Karen and Zisserman, Andrew},
  journal   = {CoRR},
  volume    = {abs/1408.1556},
  year={2014},
  archivePrefix = {arXiv},
  eprint    = {1408.1556}
}


@INPROCEEDINGS{pipelayer,
author={Linghao Song and Xuehai Qian and Hai Li and Yiran Chen},
booktitle=HPCA,
title="{PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning}",
year={2017},
}

@inproceedings{isaac,
 author = {Shafiee, Ali and Nag, Anirban and Muralimanohar, Naveen and
   Balasubramonian, Rajeev and Strachan, John Paul and Hu, Miao and Williams, R.
 Stanley and Srikumar, Vivek},
 title = {{ISAAC: A Convolutional Neural Network Accelerator with In-situ Analog
 Arithmetic in Crossbars}},
 booktitle=ISCA,
  year = {2016},
}

@inproceedings{resnet,
	title={{Deep Residual Learning for Image Recognition}},
	author={He, Kaiming and Zhang, Xiangyu and Ren, Shaoqing and Sun, Jian},
	booktitle=CVPR,
	year={2016}
}

@inproceedings{inception-v3,
	title={{Rethinking the Inception Architecture for Computer Vision}},
	author={Szegedy, Christian and Vanhoucke, Vincent and Ioffe, Sergey and Shlens, Jon and Wojna, Zbigniew},
	booktitle=CVPR,
	year={2016}
}

@inproceedings{r-cnn,
	title={{Rich Feature Hierarchies for Accurate Object Detection and Semantic Segmentation}},
	author={Girshick, Ross and Donahue, Jeff and Darrell, Trevor and Malik, Jitendra},
	booktitle=CVPR,
	year={2014}
}

@inproceedings{yolo,
	title={{You Only Look Once: Unified, Real-time Object Detection}},
	author={Redmon, Joseph and Divvala, Santosh and Girshick, Ross and Farhadi, Ali},
	booktitle=CVPR,
	pages={779--788},
	year={2016}
}

@article{yolov3,
  author    = {Joseph Redmon and
                 Ali Farhadi},
  title     = {{YOLOv3: An Incremental Improvement}},
  journal   = {CoRR},
  volume    = {abs/1804.02767},
  year      = {2018},
}
@article{yolov2,
  author    = {Joseph Redmon and
                 Ali Farhadi},
  title     = {{YOLO9000: Better, Faster, Stronger}},
  journal   = {CoRR},
  volume    = {abs/1612.08242},
  year      = {2016},
}

@inproceedings{lecun-isscc2019,
  author    = {Yann LeCun},
  title     = "{The Next Challenge in AI: Self-Supervised Learning}",
  booktitle=ISSCC,
  year      = {2019},
}

@article{jia2014caffe,
  author    = {Yangqing Jia and
               Evan Shelhamer and
               Jeff Donahue and
               Sergey Karayev and
               Jonathan Long and
               Ross B. Girshick and
               Sergio Guadarrama and
               Trevor Darrell},
  title     = "{Caffe: Convolutional Architecture for Fast Feature Embedding}",
  journal   = {CoRR},
  volume    = {abs/1408.5093},
  year      = {2014},
  archivePrefix = {arXiv},
  eprint    = {1408.5093},
  timestamp = {Mon, 13 Aug 2018 16:46:41 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/JiaSDKLGGD14},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@INPROCEEDINGS{lenet,
    author = {Yann LeCun and Léon Bottou and Yoshua Bengio and Patrick
      Haffner},
    title = {{Gradient-based learning applied to document recognition}},
    booktitle = {Proceedings of the IEEE},
    year = {1998},
}

@article{mobilenets,
  author    = {Andrew G. Howard and
               Menglong Zhu and
               Bo Chen and
               Dmitry Kalenichenko and
               Weijun Wang and
               Tobias Weyand and
               Marco Andreetto and
               Hartwig Adam},
  title     = "{MobileNets: Efficient Convolutional Neural Networks for Mobile Vision
               Applications}",
  journal   = {CoRR},
  volume    = {abs/1704.04861},
  year      = {2017},
  archivePrefix = {arXiv},
  eprint    = {1704.04861},
  timestamp = {Mon, 13 Aug 2018 16:46:35 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/HowardZCKWWAA17},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{fcn,
	title={{Fully Convolutional Networks for Semantic Segmentation}},
	author={Long, Jonathan and Shelhamer, Evan and Darrell, Trevor},
	booktitle=CVPR,
	year={2015}
}

@article{deeplab,
  author    = {Liang-Chieh Chen and
               George Papandreou and
               Iasonas Kokkinos and
               Kevin Murphy and
               Alan L. Yuille},
  title     = "{DeepLab: Semantic Image Segmentation with Deep Convolutional Nets,
               Atrous Convolution, and Fully Connected CRFs}",
  journal   = {CoRR},
  volume    = {abs/1606.00915},
  year      = {2016},
  archivePrefix = {arXiv},
  eprint    = {1606.00915},
  timestamp = {Mon, 13 Aug 2018 16:46:13 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/ChenPK0Y16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{googlenet,
  	title="{Going Deeper with Convolutions}",
  	author={Szegedy, Christian and Liu, Wei and Jia, Yangqing and Sermanet, Pierre and Reed, Scott and Anguelov, Dragomir and Erhan, Dumitru and Vanhoucke, Vincent and Rabinovich, Andrew},
  	booktitle=CVPR,
  	year={2015}
}

@article{segnet,
  author    = {Vijay Badrinarayanan and
               Alex Kendall and
               Roberto Cipolla},
  title     = "{SegNet: A Deep Convolutional Encoder-Decoder Architecture for Image
               Segmentation}",
  journal   = {CoRR},
  volume    = {abs/1511.00561},
  year      = {2015},
  archivePrefix = {arXiv},
  eprint    = {1511.00561},
  timestamp = {Mon, 13 Aug 2018 16:46:06 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/BadrinarayananK15},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{sequence2sequence,
	title={{Sequence to Sequence Learning with Neural Networks}},
	author={Sutskever, Ilya and Vinyals, Oriol and Le, Quoc V},
	booktitle=NIPS,
	year={2014}
}

@article{wavenet,
  author    = {A{\"{a}}ron van den Oord and
               Sander Dieleman and
               Heiga Zen and
               Karen Simonyan and
               Oriol Vinyals and
               Alex Graves and
               Nal Kalchbrenner and
               Andrew W. Senior and
               Koray Kavukcuoglu},
  title     = "{WaveNet: A Generative Model for Raw Audio}",
  journal   = {CoRR},
  volume    = {abs/1609.03499},
  year      = {2016},
  archivePrefix = {arXiv},
  eprint    = {1609.03499},
  timestamp = {Mon, 13 Aug 2018 16:49:15 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/OordDZSVGKSK16},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}


@article{drivenet,
  author    = {Mariusz Bojarski and
                 Philip Yeres and
                 Anna Choromanska and
                 Krzysztof Choromanski and
                 Bernhard Firner and
                 Lawrence D. Jackel and
                 Urs Muller},
  title     = {{Explaining How a Deep Neural Network Trained with End-to-End
    Learning
                 Steers a Car}},
  journal   = {CoRR},
  year      = {2018},
}

@inproceedings{maeri-asplos2018,
  title={{MAERI: Enabling Flexible Dataflow Mapping over {DNN} Accelerators via Programmable Interconnects}},
  author={Kwon, Hyoukjun and Samajdar, Ananda and Krishna, Tushar},
  booktitle=ASPLOS,
  year={2018},
}

@INPROCEEDINGS{centaur-isca2020,
author={G. {Henry} and P. {Palangpour} and M. {Thomson} and J. S. {Gardner} and B. {Arden} and J. {Donahue} and K. {Houck} and J. {Johnson} and K. {O’Brien} and S. {Petersen} and B. {Seroussi} and T. {Walker}},
booktitle=ISCA,
title={{High-Performance Deep-Learning Coprocessor Integrated into x86 SoC with Server-Class CPUs Industrial Product}},
year={2020},
}

@inproceedings{driving-implications,
 author = {Lin, Shih-Chieh and Zhang, Yunqi and Hsu, Chang-Hong and Skach, Matt
 and Haque, Md E. and Tang, Lingjia and Mars, Jason},
 title = {{The Architectural Implications of Autonomous Driving: Constraints and
 Acceleration}},
  booktitle=ASPLOS,
  year = {2018},
}

@inproceedings{fpga-resource,
 author = {Shen, Yongming and Ferdman, Michael and Milder, Peter},
 title = {{Maximizing {CNN} Accelerator Efficiency Through Resource Partitioning}},
booktitle=ISCA,
year = {2017},
}
@inproceedings{fused-layer,
 author = {Alwani, Manoj and Chen, Han and Ferdman, Michael and Milder, Peter},
 title = {{Fused-layer {CNN} Accelerators}},
 booktitle=MICRO,
 year = {2016},
}

@INPROCEEDINGS{brainwave-hotchips-2017,
author={Eric Chung and Jeremy Fowers and Kalin Ovtcharov and Michael
Papamichael and Adrian Caulfield and Todd Massengill and Ming Liu and
Daniel Lo and Shlomi Alkalay and Michael Haselman and Christian Boehn
and Oren Firestein and Alessandro Forin and Kang Su Gatlin and Mahdi
Ghandi and Stephen Heil and Kyle Holohan and Tamas Juhasz and Ratna
Kumar Kovvuri and Sitaram Lanka and Friedel van Megan and Dima
Mukhortov and Prerak Patel and Steve Reinhardt and Adam Sapek and Raja
Seera and Balaji Sridharan and Lisa Woods and Philip Yi-Xiao and
Ritchie Zhao and Doug Burger},
booktitle={HotChips},
title="{Accelerating Persistent Neural Networks at Datacenter Scale}",
year={2017},
}

@INPROCEEDINGS{brainwave-isca-2018,
author={Jeremy Fowers and Kalin Ovtcharov and Michael Papamichael and Todd
Massengill and Ming Liu and Daniel Lo and Shlomi Alkalay and Michael
Haselman and Logan Adams and Mahdi Ghandi and Stephen Heil and Prerak
Patel and Adam Sapek and G. Weisz and Lisa Woods and Sitaram Lanka and
Steve Reinhardt and Adrian Caulfield and Eric Chung and Doug Burger},
booktitle=ISCA,
title="{A Configurable Cloud-Scale DNN Processor for Real-Time AI}",
year={2018},
}

@inproceedings{syn-traffic-hpca-2016,
	title={{Efficient Synthetic Traffic Models for Large, Complex SoCs}},
	author={Jieming Yin and Onur Kayiran and Matthew Poremba and
    Natalie Enright Jerger and Gabriel H. Loh},
	booktitle=HPCA,
	year={2016},
}

@inproceedings{mcm-routing-isca-2018,
	title={{Modular Routing Design for Chiplet-based Systems}},
	author={Jieming Yin and Zhifeng Lin and Onur Kayiran and Matthew Poremba and
    Muhammad Shoaib Bin Altaf and Natalie Enright Jerger and Gabriel H. Loh},
	booktitle=ISCA,
	year={2018},
}

@inproceedings{interposer-micro-2015,
	title={{Enabling Interposer-based Disintegration of Multi-core Processors}},
	author={Ajaykumar Kannan and Natalie Enright Jerger and Gabriel H. Loh},
	booktitle=MICRO,
	year={2015},
}

@inproceedings{worm_deadlock,
author = {Xiaola Lin and
Philip K. McKinley and
Lionel M. Ni},
title = {{Performance Evaluation of Multicast Wormhole Routing in {2D}-Mesh
  Multicomputers}},
booktitle = {Proceedings of the International Conference on Parallel Processing (ICPP)},
year = {1991},
}
@inproceedings{BRCP,
 author = {Panda, Dhabaleswar K. and Singal, Sanjay and Prabhakaran, Pradeep},
title = {{Multidestination Message Passing Mechanism Conforming to Base Wormhole
Routing Scheme}},
booktitle = {Proceedings of the International Workshop on Parallel Computer Routing and Communication},
year = {1994},
}

@inproceedings{grs-isscc-2018,
	title="{A 1.17pJ/b 25Gb/s/pin Ground-referenced Single-ended Serial Link for
    Off- and On-package Communication in 16nm CMOS Using a Process- and
      Temperature-adaptive Voltage Regulator}",
  author={John M. Wilson and Walker J. Turner and John W. Poulton and Brian
Zimmer and Xi Chen and Sudhir S. Kudva and Sanquan Song and Stephen
G. Tell and Nikola Nedovic and Wenxu Zhao and Sunil R. Sudhakaran and
C. Thomas Gray and William J. Dally},
	booktitle=ISSCC,
	year={2018},
}

@inproceedings{gals-async2019,
  title={{A Fine-Grained GALS SoC with Pausible Adaptive Clocking in 16nm
    FinFET}},
  author={Matthew Fojtik and Ben Keller and Alicia Klinefelter and Nathaniel
    Pinckney and Stephen G. Tell and Brian Zimmer and Tezaswi Raja and Kevin
      Zhou and William J. Dally and Brucek Khailany},
  booktitle={International Symposium on Asynchronous Circuits and Systems (ASYNC)},
  year={2019},
}


@inproceedings{rc18-vlsi-2019,
  title={{A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep
    Neural Network Accelerator with Ground-Reference Signaling in 16nm}},
  author={Brian Zimmer and Rangharajan Venkatesan and Yakun Sophia Shao and
    Jason Clemons and Matthew Fojtik and Nan Jiang and Ben Keller and Alicia
      Klinefelter and Nathaniel Pinckney and Priyanka Raina and Stephen G. Tell
  and Yanqing Zhang and William J. Dally and Joel S. Emer and C. Thomas Gray and
  Stephen W. Keckler and Brucek Khailany},
	booktitle=VLSI,
	year={2019},
}

@INPROCEEDINGS{cell-hpca,
author={H. P. {Hofstee}},
booktitle=HPCA,
title={Power efficient processor architecture and the cell processor},
year={2005},
}

@inproceedings{firesim,
  author = {Karandikar, Sagar and Mao, Howard and Kim, Donggyu and Biancolin,
  David and Amid, Alon and Lee, Dayeol and Pemberton, Nathan and Amaro, Emmanuel
  and Schmidt, Colin and Chopra, Aditya and Huang, Qijing and Kovacs, Kyle and
  Nikolic, Borivoje and Katz, Randy and Bachrach, Jonathan and Asanovi\'{c},
  Krste},
  title = {{Firesim: FPGA-accelerated Cycle-exact Scale-out System Simulation in
  the Public Cloud}},
  booktitle=ISCA,
  year = {2018},
} 

@inproceedings{smith-dae,
  author = {Smith, James E.},
  title = {Decoupled Access/Execute Computer Architectures},
  booktitle=ISCA,
  year = {1982},
} 

@INPROCEEDINGS{dae-isca2012,
  author={J. {Arnau} and J. {Parcerisa} and P. {Xekalakis}},
  booktitle=ISCA,
  title={Boosting mobile GPU performance with a decoupled access/execute fragment
  processor},
  year={2012},
}

@inproceedings{dae-sc1993,
  author = {Bird, Peter L. and Rawsthorne, Alasdair and Topham, Nigel P.},
  title = {The Effectiveness of Decoupling},
  booktitle=SC,
  year = {1993},
} 

@INPROCEEDINGS{crago-dae-isca2011,
  author={N. C. {Crago} and S. J. {Patel}},
  booktitle=ISCA,
  title={OUTRIDER: Efficient memory latency tolerance with decoupled strands},
  year={2011},
}

@INPROCEEDINGS{ham-micro2015,
  author={T. J. {Ham} and J. L. {Aragón} and M. {Martonosi}},
  booktitle=MICRO,
  title={DeSC: Decoupled supply-compute communication management for heterogeneous
  architectures},
  year={2015},
}

@ARTICLE{trips-arch,
  author={D. {Burger} and S. W. {Keckler} and K. S. {McKinley} and M. {Dahlin} and
  L. K. {John} and C. {Lin} and C. R. {Moore} and J. {Burrill} and R. G.
  {McDonald} and W. {Yoder}},
  journal={IEEE Computer},
  title={Scaling to the end of silicon with EDGE architectures},
  year={2004},
}

@INPROCEEDINGS{active-passive-interposer-iccad,
author={Dylan Stow and Yuan Xie and Taniya Siddiqua and Gabriel H. Loh},
booktitle=ICCAD,
title="{Cost-effective Design of Scalable High-performance Systems using Active
  and Passive Interposers}",
year={2017},
}

@inproceedings{amd-mcm-isscc,
	title="{Zeppelin: An SoC for Multichip Architectures}",
	author={Noah Beck and Sean White and Milam Paraschou and Samuel Naffziger},
	booktitle=ISSCC,
	year={2018},
}




@Article{graphcore,
  title="{Graphcore Makes Big AI Splash}",
  author={Linley Gwennap},
  journal = {Microprocessor Report},
  year = 	 {2018},
  number = 	 {618},
  month = 	 {September},
}

@inproceedings{dally-vlsi-2018,
	title={{Hardware-Enabled Artifical Intelligence}},
	author={William J. Dally and C. Thomas Gray and John Poulton and Brucek
    Khailany and John Wilson and Larry Dennison},
	booktitle=VLSI,
	year={2018},
}

@inproceedings{mcm-gpu,
	title={{MCM-GPU: Multi-Chip-Module GPUs for Continued Performance
    Scalability}},
	author={Akhil Arunkumar and Evgeny Bolotin and Benjamin Cho and Ugljesa Milic
    and Eiman Ebrahimi and Oreste Villa and Aamer Jaleel and Carole-Jean Wu and
      David Nellans},
	booktitle=ISCA,
	year={2017},
}

@INPROCEEDINGS{das-noc,
author={Reetuparna Das and Soumya Eachempati and Asit K. Mishra and
Vijaykrishnan Narayanan and Chita R. Das},
booktitle=HPCA,
title="{Design and Evaluation of A Hierarchical On-chip Interconnect for Next-Generation CMPs}",
year={2009},
}

@inproceedings{scaledeep,
	title="{ScaleDeep: A Scalable Compute Architecture for Learning and
    Evaluating Deep Networks}",
	author={Swagath Venkataramani and Ashish Ranjan and Subarno Banerjee and
    Dipankar Das and Sasikanth Avancha and Ashok Jagannathan and Ajaya Durg and
  Dheemanth Nagaraj and Bharat Kaul and Pradeep Dubey and Anand Raghunathan},
	booktitle=ISCA,
	year={2017},
}

@inproceedings{dadiannao,
	title={{DaDianNao: A Machine-learning Supercomputer}},
	author={Chen, Yunji and Luo, Tao and Liu, Shaoli and Zhang, Shijin and He, Liqiang and Wang, Jia and Li, Ling and Chen, Tianshi and Xu, Zhiwei and Sun, Ninghui and others},
	booktitle=MICRO,
	year={2014},
}

@article{transformer,
  author    = {Ashish Vaswani and
               Noam Shazeer and
               Niki Parmar and
               Jakob Uszkoreit and
               Llion Jones and
               Aidan N. Gomez and
               Lukasz Kaiser and
               Illia Polosukhin},
  title     = "{Attention Is All You Need}",
  journal   = {CoRR},
  volume    = {abs/1706.03762},
  year      = {2017},
  archivePrefix = {arXiv},
  eprint    = {1706.03762},
  timestamp = {Mon, 13 Aug 2018 16:48:37 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/VaswaniSPUJGKP17},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{tpu-isca2016,
	title = {{In-Datacenter Performance Analysis of a Tensor Processing Unit}},
	author  = {Norman P. Jouppi and Cliff Young and Nishant Patil and David Patterson
and Gaurav Agrawal and Raminder Bajwa and Sarah Bates and Suresh
Bhatia and Nan Boden and Al Borchers and Rick Boyle and Pierre-luc
Cantin and Clifford Chao and Chris Clark and Jeremy Coriell and Mike
Daley and Matt Dau and Jeffrey Dean and Ben Gelb and Tara Vazir
Ghaemmaghami and Rajendra Gottipati and William Gulland and Robert
Hagmann and C. Richard Ho and Doug Hogberg and John Hu and Robert
Hundt and Dan Hurt and Julian Ibarz and Aaron Jaffey and Alek Jaworski
and Alexander Kaplan and Harshit Khaitan and Daniel Killebrew and Andy
Koch and Naveen Kumar and Steve Lacy and James Laudon and James Law
and Diemthu Le and Chris Leary and Zhuyuan Liu and Kyle Lucke and Alan
Lundin and Gordon MacKean and Adriana Maggiore and Maire Mahony and
Kieran Miller and Rahul Nagarajan and Ravi Narayanaswami and Ray Ni
and Kathy Nix and Thomas Norrie and Mark Omernick and Narayana
Penukonda and Andy Phelps and Jonathan Ross and Matt Ross and Amir
Salek and Emad Samadiani and Chris Severn and Gregory Sizikov and
Matthew Snelham and Jed Souter and Dan Steinberg and Andy Swing and
Mercedes Tan and Gregory Thorson and Bo Tian and Horia Toma and Erick
Tuttle and Vijay Vasudevan and Richard Walter and Walter Wang and Eric
Wilcox and Doe Hyun Yoon},
	booktitle=ISCA,
	year={2017}

}

@misc{gpu_results,
  author = {{NVIDIA}},
  title = {{NVIDIA Tesla Deep Learning Product Performance}},
  howpublished = {\url{https://developer.nvidia.com/deep-learning-performance-training-inference}},
	year={2019}
}

@misc{nvidia-soc-design-cost,
  author = {{NVIDIA}},
  title = {{NVIDIA Xavier SoC costs more than 8,000 engineering years and \$2B in research and eevelopment}},
  howpublished = {\url{https://blogs.nvidia.com/blog/2018/01/07/drive-xavier-processor/}},
  year={2018}
}


@misc{tpu_edge,
  title = {{Edge TPU}},
  howpublished = {\url{https://cloud.google.com/edge-tpu/}},
  note = {Accessed: 2018-12-05}
}

@inproceedings{eie,
	title={{EIE: Efficient Inference Engine on Compressed Deep Neural Network}},
	author={Han, Song and Liu, Xingyu and Mao, Huizi and Pu, Jing and Pedram, Ardavan and Horowitz, Mark A. and Dally, William J.},
	booktitle=ISCA,
	year={2016},
}

@article{dataflow-overrated,
  author    = {Xuan Yang and
               Mingyu Gao and
               Jing Pu and
               Ankita Nayak and
               Qiaoyi Liu and
               Steven Bell and
               Jeff Setter and
               Kaidi Cao and
               Heonjae Ha and
               Christos Kozyrakis and
               Mark Horowitz},
  title     = "{DNN Dataflow Choice Is Overrated}",
  journal   = {CoRR},
  volume    = {abs/1809.04070},
  year      = {2018},
  archivePrefix = {arXiv},
  eprint    = {1809.04070},
  timestamp = {Fri, 05 Oct 2018 11:34:52 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1809-04070},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{vta,
  author    = {Thierry Moreau and
               Tianqi Chen and
               Ziheng Jiang and
               Luis Ceze and
               Carlos Guestrin and
               Arvind Krishnamurthy},
  title     = {{VTA:} An Open Hardware-Software Stack for Deep Learning},
  journal   = {CoRR},
  year      = {2018}
}

@inproceedings{interstellar-asplos2020,
author = {Yang, Xuan and Gao, Mingyu and Liu, Qiaoyi and Setter, Jeff and Pu, Jing and Nayak, Ankita and Bell, Steven and Cao, Kaidi and Ha, Heonjae and Raina, Priyanka and Kozyrakis, Christos and Horowitz, Mark},
title = {Interstellar: Using {Halide}’s Scheduling Language to Analyze {DNN} Accelerators},
year = {2020},
booktitle=ASPLOS,
}

@inproceedings{carloni1999methodology,
  title="{A Methodology for Correct-by-construction Latency Insensitive Design}",
  author={Carloni, Luca P. and McMillan, Kenneth L. and Saldanha, Alexander and Sangiovanni-Vincentelli, Alberto L.},
  booktitle=DAC,
  year={1999}
}

@inproceedings{tangram-asplos19,
	title={{Tangram: Optimized Coarse-Grained Dataflow for Scalable NN
    Accelerators}},
	author={Mingyu Gao and Xuan Yang and Jing Pu and Mark Horowitz and Christos
    Kozyrakis},
	booktitle=ASPLOS,
	year={2019},
}

@inproceedings{tetris-asplos17,
	title={{Tetris: Scalable and Efficient Neural Network Acceleration with 3D
    Memory}},
	author={Mingyu Gao and Jing Pu and Xuan Yang and Mark Horowitz and Christos
    Kozyrakis},
	booktitle=ASPLOS,
	year={2017},
}

@inproceedings{diannao,
	title={{DianNao: A Small-footprint High-throughput Accelerator for Ubiquitous Machine-learning}},
	author={Chen, Tianshi and Du, Zidong and Sun, Ninghui and Wang, Jia and Wu, Chengyong and Chen, Yunji and Temam, Olivier},
	booktitle=ASPLOS,
	year={2014},
        month = {March}
}

@inproceedings{dnnweaver,
  title={{From High-level Deep Neural Models to FPGAs}},
  author={Sharma, Hardik and Park, Jongse and Mahajan, Divya and Amaro, Emmanuel
  and Kim, Joon Kyung and Shao, Chenkai and Mishra, Asit and Esmaeilzadeh,
  Hadi},
  booktitle=MICRO,
  year={2016},
}

@inproceedings{npu,
 author = {Esmaeilzadeh, Hadi and Sampson, Adrian and Ceze, Luis and Burger,
   Doug},
 title = {{Neural Acceleration for General-Purpose Approximate Programs}},
 booktitle = MICRO,
 year = {2012},
}

@inproceedings{minerva,
  title={{Minerva: Enabling Low-power, Highly-accurate Deep Neural Network Accelerators}},
  author={Reagen, Brandon and Whatmough, Paul and Adolf, Robert and Rama, Saketh
    and Lee, Hyunkwang and Lee, Sae Kyu and Hern{\'a}ndez-Lobato, Jos{\'e} Miguel
    and Wei, Gu-Yeon and Brooks, David},
  booktitle=ISCA,
  year={2016},
}

@inproceedings{neuflow-2011,
  title={{Neuflow: A Runtime Reconfigurable Dataflow Processor for Vision}},
  author={Farabet, Cl{\'e}ment and Martini, Berin and Corda, Benoit and
    Akselrod, Polina and Culurciello, Eugenio and LeCun, Yann},
  booktitle={Computer Vision and Pattern Recognition Workshops (CVPRW)},
  year={2011},
}



@inproceedings{shidiannao-isca2015,
	title={{ShiDianNao: Shifting Vision Processing Closer to the Sensor}},
	author={Du, Zidong and Fasthuber, Robert and Chen, Tianshi and Ienne, Paolo and Li, Ling and Luo, Tao and Feng, Xiaobing and Chen, Yunji and Temam, Olivier},
	booktitle=ISCA,
	year={2015},
}

@inproceedings{eyeriss-isca2016,
	title={{Eyeriss: A Spatial Architecture for Energy-efficient Dataflow for Convolutional Neural Networks}},
	author={Chen, Yu-Hsin and Emer, Joel and Sze, Vivienne},
	booktitle=ISCA,
	year={2016},
}

@inproceedings{eyeriss-model,
  title={{Designing Energy-efficient Convolutional Neural Networks Using Energy-aware Pruning}},
  author={Yang, Tien-Ju and Chen, Yu-Hsin and Sze, Vivienne},
  booktitle=CVPR,
  year={2017},
}


@misc{aws-inferentia,
	author = {Amazon},
	title = {{AWS Inferentia: High Performance Machine Learning Inference Chip}},
	year = {2018},
	howpublished = {\url{https://aws.amazon.com/machine-learning/inferentia/}},
}

@misc{tensorrt,
	key = {NVIDIA},
	title = "{NVIDIA TensorRT: Programmable Inference Accelerator}",
	year = {2018},
	howpublished = {\url{https://developer.nvidia.com/tensorrt}},
}

@misc{ee290-2-sp20,
	title = "{EE290-2: Hardware for Machine Learning}",
	year = {2020},
	howpublished = {\url{http://www-inst.eecs.berkeley.edu/~ee290-2/sp20/}},
}

@ARTICLE{alexa,
author={Sarikaya, Ruhi},
journal={{IEEE} Signal Processing Magazine},
title={{The Technology Behind Personal Digital Assistants: An overview of the system architecture and key components}},
year={2017},
volume={34},
month={Jan},}


@inproceedings{tesla-hotchips,
  title = 	 "{Tesla Compute and Redundancy Solution for the Full Self-Driving
  Computer}",
  booktitle = {Hot Chips},
  year = {2019},
}

@inproceedings{huawei-hotchips,
  title = 	 "{DaVinci: A Scalable Architecture for Neural Network Computing}",
  booktitle = {Hot Chips},
  year = {2019},
}

@inproceedings{nvdla-hotchips,
  author = 	 {Frans Sijstermans},
  title = 	 "{The NVIDIA Deep Learning Accelerator}",
  booktitle = {Hot Chips},
  year = {2018},
}

@inproceedings{xavier2018-hotchips,
  author = 	 {Michael Ditty and Ashish Karandikar and David Reed},
  title = 	 "{NVIDIA's Xavier SoC}",
  booktitle = {Hot Chips},
  year = {2018},
}

@misc{opennvdla,
	author = {NVIDIA},
	title = {{NVIDIA Deep Learning Accelerator (NVDLA)}},
	year = {2017},
	publisher = {GitHub},
	journal = {GitHub repository},
	howpublished = {\url{https://github.com/nvdla/}},
}

@inproceedings{cambricon,
	title={{Cambricon-X: An Accelerator for Sparse Neural Networks}},
	author={Zhang, Shijin and Du, Zidong and Zhang, Lei and Lan, Huiying and Liu, Shaoli and Li, Ling and Guo, Qi and Chen, Tianshi and Chen, Yunji},
	booktitle=MICRO,
	year={2016},
}

@inproceedings{cnvlutin,
	title={{Cnvlutin: Ineffectual-neuron-free Deep Neural Network Computing}},
	author={Albericio, Jorge and Judd, Patrick and Hetherington, Tayler and Aamodt, Tor and Jerger, Natalie Enright and Moshovos, Andreas},
	booktitle=ISCA,
	year={2016},
}

@inproceedings{timeloop2019-ispass,
	title={{Timeloop: A Systematic Approach to DNN Accelerator Evaluation}},
	author={Parashar, Angshuman and Raina, Priyanka and Shao, Yakun Sophia and
    Chen, Yu-Hsin and Ying, Victor A. and Mukkara, Anurag and Venkatesan, Rangharajan and Khailany, Brucek and Keckler, Stephen W. and Emer, Joel},
	booktitle=ISPASS,
	year={2019},
}

@inproceedings{scnn,
	title={{SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks}},
	author={Parashar, Angshuman and Rhu, Minsoo and Mukkara, Anurag and Puglielli, Antonio and Venkatesan, Rangharajan and Khailany, Brucek and Emer, Joel and Keckler, Stephen W. and Dally, William J.},
	booktitle=ISCA,
	year={2017},
}

@INPROCEEDINGS{sigma-hpca2020,
author={E. {Qin} and A. {Samajdar} and H. {Kwon} and V. {Nadella} and S. {Srinivasan} and D. {Das} and B. {Kaul} and T. {Krishna}},
booktitle=HPCA,
title={SIGMA: A Sparse and Irregular GEMM Accelerator with Flexible Interconnects for DNN Training},
year={2020},
}

@inproceedings{centaur-chiplet-isca2020,
  title={{Centaur: A Chiplet-based, Hybrid Sparse-Dense Accelerator for Personalized Recommendations}},
  author={Hwang, Ranggi and Kim, Taehun and Kwon, Youngeun and Rhu, Minsoo},
  booktitle=ISCA,
  year={2020}
}

@INPROCEEDINGS{outerspace-hpca2018,
author={S. {Pal} and J. {Beaumont} and D. {Park} and A. {Amarnath} and S. {Feng} and C. {Chakrabarti} and H. {Kim} and D. {Blaauw} and T. {Mudge} and R. {Dreslinski}},
booktitle=HPCA,
title={{OuterSPACE: An Outer Product Based Sparse Matrix Multiplication Accelerator}},
year={2018},
}

@article{deepcompression,
	title={{Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding}},
	author={Han, Song and Mao, Huizi and Dally, William J.},
	journal={arXiv preprint arXiv:1510.00149},
	year={2015}
}

@inproceedings{learningbothweights,
	title={{Learning Both Weights and Connections for Efficient Neural Network}},
	author={Han, Song and Pool, Jeff and Tran, John and Dally, William J.},
	booktitle=NIPS,
	year={2015}
}

@inproceedings{kaistcnn,
	title={{A 1.42 TOPS/W Deep Convolutional Neural Network Recognition Processor for Intelligent {IoE} Systems}},
	author={Sim, Jaehyeong and Park, Jun-Seok and Kim, Minhye and Bae, Dongmyung and Choi, Yeongjae and Kim, Lee-Sup},
	booktitle=ISSCC,
	year={2016},
}

@INPROCEEDINGS{emib,
	title="{A 14nm 1GHz FPGA with 2.5D Transceiver Integration}",
	author={David Greenhill and Ron Ho and David Lewis and Herman
                  Schmit and Kok Hong Chan and Andy Tong and Sean
                  Atsatt and Dana How and Peter McElheny and Keith
                  Duwel and Jeffrey Schulz and Darren Faulkner and
                  Gopal Iyer and George Chen and Hee King Phoon and
                  Han Wooi Lim and Wei-Yee Koay and Ty Garibay},
	booktitle=ISSCC,
	year={2017},
}

@INPROCEEDINGS{xilinx-differential,
title="{A 126mW 56Gb/s NRZ Wireline Transceiver for Synchronous Short-reach Applications in 16nm FinFET}",
author={Marc Erett and Declan Carey and James Hudner and Ronan Casey and Kevin
Geary and Pedro Neto and Mayank Raj and Scott McLeod and Hongtao Zhang
and Arianne Roldan and Hongyuan Zhao and Ping-Chuan Chiang and Haibing
Zhao and Keehian Tan and Yohan Frans and Ken Chang},
booktitle=ISSCC,
year={2018},
}

@misc{xilinx-interposer,
  title="{Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency}",
  author={Kirk Saban},
  affiliation={Xilinx},
  year={2012},
  howpublished = {\url{http://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf}},
}


@inproceedings{scale-out,
 author = {Park, Jongse and Sharma, Hardik and Mahajan, Divya and Kim, Joon Kyung and Olds, Preston and Esmaeilzadeh, Hadi},
 title = {{Scale-out Acceleration for Machine Learning}},
 booktitle = MICRO,
 year = {2017},
}
@INPROCEEDINGS{bit-fusion,
author={Hardik Sharma and Jongse Park and Naveen Suda and Liangzhen Lai and Benson Chau and Vikas Chandra and Hadi Esmaeilzadeh},
booktitle=ISCA,
title="{Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network}",
year={2018},}


@inproceedings{convolution-engine,
 author = {Qadeer, Wajahat and Hameed, Rehan and Shacham, Ofer and Venkatesan, Preethi and Kozyrakis, Christos and Horowitz, Mark A.},
 title = {{Convolution Engine: Balancing Efficiency \& Flexibility in Specialized Computing}},
 booktitle = ISCA,
 year = {2013},

}

@INPROCEEDINGS{datacenter-facebook, 
author={Kim Hazelwood and Sarah Bird and David Brooks and Soumith Chintala and
Utku Diril and Dmytro Dzhulgakov and Mohamed Fawzy and Bill Jia and
Yangqing Jia and Aditya Kalro and James Law and Kevin Lee and Jason Lu
and Peter Noordhuis and Misha Smelyanskiy and Liang Xiong and
Xiangdong Wang},
booktitle=HPCA,
title="{Applied Machine Learning at Facebook: A Datacenter Infrastructure
  Perspective}",
year={2018}, 
}

@inproceedings{edge-facebook,
 title = {{Machine Learning at Facebook: Understanding Inference at the Edge}},
 author = {Wu,Carole-Jean and   Brooks,David and  Chen,Kevin and  Chen,Douglas and  Choudhury,Sy and  Dukhan,Marat and Hazelwood,Kim and  Isaac,Eldad and Jia, Yangqing and Jia,Bill and Leyvand, Tommer and Lu,Hao and Lu,Yang and Qiao,Lin and Reagen, Brandon and Spisak,Joe and Sun,Fei and Tulloch,Andrew  and Vajda,Peter  and Wang,Xiaodong and Wang,Yanghan and Wasti,Bram and Wu,Yiming and Xian,Ran and  Yoo, Sungjoo and Zhang,Peizhao},
 booktitle = HPCA,
 year = {2019},}

@INPROCEEDINGS{ai-tax-hpca,
author={D. {Richins} and D. {Doshi} and M. {Blackmore} and A. {Thulaseedharan Nair} and N. {Pathapati} and A. {Patel} and B. {Daguman} and D. {Dobrijalowski} and R. {Illikkal} and K. {Long} and D. {Zimmerman} and V. {Janapa Reddi}},
booktitle=HPCA,
title={{Missing the Forest for the Trees: End-to-End AI Application Performance in Edge Data Centers}},
year={2020},
}

@Article{organic-packaging-2016,
 author = {Subramania S. Iyer},
 title = "{Heterogeneous Integration for Performance and Scaling}",
 journal={IEEE Transactions on Components, Packaging and Manufacturing Technology},
 month = {July},
 year = {2016},
}

@techreport{hwacha-manual,
    Author = {Lee, Yunsup and Schmidt, Colin and Ou, Albert and Waterman,
    Andrew and Asanovic, Krste},
    Title = {{The Hwacha Vector-Fetch Architecture Manual, Version 3.8.1}},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2015},
    Number = {UCB/EECS-2015-262},
}

@techreport{boom-celio-thesis,
    Author = {Celio, Christopher},
    Title = {{A Highly Productive Implementation of an Out-of-Order Processor
    Generator}},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2018},
    Number = {UCB/EECS-2018-151},
}

@misc{genc2019gemmini,
    title={{Gemmini: An Agile Systolic Array Generator Enabling Systematic
    Evaluations of Deep-Learning Architectures}},
    author={Hasan Genc and Ameer Haj-Ali and Vighnesh Iyer and Alon Amid and Howard Mao and John Wright and Colin Schmidt and Jerry Zhao and Albert Ou and Max Banister and Yakun Sophia Shao and Borivoje Nikolic and Ion Stoica and Krste Asanovic},
    year={2019},
    archivePrefix={arXiv},
}

@techreport{Rocket-RISCV-2016,
    Author = {Asanovic, Krste and Avizienis, Rimas and Bachrach, Jonathan and Beamer, Scott and Biancolin, David and Celio, Christopher and Cook, Henry and Dabbelt, Daniel and Hauser, John and Izraelevitz, Adam and Karandikar, Sagar and Keller, Ben and Kim, Donggyu and Koenig, John and Lee, Yunsup and Love, Eric and Maas, Martin and Magyar, Albert and Mao, Howard and Moreto, Miquel and Ou, Albert and Patterson, David A. and Richards, Brian and Schmidt, Colin and Twigg, Stephen and Vo, Huy and Waterman, Andrew},
    Title = {{The Rocket Chip Generator}},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2016},
}

@ARTICLE{mixed-signal-riscv,
  author={S. {Bailey} and P. {Rigge} and J. {Han} and R. {Lin} and E. Y. {Chang}
  and H. {Mao} and Z. {Wang} and C. {Markley} and A. M. {Izraelevitz} and A.
  {Wang} and N. {Narevsky} and W. {Bae} and S. {Shauck} and S. {Montano} and J.
  {Norsworthy} and M. {Razzaque} and W. H. {Ma} and A. {Lentiro} and M.
  {Doerflein} and D. {Heckendorn} and J. {McGrath} and F. {DeSeta} and R. {Shoham}
  and M. {Stellfox} and M. {Snowden} and J. {Cole} and D. R. {Fuhrman} and B.
  {Richards} and J. {Bachrach} and E. {Alon} and B. {Nikolić}},
  journal={IEEE Journal of Solid-State Circuits},
  title={A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET
  Instance},
  year={2019},
}

@inproceedings{firesim2018-isca,
  author = {Karandikar, Sagar and Mao, Howard and Kim, Donggyu and Biancolin, David and Amid, Alon and Lee, Dayeol and Pemberton, Nathan and Amaro, Emmanuel and Schmidt, Colin and Chopra, Aditya and Huang, Qijing and Kovacs, Kyle and Nikolic, Borivoje and Katz, Randy and Bachrach, Jonathan and Asanovi\'{c}, Krste},
  title = "{Firesim: FPGA-Accelerated Cycle-Exact Scale-out System Simulation in
  the Public Cloud}",
  year = {2018},
  booktitle=ISCA,
}



@ARTICLE{cache-resiliency-boom,
  author={P. {Chiu} and C. {Celio} and K. {Asanović} and B. {Nikolić} and D.
  {Patterson}},
  journal={IEEE Solid-State Circuits Letters},
  title={Cache Resiliency Techniques for a Low-Voltage RISC-V Out-of-Order
  Processor in 28-nm CMOS},
  year={2018},
}

@INPROCEEDINGS{dsp-riscv-soc,
  author={A. {Wang} and W. {Bae} and J. {Han} and S. {Bailey} and P. {Rigge} and
  O. {Ocal} and Z. {Wang} and K. {Ramchandran} and E. {Alon} and B. {Nikolić}},
  booktitle={ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference
  (ESSCIRC)},
  title={A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz
  Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET},
  year={2018},
}

@INPROCEEDINGS{next-wave-silicon,
  author={B. {Nikolic} and E. {Alon} and K. {Asanovic}},
  booktitle={ESSCIRC 2018 - IEEE 44th European Solid State Circuits Conference
  (ESSCIRC)},
  title={Generating the Next Wave of Custom Silicon},
  year={2018},
}

@inproceedings{aced-dac,
  author = {Wang, Angie and Rigge, Paul and Izraelevitz, Adam and Markley, Chick
  and Bachrach, Jonathan and Nikoli\'{c}, Borivoje},
  title = {ACED: A Hardware Library for Generating DSP Systems},
  booktitle=DAC,
  year = {2018},
} 

@ARTICLE{zimmer-sram-riscv,
  author={B. {Zimmer} and P. {Chiu} and B. {Nikolić} and K. {Asanović}},
  journal={IEEE Journal of Solid-State Circuits},
  title={Reprogrammable Redundancy for SRAM-Based Cache $V_{\min }$ Reduction in a
  28-nm RISC-V Processor},
  year={2017},
}


@misc{GPUMLPerformance,
  key = {NVIDIA},
  title = "{NVIDIA Tesla Deep Learning Product Performance}",
  howpublished =
  {\url{https://developer.nvidia.com/deep-learning-performance-training-inference}},
  Month = {March},
  year = {2019},
}

@misc{treadle-repo,
  title = "{Treadle: A Chisel/FIRRTL Execution Engine}",
  howpublished =
  {\url{https://github.com/freechipsproject/treadle}},
}

@misc{mlperf-link,
  title = "{MLPerf: A Machine Learning Benchmark Suite for Training and
  Inference}",
  howpublished =
  {\url{https://mlperf.org/}},
}

@inproceedings{buffets2019-asplos,
 author = {Michael Pellauer and Yakun Sophia Shao and Jason Clemons and Neal Crago and Kartik Hegde and Rangharajan Venkatesan and Stephen W. Keckler and Christopher W. Fletcher and Joel Emer},
 title = "{Buffets: An Efficient and Composable Storage Idiom for Explicit Decoupled Data Orchestration}",
 booktitle = {Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS},
 year = {2019},
}

@inproceedings{chisel2012-dac,
 author={J. {Bachrach} and H. {Vo} and B. {Richards} and Y. {Lee} and A. {Waterman} and R. {Avižienis} and J. {Wawrzynek} and K. {Asanović}},
 booktitle=DAC,
 title="{Chisel: Constructing hardware in a Scala embedded language}",
 year={2012},
}

@inproceedings{pymtl2014-micro,
 author={D. {Lockhart} and G. {Zibrat} and C. {Batten}},
 booktitle=MICRO,
 title="{PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research}",
 year={2014},
}

@misc{bluespec2010,
 author={R.S. {Nikhil} and K.R. {Czeck}},
 title="{BSV by Example: The Next-Generation Language for Electronic System Design}",
 year={2010},
}

@inproceedings{genesis2-2012-dac,
 author={O. {Shacham} and S. {Galal} and S. {Sankaranarayanan} and M. {Wachs} and J. {Brunhaver} and A. {Vassiliev} and M. {Horowitz} and A. {Danowitz} and W. {Qadeer} and S. {Richardson}},
 booktitle=DAC,
 title="{Avoiding Game over: Bringing Design to the Next Level}",
 year={2012},
}

@inproceedings{uir2019-micro,
 author = {Sharifian, Amirali and Hojabr, Reza and Rahimi, Navid and Liu, Sihao and Guha, Apala and Nowatzki, Tony and Shriraman, Arrvindh},
 title = "{uIR -An Intermediate Representation for Transforming and Optimizing the Microarchitecture of Application Accelerators}",
 year = {2019},
 booktitle=MICRO,
}

@inproceedings{spatial2018-pldi,
 author = {Koeplinger, David and Feldman, Matthew and Prabhakar, Raghu and Zhang, Yaqi and Hadjis, Stefan and Fiszel, Ruben and Zhao, Tian and Nardi, Luigi and Pedram, Ardavan and Kozyrakis, Christos and Olukotun, Kunle},
 title = "{Spatial: A Language and Compiler for Application Accelerators}",
 year = {2018},
 booktitle=PLDI,
}

@inproceedings{firrtl2017-iccad,
  author={A. {Izraelevitz} and J. {Koenig} and P. {Li} and R. {Lin} and A. {Wang} and A. {Magyar} and D. {Kim} and C. {Schmidt} and C. {Markley} and J. {Lawson} and J. {Bachrach}},
  booktitle=ICCAD,
  title="{Reusability is FIRRTL ground: Hardware construction languages,
  compiler frameworks, and transformations}",
  year={2017},
}

@article{keystone2019-arxiv,
  author    = {Dayeol Lee and
               David Kohlbrenner and
               Shweta Shinde and
               Dawn Song and
               Krste Asanovic},
  title     = {Keystone: {A} Framework for Architecting TEEs},
  journal   = {CoRR},
  volume    = {abs/1907.10119},
  year      = {2019},
  archivePrefix = {arXiv},
}

@inproceedings{halide2013-pldi,
  title={Halide: A Language and Compiler for Optimizing Parallelism, Locality, and Recomputation in Image Processing Pipelines},
  author={Ragan-Kelley, Jonathan and Barnes, Connelly and Adams, Andrew and Paris, Sylvain and Durand, Fr{\'e}do and Amarasinghe, Saman},
  booktitle=PLDI,
  year={2013},
}

@inproceedings{tvm2018-osdi,
  title="{TVM: An Automated End-to-end Optimizing Compiler for Deep Learning}",
  author={Chen, Tianqi and Moreau, Thierry and Jiang, Ziheng and Zheng, Lianmin and Yan, Eddie and Shen, Haichen and Cowan, Meghan and Wang, Leyuan and Hu, Yuwei and Ceze, Luis and others},
  booktitle=OSDI,
  year={2018}
}
