// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) Alphawave IP Inc. All rights reserved.
 */

 
#ifndef __aw_alphacore_atest_defines
#define __aw_alphacore_atest_defines

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VREF_ADDR  (1)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VREF_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VOP_OUT_ADDR  (2)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VOP_OUT_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VCHARGE_ADDR  (3)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VCHARGE_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VDDREG_ADDR  (4)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VDDREG_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VDDH_ADDR  (5)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VDDH_TERM  (3)

#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VSS_ADDR  (6)
#define AW_ATEST_CMN_REGULATOR_HSREFBUF_VSS_TERM  (4)

#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VREF_ADDR  (7)
#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VREF_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VOP_OUT_ADDR  (8)
#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VOP_OUT_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VCHARGE_ADDR  (9)
#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VCHARGE_TERM  (0)

#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VDDREG_ADDR  (10)
#define AW_ATEST_CMN_REGULATOR_LSREFBUF_VDDREG_TERM  (0)

#define AW_ATEST_CMN_LEVELSHIFTER_P_VDD_ADDR  (11)
#define AW_ATEST_CMN_LEVELSHIFTER_P_VDD_TERM  (0)

#define AW_ATEST_CMN_LEVELSHIFTER_P_VSS_ADDR  (12)
#define AW_ATEST_CMN_LEVELSHIFTER_P_VSS_TERM  (4)

#define AW_ATEST_CMN_BANDGAP_VDDH_ADDR  (13)
#define AW_ATEST_CMN_BANDGAP_VDDH_TERM  (3)

#define AW_ATEST_CMN_BANDGAP_VC_ADDR  (14)
#define AW_ATEST_CMN_BANDGAP_VC_TERM  (0)

#define AW_ATEST_CMN_BANDGAP_VB_ADDR  (15)
#define AW_ATEST_CMN_BANDGAP_VB_TERM  (0)

#define AW_ATEST_CMN_BANDGAP_VREF2_ADDR  (16)
#define AW_ATEST_CMN_BANDGAP_VREF2_TERM  (0)

#define AW_ATEST_CMN_BANDGAP_VREF_ADDR  (17)
#define AW_ATEST_CMN_BANDGAP_VREF_TERM  (0)

#define AW_ATEST_CMN_BANDGAP_VSS_ADDR  (18)
#define AW_ATEST_CMN_BANDGAP_VSS_TERM  (4)

#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VREF_ADDR  (19)
#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VREF_TERM  (0)

#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VOP_OUT_ADDR  (20)
#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VOP_OUT_TERM  (0)

#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VCHARGE_ADDR  (21)
#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VCHARGE_TERM  (0)

#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VDDREG_ADDR  (22)
#define AW_ATEST_CMN_CLOCKGEN_REGULATOR_VDDREG_TERM  (0)

#define AW_ATEST_CMN_CLOCKGEN_VB1_ADDR  (23)
#define AW_ATEST_CMN_CLOCKGEN_VB1_TERM  (0)

#define AW_ATEST_CMN_CLOCKGEN_VB2_ADDR  (24)
#define AW_ATEST_CMN_CLOCKGEN_VB2_TERM  (0)

#define AW_ATEST_CMN_TERMCAL_IB_ADDR  (25)
#define AW_ATEST_CMN_TERMCAL_IB_TERM  (0)

#define AW_ATEST_CMN_TERMCAL_VB1_ADDR  (26)
#define AW_ATEST_CMN_TERMCAL_VB1_TERM  (0)

#define AW_ATEST_CMN_LSREF_VB1_ADDR  (27)
#define AW_ATEST_CMN_LSREF_VB1_TERM  (0)

#define AW_ATEST_CMN_LSREF_VB2_ADDR  (28)
#define AW_ATEST_CMN_LSREF_VB2_TERM  (0)

#define AW_ATEST_CMN_HSREF_VB1_ADDR  (29)
#define AW_ATEST_CMN_HSREF_VB1_TERM  (0)

#define AW_ATEST_CMN_HSREF_VB2_ADDR  (30)
#define AW_ATEST_CMN_HSREF_VB2_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_REPLICA_LSB_ADDR  (1)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_REPLICA_LSB_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_OVR_LSB_ADDR  (2)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_OVR_LSB_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_MSB_ADDR  (3)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VGP_MSB_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_PA_VDDH_GATED_ADDR  (4)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_PA_VDDH_GATED_TERM  (3)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_PA_VSS_ADDR  (5)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_PA_VSS_TERM  (4)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_PART_M_ADDR  (6)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_PART_M_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_VCM_ADDR  (7)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_VCM_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_PART_P_ADDR  (8)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_PART_P_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_FULL_P_ADDR  (9)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_11_FULL_P_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VSAFE_CASCODE_ADDR  (10)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_VSAFE_CASCODE_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_IBAISP_SENSE_LSB_ADDR  (11)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_IBAISP_SENSE_LSB_TERM  (2)

#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_IBIASP_SENSE_ADDR  (12)
#define AW_ATEST_TX_AFE_TX_DRIVER_BIAS_WA_IBIASP_SENSE_TERM  (2)

#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VSS_ADDR  (13)
#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VSS_TERM  (4)

#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VDDL_ADDR  (14)
#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VDDL_TERM  (0)

#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VREG_ADDR  (15)
#define AW_ATEST_TX_AFE_TX_DATAPATH_PA_VREG_TERM  (0)

#define AW_ATEST_TX_DCO_REG_VREF_ADDR  (16)
#define AW_ATEST_TX_DCO_REG_VREF_TERM  (0)

#define AW_ATEST_TX_DCO_REG_VOP_OUT_ADDR  (17)
#define AW_ATEST_TX_DCO_REG_VOP_OUT_TERM  (0)

#define AW_ATEST_TX_DCO_REG_VCHARGE_ADDR  (18)
#define AW_ATEST_TX_DCO_REG_VCHARGE_TERM  (0)

#define AW_ATEST_TX_DCO_REG_VDDREG_ADDR  (19)
#define AW_ATEST_TX_DCO_REG_VDDREG_TERM  (0)

#define AW_ATEST_TX_DCO_VCOBIAS_IOA_OSC_ADDR  (20)
#define AW_ATEST_TX_DCO_VCOBIAS_IOA_OSC_TERM  (0)

#define AW_ATEST_TX_BITCLK_REGULATOR_VOP_OUT_ADDR  (21)
#define AW_ATEST_TX_BITCLK_REGULATOR_VOP_OUT_TERM  (0)

#define AW_ATEST_TX_BITCLK_REGULATOR_VCHARGE_ADDR  (22)
#define AW_ATEST_TX_BITCLK_REGULATOR_VCHARGE_TERM  (0)

#define AW_ATEST_TX_BITCLK_REGULATOR_VDDREG_ADDR  (23)
#define AW_ATEST_TX_BITCLK_REGULATOR_VDDREG_TERM  (0)

#define AW_ATEST_TX_BITCLK_REGULATOR_VDDH_ADDR  (24)
#define AW_ATEST_TX_BITCLK_REGULATOR_VDDH_TERM  (3)

#define AW_ATEST_TX_BITCLK_REGULATOR_VSS_ADDR  (25)
#define AW_ATEST_TX_BITCLK_REGULATOR_VSS_TERM  (4)

#define AW_ATEST_TX_HSREF_REGULATOR_VREF_ADDR  (26)
#define AW_ATEST_TX_HSREF_REGULATOR_VREF_TERM  (0)

#define AW_ATEST_TX_HSREF_REGULATOR_VOP_OUT_ADDR  (27)
#define AW_ATEST_TX_HSREF_REGULATOR_VOP_OUT_TERM  (0)

#define AW_ATEST_TX_HSREF_REGULATOR_VCHARGE_ADDR  (28)
#define AW_ATEST_TX_HSREF_REGULATOR_VCHARGE_TERM  (0)

#define AW_ATEST_TX_HSREF_REGULATOR_VDDREG_ADDR  (29)
#define AW_ATEST_TX_HSREF_REGULATOR_VDDREG_TERM  (0)

#define AW_ATEST_TX_HSREF_REGULATOR_VDDH_ADDR  (30)
#define AW_ATEST_TX_HSREF_REGULATOR_VDDH_TERM  (3)

#define AW_ATEST_TX_HSREF_REGULATOR_VSS_ADDR  (31)
#define AW_ATEST_TX_HSREF_REGULATOR_VSS_TERM  (4)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_OA_B1_SFBIAS_200U_ADDR  (1)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_OA_B1_SFBIAS_200U_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_PA_VDDREG_ADDR  (2)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_PA_VDDREG_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_PA_VDDH_ADDR  (3)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_PA_VDDH_TERM  (3)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_PA_VSS_ADDR  (4)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_PA_VSS_TERM  (4)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_IA_B2_BIAS_100U_ADDR  (5)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B2_IA_B2_BIAS_100U_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B3_IA_IBIAS_B3_100U_ADDR  (6)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B3_IA_IBIAS_B3_100U_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B3_PA_VDDL_ADDR  (7)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B3_PA_VDDL_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_ADDR  (8)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_ADDR  (9)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_TERM  (4)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_ADDR  (10)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_2_ADDR  (11)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_2_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_2_ADDR  (12)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_2_TERM  (4)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_2_ADDR  (13)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_2_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_3_ADDR  (14)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IA_ADC_BIAS_50U_3_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_3_ADDR  (15)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_PA_VSS_3_TERM  (4)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_3_ADDR  (16)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_ADC_IOA_ADC_REF_CMN_3_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_OA_VDRV_ADDR  (17)
#define AW_ATEST_RX_ATEST_A_AFE_RX_TIADC_B1_OA_VDRV_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_OA_AFE_RX_CTLE_VGA_M_HV_ADDR  (18)
#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_OA_AFE_RX_CTLE_VGA_M_HV_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_OA_AFE_RX_CTLE_VGA_P_HV_ADDR  (19)
#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_OA_AFE_RX_CTLE_VGA_P_HV_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_WA_ATEST_BIASP_ADDR  (20)
#define AW_ATEST_RX_ATEST_A_AFE_RX_CTLE_VGA_ANA_TOP_WA_ATEST_BIASP_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_REF_RES_P_ADDR  (21)
#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_REF_RES_P_TERM  (2)

#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_AFE_RX_PKDET_REF_ADDR  (22)
#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_AFE_RX_PKDET_REF_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_AFE_RX_PKDET_ADDR  (23)
#define AW_ATEST_RX_ATEST_A_AFE_RX_SIGDET_ANA_TOP_WA_AFE_RX_PKDET_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_ITST_12P5U_ADDR  (24)
#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_ITST_12P5U_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_VBIAS_A_ADDR  (25)
#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_VBIAS_A_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_HYST_P_ADDR  (26)
#define AW_ATEST_RX_ATEST_A_AFE_RX_BSCAN_WA_HYST_P_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_ADDR  (27)
#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_BATTERY_IA_OPAMP_ADDR  (28)
#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_BATTERY_IA_OPAMP_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_ADDR  (29)
#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_CORE_PA_VDDREG_ADDR  (30)
#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_CORE_PA_VDDREG_TERM  (0)

#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_CORE_PA_VDDH_ADDR  (31)
#define AW_ATEST_RX_ATEST_A_AFE_REGULATOR_CORE_PA_VDDH_TERM  (3)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VSS_ADDR  (1)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VSS_TERM  (4)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_ADDR  (2)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_IA_OPAMP_ADDR  (3)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_IA_OPAMP_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_ADDR  (4)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDREG_ADDR  (5)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDREG_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDH_ADDR  (6)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDH_TERM  (3)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VSS_2_ADDR  (7)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VSS_2_TERM  (4)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_2_ADDR  (8)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_ERRORAMP_IA_ERRAMP_N_2_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_IA_OPAMP_2_ADDR  (9)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_IA_OPAMP_2_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_2_ADDR  (10)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_BATTERY_WA_VCHARGE_BUFF_2_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDREG_2_ADDR  (11)
#define AW_ATEST_RX_ATEST_B_AFE_REGULATOR_CORE_PA_VDDREG_2_TERM  (0)

#define AW_ATEST_RX_ATEST_B_AFE_DIRECT_SYNTH_DCO_IOA_OSC_ADDR  (12)
#define AW_ATEST_RX_ATEST_B_AFE_DIRECT_SYNTH_DCO_IOA_OSC_TERM  (0)



 
#define AW_ATEST_ADC_VREF_MV   (700)
#define AW_ATEST_ADC_VREF2_MV  (350)

 
#define AW_ATEST_ADC_VREF2_CONSTANT (350.0)
#define AW_ATEST_ADC_MTEMP_CONSTANT (0.17)


#endif  
