{
  "module_name": "mt8195.h",
  "hash_id": "699451d28757af226d61600eb7fb1a1f737c34d4581060fe4823df832f055694",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/mediatek/mt8195/mt8195.h",
  "human_readable_source": " \n\n \n\n#ifndef __MT8195_H\n#define __MT8195_H\n\nstruct mtk_adsp_chip_info;\nstruct snd_sof_dev;\n\n#define DSP_REG_BASE\t\t\t0x10803000\n#define SCP_CFGREG_BASE\t\t\t0x10724000\n#define DSP_SYSAO_BASE\t\t\t0x1080C000\n\n \n#define DSP_JTAGMUX\t\t\t0x0000\n#define DSP_ALTRESETVEC\t\t\t0x0004\n#define DSP_PDEBUGDATA\t\t\t0x0008\n#define DSP_PDEBUGBUS0\t\t\t0x000c\n#define PDEBUG_ENABLE\t\t\tBIT(0)\n#define DSP_PDEBUGBUS1\t\t\t0x0010\n#define DSP_PDEBUGINST\t\t\t0x0014\n#define DSP_PDEBUGLS0STAT\t\t0x0018\n#define DSP_PDEBUGLS1STAT\t\t0x001c\n#define DSP_PDEBUGPC\t\t\t0x0020\n#define DSP_RESET_SW\t\t\t0x0024  \n#define ADSP_BRESET_SW\t\t\tBIT(0)\n#define ADSP_DRESET_SW\t\t\tBIT(1)\n#define ADSP_RUNSTALL\t\t\tBIT(3)\n#define STATVECTOR_SEL\t\t\tBIT(4)\n#define ADSP_PWAIT\t\t\tBIT(16)\n#define DSP_PFAULTBUS\t\t\t0x0028\n#define DSP_PFAULTINFO\t\t\t0x002c\n#define DSP_GPR00\t\t\t0x0030\n#define DSP_GPR01\t\t\t0x0034\n#define DSP_GPR02\t\t\t0x0038\n#define DSP_GPR03\t\t\t0x003c\n#define DSP_GPR04\t\t\t0x0040\n#define DSP_GPR05\t\t\t0x0044\n#define DSP_GPR06\t\t\t0x0048\n#define DSP_GPR07\t\t\t0x004c\n#define DSP_GPR08\t\t\t0x0050\n#define DSP_GPR09\t\t\t0x0054\n#define DSP_GPR0A\t\t\t0x0058\n#define DSP_GPR0B\t\t\t0x005c\n#define DSP_GPR0C\t\t\t0x0060\n#define DSP_GPR0D\t\t\t0x0064\n#define DSP_GPR0E\t\t\t0x0068\n#define DSP_GPR0F\t\t\t0x006c\n#define DSP_GPR10\t\t\t0x0070\n#define DSP_GPR11\t\t\t0x0074\n#define DSP_GPR12\t\t\t0x0078\n#define DSP_GPR13\t\t\t0x007c\n#define DSP_GPR14\t\t\t0x0080\n#define DSP_GPR15\t\t\t0x0084\n#define DSP_GPR16\t\t\t0x0088\n#define DSP_GPR17\t\t\t0x008c\n#define DSP_GPR18\t\t\t0x0090\n#define DSP_GPR19\t\t\t0x0094\n#define DSP_GPR1A\t\t\t0x0098\n#define DSP_GPR1B\t\t\t0x009c\n#define DSP_GPR1C\t\t\t0x00a0\n#define DSP_GPR1D\t\t\t0x00a4\n#define DSP_GPR1E\t\t\t0x00a8\n#define DSP_GPR1F\t\t\t0x00ac\n#define DSP_TCM_OFFSET\t\t\t0x00b0     \n#define DSP_DDR_OFFSET\t\t\t0x00b4     \n#define DSP_INTFDSP\t\t\t0x00d0\n#define DSP_INTFDSP_CLR\t\t\t0x00d4\n#define DSP_SRAM_PD_SW1\t\t\t0x00d8\n#define DSP_SRAM_PD_SW2\t\t\t0x00dc\n#define DSP_OCD\t\t\t\t0x00e0\n#define DSP_RG_DSP_IRQ_POL\t\t0x00f0     \n#define DSP_DSP_IRQ_EN\t\t\t0x00f4     \n#define DSP_DSP_IRQ_LEVEL\t\t0x00f8     \n#define DSP_DSP_IRQ_STATUS\t\t0x00fc     \n#define DSP_RG_INT2CIRQ\t\t\t0x0114\n#define DSP_RG_INT_POL_CTL0\t\t0x0120\n#define DSP_RG_INT_EN_CTL0\t\t0x0130\n#define DSP_RG_INT_LV_CTL0\t\t0x0140\n#define DSP_RG_INT_STATUS0\t\t0x0150\n#define DSP_PDEBUGSTATUS0\t\t0x0200\n#define DSP_PDEBUGSTATUS1\t\t0x0204\n#define DSP_PDEBUGSTATUS2\t\t0x0208\n#define DSP_PDEBUGSTATUS3\t\t0x020c\n#define DSP_PDEBUGSTATUS4\t\t0x0210\n#define DSP_PDEBUGSTATUS5\t\t0x0214\n#define DSP_PDEBUGSTATUS6\t\t0x0218\n#define DSP_PDEBUGSTATUS7\t\t0x021c\n#define DSP_DSP2PSRAM_PRIORITY\t\t0x0220   \n#define DSP_AUDIO_DSP2SPM_INT\t\t0x0224\n#define DSP_AUDIO_DSP2SPM_INT_ACK\t0x0228\n#define DSP_AUDIO_DSP_DEBUG_SEL\t\t0x022C\n#define DSP_AUDIO_DSP_EMI_BASE_ADDR\t0x02E0   \n#define DSP_AUDIO_DSP_SHARED_IRAM\t0x02E4\n#define DSP_AUDIO_DSP_CKCTRL_P2P_CK_CON\t0x02F0\n#define DSP_RG_SEMAPHORE00\t\t0x0300\n#define DSP_RG_SEMAPHORE01\t\t0x0304\n#define DSP_RG_SEMAPHORE02\t\t0x0308\n#define DSP_RG_SEMAPHORE03\t\t0x030C\n#define DSP_RG_SEMAPHORE04\t\t0x0310\n#define DSP_RG_SEMAPHORE05\t\t0x0314\n#define DSP_RG_SEMAPHORE06\t\t0x0318\n#define DSP_RG_SEMAPHORE07\t\t0x031C\n#define DSP_RESERVED_0\t\t\t0x03F0\n#define DSP_RESERVED_1\t\t\t0x03F4\n\n \n#define DSP_WDT_MODE\t\t\t0x0400\n\n \n#define DSP_MBOX_IN_CMD\t\t\t0x00\n#define DSP_MBOX_IN_CMD_CLR\t\t0x04\n#define DSP_MBOX_OUT_CMD\t\t0x1c\n#define DSP_MBOX_OUT_CMD_CLR\t\t0x20\n#define DSP_MBOX_IN_MSG0\t\t0x08\n#define DSP_MBOX_IN_MSG1\t\t0x0C\n#define DSP_MBOX_OUT_MSG0\t\t0x24\n#define DSP_MBOX_OUT_MSG1\t\t0x28\n\n \n#define ADSP_SRAM_POOL_CON\t\t(DSP_SYSAO_BASE + 0x30)\n#define DSP_SRAM_POOL_PD_MASK\t\t0xf\n#define DSP_EMI_MAP_ADDR\t\t(DSP_SYSAO_BASE + 0x81c)\n\n \n#define MBOX_OFFSET\t0x800000  \n#define MBOX_SIZE\t0x1000  \n#define DSP_DRAM_SIZE\t0x1000000  \n\n#define DSP_REG_BAR\t4\n#define DSP_MBOX0_BAR\t5\n#define DSP_MBOX1_BAR\t6\n#define DSP_MBOX2_BAR\t7\n\n#define SIZE_SHARED_DRAM_DL 0x40000  \n#define SIZE_SHARED_DRAM_UL 0x40000  \n\n#define TOTAL_SIZE_SHARED_DRAM_FROM_TAIL  \\\n\t(SIZE_SHARED_DRAM_DL + SIZE_SHARED_DRAM_UL)\n\n#define SRAM_PHYS_BASE_FROM_DSP_VIEW\t0x40000000  \n#define DRAM_PHYS_BASE_FROM_DSP_VIEW\t0x60000000  \n\n \n#define DRAM_REMAP_SHIFT\t12\n#define DRAM_REMAP_MASK\t\t(BIT(DRAM_REMAP_SHIFT) - 1)\n\n \n#define SUSPEND_DSP_IDLE_TIMEOUT_US\t\t1000000\t \n#define SUSPEND_DSP_IDLE_POLL_INTERVAL_US\t500\t \n\nvoid sof_hifixdsp_boot_sequence(struct snd_sof_dev *sdev, u32 boot_addr);\nvoid sof_hifixdsp_shutdown(struct snd_sof_dev *sdev);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}