<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3n/include/component/component_usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00605_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_usart.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3N_USART_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3N_USART_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00182.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00182.html#a534028b2fbd55aaf039cfa1c169aabc8">   42</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00182.html#a534028b2fbd55aaf039cfa1c169aabc8">US_CR</a>;         </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00182.html#ab8447c7321412808af27df1026d7bce1">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#ab8447c7321412808af27df1026d7bce1">US_MR</a>;         </div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="a00182.html#a7e299d539d1f03f175d1e7362ff2418c">   44</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00182.html#a7e299d539d1f03f175d1e7362ff2418c">US_IER</a>;        </div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00182.html#a770815361a78b542dd88542a9cc4e5d8">   45</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00182.html#a770815361a78b542dd88542a9cc4e5d8">US_IDR</a>;        </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00182.html#a4748ada5905c8b64a624a2c69957a43e">   46</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a4748ada5905c8b64a624a2c69957a43e">US_IMR</a>;        </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00182.html#a0dd110bc2de00ec2a73a46f4a9b5b78a">   47</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a0dd110bc2de00ec2a73a46f4a9b5b78a">US_CSR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00182.html#a9c3321a0293a6c459484ca66ba228cc4">   48</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a9c3321a0293a6c459484ca66ba228cc4">US_RHR</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00182.html#ad9c54d443ebe5baea80b5c20cb654133">   49</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00182.html#ad9c54d443ebe5baea80b5c20cb654133">US_THR</a>;        </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00182.html#a7b1d08922e3a878861d99d2b112099a3">   50</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a7b1d08922e3a878861d99d2b112099a3">US_BRGR</a>;       </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00182.html#a0d99f887d7cb4af6db0fc583f9278f70">   51</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a0d99f887d7cb4af6db0fc583f9278f70">US_RTOR</a>;       </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00182.html#ac85d1daafb66c2b35598149bc00e88af">   52</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#ac85d1daafb66c2b35598149bc00e88af">US_TTGR</a>;       </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[5];</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="a00182.html#a6fc7930abedaac1441e00b8db1e964e4">   54</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a6fc7930abedaac1441e00b8db1e964e4">US_FIDI</a>;       </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a00182.html#a15f4c0923320b7937f64829abd28102e">   55</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a15f4c0923320b7937f64829abd28102e">US_NER</a>;        </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[1];</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="a00182.html#a56d2321476e8018f12962a330ad4f532">   57</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a56d2321476e8018f12962a330ad4f532">US_IF</a>;         </div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[37];</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00182.html#a0478dae567029ddf86a90682b4eb795a">   59</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a0478dae567029ddf86a90682b4eb795a">US_WPMR</a>;       </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="a00182.html#a6c8d9689c58e2e552af25b50e78e3743">   60</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a6c8d9689c58e2e552af25b50e78e3743">US_WPSR</a>;       </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[5];</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00182.html#a9233618175a10ac4e2495fb2210868cd">   62</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a9233618175a10ac4e2495fb2210868cd">US_RPR</a>;        </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="a00182.html#a699765308c831836d99178cf7e5df1af">   63</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a699765308c831836d99178cf7e5df1af">US_RCR</a>;        </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00182.html#a24ec5d8f542d5e05c36a2fe61dd75d6c">   64</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a24ec5d8f542d5e05c36a2fe61dd75d6c">US_TPR</a>;        </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00182.html#afcef5281d284f50e5cf2432c13636d4c">   65</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#afcef5281d284f50e5cf2432c13636d4c">US_TCR</a>;        </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="a00182.html#afa018a12664c8ff93b6adc703e5b99fb">   66</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#afa018a12664c8ff93b6adc703e5b99fb">US_RNPR</a>;       </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="a00182.html#a77655366d5babb473360422c45f27fce">   67</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a77655366d5babb473360422c45f27fce">US_RNCR</a>;       </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="a00182.html#ac5e41feb764ffe53ee9c111c73f5159f">   68</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#ac5e41feb764ffe53ee9c111c73f5159f">US_TNPR</a>;       </div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a00182.html#a563b569a5f4fab29b3870f616d95f035">   69</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00182.html#a563b569a5f4fab29b3870f616d95f035">US_TNCR</a>;       </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00182.html#af61d567a20a2a7051073b8b8c008affa">   70</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00182.html#af61d567a20a2a7051073b8b8c008affa">US_PTCR</a>;       </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="a00182.html#a4b33242d8ff57f5e1110a3cff7affe92">   71</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00182.html#a4b33242d8ff57f5e1110a3cff7affe92">US_PTSR</a>;       </div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;} <a class="code" href="a00182.html">Usart</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01298.html#ga289015c89f844f43f1be6c29833d356e">   75</a></span>&#160;<span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01298.html#gaa07f6e4568ce71892cfb8c1a1a313a04">   76</a></span>&#160;<span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01298.html#gac12ad99304bacf5e2b8c0da6ec3f4f36">   77</a></span>&#160;<span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01298.html#ga51a36c4766a595e9d869932ac42abe17">   78</a></span>&#160;<span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01298.html#ga633f8a52c37664add6f179677ed747f8">   79</a></span>&#160;<span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01298.html#ga6a84fef45605c27ae80196c239337222">   80</a></span>&#160;<span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01298.html#ga87fef988175697a83a1668452804858a">   81</a></span>&#160;<span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01298.html#ga38fd9dd2978d5f71f0a13cd12b54a51b">   82</a></span>&#160;<span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01298.html#gab301e4d5c1654197d0bae12f4cbf859d">   83</a></span>&#160;<span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01298.html#ga9537e0455ba8c2f60aa564096671bdfa">   84</a></span>&#160;<span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01298.html#ga7ed059b63de79497dcf0488650540df9">   85</a></span>&#160;<span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01298.html#ga6b36503b13b7a6b0e156ad264b2bd6b2">   86</a></span>&#160;<span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01298.html#gab1c6fd111495dbe134b378a7101cd341">   87</a></span>&#160;<span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01298.html#ga2c3ab23df2c3d1c0ac1d1e9aa9bc4a91">   88</a></span>&#160;<span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01298.html#ga1e0a263a9247861720ed730f23f4fee1">   89</a></span>&#160;<span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a01298.html#gae78f80fc64e7dd43cdb8b05ec5c1cfec">   90</a></span>&#160;<span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01298.html#ga2942e9a6d89edc090f35e916edabf00a">   91</a></span>&#160;<span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="a01298.html#gad3773dfe792a68f513c2e124130cdbdc">   92</a></span>&#160;<span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="a01298.html#ga391f9579ecccc9b7443bcd6b97a641f6">   95</a></span>&#160;<span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="a01298.html#gadf759179d18a5c09c135067302cb6c49">   96</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01298.html#ga0214bd1dae36f06951cd00ea2d7acca4">   97</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a01298.html#gad91fe03d2558a3a53282014fec996d0f">   98</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="a01298.html#ga8fb6b8259bdeba5c81950a0a6ac640ff">   99</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01298.html#ga561f83e0e3aa887d206ba3cb0f665283">  100</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01298.html#ga31a11a75994d88501dc4130e7a86d731">  101</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01298.html#ga67e5f2a65c10ff49f192f553cdd28c6c">  102</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01298.html#gae309c5e0f300b7b975794109ee299c06">  103</a></span>&#160;<span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define US_MR_USCLKS_Pos 4</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01298.html#gaee59364806aa47527898f4224f566c26">  105</a></span>&#160;<span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01298.html#ga7733911b186e511a30653235075fd92e">  106</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01298.html#ga004a4afefc5fb8b6d940b1bab06be3d5">  107</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="a01298.html#gad6d80cc136e170cfd806d62bdcf1f90b">  108</a></span>&#160;<span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define US_MR_CHRL_Pos 6</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01298.html#ga43c3d69dae2e65898f6e04255eb569eb">  110</a></span>&#160;<span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01298.html#ga069469109ace33ba48d7fb82131082ac">  111</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01298.html#ga78cbcdb3e14aeb019b921b935eb5555d">  112</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01298.html#ga91a3ac6e5428ca9f13ba77f6ed65b672">  113</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01298.html#ga89f742aa35c144273e5dd30e957fd25e">  114</a></span>&#160;<span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01298.html#gabaa2196c67d72cd07afe92bb2332d590">  115</a></span>&#160;<span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01298.html#gaaaa6a132061fd60383577289dd8382c1">  116</a></span>&#160;<span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define US_MR_PAR_Pos 9</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01298.html#ga747ea04f1cfc173edab9b1437dcb7ce1">  118</a></span>&#160;<span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01298.html#gafb5cfcf9f8a7e9993d7c6e79227e47f4">  119</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01298.html#ga3dda7092d66b6ccf31f95b20b1fb7d63">  120</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01298.html#ga6c2dfe7ff8193cc373f48a31870f3f7e">  121</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01298.html#ga5f4ac88c5acd2a096733867b9e4ca201">  122</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01298.html#ga46dab6c5f7c5e581d55ee038e2e9de7f">  123</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01298.html#gacdc45965ead02f56f2777d984e3e456f">  124</a></span>&#160;<span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="a01298.html#ga594dda49a1880663607221e3699c01f0">  126</a></span>&#160;<span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01298.html#ga8355916969a4df4881c757a72e2e8f49">  127</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01298.html#gabc926898e96d94d605220f5e7d4547bf">  128</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01298.html#ga9b79484af4f9388a4af6374f355b683c">  129</a></span>&#160;<span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define US_MR_CHMODE_Pos 14</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01298.html#ga2512d10851d28c2088958c74252a95e2">  131</a></span>&#160;<span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01298.html#ga6af970a54b2e8f3a1867c7f216fbe4d3">  132</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01298.html#ga057ee9f1e6f3a41375befc125b901b02">  133</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01298.html#ga296783db11c3b81ded2ba40aea8ca881">  134</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01298.html#ga14eba40ea16b23ba00883a4c1312a559">  135</a></span>&#160;<span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01298.html#ga469db6fceea00e7836f01e6be31d7d4e">  136</a></span>&#160;<span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01298.html#ga9371c744be8c58e82876f1c4b9f7fac1">  137</a></span>&#160;<span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01298.html#gab519a1f3353ca3654d5750a371c59781">  138</a></span>&#160;<span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01298.html#ga1add06cd0911361c6ee44a68b35b8e32">  139</a></span>&#160;<span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01298.html#gaedaa2023c626f194078a901f54319391">  140</a></span>&#160;<span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01298.html#gaea75d07588599553140243d921ba9cb8">  141</a></span>&#160;<span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01298.html#ga23cf4e529dee20b6133714966e3c7849">  142</a></span>&#160;<span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01298.html#gab629a83ceeb144fe4483aeb5230389de">  143</a></span>&#160;<span class="preprocessor">#define US_MR_INVDATA (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01298.html#ga4680acd338dba9d030568721e575938f">  145</a></span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="a01298.html#ga1b72ab69619b27bc382a63ef45b3ace9">  147</a></span>&#160;<span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01298.html#ga69f7e8a9cc096027f7357c97810837f8">  149</a></span>&#160;<span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="a01298.html#ga7febb9688526233aa9694685c3e8c76f">  150</a></span>&#160;<span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01298.html#gaf8788ac377bf4815a9d1e87ac09dddea">  151</a></span>&#160;<span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01298.html#gaa0192a05ef6682823c311848ecc93735">  152</a></span>&#160;<span class="preprocessor">#define US_IER_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01298.html#ga61e18658b524b2b842ceb49edc02e23e">  153</a></span>&#160;<span class="preprocessor">#define US_IER_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01298.html#ga10a7e10c1a09d3c3db88a85fe5d4a6f3">  154</a></span>&#160;<span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01298.html#ga783b1334f6b7b22633ff845b918388cb">  155</a></span>&#160;<span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01298.html#ga4fea2a8cb7efc17f8a1c477ea9e5f824">  156</a></span>&#160;<span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01298.html#gae7166a0a562b66d69d270e41b26c8f87">  157</a></span>&#160;<span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01298.html#ga250eb27df8772dda77f009ee0dda603f">  158</a></span>&#160;<span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01298.html#ga94c1b46fbf6fab653b7e78ed94800bd6">  159</a></span>&#160;<span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01298.html#ga8c123db487d35e3ded13fef368871b63">  160</a></span>&#160;<span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01298.html#gae57d04ee9f30b3f09449b1f9b0cb6290">  161</a></span>&#160;<span class="preprocessor">#define US_IER_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01298.html#gaa79b5f589248ceb850c4d5856fbbacd6">  162</a></span>&#160;<span class="preprocessor">#define US_IER_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01298.html#ga576697ae726b020ab568c2eae2b641d3">  163</a></span>&#160;<span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01298.html#ga101e48a8626ce087edd6d00eef4bae53">  164</a></span>&#160;<span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01298.html#ga58bb5dfeb9579c7d06c21438430e4bea">  166</a></span>&#160;<span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01298.html#gaef923cfe741e3e0989e9ca0beb1abf53">  167</a></span>&#160;<span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01298.html#gaf0f32efb9cf2a1cd92d86c905662f389">  168</a></span>&#160;<span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01298.html#gad1406ab3bdfcac0dde7f1cda1d6d201a">  169</a></span>&#160;<span class="preprocessor">#define US_IDR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01298.html#gad5eb381da00d742676e77b8697811b1d">  170</a></span>&#160;<span class="preprocessor">#define US_IDR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a01298.html#ga1d7b182c47282447de1a5d0e346ddb85">  171</a></span>&#160;<span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01298.html#ga96dd0f0ad80f2e4b77a0597b6d415e5e">  172</a></span>&#160;<span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01298.html#ga8201459971f233b74a5d65b424dfd40a">  173</a></span>&#160;<span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01298.html#ga1646fd9bdbcb810a1b3f1538683f5d20">  174</a></span>&#160;<span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01298.html#gaae7da827f74444f5d35f49c17f9a379f">  175</a></span>&#160;<span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01298.html#gaf4a1beffcea3e9d3c9f48e23935df935">  176</a></span>&#160;<span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01298.html#ga8359697b6006ec9a807eb7799e274844">  177</a></span>&#160;<span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01298.html#ga1ab9f8765a9d4cd72e7b61d169bc552e">  178</a></span>&#160;<span class="preprocessor">#define US_IDR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01298.html#ga84e17a3f83cd42971671b4b1ff81a663">  179</a></span>&#160;<span class="preprocessor">#define US_IDR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01298.html#ga05dd653448acc9f4ad9994fa5c814951">  180</a></span>&#160;<span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01298.html#ga70a3bc6e3b8db0e7c2a9f9a446c9060b">  181</a></span>&#160;<span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01298.html#ga16219bddb2458da5950d31843045baaf">  183</a></span>&#160;<span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01298.html#ga602b2667efb3699cace42e9016315692">  184</a></span>&#160;<span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01298.html#ga32f426d52088e2d3de553a02b782f52f">  185</a></span>&#160;<span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01298.html#gac7ae37ad8d3adddd2db225ceea3761d9">  186</a></span>&#160;<span class="preprocessor">#define US_IMR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01298.html#gaec7299574944f11bc82c9601f6e7145b">  187</a></span>&#160;<span class="preprocessor">#define US_IMR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01298.html#ga1649c088824223149b740643fae6c44a">  188</a></span>&#160;<span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01298.html#gaf33d643a9bb4ba4da69709b5aee8699e">  189</a></span>&#160;<span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01298.html#ga37609544c98340a2607180e910166c6d">  190</a></span>&#160;<span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01298.html#ga19ed0c724bb8095d45bda1211cecaf08">  191</a></span>&#160;<span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="a01298.html#gaaf4a2c62f7d904dc8113e746ef55e514">  192</a></span>&#160;<span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01298.html#ga9120c66961ca8132a21daf3d304e0190">  193</a></span>&#160;<span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01298.html#gacebd5ec83984d6b1d61f754cee5cd6ef">  194</a></span>&#160;<span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01298.html#ga21788dbc37f7c8b3cfa5aafe80c70307">  195</a></span>&#160;<span class="preprocessor">#define US_IMR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01298.html#ga4a7ffc0210cf3a10cb9aa4ad69b9d7c6">  196</a></span>&#160;<span class="preprocessor">#define US_IMR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01298.html#gac5ce462de3ae34351bc1da33e5a3a8d3">  197</a></span>&#160;<span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01298.html#gaf6072a01dd41460ed440131f209abce0">  198</a></span>&#160;<span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01298.html#ga7621104c8da6f6ed914db2c659fd799b">  200</a></span>&#160;<span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01298.html#ga9b5dedc9d37df7ce85a1541463de7adc">  201</a></span>&#160;<span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01298.html#gaaf13a0e45aff03e12076e11c580b595a">  202</a></span>&#160;<span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01298.html#gab27030a673a6d1da8eb85a593615d4c4">  203</a></span>&#160;<span class="preprocessor">#define US_CSR_ENDRX (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01298.html#ga590bb439c563b38642b1a0abcfae9216">  204</a></span>&#160;<span class="preprocessor">#define US_CSR_ENDTX (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01298.html#gad3f3d7b8d7385d2c7d1d8711e3e11e80">  205</a></span>&#160;<span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01298.html#ga8cf5208403cfa404ed9bdf78d6ba58e6">  206</a></span>&#160;<span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01298.html#ga98a00944d7ef8740735f4f338bf3655e">  207</a></span>&#160;<span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01298.html#ga25bdb22091df2bb86bd19344b7db5111">  208</a></span>&#160;<span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01298.html#ga963036529afc1d52a24e2b44a3293fae">  209</a></span>&#160;<span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01298.html#ga77c857302ed051433c00015e142acdef">  210</a></span>&#160;<span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01298.html#gafcec58a022e7dc1cf53431b547d1aec7">  211</a></span>&#160;<span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01298.html#gaf6d59fdc26aed28bb02353ea1bce7213">  212</a></span>&#160;<span class="preprocessor">#define US_CSR_TXBUFE (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a01298.html#gad407b8529f299b30fd55d9cceaa8d212">  213</a></span>&#160;<span class="preprocessor">#define US_CSR_RXBUFF (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="a01298.html#ga7c77bea39fba86fdf890e5716d3f4884">  214</a></span>&#160;<span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01298.html#ga04e6782273af0cae94739e11d4b092e3">  215</a></span>&#160;<span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="a01298.html#gad4107dfc2b86dee4a36b6e0dc41fe73b">  216</a></span>&#160;<span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receiver Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="a01298.html#gaffa6b5dfcafbc38df8072b70afb43494">  219</a></span>&#160;<span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="a01298.html#gaf5ab8f8994ad8836c2a6b1fd4025ef74">  220</a></span>&#160;<span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmitter Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define US_THR_TXCHR_Pos 0</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01298.html#ga576c7f2329de91e8e2489ded0f3cca59">  223</a></span>&#160;<span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="a01298.html#ga26c2a6b7a0c0710beaf41a8ea875df9b">  225</a></span>&#160;<span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define US_BRGR_CD_Pos 0</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01298.html#ga0b17f9efd8463ee64487114c44cf06dd">  228</a></span>&#160;<span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define US_BRGR_FP_Pos 16</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="a01298.html#gac5996fae48e9e7a0ccf6dfa18f8cfc21">  231</a></span>&#160;<span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define US_RTOR_TO_Pos 0</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="a01298.html#gab482f9730cf521fcdedc56d3b26dbbb8">  235</a></span>&#160;<span class="preprocessor">#define US_RTOR_TO_Msk (0xffffu &lt;&lt; US_RTOR_TO_Pos) </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define US_TTGR_TG_Pos 0</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="a01298.html#gaa008f1e11bc961b0f56ca7f6a6def9cf">  239</a></span>&#160;<span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="a01298.html#gae26f1bc9f0944d6085531976862d9026">  243</a></span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0x7ffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01298.html#ga4780877d1a0e5f649a7f4adb27f5bb0a">  247</a></span>&#160;<span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01298.html#gae378ad83a08252423e3fff0a6947e516">  250</a></span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* -------- US_WPMR : (USART Offset: 0xE4) Write Protect Mode Register -------- */</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01298.html#gaafe843516c5c2b970682b5219b7b03b1">  253</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="a01298.html#ga68e18606d5ce0c902f7078f5e84a95b8">  255</a></span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* -------- US_WPSR : (USART Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="a01298.html#gacf130470a00a755e30a2bf46a9ccbbbd">  258</a></span>&#160;<span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="a01298.html#ga4241a13f49c2c191c0080cce67d4aa90">  260</a></span>&#160;<span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_RPR : (USART Offset: 0x100) Receive Pointer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define US_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="a01298.html#ga90fcd37face7645d3337acd88ffd97e1">  263</a></span>&#160;<span class="preprocessor">#define US_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; US_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define US_RPR_RXPTR(value) ((US_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; US_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* -------- US_RCR : (USART Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define US_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="a01298.html#ga1f69d3e305b642c4b3a1af2393220d00">  267</a></span>&#160;<span class="preprocessor">#define US_RCR_RXCTR_Msk (0xffffu &lt;&lt; US_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define US_RCR_RXCTR(value) ((US_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; US_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/* -------- US_TPR : (USART Offset: 0x108) Transmit Pointer Register -------- */</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define US_TPR_TXPTR_Pos 0</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="a01298.html#ga7eec8f1697decf54c2ab0562195bff49">  271</a></span>&#160;<span class="preprocessor">#define US_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; US_TPR_TXPTR_Pos) </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define US_TPR_TXPTR(value) ((US_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; US_TPR_TXPTR_Pos)))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* -------- US_TCR : (USART Offset: 0x10C) Transmit Counter Register -------- */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define US_TCR_TXCTR_Pos 0</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="a01298.html#ga26ead1dd67bdac03e4f74b97142dd8bd">  275</a></span>&#160;<span class="preprocessor">#define US_TCR_TXCTR_Msk (0xffffu &lt;&lt; US_TCR_TXCTR_Pos) </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define US_TCR_TXCTR(value) ((US_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; US_TCR_TXCTR_Pos)))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* -------- US_RNPR : (USART Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="a01298.html#ga7cb24cbc61704595a2d73fed266357f0">  279</a></span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; US_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define US_RNPR_RXNPTR(value) ((US_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; US_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/* -------- US_RNCR : (USART Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="a01298.html#ga7ddb6f11d9de7d18fc45b929e26b6969">  283</a></span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; US_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define US_RNCR_RXNCTR(value) ((US_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; US_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">/* -------- US_TNPR : (USART Offset: 0x118) Transmit Next Pointer Register -------- */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR_Pos 0</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="a01298.html#ga50b4e255ce161e8ab35dab4467376792">  287</a></span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; US_TNPR_TXNPTR_Pos) </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define US_TNPR_TXNPTR(value) ((US_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; US_TNPR_TXNPTR_Pos)))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* -------- US_TNCR : (USART Offset: 0x11C) Transmit Next Counter Register -------- */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR_Pos 0</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="a01298.html#gacd5b48a34dd4a90772b50e535aa410ef">  291</a></span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; US_TNCR_TXNCTR_Pos) </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define US_TNCR_TXNCTR(value) ((US_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; US_TNCR_TXNCTR_Pos)))</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/* -------- US_PTCR : (USART Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="a01298.html#gaee4171b438f4fa34e0b42eb89e374872">  294</a></span>&#160;<span class="preprocessor">#define US_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="a01298.html#ga07fe2b1891be02081a52ba010faede65">  295</a></span>&#160;<span class="preprocessor">#define US_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="a01298.html#ga810b32e18951855db64f01d73603509d">  296</a></span>&#160;<span class="preprocessor">#define US_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="a01298.html#ga1315b53bd2825a7f4afe0abe56a8d93e">  297</a></span>&#160;<span class="preprocessor">#define US_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- US_PTSR : (USART Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="a01298.html#ga4c322b7a10909fd131ab22f0c4be5cad">  299</a></span>&#160;<span class="preprocessor">#define US_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="a01298.html#ga5724518ba976c691a61501a27bf3f50d">  300</a></span>&#160;<span class="preprocessor">#define US_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3N_USART_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00182_html_ab8447c7321412808af27df1026d7bce1"><div class="ttname"><a href="a00182.html#ab8447c7321412808af27df1026d7bce1">Usart::US_MR</a></div><div class="ttdeci">RwReg US_MR</div><div class="ttdoc">(Usart Offset: 0x0004) Mode Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:43</div></div>
<div class="ttc" id="a00182_html_a9233618175a10ac4e2495fb2210868cd"><div class="ttname"><a href="a00182.html#a9233618175a10ac4e2495fb2210868cd">Usart::US_RPR</a></div><div class="ttdeci">RwReg US_RPR</div><div class="ttdoc">(Usart Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:62</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00182_html_a7e299d539d1f03f175d1e7362ff2418c"><div class="ttname"><a href="a00182.html#a7e299d539d1f03f175d1e7362ff2418c">Usart::US_IER</a></div><div class="ttdeci">WoReg US_IER</div><div class="ttdoc">(Usart Offset: 0x0008) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:44</div></div>
<div class="ttc" id="a00182_html_af61d567a20a2a7051073b8b8c008affa"><div class="ttname"><a href="a00182.html#af61d567a20a2a7051073b8b8c008affa">Usart::US_PTCR</a></div><div class="ttdeci">WoReg US_PTCR</div><div class="ttdoc">(Usart Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:70</div></div>
<div class="ttc" id="a00182_html_ac5e41feb764ffe53ee9c111c73f5159f"><div class="ttname"><a href="a00182.html#ac5e41feb764ffe53ee9c111c73f5159f">Usart::US_TNPR</a></div><div class="ttdeci">RwReg US_TNPR</div><div class="ttdoc">(Usart Offset: 0x118) Transmit Next Pointer Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:68</div></div>
<div class="ttc" id="a00182_html_a77655366d5babb473360422c45f27fce"><div class="ttname"><a href="a00182.html#a77655366d5babb473360422c45f27fce">Usart::US_RNCR</a></div><div class="ttdeci">RwReg US_RNCR</div><div class="ttdoc">(Usart Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:67</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00182_html_a7b1d08922e3a878861d99d2b112099a3"><div class="ttname"><a href="a00182.html#a7b1d08922e3a878861d99d2b112099a3">Usart::US_BRGR</a></div><div class="ttdeci">RwReg US_BRGR</div><div class="ttdoc">(Usart Offset: 0x0020) Baud Rate Generator Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:50</div></div>
<div class="ttc" id="a00182_html_a24ec5d8f542d5e05c36a2fe61dd75d6c"><div class="ttname"><a href="a00182.html#a24ec5d8f542d5e05c36a2fe61dd75d6c">Usart::US_TPR</a></div><div class="ttdeci">RwReg US_TPR</div><div class="ttdoc">(Usart Offset: 0x108) Transmit Pointer Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:64</div></div>
<div class="ttc" id="a00182_html"><div class="ttname"><a href="a00182.html">Usart</a></div><div class="ttdoc">Usart hardware registers. </div><div class="ttdef"><b>Definition:</b> component_usart.h:41</div></div>
<div class="ttc" id="a00182_html_a9c3321a0293a6c459484ca66ba228cc4"><div class="ttname"><a href="a00182.html#a9c3321a0293a6c459484ca66ba228cc4">Usart::US_RHR</a></div><div class="ttdeci">RoReg US_RHR</div><div class="ttdoc">(Usart Offset: 0x0018) Receiver Holding Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:48</div></div>
<div class="ttc" id="a00182_html_a4748ada5905c8b64a624a2c69957a43e"><div class="ttname"><a href="a00182.html#a4748ada5905c8b64a624a2c69957a43e">Usart::US_IMR</a></div><div class="ttdeci">RoReg US_IMR</div><div class="ttdoc">(Usart Offset: 0x0010) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:46</div></div>
<div class="ttc" id="a00182_html_a534028b2fbd55aaf039cfa1c169aabc8"><div class="ttname"><a href="a00182.html#a534028b2fbd55aaf039cfa1c169aabc8">Usart::US_CR</a></div><div class="ttdeci">WoReg US_CR</div><div class="ttdoc">(Usart Offset: 0x0000) Control Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:42</div></div>
<div class="ttc" id="a00182_html_a0d99f887d7cb4af6db0fc583f9278f70"><div class="ttname"><a href="a00182.html#a0d99f887d7cb4af6db0fc583f9278f70">Usart::US_RTOR</a></div><div class="ttdeci">RwReg US_RTOR</div><div class="ttdoc">(Usart Offset: 0x0024) Receiver Time-out Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:51</div></div>
<div class="ttc" id="a00182_html_afcef5281d284f50e5cf2432c13636d4c"><div class="ttname"><a href="a00182.html#afcef5281d284f50e5cf2432c13636d4c">Usart::US_TCR</a></div><div class="ttdeci">RwReg US_TCR</div><div class="ttdoc">(Usart Offset: 0x10C) Transmit Counter Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:65</div></div>
<div class="ttc" id="a00182_html_afa018a12664c8ff93b6adc703e5b99fb"><div class="ttname"><a href="a00182.html#afa018a12664c8ff93b6adc703e5b99fb">Usart::US_RNPR</a></div><div class="ttdeci">RwReg US_RNPR</div><div class="ttdoc">(Usart Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:66</div></div>
<div class="ttc" id="a00182_html_ad9c54d443ebe5baea80b5c20cb654133"><div class="ttname"><a href="a00182.html#ad9c54d443ebe5baea80b5c20cb654133">Usart::US_THR</a></div><div class="ttdeci">WoReg US_THR</div><div class="ttdoc">(Usart Offset: 0x001C) Transmitter Holding Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:49</div></div>
<div class="ttc" id="a00182_html_a0478dae567029ddf86a90682b4eb795a"><div class="ttname"><a href="a00182.html#a0478dae567029ddf86a90682b4eb795a">Usart::US_WPMR</a></div><div class="ttdeci">RwReg US_WPMR</div><div class="ttdoc">(Usart Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:59</div></div>
<div class="ttc" id="a00182_html_a6c8d9689c58e2e552af25b50e78e3743"><div class="ttname"><a href="a00182.html#a6c8d9689c58e2e552af25b50e78e3743">Usart::US_WPSR</a></div><div class="ttdeci">RoReg US_WPSR</div><div class="ttdoc">(Usart Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:60</div></div>
<div class="ttc" id="a00182_html_a699765308c831836d99178cf7e5df1af"><div class="ttname"><a href="a00182.html#a699765308c831836d99178cf7e5df1af">Usart::US_RCR</a></div><div class="ttdeci">RwReg US_RCR</div><div class="ttdoc">(Usart Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:63</div></div>
<div class="ttc" id="a00182_html_a0dd110bc2de00ec2a73a46f4a9b5b78a"><div class="ttname"><a href="a00182.html#a0dd110bc2de00ec2a73a46f4a9b5b78a">Usart::US_CSR</a></div><div class="ttdeci">RoReg US_CSR</div><div class="ttdoc">(Usart Offset: 0x0014) Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:47</div></div>
<div class="ttc" id="a00182_html_a770815361a78b542dd88542a9cc4e5d8"><div class="ttname"><a href="a00182.html#a770815361a78b542dd88542a9cc4e5d8">Usart::US_IDR</a></div><div class="ttdeci">WoReg US_IDR</div><div class="ttdoc">(Usart Offset: 0x000C) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:45</div></div>
<div class="ttc" id="a00182_html_a563b569a5f4fab29b3870f616d95f035"><div class="ttname"><a href="a00182.html#a563b569a5f4fab29b3870f616d95f035">Usart::US_TNCR</a></div><div class="ttdeci">RwReg US_TNCR</div><div class="ttdoc">(Usart Offset: 0x11C) Transmit Next Counter Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:69</div></div>
<div class="ttc" id="a00182_html_a4b33242d8ff57f5e1110a3cff7affe92"><div class="ttname"><a href="a00182.html#a4b33242d8ff57f5e1110a3cff7affe92">Usart::US_PTSR</a></div><div class="ttdeci">RoReg US_PTSR</div><div class="ttdoc">(Usart Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:71</div></div>
<div class="ttc" id="a00182_html_a6fc7930abedaac1441e00b8db1e964e4"><div class="ttname"><a href="a00182.html#a6fc7930abedaac1441e00b8db1e964e4">Usart::US_FIDI</a></div><div class="ttdeci">RwReg US_FIDI</div><div class="ttdoc">(Usart Offset: 0x0040) FI DI Ratio Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:54</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00182_html_a56d2321476e8018f12962a330ad4f532"><div class="ttname"><a href="a00182.html#a56d2321476e8018f12962a330ad4f532">Usart::US_IF</a></div><div class="ttdeci">RwReg US_IF</div><div class="ttdoc">(Usart Offset: 0x004C) IrDA Filter Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:57</div></div>
<div class="ttc" id="a00182_html_ac85d1daafb66c2b35598149bc00e88af"><div class="ttname"><a href="a00182.html#ac85d1daafb66c2b35598149bc00e88af">Usart::US_TTGR</a></div><div class="ttdeci">RwReg US_TTGR</div><div class="ttdoc">(Usart Offset: 0x0028) Transmitter Timeguard Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:52</div></div>
<div class="ttc" id="a00182_html_a15f4c0923320b7937f64829abd28102e"><div class="ttname"><a href="a00182.html#a15f4c0923320b7937f64829abd28102e">Usart::US_NER</a></div><div class="ttdeci">RoReg US_NER</div><div class="ttdoc">(Usart Offset: 0x0044) Number of Errors Register </div><div class="ttdef"><b>Definition:</b> component_usart.h:55</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_1a0de793c2c7ab5f299c8c8577e9f6cd.html">sam3n</a></li><li class="navelem"><a class="el" href="dir_68eb87dbc528707c1e2212a94f8f3a01.html">include</a></li><li class="navelem"><a class="el" href="dir_0a3f726dc4ed910cee0850e9b2c524b0.html">component</a></li><li class="navelem"><b>component_usart.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
