

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        atax.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.298 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      412|      412|  1.372 us|  1.372 us|  412|  412|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |      410|      410|         1|          1|          1|   410|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       11|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       11|       59|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_64_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln21_fu_58_p2  |      icmp|   0|  0|  16|           9|           8|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  32|          18|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    9|         18|
    |i_fu_32               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_32      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_21_1|  return value|
|y_address0  |  out|    9|   ap_memory|                                y|         array|
|y_ce0       |  out|    1|   ap_memory|                                y|         array|
|y_we0       |  out|    1|   ap_memory|                                y|         array|
|y_d0        |  out|   32|   ap_memory|                                y|         array|
+------------+-----+-----+------------+---------------------------------+--------------+

