

================================================================
== Vitis HLS Report for 'mp_mul_2_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:36:26 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1271|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|    1191|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1191|   1435|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_485_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_415_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln130_118_fu_461_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_119_fu_471_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_fu_457_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln133_fu_535_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_242_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln158_7_fu_256_p2    |         +|   0|  0|  13|           4|           4|
    |add_ln158_fu_282_p2      |         +|   0|  0|  14|           9|           9|
    |t_fu_701_p2              |         +|   0|  0|  11|           3|           3|
    |tempReg_fu_606_p2        |         +|   0|  0|  71|          64|          64|
    |temp_51_fu_491_p2        |         +|   0|  0|  41|          34|          34|
    |temp_fu_425_p2           |         +|   0|  0|  41|          34|          34|
    |u_fu_621_p2              |         +|   0|  0|  71|          64|          64|
    |v_149_fu_547_p2          |         +|   0|  0|  71|          64|          64|
    |sub_ln158_fu_265_p2      |         -|   0|  0|  13|           5|           5|
    |and_ln160_fu_673_p2      |       and|   0|  0|  64|          64|          64|
    |icmp_ln157_fu_236_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln105_10_fu_565_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_13_fu_683_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln160_fu_643_p2       |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_48_fu_553_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_49_fu_559_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_50_fu_571_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_28_fu_639_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_29_fu_656_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln160_30_fu_678_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln160_fu_635_p2      |       xor|   0|  0|  64|          64|          64|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|1271|        1158|        1158|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    4|          8|
    |j_16_fu_104              |   9|          2|    4|          8|
    |t_33_fu_96               |   9|          2|    3|          6|
    |u_34_out_o               |  14|          3|   64|        192|
    |v_35_fu_100              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|  141|        346|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_875                      |  32|   0|   32|          0|
    |add_ln133_reg_885                      |  32|   0|   64|         32|
    |add_ln133_reg_885_pp0_iter8_reg        |  32|   0|   64|         32|
    |ah_reg_788                             |  32|   0|   32|          0|
    |al_reg_778                             |  32|   0|   32|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg       |   1|   0|    1|          0|
    |bh_reg_793                             |  32|   0|   32|          0|
    |bl_reg_783                             |  32|   0|   32|          0|
    |icmp_ln157_reg_764                     |   1|   0|    1|          0|
    |j_16_fu_104                            |   4|   0|    4|          0|
    |j_reg_758                              |   4|   0|    4|          0|
    |t_33_fu_96                             |   3|   0|    3|          0|
    |tempReg_reg_890                        |  64|   0|   64|          0|
    |tempReg_reg_890_pp0_iter8_reg          |  64|   0|   64|          0|
    |tmp_269_reg_843                        |  32|   0|   32|          0|
    |tmp_270_reg_864                        |   2|   0|    2|          0|
    |tmp_271_reg_848                        |  32|   0|   32|          0|
    |tmp_271_reg_848_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_272_reg_854                        |  32|   0|   32|          0|
    |tmp_272_reg_854_pp0_iter5_reg          |  32|   0|   32|          0|
    |tmp_273_reg_859                        |  32|   0|   32|          0|
    |tmp_274_reg_880                        |   2|   0|    2|          0|
    |trunc_ln106_156_reg_827                |  32|   0|   32|          0|
    |trunc_ln106_157_reg_832                |  32|   0|   32|          0|
    |trunc_ln106_158_reg_837                |  32|   0|   32|          0|
    |trunc_ln106_158_reg_837_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_822                    |  32|   0|   32|          0|
    |trunc_ln125_reg_869                    |  32|   0|   32|          0|
    |trunc_ln125_reg_869_pp0_iter6_reg      |  32|   0|   32|          0|
    |u_34_out_load_reg_899                  |  64|   0|   64|          0|
    |u_reg_904                              |  64|   0|   64|          0|
    |v_35_fu_100                            |  64|   0|   64|          0|
    |zext_ln156_4_cast_reg_753              |   4|   0|    5|          1|
    |icmp_ln157_reg_764                     |  64|  32|    1|          0|
    |tmp_273_reg_859                        |  64|  32|   32|          0|
    |trunc_ln106_reg_822                    |  64|  32|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1191|  96| 1129|         65|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_476_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_480_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_484_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|grp_fu_488_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.2_Pipeline_VITIS_LOOP_157_4|  return value|
|indvars_iv          |   in|    3|     ap_none|                          indvars_iv|        scalar|
|v                   |   in|   64|     ap_none|                                   v|        scalar|
|zext_ln156          |   in|    4|     ap_none|                          zext_ln156|        scalar|
|zext_ln145          |   in|    4|     ap_none|                          zext_ln145|        scalar|
|a_address0          |  out|    4|   ap_memory|                                   a|         array|
|a_ce0               |  out|    1|   ap_memory|                                   a|         array|
|a_q0                |   in|   64|   ap_memory|                                   a|         array|
|zext_ln156_4        |   in|    4|     ap_none|                        zext_ln156_4|        scalar|
|b                   |   in|    9|     ap_none|                                   b|        scalar|
|coeff_address0      |  out|    6|   ap_memory|                               coeff|         array|
|coeff_ce0           |  out|    1|   ap_memory|                               coeff|         array|
|coeff_q0            |   in|   64|   ap_memory|                               coeff|         array|
|v_35_out            |  out|   64|      ap_vld|                            v_35_out|       pointer|
|v_35_out_ap_vld     |  out|    1|      ap_vld|                            v_35_out|       pointer|
|u_34_out_i          |   in|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o          |  out|   64|     ap_ovld|                            u_34_out|       pointer|
|u_34_out_o_ap_vld   |  out|    1|     ap_ovld|                            u_34_out|       pointer|
|t_33_out            |  out|    3|      ap_vld|                            t_33_out|       pointer|
|t_33_out_ap_vld     |  out|    1|      ap_vld|                            t_33_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_16 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b"   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_4_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156_4"   --->   Operation 18 'read' 'zext_ln156_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 19 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 20 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 21 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 22 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln156_4_cast = zext i4 %zext_ln156_4_read"   --->   Operation 23 'zext' 'zext_ln156_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 24 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 25 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_16" [src/generic/fp_generic.c:139]   --->   Operation 26 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 28 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 29 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j = load i4 %j_16" [src/generic/fp_generic.c:158]   --->   Operation 31 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 32 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 33 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 34 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_16" [src/generic/fp_generic.c:139]   --->   Operation 35 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i4 %j" [src/generic/fp_generic.c:157]   --->   Operation 36 'zext' 'zext_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln158_7 = add i4 %zext_ln145_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 37 'add' 'add_ln158_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %add_ln158_7" [src/generic/fp_generic.c:158]   --->   Operation 38 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 39 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 40 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%sub_ln158 = sub i5 %zext_ln156_4_cast, i5 %zext_ln157" [src/generic/fp_generic.c:158]   --->   Operation 41 'sub' 'sub_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %sub_ln158, i3 0" [src/generic/fp_generic.c:158]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i8 %tmp_s" [src/generic/fp_generic.c:158]   --->   Operation 43 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln158 = add i9 %sext_ln158, i9 %b_read" [src/generic/fp_generic.c:158]   --->   Operation 44 'add' 'add_ln158' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln158, i32 3, i32 8" [src/generic/fp_generic.c:158]   --->   Operation 45 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln158_16 = zext i6 %lshr_ln" [src/generic/fp_generic.c:158]   --->   Operation 46 'zext' 'zext_ln158_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln158_16" [src/generic/fp_generic.c:158]   --->   Operation 47 'getelementptr' 'coeff_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:158]   --->   Operation 48 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 49 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:158]   --->   Operation 49 'load' 'a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%al = trunc i64 %a_load" [src/generic/fp_generic.c:158]   --->   Operation 50 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%coeff_load = load i6 %coeff_addr" [src/generic/fp_generic.c:158]   --->   Operation 51 'load' 'coeff_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bl = trunc i64 %coeff_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 52 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 53 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %coeff_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 54 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 55 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 56 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln105_105 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 57 'zext' 'zext_ln105_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 58 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_105, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 61 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 63 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_105, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 63 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 65 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_156 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'trunc' 'trunc_ln106_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_105, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 67 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_157 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'trunc' 'trunc_ln106_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 69 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_158 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 70 'trunc' 'trunc_ln106_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 71 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_271 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 72 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 73 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_269" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 75 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_157" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln123_95 = zext i32 %trunc_ln106_156" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln123_95' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_95" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 78 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_96 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln123_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_96, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 80 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 81 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 82 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln106_121 = zext i2 %tmp_270" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 83 'zext' 'zext_ln106_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln106_122 = zext i32 %tmp_271" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 84 'zext' 'zext_ln106_122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln106_123 = zext i32 %tmp_272" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln106_123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_158" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 86 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_158, i32 %tmp_271" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%add_ln130_118 = add i33 %zext_ln130, i33 %zext_ln106_122" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 88 'add' 'add_ln130_118' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln130_95 = zext i33 %add_ln130_118" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 89 'zext' 'zext_ln130_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln130_119 = add i33 %zext_ln106_123, i33 %zext_ln106_121" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 90 'add' 'add_ln130_119' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_119" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 91 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln130_96 = zext i33 %add_ln130_119" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 92 'zext' 'zext_ln130_96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 93 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (2.59ns)   --->   "%temp_51 = add i34 %zext_ln130_96, i34 %zext_ln130_95" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 94 'add' 'temp_51' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_51, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 95 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 96 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 97 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_273, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 98 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln133_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_274, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 99 'bitconcatenate' 'and_ln133_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_6" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 100 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 101 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 102 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%v_149 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 103 'add' 'v_149' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_48 = xor i64 %v_149, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 104 'xor' 'xor_ln105_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_49 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 105 'xor' 'xor_ln105_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_10 = or i64 %xor_ln105_48, i64 %xor_ln105_49" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 106 'or' 'or_ln105_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_50 = xor i64 %or_ln105_10, i64 %v_149" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 107 'xor' 'xor_ln105_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_50, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 108 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_106 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 109 'zext' 'zext_ln105_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 110 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_32, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 111 'bitconcatenate' 'or_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln19, i64 %zext_ln105_106" [src/generic/fp_generic.c:160]   --->   Operation 112 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_149, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 113 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 114 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 115 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 116 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%t_33_load27 = load i3 %t_33"   --->   Operation 136 'load' 't_33_load27' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%v_35_load25 = load i64 %v_35"   --->   Operation 137 'load' 'v_35_load25' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load25"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load27"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 117 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 118 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 120 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_30)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 121 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_30)   --->   "%xor_ln160_28 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_30)   --->   "%or_ln160 = or i64 %xor_ln160, i64 %xor_ln160_28" [src/generic/fp_generic.c:160]   --->   Operation 123 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 124 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_29 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 125 'xor' 'xor_ln160_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 126 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_29, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 127 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 128 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_30 = xor i64 %or_ln160, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 129 'xor' 'xor_ln160_30' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160_13 = or i64 %xor_ln160_30, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 130 'or' 'or_ln160_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160_13, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 131 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 132 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 133 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 134 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 135 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln156_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                       (alloca                ) [ 01111111111]
v_35                       (alloca                ) [ 01111111110]
j_16                       (alloca                ) [ 01000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000000]
b_read                     (read                  ) [ 01100000000]
zext_ln156_4_read          (read                  ) [ 00000000000]
zext_ln145_read            (read                  ) [ 01100000000]
zext_ln156_read            (read                  ) [ 00000000000]
v_read                     (read                  ) [ 00000000000]
indvars_iv_read            (read                  ) [ 00000000000]
zext_ln156_4_cast          (zext                  ) [ 01100000000]
zext_ln156_cast            (zext                  ) [ 00000000000]
indvars_iv_cast            (zext                  ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln0                     (br                    ) [ 00000000000]
j                          (load                  ) [ 01100000000]
icmp_ln157                 (icmp                  ) [ 01111111110]
br_ln157                   (br                    ) [ 00000000000]
add_ln157                  (add                   ) [ 00000000000]
store_ln139                (store                 ) [ 00000000000]
zext_ln157                 (zext                  ) [ 00000000000]
add_ln158_7                (add                   ) [ 00000000000]
zext_ln158                 (zext                  ) [ 00000000000]
a_addr                     (getelementptr         ) [ 01010000000]
sub_ln158                  (sub                   ) [ 00000000000]
tmp_s                      (bitconcatenate        ) [ 00000000000]
sext_ln158                 (sext                  ) [ 00000000000]
add_ln158                  (add                   ) [ 00000000000]
lshr_ln                    (partselect            ) [ 00000000000]
zext_ln158_16              (zext                  ) [ 00000000000]
coeff_addr                 (getelementptr         ) [ 01010000000]
a_load                     (load                  ) [ 00000000000]
al                         (trunc                 ) [ 01001000000]
coeff_load                 (load                  ) [ 00000000000]
bl                         (trunc                 ) [ 01001000000]
ah                         (partselect            ) [ 01001000000]
bh                         (partselect            ) [ 01001000000]
zext_ln105                 (zext                  ) [ 01000100000]
zext_ln110                 (zext                  ) [ 01000100000]
zext_ln105_105             (zext                  ) [ 01000100000]
zext_ln112                 (zext                  ) [ 01000100000]
albl                       (mul                   ) [ 00000000000]
trunc_ln106                (trunc                 ) [ 01000011100]
albh                       (mul                   ) [ 00000000000]
trunc_ln106_156            (trunc                 ) [ 01000010000]
ahbl                       (mul                   ) [ 00000000000]
trunc_ln106_157            (trunc                 ) [ 01000010000]
ahbh                       (mul                   ) [ 00000000000]
trunc_ln106_158            (trunc                 ) [ 01000011000]
tmp_269                    (partselect            ) [ 01000010000]
tmp_271                    (partselect            ) [ 01000011000]
tmp_272                    (partselect            ) [ 01000011000]
tmp_273                    (partselect            ) [ 01000011100]
zext_ln106                 (zext                  ) [ 00000000000]
zext_ln123                 (zext                  ) [ 00000000000]
zext_ln123_95              (zext                  ) [ 00000000000]
add_ln123                  (add                   ) [ 00000000000]
zext_ln123_96              (zext                  ) [ 00000000000]
temp                       (add                   ) [ 00000000000]
tmp_270                    (partselect            ) [ 01000001000]
trunc_ln125                (trunc                 ) [ 01000001100]
zext_ln106_121             (zext                  ) [ 00000000000]
zext_ln106_122             (zext                  ) [ 00000000000]
zext_ln106_123             (zext                  ) [ 00000000000]
zext_ln130                 (zext                  ) [ 00000000000]
add_ln130                  (add                   ) [ 00000000000]
add_ln130_118              (add                   ) [ 00000000000]
zext_ln130_95              (zext                  ) [ 00000000000]
add_ln130_119              (add                   ) [ 00000000000]
trunc_ln130                (trunc                 ) [ 00000000000]
zext_ln130_96              (zext                  ) [ 00000000000]
add_ln105                  (add                   ) [ 01000000100]
temp_51                    (add                   ) [ 00000000000]
tmp_274                    (partselect            ) [ 01000000100]
v_35_load                  (load                  ) [ 00000000000]
shl_ln125_s                (bitconcatenate        ) [ 00000000000]
and_ln133_s                (bitconcatenate        ) [ 00000000000]
and_ln133_6                (bitconcatenate        ) [ 00000000000]
zext_ln133                 (zext                  ) [ 00000000000]
add_ln133                  (add                   ) [ 01000000011]
or_ln                      (bitconcatenate        ) [ 00000000000]
v_149                      (add                   ) [ 00000000000]
xor_ln105_48               (xor                   ) [ 00000000000]
xor_ln105_49               (xor                   ) [ 00000000000]
or_ln105_10                (or                    ) [ 00000000000]
xor_ln105_50               (xor                   ) [ 00000000000]
carry                      (bitselect             ) [ 00000000000]
zext_ln105_106             (zext                  ) [ 00000000000]
tmp_32                     (partselect            ) [ 00000000000]
or_ln19                    (bitconcatenate        ) [ 00000000000]
tempReg                    (add                   ) [ 01000000011]
store_ln140                (store                 ) [ 00000000000]
u_34_out_load              (load                  ) [ 01000000001]
u                          (add                   ) [ 01000000001]
store_ln140                (store                 ) [ 00000000000]
t_33_load                  (load                  ) [ 00000000000]
specpipeline_ln139         (specpipeline          ) [ 00000000000]
speclooptripcount_ln139    (speclooptripcount     ) [ 00000000000]
specloopname_ln157         (specloopname          ) [ 00000000000]
xor_ln160                  (xor                   ) [ 00000000000]
xor_ln160_28               (xor                   ) [ 00000000000]
or_ln160                   (or                    ) [ 00000000000]
bit_sel1                   (bitselect             ) [ 00000000000]
xor_ln160_29               (xor                   ) [ 00000000000]
trunc_ln160                (trunc                 ) [ 00000000000]
xor_ln160_s                (bitconcatenate        ) [ 00000000000]
and_ln160                  (and                   ) [ 00000000000]
xor_ln160_30               (xor                   ) [ 00000000000]
or_ln160_13                (or                    ) [ 00000000000]
tmp                        (bitselect             ) [ 00000000000]
zext_ln161                 (zext                  ) [ 00000000000]
t                          (add                   ) [ 00000000000]
store_ln140                (store                 ) [ 00000000000]
br_ln157                   (br                    ) [ 00000000000]
t_33_load27                (load                  ) [ 00000000000]
v_35_load25                (load                  ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
write_ln0                  (write                 ) [ 00000000000]
ret_ln0                    (ret                   ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln156_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="coeff">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_35_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="u_34_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="t_33_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="t_33_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v_35_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_16_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_16/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln156_4_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_4_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln145_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln156_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="a_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="coeff_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln156_4_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_4_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln156_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvars_iv_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln139_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln140_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln140_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln140_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="j_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln157_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln157_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln139_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln157_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln158_7_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="0" index="1" bw="4" slack="1"/>
<pin id="259" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_7/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln158_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln158_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="1"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln158_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln158/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln158_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="1"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="lshr_ln_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="0" index="2" bw="3" slack="0"/>
<pin id="291" dir="0" index="3" bw="5" slack="0"/>
<pin id="292" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln158_16_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_16/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="al_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bl_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="ah_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bh_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln105_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln110_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln105_105_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_105/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln112_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln106_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln106_156_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_156/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln106_157_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_157/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln106_158_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_158/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_269_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="0" index="3" bw="7" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_269/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_271_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="7" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_271/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_272_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="7" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_272/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_273_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_273/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln106_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln123_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln123_95_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_95/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln123_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln123_96_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="33" slack="0"/>
<pin id="423" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_96/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="temp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="33" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_270_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="34" slack="0"/>
<pin id="434" dir="0" index="2" bw="7" slack="0"/>
<pin id="435" dir="0" index="3" bw="7" slack="0"/>
<pin id="436" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_270/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln125_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="34" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln106_121_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="1"/>
<pin id="447" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_121/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln106_122_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_122/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln106_123_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_123/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln130_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="2"/>
<pin id="456" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln130_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln130_118_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_118/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln130_95_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="33" slack="0"/>
<pin id="469" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_95/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln130_119_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_119/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln130_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="33" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln130_96_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="33" slack="0"/>
<pin id="483" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_96/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln105_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="temp_51_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="33" slack="0"/>
<pin id="493" dir="0" index="1" bw="33" slack="0"/>
<pin id="494" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_51/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_274_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="34" slack="0"/>
<pin id="500" dir="0" index="2" bw="7" slack="0"/>
<pin id="501" dir="0" index="3" bw="7" slack="0"/>
<pin id="502" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_274/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="v_35_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="7"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="shl_ln125_s_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="2"/>
<pin id="513" dir="0" index="2" bw="1" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln133_s_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="64" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="3"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="and_ln133_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="34" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="1"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_6/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln133_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="34" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln133_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="34" slack="0"/>
<pin id="537" dir="0" index="1" bw="64" slack="0"/>
<pin id="538" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="2"/>
<pin id="544" dir="0" index="2" bw="32" slack="3"/>
<pin id="545" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="v_149_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_149/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln105_48_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_48/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="xor_ln105_49_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_49/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="or_ln105_10_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_10/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="xor_ln105_50_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="0"/>
<pin id="573" dir="0" index="1" bw="64" slack="0"/>
<pin id="574" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_50/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="carry_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="0" index="2" bw="7" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln105_106_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_106/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_32_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="0"/>
<pin id="592" dir="0" index="2" bw="7" slack="0"/>
<pin id="593" dir="0" index="3" bw="7" slack="0"/>
<pin id="594" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="or_ln19_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="0" index="2" bw="32" slack="1"/>
<pin id="603" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln19/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tempReg_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln140_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="64" slack="7"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="u_34_out_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="621" class="1004" name="u_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="1"/>
<pin id="623" dir="0" index="1" bw="64" slack="0"/>
<pin id="624" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln140_store_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="632" class="1004" name="t_33_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="9"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="xor_ln160_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="0" index="1" bw="64" slack="2"/>
<pin id="638" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="xor_ln160_28_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="2"/>
<pin id="641" dir="0" index="1" bw="64" slack="1"/>
<pin id="642" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_28/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln160_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="0" index="1" bw="64" slack="0"/>
<pin id="646" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="bit_sel1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="2"/>
<pin id="652" dir="0" index="2" bw="7" slack="0"/>
<pin id="653" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="656" class="1004" name="xor_ln160_29_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_29/10 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln160_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="2"/>
<pin id="664" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="665" class="1004" name="xor_ln160_s_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="0" index="2" bw="63" slack="0"/>
<pin id="669" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln160_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="0" index="1" bw="64" slack="2"/>
<pin id="676" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="678" class="1004" name="xor_ln160_30_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="1"/>
<pin id="681" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_30/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="or_ln160_13_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_13/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="0"/>
<pin id="692" dir="0" index="2" bw="7" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln161_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="t_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="3" slack="0"/>
<pin id="704" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln140_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="0" index="1" bw="3" slack="9"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="t_33_load27_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="8"/>
<pin id="714" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load27/9 "/>
</bind>
</comp>

<comp id="716" class="1004" name="v_35_load25_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="64" slack="8"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load25/9 "/>
</bind>
</comp>

<comp id="720" class="1005" name="t_33_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="3" slack="0"/>
<pin id="722" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="728" class="1005" name="v_35_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="64" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="736" class="1005" name="j_16_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="0"/>
<pin id="738" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="743" class="1005" name="b_read_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="1"/>
<pin id="745" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="748" class="1005" name="zext_ln145_read_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="1"/>
<pin id="750" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln156_4_cast_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="1"/>
<pin id="755" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_4_cast "/>
</bind>
</comp>

<comp id="758" class="1005" name="j_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="4" slack="1"/>
<pin id="760" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="764" class="1005" name="icmp_ln157_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="8"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="768" class="1005" name="a_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="1"/>
<pin id="770" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="773" class="1005" name="coeff_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="1"/>
<pin id="775" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="coeff_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="al_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="32" slack="1"/>
<pin id="780" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="783" class="1005" name="bl_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="788" class="1005" name="ah_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="793" class="1005" name="bh_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln105_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="804" class="1005" name="zext_ln110_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="1"/>
<pin id="806" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="810" class="1005" name="zext_ln105_105_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="1"/>
<pin id="812" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_105 "/>
</bind>
</comp>

<comp id="816" class="1005" name="zext_ln112_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="1"/>
<pin id="818" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="822" class="1005" name="trunc_ln106_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="3"/>
<pin id="824" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="827" class="1005" name="trunc_ln106_156_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_156 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln106_157_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_157 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln106_158_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="2"/>
<pin id="839" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_158 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_269_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_269 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmp_271_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_271 "/>
</bind>
</comp>

<comp id="854" class="1005" name="tmp_272_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_272 "/>
</bind>
</comp>

<comp id="859" class="1005" name="tmp_273_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="3"/>
<pin id="861" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_273 "/>
</bind>
</comp>

<comp id="864" class="1005" name="tmp_270_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="2" slack="1"/>
<pin id="866" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_270 "/>
</bind>
</comp>

<comp id="869" class="1005" name="trunc_ln125_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="2"/>
<pin id="871" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln105_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_274_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="2" slack="1"/>
<pin id="882" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_274 "/>
</bind>
</comp>

<comp id="885" class="1005" name="add_ln133_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="64" slack="2"/>
<pin id="887" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tempReg_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="1"/>
<pin id="892" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="899" class="1005" name="u_34_out_load_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="64" slack="1"/>
<pin id="901" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="904" class="1005" name="u_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="1"/>
<pin id="906" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="92" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="94" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="203"><net_src comp="114" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="126" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="138" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="132" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="204" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="233" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="256" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="269"><net_src comp="253" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="300"><net_src comp="287" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="305"><net_src comp="165" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="178" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="165" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="178" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="353"><net_src comp="184" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="188" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="192" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="196" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="50" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="184" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="192" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="54" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="188" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="402"><net_src comp="50" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="196" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="54" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="406" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="425" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="465"><net_src comp="454" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="448" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="451" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="445" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="477" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="457" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="481" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="467" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="52" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="40" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="60" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="524" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="517" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="507" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="510" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="510" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="507" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="553" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="559" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="547" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="64" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="50" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="535" pin="2"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="52" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="54" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="604"><net_src comp="60" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="589" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="585" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="547" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="18" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="18" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="647"><net_src comp="635" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="86" pin="0"/><net_sink comp="649" pin=2"/></net>

<net id="660"><net_src comp="649" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="88" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="670"><net_src comp="90" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="656" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="643" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="673" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="64" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="54" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="632" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="719"><net_src comp="716" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="723"><net_src comp="96" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="726"><net_src comp="720" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="731"><net_src comp="100" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="739"><net_src comp="104" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="746"><net_src comp="108" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="751"><net_src comp="120" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="756"><net_src comp="200" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="761"><net_src comp="233" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="767"><net_src comp="236" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="158" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="776"><net_src comp="171" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="781"><net_src comp="302" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="786"><net_src comp="306" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="791"><net_src comp="310" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="796"><net_src comp="320" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="801"><net_src comp="330" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="807"><net_src comp="335" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="813"><net_src comp="340" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="819"><net_src comp="345" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="825"><net_src comp="350" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="830"><net_src comp="354" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="835"><net_src comp="358" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="840"><net_src comp="362" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="846"><net_src comp="366" pin="4"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="851"><net_src comp="376" pin="4"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="857"><net_src comp="386" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="862"><net_src comp="396" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="867"><net_src comp="431" pin="4"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="872"><net_src comp="441" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="878"><net_src comp="485" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="883"><net_src comp="497" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="888"><net_src comp="535" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="893"><net_src comp="606" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="902"><net_src comp="617" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="907"><net_src comp="621" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="678" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: coeff | {}
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : a | {2 3 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : zext_ln156_4 | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : b | {1 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : coeff | {2 3 }
	Port: mp_mul.2_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		a_addr : 2
		a_load : 3
		sub_ln158 : 1
		tmp_s : 2
		sext_ln158 : 3
		add_ln158 : 4
		lshr_ln : 5
		zext_ln158_16 : 6
		coeff_addr : 7
		coeff_load : 8
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_156 : 1
		trunc_ln106_157 : 1
		trunc_ln106_158 : 1
		tmp_269 : 1
		tmp_271 : 1
		tmp_272 : 1
		tmp_273 : 1
	State 6
		add_ln123 : 1
		zext_ln123_96 : 2
		temp : 3
		tmp_270 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_118 : 1
		zext_ln130_95 : 2
		add_ln130_119 : 1
		trunc_ln130 : 2
		zext_ln130_96 : 2
		add_ln105 : 3
		temp_51 : 3
		tmp_274 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_149 : 1
		xor_ln105_48 : 2
		xor_ln105_49 : 1
		or_ln105_10 : 2
		xor_ln105_50 : 2
		carry : 2
		zext_ln105_106 : 3
		tmp_32 : 3
		or_ln19 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_29 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160_13 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_184          |    4    |   165   |    50   |
|    mul   |           grp_fu_188          |    4    |   165   |    50   |
|          |           grp_fu_192          |    4    |   165   |    50   |
|          |           grp_fu_196          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln157_fu_242       |    0    |    0    |    13   |
|          |       add_ln158_7_fu_256      |    0    |    0    |    13   |
|          |        add_ln158_fu_282       |    0    |    0    |    14   |
|          |        add_ln123_fu_415       |    0    |    0    |    39   |
|          |          temp_fu_425          |    0    |    0    |    40   |
|          |        add_ln130_fu_457       |    0    |    0    |    32   |
|          |      add_ln130_118_fu_461     |    0    |    0    |    39   |
|    add   |      add_ln130_119_fu_471     |    0    |    0    |    39   |
|          |        add_ln105_fu_485       |    0    |    0    |    32   |
|          |         temp_51_fu_491        |    0    |    0    |    40   |
|          |        add_ln133_fu_535       |    0    |    0    |    71   |
|          |          v_149_fu_547         |    0    |    0    |    71   |
|          |         tempReg_fu_606        |    0    |    0    |    71   |
|          |            u_fu_621           |    0    |    0    |    71   |
|          |            t_fu_701           |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          |      xor_ln105_48_fu_553      |    0    |    0    |    64   |
|          |      xor_ln105_49_fu_559      |    0    |    0    |    64   |
|          |      xor_ln105_50_fu_571      |    0    |    0    |    64   |
|    xor   |        xor_ln160_fu_635       |    0    |    0    |    64   |
|          |      xor_ln160_28_fu_639      |    0    |    0    |    64   |
|          |      xor_ln160_29_fu_656      |    0    |    0    |    2    |
|          |      xor_ln160_30_fu_678      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |       or_ln105_10_fu_565      |    0    |    0    |    64   |
|    or    |        or_ln160_fu_643        |    0    |    0    |    64   |
|          |       or_ln160_13_fu_683      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln160_fu_673       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln157_fu_236       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln158_fu_265       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       b_read_read_fu_108      |    0    |    0    |    0    |
|          | zext_ln156_4_read_read_fu_114 |    0    |    0    |    0    |
|   read   |  zext_ln145_read_read_fu_120  |    0    |    0    |    0    |
|          |  zext_ln156_read_read_fu_126  |    0    |    0    |    0    |
|          |       v_read_read_fu_132      |    0    |    0    |    0    |
|          |  indvars_iv_read_read_fu_138  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_144    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_151    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln156_4_cast_fu_200   |    0    |    0    |    0    |
|          |     zext_ln156_cast_fu_204    |    0    |    0    |    0    |
|          |     indvars_iv_cast_fu_208    |    0    |    0    |    0    |
|          |       zext_ln157_fu_253       |    0    |    0    |    0    |
|          |       zext_ln158_fu_260       |    0    |    0    |    0    |
|          |      zext_ln158_16_fu_297     |    0    |    0    |    0    |
|          |       zext_ln105_fu_330       |    0    |    0    |    0    |
|          |       zext_ln110_fu_335       |    0    |    0    |    0    |
|          |     zext_ln105_105_fu_340     |    0    |    0    |    0    |
|          |       zext_ln112_fu_345       |    0    |    0    |    0    |
|          |       zext_ln106_fu_406       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_409       |    0    |    0    |    0    |
|          |      zext_ln123_95_fu_412     |    0    |    0    |    0    |
|          |      zext_ln123_96_fu_421     |    0    |    0    |    0    |
|          |     zext_ln106_121_fu_445     |    0    |    0    |    0    |
|          |     zext_ln106_122_fu_448     |    0    |    0    |    0    |
|          |     zext_ln106_123_fu_451     |    0    |    0    |    0    |
|          |       zext_ln130_fu_454       |    0    |    0    |    0    |
|          |      zext_ln130_95_fu_467     |    0    |    0    |    0    |
|          |      zext_ln130_96_fu_481     |    0    |    0    |    0    |
|          |       zext_ln133_fu_531       |    0    |    0    |    0    |
|          |     zext_ln105_106_fu_585     |    0    |    0    |    0    |
|          |       zext_ln161_fu_697       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_270         |    0    |    0    |    0    |
|          |       shl_ln125_s_fu_510      |    0    |    0    |    0    |
|          |       and_ln133_s_fu_517      |    0    |    0    |    0    |
|bitconcatenate|       and_ln133_6_fu_524      |    0    |    0    |    0    |
|          |          or_ln_fu_541         |    0    |    0    |    0    |
|          |         or_ln19_fu_599        |    0    |    0    |    0    |
|          |       xor_ln160_s_fu_665      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln158_fu_278       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_287        |    0    |    0    |    0    |
|          |           ah_fu_310           |    0    |    0    |    0    |
|          |           bh_fu_320           |    0    |    0    |    0    |
|          |         tmp_269_fu_366        |    0    |    0    |    0    |
|partselect|         tmp_271_fu_376        |    0    |    0    |    0    |
|          |         tmp_272_fu_386        |    0    |    0    |    0    |
|          |         tmp_273_fu_396        |    0    |    0    |    0    |
|          |         tmp_270_fu_431        |    0    |    0    |    0    |
|          |         tmp_274_fu_497        |    0    |    0    |    0    |
|          |         tmp_32_fu_589         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           al_fu_302           |    0    |    0    |    0    |
|          |           bl_fu_306           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_350      |    0    |    0    |    0    |
|          |     trunc_ln106_156_fu_354    |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_157_fu_358    |    0    |    0    |    0    |
|          |     trunc_ln106_158_fu_362    |    0    |    0    |    0    |
|          |       trunc_ln125_fu_441      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_477      |    0    |    0    |    0    |
|          |       trunc_ln160_fu_662      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_577         |    0    |    0    |    0    |
| bitselect|        bit_sel1_fu_649        |    0    |    0    |    0    |
|          |           tmp_fu_689          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1464  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      a_addr_reg_768     |    4   |
|    add_ln105_reg_875    |   32   |
|    add_ln133_reg_885    |   64   |
|        ah_reg_788       |   32   |
|        al_reg_778       |   32   |
|      b_read_reg_743     |    9   |
|        bh_reg_793       |   32   |
|        bl_reg_783       |   32   |
|    coeff_addr_reg_773   |    6   |
|    icmp_ln157_reg_764   |    1   |
|       j_16_reg_736      |    4   |
|        j_reg_758        |    4   |
|       t_33_reg_720      |    3   |
|     tempReg_reg_890     |   64   |
|     tmp_269_reg_843     |   32   |
|     tmp_270_reg_864     |    2   |
|     tmp_271_reg_848     |   32   |
|     tmp_272_reg_854     |   32   |
|     tmp_273_reg_859     |   32   |
|     tmp_274_reg_880     |    2   |
| trunc_ln106_156_reg_827 |   32   |
| trunc_ln106_157_reg_832 |   32   |
| trunc_ln106_158_reg_837 |   32   |
|   trunc_ln106_reg_822   |   32   |
|   trunc_ln125_reg_869   |   32   |
|  u_34_out_load_reg_899  |   64   |
|        u_reg_904        |   64   |
|       v_35_reg_728      |   64   |
|  zext_ln105_105_reg_810 |   64   |
|    zext_ln105_reg_798   |   64   |
|    zext_ln110_reg_804   |   64   |
|    zext_ln112_reg_816   |   64   |
| zext_ln145_read_reg_748 |    4   |
|zext_ln156_4_cast_reg_753|    5   |
+-------------------------+--------+
|          Total          |  1068  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_165 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_178 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|     grp_fu_184    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_184    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1464  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1068  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1728  |  1554  |
+-----------+--------+--------+--------+--------+
