// Seed: 2855695059
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3
);
  assign id_2 = 1;
endmodule
