
deneme.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001fd0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080020dc  080020dc  000030dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080021c4  080021c4  00004064  2**0
                  CONTENTS
  4 .ARM          00000000  080021c4  080021c4  00004064  2**0
                  CONTENTS
  5 .preinit_array 00000000  080021c4  080021c4  00004064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080021c4  080021c4  000031c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080021c8  080021c8  000031c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080021cc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000064  08002230  00004064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08002230  000042ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d89f  00000000  00000000  0000408d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ec  00000000  00000000  0001192c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00005906  00000000  00000000  00013a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000868  00000000  00000000  00019320  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000990  00000000  00000000  00019b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001716c  00000000  00000000  0001a518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011492  00000000  00000000  00031684  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008269e  00000000  00000000  00042b16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c51b4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b98  00000000  00000000  000c51f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  000c6d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	080020c4 	.word	0x080020c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	080020c4 	.word	0x080020c4

0800014c <item0_f>:
    int index;
    func f;
}item;
item iarr[4]={};

void item0_f(char *title, char line[15]){
 800014c:	4608      	mov	r0, r1
    sprintf(line,"%s %d","item0setted",0);
 800014e:	2300      	movs	r3, #0
 8000150:	4a01      	ldr	r2, [pc, #4]	@ (8000158 <item0_f+0xc>)
 8000152:	4902      	ldr	r1, [pc, #8]	@ (800015c <item0_f+0x10>)
 8000154:	f001 bb06 	b.w	8001764 <siprintf>
 8000158:	0800212c 	.word	0x0800212c
 800015c:	08002138 	.word	0x08002138

08000160 <item1_f>:
}
void item1_f(char *title, char line[15]){
 8000160:	4608      	mov	r0, r1
    sprintf(line,"%s %d","item1setted",1);
 8000162:	2301      	movs	r3, #1
 8000164:	4a01      	ldr	r2, [pc, #4]	@ (800016c <item1_f+0xc>)
 8000166:	4902      	ldr	r1, [pc, #8]	@ (8000170 <item1_f+0x10>)
 8000168:	f001 bafc 	b.w	8001764 <siprintf>
 800016c:	0800213e 	.word	0x0800213e
 8000170:	08002138 	.word	0x08002138

08000174 <item2_f>:
}
void item2_f(char *title, char line[15]){
 8000174:	4608      	mov	r0, r1
    sprintf(line,"%s %d","item2setted",2);
 8000176:	2302      	movs	r3, #2
 8000178:	4a01      	ldr	r2, [pc, #4]	@ (8000180 <item2_f+0xc>)
 800017a:	4902      	ldr	r1, [pc, #8]	@ (8000184 <item2_f+0x10>)
 800017c:	f001 baf2 	b.w	8001764 <siprintf>
 8000180:	0800214a 	.word	0x0800214a
 8000184:	08002138 	.word	0x08002138

08000188 <item3_f>:
}
void item3_f(char *title, char line[15]){
 8000188:	4608      	mov	r0, r1
    sprintf(line,"%s %d","item3setted",3);
 800018a:	2303      	movs	r3, #3
 800018c:	4a01      	ldr	r2, [pc, #4]	@ (8000194 <item3_f+0xc>)
 800018e:	4902      	ldr	r1, [pc, #8]	@ (8000198 <item3_f+0x10>)
 8000190:	f001 bae8 	b.w	8001764 <siprintf>
 8000194:	08002156 	.word	0x08002156
 8000198:	08002138 	.word	0x08002138

0800019c <display_refresh>:
}display_content;


display_content content;

void display_refresh(void){
 800019c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	iarr[content.line0_index].f(iarr[content.line0_index].title, content.line0);
 80001a0:	4e16      	ldr	r6, [pc, #88]	@ (80001fc <display_refresh+0x60>)
 80001a2:	f04f 0814 	mov.w	r8, #20
 80001a6:	4635      	mov	r5, r6
 80001a8:	4c15      	ldr	r4, [pc, #84]	@ (8000200 <display_refresh+0x64>)
 80001aa:	f815 0b03 	ldrb.w	r0, [r5], #3
	iarr[content.line1_index].f(iarr[content.line1_index].title, content.line1);
 80001ae:	f106 0712 	add.w	r7, r6, #18
	iarr[content.line0_index].f(iarr[content.line0_index].title, content.line0);
 80001b2:	fb08 4000 	mla	r0, r8, r0, r4
 80001b6:	4629      	mov	r1, r5
 80001b8:	6903      	ldr	r3, [r0, #16]
 80001ba:	4798      	blx	r3
	iarr[content.line1_index].f(iarr[content.line1_index].title, content.line1);
 80001bc:	7873      	ldrb	r3, [r6, #1]
 80001be:	4639      	mov	r1, r7
 80001c0:	fb08 4003 	mla	r0, r8, r3, r4
 80001c4:	6903      	ldr	r3, [r0, #16]
 80001c6:	4798      	blx	r3

	LCD_clear();
 80001c8:	f001 fa48 	bl	800165c <LCD_clear>

	LCD_set_cursor(content.sign_index, 15);
 80001cc:	210f      	movs	r1, #15
 80001ce:	78b0      	ldrb	r0, [r6, #2]
 80001d0:	f001 fa3a 	bl	8001648 <LCD_set_cursor>
	LCD_write_string("<");
 80001d4:	480b      	ldr	r0, [pc, #44]	@ (8000204 <display_refresh+0x68>)
 80001d6:	f001 fa2e 	bl	8001636 <LCD_write_string>

	LCD_set_cursor(0, 0);
 80001da:	2100      	movs	r1, #0
 80001dc:	4608      	mov	r0, r1
 80001de:	f001 fa33 	bl	8001648 <LCD_set_cursor>
	LCD_write_string(content.line0);
 80001e2:	4628      	mov	r0, r5
 80001e4:	f001 fa27 	bl	8001636 <LCD_write_string>

	LCD_set_cursor(1, 0);
 80001e8:	2001      	movs	r0, #1
 80001ea:	2100      	movs	r1, #0
 80001ec:	f001 fa2c 	bl	8001648 <LCD_set_cursor>
	LCD_write_string(content.line1);
 80001f0:	4638      	mov	r0, r7
}
 80001f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	LCD_write_string(content.line1);
 80001f6:	f001 ba1e 	b.w	8001636 <LCD_write_string>
 80001fa:	bf00      	nop
 80001fc:	20000080 	.word	0x20000080
 8000200:	200000a4 	.word	0x200000a4
 8000204:	08002162 	.word	0x08002162

08000208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000208:	b500      	push	{lr}
 800020a:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800020c:	2224      	movs	r2, #36	@ 0x24
 800020e:	2100      	movs	r1, #0
 8000210:	a807      	add	r0, sp, #28
 8000212:	f001 fac7 	bl	80017a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000216:	2214      	movs	r2, #20
 8000218:	2100      	movs	r1, #0
 800021a:	a801      	add	r0, sp, #4
 800021c:	f001 fac2 	bl	80017a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000220:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000222:	2101      	movs	r1, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000224:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000226:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000228:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800022a:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022e:	f000 fe9d 	bl	8000f6c <HAL_RCC_OscConfig>
 8000232:	4601      	mov	r1, r0
 8000234:	b108      	cbz	r0, 800023a <SystemClock_Config+0x32>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000236:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000238:	e7fe      	b.n	8000238 <SystemClock_Config+0x30>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800023a:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800023c:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000240:	e9cd 3001 	strd	r3, r0, [sp, #4]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000244:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000246:	a801      	add	r0, sp, #4
 8000248:	f001 f852 	bl	80012f0 <HAL_RCC_ClockConfig>
 800024c:	b108      	cbz	r0, 8000252 <SystemClock_Config+0x4a>
 800024e:	b672      	cpsid	i
  while (1)
 8000250:	e7fe      	b.n	8000250 <SystemClock_Config+0x48>
}
 8000252:	b011      	add	sp, #68	@ 0x44
 8000254:	f85d fb04 	ldr.w	pc, [sp], #4

08000258 <main>:
{
 8000258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800025c:	b098      	sub	sp, #96	@ 0x60
  HAL_Init();
 800025e:	f000 fa73 	bl	8000748 <HAL_Init>
  SystemClock_Config();
 8000262:	f7ff ffd1 	bl	8000208 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000266:	2210      	movs	r2, #16
 8000268:	2100      	movs	r1, #0
 800026a:	a813      	add	r0, sp, #76	@ 0x4c
 800026c:	f001 fa9a 	bl	80017a4 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000270:	4b9b      	ldr	r3, [pc, #620]	@ (80004e0 <main+0x288>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000272:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000276:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000278:	489a      	ldr	r0, [pc, #616]	@ (80004e4 <main+0x28c>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800027a:	f042 0210 	orr.w	r2, r2, #16
 800027e:	619a      	str	r2, [r3, #24]
 8000280:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000282:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000284:	f002 0210 	and.w	r2, r2, #16
 8000288:	9201      	str	r2, [sp, #4]
 800028a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800028c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800028e:	2400      	movs	r4, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000290:	f042 0204 	orr.w	r2, r2, #4
 8000294:	619a      	str	r2, [r3, #24]
 8000296:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000298:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800029c:	f002 0204 	and.w	r2, r2, #4
 80002a0:	9202      	str	r2, [sp, #8]
 80002a2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a4:	699a      	ldr	r2, [r3, #24]
  huart2.Init.BaudRate = 115200;
 80002a6:	4f90      	ldr	r7, [pc, #576]	@ (80004e8 <main+0x290>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a8:	f042 0208 	orr.w	r2, r2, #8
 80002ac:	619a      	str	r2, [r3, #24]
 80002ae:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002b0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b2:	f003 0308 	and.w	r3, r3, #8
 80002b6:	9303      	str	r3, [sp, #12]
 80002b8:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80002ba:	f000 fbc9 	bl	8000a50 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002c2:	e9cd 3613 	strd	r3, r6, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002c6:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002c8:	4886      	ldr	r0, [pc, #536]	@ (80004e4 <main+0x28c>)
 80002ca:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002cc:	e9cd 4315 	strd	r4, r3, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80002d0:	f000 fae6 	bl	80008a0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BUTTON_Pin|DATA_Pin;
 80002d4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002d8:	4884      	ldr	r0, [pc, #528]	@ (80004ec <main+0x294>)
 80002da:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002dc:	e9cd 3413 	strd	r3, r4, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e0:	9415      	str	r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002e2:	f000 fadd 	bl	80008a0 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80002e6:	4b82      	ldr	r3, [pc, #520]	@ (80004f0 <main+0x298>)
  HAL_GPIO_Init(CLOCK_GPIO_Port, &GPIO_InitStruct);
 80002e8:	4880      	ldr	r0, [pc, #512]	@ (80004ec <main+0x294>)
 80002ea:	a913      	add	r1, sp, #76	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80002ec:	e9cd 5313 	strd	r5, r3, [sp, #76]	@ 0x4c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	9415      	str	r4, [sp, #84]	@ 0x54
  HAL_GPIO_Init(CLOCK_GPIO_Port, &GPIO_InitStruct);
 80002f2:	f000 fad5 	bl	80008a0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80002f6:	4622      	mov	r2, r4
 80002f8:	4621      	mov	r1, r4
 80002fa:	2028      	movs	r0, #40	@ 0x28
 80002fc:	f000 fa6c 	bl	80007d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000300:	2028      	movs	r0, #40	@ 0x28
 8000302:	f000 fa99 	bl	8000838 <HAL_NVIC_EnableIRQ>
  huart2.Init.BaudRate = 115200;
 8000306:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart2.Instance = USART2;
 800030a:	487a      	ldr	r0, [pc, #488]	@ (80004f4 <main+0x29c>)
  huart2.Init.BaudRate = 115200;
 800030c:	e9c0 7300 	strd	r7, r3, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000310:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000312:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000316:	e9c0 3405 	strd	r3, r4, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 800031a:	6104      	str	r4, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800031c:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800031e:	f001 f8dd 	bl	80014dc <HAL_UART_Init>
 8000322:	4603      	mov	r3, r0
 8000324:	b108      	cbz	r0, 800032a <main+0xd2>
 8000326:	b672      	cpsid	i
  while (1)
 8000328:	e7fe      	b.n	8000328 <main+0xd0>
  hi2c1.Instance = I2C1;
 800032a:	4873      	ldr	r0, [pc, #460]	@ (80004f8 <main+0x2a0>)
  hi2c1.Init.ClockSpeed = 100000;
 800032c:	4973      	ldr	r1, [pc, #460]	@ (80004fc <main+0x2a4>)
 800032e:	4a74      	ldr	r2, [pc, #464]	@ (8000500 <main+0x2a8>)
  hi2c1.Init.OwnAddress1 = 0;
 8000330:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.ClockSpeed = 100000;
 8000334:	e9c0 1200 	strd	r1, r2, [r0]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000338:	e9c0 5304 	strd	r5, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800033c:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000340:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000342:	f000 fc91 	bl	8000c68 <HAL_I2C_Init>
 8000346:	4607      	mov	r7, r0
 8000348:	b108      	cbz	r0, 800034e <main+0xf6>
 800034a:	b672      	cpsid	i
  while (1)
 800034c:	e7fe      	b.n	800034c <main+0xf4>
  item item0={.title="item0", .index=0, .f = item0_f};
 800034e:	4c6d      	ldr	r4, [pc, #436]	@ (8000504 <main+0x2ac>)
  LCD_init();
 8000350:	f001 f943 	bl	80015da <LCD_init>
  item item0={.title="item0", .index=0, .f = item0_f};
 8000354:	ad04      	add	r5, sp, #16
  LCD_backlight(1); // Turn on backlight
 8000356:	4630      	mov	r0, r6
 8000358:	f001 f98a 	bl	8001670 <LCD_backlight>
  item item0={.title="item0", .index=0, .f = item0_f};
 800035c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800035e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000360:	4625      	mov	r5, r4
 8000362:	f855 9b04 	ldr.w	r9, [r5], #4
  item item1={.title="item1", .index=1, .f = item1_f};
 8000366:	f10d 0c24 	add.w	ip, sp, #36	@ 0x24
 800036a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800036c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000370:	f8d5 8000 	ldr.w	r8, [r5]
  item item2={.title="item2", .index=2, .f = item2_f};
 8000374:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8000378:	f104 0518 	add.w	r5, r4, #24
 800037c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  item item3={.title="item3", .index=3, .f = item3_f};
 800037e:	342c      	adds	r4, #44	@ 0x2c
  item item2={.title="item2", .index=2, .f = item2_f};
 8000380:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
  item item3={.title="item3", .index=3, .f = item3_f};
 8000384:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  item item2={.title="item2", .index=2, .f = item2_f};
 8000386:	f8d5 c000 	ldr.w	ip, [r5]
  item item3={.title="item3", .index=3, .f = item3_f};
 800038a:	ad13      	add	r5, sp, #76	@ 0x4c
 800038c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800038e:	f8d4 e000 	ldr.w	lr, [r4]
  iarr[0] = item0;
 8000392:	f10d 0a10 	add.w	sl, sp, #16
  item item3={.title="item3", .index=3, .f = item3_f};
 8000396:	f8c5 e000 	str.w	lr, [r5]
  iarr[0] = item0;
 800039a:	4d5b      	ldr	r5, [pc, #364]	@ (8000508 <main+0x2b0>)
 800039c:	e8ba 000f 	ldmia.w	sl!, {r0, r1, r2, r3}
 80003a0:	462c      	mov	r4, r5
 80003a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003a4:	f8c4 9000 	str.w	r9, [r4]
  iarr[1] = item1;
 80003a8:	f105 0414 	add.w	r4, r5, #20
 80003ac:	f10d 0924 	add.w	r9, sp, #36	@ 0x24
 80003b0:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 80003b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003b6:	f8c4 8000 	str.w	r8, [r4]
  iarr[2] = item2;
 80003ba:	f105 0428 	add.w	r4, r5, #40	@ 0x28
 80003be:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 80003c2:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80003c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003c8:	f8c4 c000 	str.w	ip, [r4]
  iarr[3] = item3;
 80003cc:	f105 0c3c 	add.w	ip, r5, #60	@ 0x3c
 80003d0:	ac13      	add	r4, sp, #76	@ 0x4c
 80003d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
  content.line0_index=0;
 80003d8:	4c4c      	ldr	r4, [pc, #304]	@ (800050c <main+0x2b4>)
  iarr[content.line0_index].f(iarr[content.line0_index].title, content.line0);
 80003da:	4628      	mov	r0, r5
 80003dc:	1ce1      	adds	r1, r4, #3
  iarr[3] = item3;
 80003de:	f8cc e000 	str.w	lr, [ip]
  content.line0_index=0;
 80003e2:	7027      	strb	r7, [r4, #0]
  content.line1_index=1;
 80003e4:	7066      	strb	r6, [r4, #1]
  content.sign_index=0;
 80003e6:	70a7      	strb	r7, [r4, #2]
  iarr[content.line0_index].f(iarr[content.line0_index].title, content.line0);
 80003e8:	f7ff feb0 	bl	800014c <item0_f>
  iarr[content.line1_index].f(iarr[content.line1_index].title, content.line1);
 80003ec:	2214      	movs	r2, #20
 80003ee:	7863      	ldrb	r3, [r4, #1]
 80003f0:	f104 0112 	add.w	r1, r4, #18
 80003f4:	fb02 5003 	mla	r0, r2, r3, r5
 80003f8:	6903      	ldr	r3, [r0, #16]
 80003fa:	4798      	blx	r3
  SysTick_Config(SystemCoreClock/1000);
 80003fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000400:	4b43      	ldr	r3, [pc, #268]	@ (8000510 <main+0x2b8>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	fbb3 f3f2 	udiv	r3, r3, r2
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000408:	3b01      	subs	r3, #1
 800040a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800040e:	d209      	bcs.n	8000424 <main+0x1cc>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000410:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000414:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000416:	6153      	str	r3, [r2, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000418:	4b3e      	ldr	r3, [pc, #248]	@ (8000514 <main+0x2bc>)
 800041a:	f883 1023 	strb.w	r1, [r3, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800041e:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000420:	6197      	str	r7, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000422:	6113      	str	r3, [r2, #16]
{
 8000424:	2500      	movs	r5, #0
		  if(current_counter > previous_counter){
 8000426:	4e3c      	ldr	r6, [pc, #240]	@ (8000518 <main+0x2c0>)
	  current_counter = Switches_getCounter();
 8000428:	4f3c      	ldr	r7, [pc, #240]	@ (800051c <main+0x2c4>)
 800042a:	f001 f98d 	bl	8001748 <Switches_getCounter>
 800042e:	7038      	strb	r0, [r7, #0]
	  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000430:	2028      	movs	r0, #40	@ 0x28
 8000432:	f000 fa0f 	bl	8000854 <HAL_NVIC_DisableIRQ>
	  if(current_counter < 4 && current_counter>=0) {
 8000436:	783b      	ldrb	r3, [r7, #0]
 8000438:	2b03      	cmp	r3, #3
 800043a:	d81c      	bhi.n	8000476 <main+0x21e>
		  if(current_counter > previous_counter){
 800043c:	7832      	ldrb	r2, [r6, #0]
 800043e:	4293      	cmp	r3, r2
 8000440:	d933      	bls.n	80004aa <main+0x252>
			  previous_counter = current_counter;
 8000442:	7033      	strb	r3, [r6, #0]
			  trigger++;
 8000444:	4b36      	ldr	r3, [pc, #216]	@ (8000520 <main+0x2c8>)
			  if(trigger > head){
 8000446:	4937      	ldr	r1, [pc, #220]	@ (8000524 <main+0x2cc>)
			  trigger++;
 8000448:	781a      	ldrb	r2, [r3, #0]
 800044a:	3201      	adds	r2, #1
 800044c:	b2d2      	uxtb	r2, r2
 800044e:	701a      	strb	r2, [r3, #0]
			  if(trigger > head){
 8000450:	780b      	ldrb	r3, [r1, #0]
 8000452:	429a      	cmp	r2, r3
 8000454:	d909      	bls.n	800046a <main+0x212>
				  head++;
 8000456:	3301      	adds	r3, #1
 8000458:	b2db      	uxtb	r3, r3
 800045a:	700b      	strb	r3, [r1, #0]
				  tail++;
 800045c:	4932      	ldr	r1, [pc, #200]	@ (8000528 <main+0x2d0>)
 800045e:	780a      	ldrb	r2, [r1, #0]
 8000460:	3201      	adds	r2, #1
 8000462:	700a      	strb	r2, [r1, #0]
				  content.line0_index = content.line1_index;
 8000464:	7862      	ldrb	r2, [r4, #1]
				  content.line1_index = head;
 8000466:	7063      	strb	r3, [r4, #1]
				  content.line0_index = content.line1_index;
 8000468:	7022      	strb	r2, [r4, #0]
			  if(content.sign_index == 0)
 800046a:	78a3      	ldrb	r3, [r4, #2]
 800046c:	b90b      	cbnz	r3, 8000472 <main+0x21a>
				  content.sign_index=1;
 800046e:	2301      	movs	r3, #1
 8000470:	70a3      	strb	r3, [r4, #2]
			  display_refresh();
 8000472:	f7ff fe93 	bl	800019c <display_refresh>
	  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000476:	2028      	movs	r0, #40	@ 0x28
 8000478:	f000 f9de 	bl	8000838 <HAL_NVIC_EnableIRQ>
	  if((HAL_GetTick() - prev_time) > 2000){
 800047c:	f000 f982 	bl	8000784 <HAL_GetTick>
 8000480:	1b40      	subs	r0, r0, r5
 8000482:	f5b0 6ffa 	cmp.w	r0, #2000	@ 0x7d0
 8000486:	d9d0      	bls.n	800042a <main+0x1d2>
		  HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000488:	2028      	movs	r0, #40	@ 0x28
 800048a:	f000 f9e3 	bl	8000854 <HAL_NVIC_DisableIRQ>
		  prev_time = HAL_GetTick();
 800048e:	f000 f979 	bl	8000784 <HAL_GetTick>
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000492:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
		  prev_time = HAL_GetTick();
 8000496:	4605      	mov	r5, r0
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000498:	4812      	ldr	r0, [pc, #72]	@ (80004e4 <main+0x28c>)
 800049a:	f000 fade 	bl	8000a5a <HAL_GPIO_TogglePin>
		  display_refresh();
 800049e:	f7ff fe7d 	bl	800019c <display_refresh>
		  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80004a2:	2028      	movs	r0, #40	@ 0x28
 80004a4:	f000 f9c8 	bl	8000838 <HAL_NVIC_EnableIRQ>
 80004a8:	e7be      	b.n	8000428 <main+0x1d0>
		  else if(current_counter < previous_counter){
 80004aa:	d2e4      	bcs.n	8000476 <main+0x21e>
			  previous_counter = current_counter;
 80004ac:	7033      	strb	r3, [r6, #0]
			  trigger--;
 80004ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000520 <main+0x2c8>)
			  if(trigger < tail){
 80004b0:	491d      	ldr	r1, [pc, #116]	@ (8000528 <main+0x2d0>)
			  trigger--;
 80004b2:	781a      	ldrb	r2, [r3, #0]
 80004b4:	3a01      	subs	r2, #1
 80004b6:	b2d2      	uxtb	r2, r2
 80004b8:	701a      	strb	r2, [r3, #0]
			  if(trigger < tail){
 80004ba:	780b      	ldrb	r3, [r1, #0]
 80004bc:	429a      	cmp	r2, r3
 80004be:	d209      	bcs.n	80004d4 <main+0x27c>
				  tail--;
 80004c0:	3b01      	subs	r3, #1
 80004c2:	b2db      	uxtb	r3, r3
 80004c4:	700b      	strb	r3, [r1, #0]
				  head--;
 80004c6:	4917      	ldr	r1, [pc, #92]	@ (8000524 <main+0x2cc>)
 80004c8:	780a      	ldrb	r2, [r1, #0]
 80004ca:	3a01      	subs	r2, #1
 80004cc:	700a      	strb	r2, [r1, #0]
				  content.line1_index = content.line0_index;
 80004ce:	7822      	ldrb	r2, [r4, #0]
				  content.line0_index = tail;
 80004d0:	7023      	strb	r3, [r4, #0]
				  content.line1_index = content.line0_index;
 80004d2:	7062      	strb	r2, [r4, #1]
			  if(content.sign_index == 1)
 80004d4:	78a3      	ldrb	r3, [r4, #2]
 80004d6:	2b01      	cmp	r3, #1
 80004d8:	d1cb      	bne.n	8000472 <main+0x21a>
				  content.sign_index = 0;
 80004da:	2300      	movs	r3, #0
 80004dc:	e7c8      	b.n	8000470 <main+0x218>
 80004de:	bf00      	nop
 80004e0:	40021000 	.word	0x40021000
 80004e4:	40011000 	.word	0x40011000
 80004e8:	40004400 	.word	0x40004400
 80004ec:	40010c00 	.word	0x40010c00
 80004f0:	10310000 	.word	0x10310000
 80004f4:	200000f8 	.word	0x200000f8
 80004f8:	20000140 	.word	0x20000140
 80004fc:	40005400 	.word	0x40005400
 8000500:	000186a0 	.word	0x000186a0
 8000504:	080020dc 	.word	0x080020dc
 8000508:	200000a4 	.word	0x200000a4
 800050c:	20000080 	.word	0x20000080
 8000510:	20000004 	.word	0x20000004
 8000514:	e000ed00 	.word	0xe000ed00
 8000518:	200000f6 	.word	0x200000f6
 800051c:	200000f7 	.word	0x200000f7
 8000520:	200000f4 	.word	0x200000f4
 8000524:	20000000 	.word	0x20000000
 8000528:	200000f5 	.word	0x200000f5

0800052c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800052c:	4b0e      	ldr	r3, [pc, #56]	@ (8000568 <HAL_MspInit+0x3c>)
{
 800052e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000530:	699a      	ldr	r2, [r3, #24]
 8000532:	f042 0201 	orr.w	r2, r2, #1
 8000536:	619a      	str	r2, [r3, #24]
 8000538:	699a      	ldr	r2, [r3, #24]
 800053a:	f002 0201 	and.w	r2, r2, #1
 800053e:	9200      	str	r2, [sp, #0]
 8000540:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000542:	69da      	ldr	r2, [r3, #28]
 8000544:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000548:	61da      	str	r2, [r3, #28]
 800054a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800054c:	4a07      	ldr	r2, [pc, #28]	@ (800056c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800054e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000552:	9301      	str	r3, [sp, #4]
 8000554:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000556:	6853      	ldr	r3, [r2, #4]
 8000558:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800055c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000560:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000562:	b002      	add	sp, #8
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000
 800056c:	40010000 	.word	0x40010000

08000570 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000570:	b510      	push	{r4, lr}
 8000572:	4604      	mov	r4, r0
 8000574:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000576:	2210      	movs	r2, #16
 8000578:	2100      	movs	r1, #0
 800057a:	a802      	add	r0, sp, #8
 800057c:	f001 f912 	bl	80017a4 <memset>
  if(hi2c->Instance==I2C1)
 8000580:	6822      	ldr	r2, [r4, #0]
 8000582:	4b11      	ldr	r3, [pc, #68]	@ (80005c8 <HAL_I2C_MspInit+0x58>)
 8000584:	429a      	cmp	r2, r3
 8000586:	d11c      	bne.n	80005c2 <HAL_I2C_MspInit+0x52>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000588:	4c10      	ldr	r4, [pc, #64]	@ (80005cc <HAL_I2C_MspInit+0x5c>)
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800058a:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800058c:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058e:	4810      	ldr	r0, [pc, #64]	@ (80005d0 <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000590:	f043 0308 	orr.w	r3, r3, #8
 8000594:	61a3      	str	r3, [r4, #24]
 8000596:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000598:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800059a:	f003 0308 	and.w	r3, r3, #8
 800059e:	9300      	str	r3, [sp, #0]
 80005a0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005a2:	2312      	movs	r3, #18
 80005a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005a8:	2303      	movs	r3, #3
 80005aa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ac:	f000 f978 	bl	80008a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005b0:	69e3      	ldr	r3, [r4, #28]
 80005b2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005b6:	61e3      	str	r3, [r4, #28]
 80005b8:	69e3      	ldr	r3, [r4, #28]
 80005ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005be:	9301      	str	r3, [sp, #4]
 80005c0:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80005c2:	b006      	add	sp, #24
 80005c4:	bd10      	pop	{r4, pc}
 80005c6:	bf00      	nop
 80005c8:	40005400 	.word	0x40005400
 80005cc:	40021000 	.word	0x40021000
 80005d0:	40010c00 	.word	0x40010c00

080005d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80005d4:	b510      	push	{r4, lr}
 80005d6:	4604      	mov	r4, r0
 80005d8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005da:	2210      	movs	r2, #16
 80005dc:	2100      	movs	r1, #0
 80005de:	a802      	add	r0, sp, #8
 80005e0:	f001 f8e0 	bl	80017a4 <memset>
  if(huart->Instance==USART2)
 80005e4:	6822      	ldr	r2, [r4, #0]
 80005e6:	4b16      	ldr	r3, [pc, #88]	@ (8000640 <HAL_UART_MspInit+0x6c>)
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d126      	bne.n	800063a <HAL_UART_MspInit+0x66>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005ec:	f503 33e6 	add.w	r3, r3, #117760	@ 0x1cc00
 80005f0:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	4814      	ldr	r0, [pc, #80]	@ (8000644 <HAL_UART_MspInit+0x70>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80005f4:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80005f8:	61da      	str	r2, [r3, #28]
 80005fa:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fc:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 80005fe:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000602:	9200      	str	r2, [sp, #0]
 8000604:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000606:	699a      	ldr	r2, [r3, #24]
 8000608:	f042 0204 	orr.w	r2, r2, #4
 800060c:	619a      	str	r2, [r3, #24]
 800060e:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000610:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	f003 0304 	and.w	r3, r3, #4
 8000616:	9301      	str	r3, [sp, #4]
 8000618:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800061a:	2302      	movs	r3, #2
 800061c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000620:	2303      	movs	r3, #3
 8000622:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000624:	f000 f93c 	bl	80008a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000628:	2108      	movs	r1, #8
 800062a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800062c:	4805      	ldr	r0, [pc, #20]	@ (8000644 <HAL_UART_MspInit+0x70>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800062e:	e9cd 1302 	strd	r1, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000636:	f000 f933 	bl	80008a0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800063a:	b006      	add	sp, #24
 800063c:	bd10      	pop	{r4, pc}
 800063e:	bf00      	nop
 8000640:	40004400 	.word	0x40004400
 8000644:	40010800 	.word	0x40010800

08000648 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000648:	e7fe      	b.n	8000648 <NMI_Handler>

0800064a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064a:	e7fe      	b.n	800064a <HardFault_Handler>

0800064c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800064c:	e7fe      	b.n	800064c <MemManage_Handler>

0800064e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800064e:	e7fe      	b.n	800064e <BusFault_Handler>

08000650 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000650:	e7fe      	b.n	8000650 <UsageFault_Handler>

08000652 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000652:	4770      	bx	lr

08000654 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000654:	4770      	bx	lr

08000656 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000656:	4770      	bx	lr

08000658 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000658:	f000 b888 	b.w	800076c <HAL_IncTick>

0800065c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800065c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLOCK_Pin);
 800065e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000662:	f000 fa05 	bl	8000a70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  Switches_calcEncoder();
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000666:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  Switches_calcEncoder();
 800066a:	f001 b819 	b.w	80016a0 <Switches_calcEncoder>
	...

08000670 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000670:	4a0b      	ldr	r2, [pc, #44]	@ (80006a0 <_sbrk+0x30>)
{
 8000672:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000674:	6811      	ldr	r1, [r2, #0]
{
 8000676:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8000678:	b909      	cbnz	r1, 800067e <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800067a:	490a      	ldr	r1, [pc, #40]	@ (80006a4 <_sbrk+0x34>)
 800067c:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800067e:	6810      	ldr	r0, [r2, #0]
 8000680:	4909      	ldr	r1, [pc, #36]	@ (80006a8 <_sbrk+0x38>)
 8000682:	4c0a      	ldr	r4, [pc, #40]	@ (80006ac <_sbrk+0x3c>)
 8000684:	4403      	add	r3, r0
 8000686:	1b09      	subs	r1, r1, r4
 8000688:	428b      	cmp	r3, r1
 800068a:	d906      	bls.n	800069a <_sbrk+0x2a>
  {
    errno = ENOMEM;
 800068c:	f001 f892 	bl	80017b4 <__errno>
 8000690:	230c      	movs	r3, #12
 8000692:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000694:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8000698:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800069a:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800069c:	e7fc      	b.n	8000698 <_sbrk+0x28>
 800069e:	bf00      	nop
 80006a0:	20000194 	.word	0x20000194
 80006a4:	200002f0 	.word	0x200002f0
 80006a8:	20002800 	.word	0x20002800
 80006ac:	00000400 	.word	0x00000400

080006b0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006b0:	4770      	bx	lr
	...

080006b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80006b4:	f7ff fffc 	bl	80006b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b8:	480b      	ldr	r0, [pc, #44]	@ (80006e8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80006ba:	490c      	ldr	r1, [pc, #48]	@ (80006ec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80006bc:	4a0c      	ldr	r2, [pc, #48]	@ (80006f0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80006be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006c0:	e002      	b.n	80006c8 <LoopCopyDataInit>

080006c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006c6:	3304      	adds	r3, #4

080006c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006cc:	d3f9      	bcc.n	80006c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ce:	4a09      	ldr	r2, [pc, #36]	@ (80006f4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80006d0:	4c09      	ldr	r4, [pc, #36]	@ (80006f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80006d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006d4:	e001      	b.n	80006da <LoopFillZerobss>

080006d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d8:	3204      	adds	r2, #4

080006da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006dc:	d3fb      	bcc.n	80006d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006de:	f001 f86f 	bl	80017c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006e2:	f7ff fdb9 	bl	8000258 <main>
  bx lr
 80006e6:	4770      	bx	lr
  ldr r0, =_sdata
 80006e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006ec:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80006f0:	080021cc 	.word	0x080021cc
  ldr r2, =_sbss
 80006f4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80006f8:	200002ec 	.word	0x200002ec

080006fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006fc:	e7fe      	b.n	80006fc <ADC1_2_IRQHandler>
	...

08000700 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000700:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <HAL_InitTick+0x3c>)
{
 8000704:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000706:	781a      	ldrb	r2, [r3, #0]
 8000708:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800070c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000710:	4a0b      	ldr	r2, [pc, #44]	@ (8000740 <HAL_InitTick+0x40>)
 8000712:	6810      	ldr	r0, [r2, #0]
 8000714:	fbb0 f0f3 	udiv	r0, r0, r3
 8000718:	f000 f8ae 	bl	8000878 <HAL_SYSTICK_Config>
 800071c:	4604      	mov	r4, r0
 800071e:	b958      	cbnz	r0, 8000738 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000720:	2d0f      	cmp	r5, #15
 8000722:	d809      	bhi.n	8000738 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000724:	4602      	mov	r2, r0
 8000726:	4629      	mov	r1, r5
 8000728:	f04f 30ff 	mov.w	r0, #4294967295
 800072c:	f000 f854 	bl	80007d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000730:	4620      	mov	r0, r4
 8000732:	4b04      	ldr	r3, [pc, #16]	@ (8000744 <HAL_InitTick+0x44>)
 8000734:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000736:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000738:	2001      	movs	r0, #1
 800073a:	e7fc      	b.n	8000736 <HAL_InitTick+0x36>
 800073c:	20000008 	.word	0x20000008
 8000740:	20000004 	.word	0x20000004
 8000744:	2000000c 	.word	0x2000000c

08000748 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000748:	4a07      	ldr	r2, [pc, #28]	@ (8000768 <HAL_Init+0x20>)
{
 800074a:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800074c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800074e:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000750:	f043 0310 	orr.w	r3, r3, #16
 8000754:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000756:	f000 f82d 	bl	80007b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800075a:	200f      	movs	r0, #15
 800075c:	f7ff ffd0 	bl	8000700 <HAL_InitTick>
  HAL_MspInit();
 8000760:	f7ff fee4 	bl	800052c <HAL_MspInit>
}
 8000764:	2000      	movs	r0, #0
 8000766:	bd08      	pop	{r3, pc}
 8000768:	40022000 	.word	0x40022000

0800076c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800076c:	4a03      	ldr	r2, [pc, #12]	@ (800077c <HAL_IncTick+0x10>)
 800076e:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <HAL_IncTick+0x14>)
 8000770:	6811      	ldr	r1, [r2, #0]
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	440b      	add	r3, r1
 8000776:	6013      	str	r3, [r2, #0]
}
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	20000198 	.word	0x20000198
 8000780:	20000008 	.word	0x20000008

08000784 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000784:	4b01      	ldr	r3, [pc, #4]	@ (800078c <HAL_GetTick+0x8>)
 8000786:	6818      	ldr	r0, [r3, #0]
}
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000198 	.word	0x20000198

08000790 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000790:	b538      	push	{r3, r4, r5, lr}
 8000792:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000794:	f7ff fff6 	bl	8000784 <HAL_GetTick>
 8000798:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800079a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800079c:	bf1e      	ittt	ne
 800079e:	4b04      	ldrne	r3, [pc, #16]	@ (80007b0 <HAL_Delay+0x20>)
 80007a0:	781b      	ldrbne	r3, [r3, #0]
 80007a2:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007a4:	f7ff ffee 	bl	8000784 <HAL_GetTick>
 80007a8:	1b43      	subs	r3, r0, r5
 80007aa:	42a3      	cmp	r3, r4
 80007ac:	d3fa      	bcc.n	80007a4 <HAL_Delay+0x14>
  {
  }
}
 80007ae:	bd38      	pop	{r3, r4, r5, pc}
 80007b0:	20000008 	.word	0x20000008

080007b4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b4:	4907      	ldr	r1, [pc, #28]	@ (80007d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007b6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007b8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007ba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80007c2:	0412      	lsls	r2, r2, #16
 80007c4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80007d0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80007d2:	4770      	bx	lr
 80007d4:	e000ed00 	.word	0xe000ed00

080007d8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007da:	b530      	push	{r4, r5, lr}
 80007dc:	68dc      	ldr	r4, [r3, #12]
 80007de:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007e6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e8:	2b04      	cmp	r3, #4
 80007ea:	bf28      	it	cs
 80007ec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ee:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f4:	bf94      	ite	ls
 80007f6:	2400      	movls	r4, #0
 80007f8:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007fa:	fa05 f303 	lsl.w	r3, r5, r3
 80007fe:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000802:	40a5      	lsls	r5, r4
 8000804:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800080a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800080c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000810:	bfac      	ite	ge
 8000812:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000816:	4a07      	ldrlt	r2, [pc, #28]	@ (8000834 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000818:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800081c:	b2db      	uxtb	r3, r3
 800081e:	bfab      	itete	ge
 8000820:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000828:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082c:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800082e:	bd30      	pop	{r4, r5, pc}
 8000830:	e000ed00 	.word	0xe000ed00
 8000834:	e000ed14 	.word	0xe000ed14

08000838 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000838:	2800      	cmp	r0, #0
 800083a:	db07      	blt.n	800084c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800083c:	2301      	movs	r3, #1
 800083e:	0941      	lsrs	r1, r0, #5
 8000840:	4a03      	ldr	r2, [pc, #12]	@ (8000850 <HAL_NVIC_EnableIRQ+0x18>)
 8000842:	f000 001f 	and.w	r0, r0, #31
 8000846:	4083      	lsls	r3, r0
 8000848:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000e100 	.word	0xe000e100

08000854 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000854:	2800      	cmp	r0, #0
 8000856:	db0c      	blt.n	8000872 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000858:	2201      	movs	r2, #1
 800085a:	4906      	ldr	r1, [pc, #24]	@ (8000874 <HAL_NVIC_DisableIRQ+0x20>)
 800085c:	0943      	lsrs	r3, r0, #5
 800085e:	f000 001f 	and.w	r0, r0, #31
 8000862:	4082      	lsls	r2, r0
 8000864:	3320      	adds	r3, #32
 8000866:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800086a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800086e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8000872:	4770      	bx	lr
 8000874:	e000e100 	.word	0xe000e100

08000878 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000878:	3801      	subs	r0, #1
 800087a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800087e:	d20b      	bcs.n	8000898 <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000880:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	21f0      	movs	r1, #240	@ 0xf0
 8000886:	4a05      	ldr	r2, [pc, #20]	@ (800089c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000888:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800088a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800088e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000890:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000892:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000894:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000896:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000898:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800089a:	4770      	bx	lr
 800089c:	e000ed00 	.word	0xe000ed00

080008a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008a4:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80008a6:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008a8:	f8df c17c 	ldr.w	ip, [pc, #380]	@ 8000a28 <HAL_GPIO_Init+0x188>
 80008ac:	4b5f      	ldr	r3, [pc, #380]	@ (8000a2c <HAL_GPIO_Init+0x18c>)
      switch (GPIO_Init->Mode)
 80008ae:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8000a30 <HAL_GPIO_Init+0x190>
 80008b2:	f8df 8180 	ldr.w	r8, [pc, #384]	@ 8000a34 <HAL_GPIO_Init+0x194>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b6:	680d      	ldr	r5, [r1, #0]
 80008b8:	fa35 f406 	lsrs.w	r4, r5, r6
 80008bc:	d102      	bne.n	80008c4 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 80008be:	b003      	add	sp, #12
 80008c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80008c4:	2701      	movs	r7, #1
 80008c6:	40b7      	lsls	r7, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008c8:	ea05 0407 	and.w	r4, r5, r7
    if (iocurrent == ioposition)
 80008cc:	ea37 0505 	bics.w	r5, r7, r5
 80008d0:	d175      	bne.n	80009be <HAL_GPIO_Init+0x11e>
      switch (GPIO_Init->Mode)
 80008d2:	684d      	ldr	r5, [r1, #4]
 80008d4:	2d03      	cmp	r5, #3
 80008d6:	d806      	bhi.n	80008e6 <HAL_GPIO_Init+0x46>
 80008d8:	3d01      	subs	r5, #1
 80008da:	2d02      	cmp	r5, #2
 80008dc:	d87e      	bhi.n	80009dc <HAL_GPIO_Init+0x13c>
 80008de:	e8df f005 	tbb	[pc, r5]
 80008e2:	948f      	.short	0x948f
 80008e4:	9a          	.byte	0x9a
 80008e5:	00          	.byte	0x00
 80008e6:	2d12      	cmp	r5, #18
 80008e8:	f000 8092 	beq.w	8000a10 <HAL_GPIO_Init+0x170>
 80008ec:	d869      	bhi.n	80009c2 <HAL_GPIO_Init+0x122>
 80008ee:	2d11      	cmp	r5, #17
 80008f0:	f000 8088 	beq.w	8000a04 <HAL_GPIO_Init+0x164>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008f4:	2cff      	cmp	r4, #255	@ 0xff
 80008f6:	bf98      	it	ls
 80008f8:	4681      	movls	r9, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008fa:	f04f 0b0f 	mov.w	fp, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008fe:	bf88      	it	hi
 8000900:	f100 0904 	addhi.w	r9, r0, #4
 8000904:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000908:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800090c:	bf88      	it	hi
 800090e:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000910:	fa0b fa05 	lsl.w	sl, fp, r5
 8000914:	ea27 070a 	bic.w	r7, r7, sl
 8000918:	fa02 f505 	lsl.w	r5, r2, r5
 800091c:	432f      	orrs	r7, r5
 800091e:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000922:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8000926:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 800092a:	d048      	beq.n	80009be <HAL_GPIO_Init+0x11e>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800092c:	f8dc 5018 	ldr.w	r5, [ip, #24]
 8000930:	f026 0703 	bic.w	r7, r6, #3
 8000934:	f045 0501 	orr.w	r5, r5, #1
 8000938:	f8cc 5018 	str.w	r5, [ip, #24]
 800093c:	f8dc 5018 	ldr.w	r5, [ip, #24]
 8000940:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8000944:	f005 0501 	and.w	r5, r5, #1
 8000948:	9501      	str	r5, [sp, #4]
 800094a:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800094e:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000952:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000954:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000958:	68bd      	ldr	r5, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800095a:	fa0b fb0a 	lsl.w	fp, fp, sl
 800095e:	ea25 0b0b 	bic.w	fp, r5, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000962:	4d35      	ldr	r5, [pc, #212]	@ (8000a38 <HAL_GPIO_Init+0x198>)
 8000964:	42a8      	cmp	r0, r5
 8000966:	d05a      	beq.n	8000a1e <HAL_GPIO_Init+0x17e>
 8000968:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800096c:	42a8      	cmp	r0, r5
 800096e:	d058      	beq.n	8000a22 <HAL_GPIO_Init+0x182>
 8000970:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8000974:	42a8      	cmp	r0, r5
 8000976:	bf14      	ite	ne
 8000978:	2503      	movne	r5, #3
 800097a:	2502      	moveq	r5, #2
 800097c:	fa05 f50a 	lsl.w	r5, r5, sl
 8000980:	ea45 050b 	orr.w	r5, r5, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8000984:	60bd      	str	r5, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000986:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000988:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800098c:	bf14      	ite	ne
 800098e:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000990:	43a5      	biceq	r5, r4
 8000992:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000994:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000996:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800099a:	bf14      	ite	ne
 800099c:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800099e:	43a5      	biceq	r5, r4
 80009a0:	60dd      	str	r5, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 80009a2:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009a4:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80009a8:	bf14      	ite	ne
 80009aa:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009ac:	43a5      	biceq	r5, r4
 80009ae:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 80009b0:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009b2:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80009b6:	bf14      	ite	ne
 80009b8:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009ba:	43a5      	biceq	r5, r4
 80009bc:	601d      	str	r5, [r3, #0]
	position++;
 80009be:	3601      	adds	r6, #1
 80009c0:	e779      	b.n	80008b6 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 80009c2:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8000a3c <HAL_GPIO_Init+0x19c>
 80009c6:	454d      	cmp	r5, r9
 80009c8:	d008      	beq.n	80009dc <HAL_GPIO_Init+0x13c>
 80009ca:	d811      	bhi.n	80009f0 <HAL_GPIO_Init+0x150>
 80009cc:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 80009d0:	454d      	cmp	r5, r9
 80009d2:	d003      	beq.n	80009dc <HAL_GPIO_Init+0x13c>
 80009d4:	4575      	cmp	r5, lr
 80009d6:	d001      	beq.n	80009dc <HAL_GPIO_Init+0x13c>
 80009d8:	4545      	cmp	r5, r8
 80009da:	d18b      	bne.n	80008f4 <HAL_GPIO_Init+0x54>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009dc:	688a      	ldr	r2, [r1, #8]
 80009de:	b1e2      	cbz	r2, 8000a1a <HAL_GPIO_Init+0x17a>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009e0:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80009e2:	bf08      	it	eq
 80009e4:	6107      	streq	r7, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009e6:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 80009ea:	bf18      	it	ne
 80009ec:	6147      	strne	r7, [r0, #20]
 80009ee:	e781      	b.n	80008f4 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 80009f0:	f8df 904c 	ldr.w	r9, [pc, #76]	@ 8000a40 <HAL_GPIO_Init+0x1a0>
 80009f4:	454d      	cmp	r5, r9
 80009f6:	d0f1      	beq.n	80009dc <HAL_GPIO_Init+0x13c>
 80009f8:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 80009fc:	454d      	cmp	r5, r9
 80009fe:	e7ec      	b.n	80009da <HAL_GPIO_Init+0x13a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a00:	68ca      	ldr	r2, [r1, #12]
          break;
 8000a02:	e777      	b.n	80008f4 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a04:	68ca      	ldr	r2, [r1, #12]
 8000a06:	3204      	adds	r2, #4
          break;
 8000a08:	e774      	b.n	80008f4 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000a0a:	68ca      	ldr	r2, [r1, #12]
 8000a0c:	3208      	adds	r2, #8
          break;
 8000a0e:	e771      	b.n	80008f4 <HAL_GPIO_Init+0x54>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000a10:	68ca      	ldr	r2, [r1, #12]
 8000a12:	320c      	adds	r2, #12
          break;
 8000a14:	e76e      	b.n	80008f4 <HAL_GPIO_Init+0x54>
      switch (GPIO_Init->Mode)
 8000a16:	2200      	movs	r2, #0
 8000a18:	e76c      	b.n	80008f4 <HAL_GPIO_Init+0x54>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000a1a:	2204      	movs	r2, #4
 8000a1c:	e76a      	b.n	80008f4 <HAL_GPIO_Init+0x54>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a1e:	2500      	movs	r5, #0
 8000a20:	e7ac      	b.n	800097c <HAL_GPIO_Init+0xdc>
 8000a22:	2501      	movs	r5, #1
 8000a24:	e7aa      	b.n	800097c <HAL_GPIO_Init+0xdc>
 8000a26:	bf00      	nop
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	40010400 	.word	0x40010400
 8000a30:	10210000 	.word	0x10210000
 8000a34:	10110000 	.word	0x10110000
 8000a38:	40010800 	.word	0x40010800
 8000a3c:	10220000 	.word	0x10220000
 8000a40:	10310000 	.word	0x10310000

08000a44 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000a44:	6883      	ldr	r3, [r0, #8]
 8000a46:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000a48:	bf14      	ite	ne
 8000a4a:	2001      	movne	r0, #1
 8000a4c:	2000      	moveq	r0, #0
 8000a4e:	4770      	bx	lr

08000a50 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a50:	b10a      	cbz	r2, 8000a56 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a52:	6101      	str	r1, [r0, #16]
  }
}
 8000a54:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a56:	0409      	lsls	r1, r1, #16
 8000a58:	e7fb      	b.n	8000a52 <HAL_GPIO_WritePin+0x2>

08000a5a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a5a:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a5c:	ea01 0203 	and.w	r2, r1, r3
 8000a60:	ea21 0103 	bic.w	r1, r1, r3
 8000a64:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000a68:	6101      	str	r1, [r0, #16]
}
 8000a6a:	4770      	bx	lr

08000a6c <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000a6c:	4770      	bx	lr
	...

08000a70 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000a70:	4a04      	ldr	r2, [pc, #16]	@ (8000a84 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8000a72:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000a74:	6951      	ldr	r1, [r2, #20]
 8000a76:	4201      	tst	r1, r0
 8000a78:	d002      	beq.n	8000a80 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000a7a:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000a7c:	f7ff fff6 	bl	8000a6c <HAL_GPIO_EXTI_Callback>
}
 8000a80:	bd08      	pop	{r3, pc}
 8000a82:	bf00      	nop
 8000a84:	40010400 	.word	0x40010400

08000a88 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000a88:	6801      	ldr	r1, [r0, #0]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	694b      	ldr	r3, [r1, #20]
 8000a8e:	f413 6380 	ands.w	r3, r3, #1024	@ 0x400
 8000a92:	d010      	beq.n	8000ab6 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000a94:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8000a98:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8000a9a:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8000a9c:	6302      	str	r2, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000a9e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000aa2:	f880 203e 	strb.w	r2, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000aa6:	6c03      	ldr	r3, [r0, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000aa8:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	6403      	str	r3, [r0, #64]	@ 0x40

    return HAL_ERROR;
 8000ab2:	2001      	movs	r0, #1
 8000ab4:	4770      	bx	lr
  }
  return HAL_OK;
 8000ab6:	4618      	mov	r0, r3
}
 8000ab8:	4770      	bx	lr

08000aba <I2C_WaitOnFlagUntilTimeout>:
{
 8000aba:	e92d 46f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r9, sl, lr}
 8000abe:	4606      	mov	r6, r0
 8000ac0:	460f      	mov	r7, r1
 8000ac2:	4691      	mov	r9, r2
 8000ac4:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000ac6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8000aca:	6833      	ldr	r3, [r6, #0]
 8000acc:	f1ba 0f01 	cmp.w	sl, #1
 8000ad0:	bf0c      	ite	eq
 8000ad2:	695c      	ldreq	r4, [r3, #20]
 8000ad4:	699c      	ldrne	r4, [r3, #24]
 8000ad6:	ea27 0404 	bic.w	r4, r7, r4
 8000ada:	b2a4      	uxth	r4, r4
 8000adc:	fab4 f484 	clz	r4, r4
 8000ae0:	0964      	lsrs	r4, r4, #5
 8000ae2:	45a1      	cmp	r9, r4
 8000ae4:	d001      	beq.n	8000aea <I2C_WaitOnFlagUntilTimeout+0x30>
  return HAL_OK;
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	e025      	b.n	8000b36 <I2C_WaitOnFlagUntilTimeout+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 8000aea:	1c6a      	adds	r2, r5, #1
 8000aec:	d0ee      	beq.n	8000acc <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000aee:	f7ff fe49 	bl	8000784 <HAL_GetTick>
 8000af2:	9b08      	ldr	r3, [sp, #32]
 8000af4:	1ac0      	subs	r0, r0, r3
 8000af6:	42a8      	cmp	r0, r5
 8000af8:	d801      	bhi.n	8000afe <I2C_WaitOnFlagUntilTimeout+0x44>
 8000afa:	2d00      	cmp	r5, #0
 8000afc:	d1e5      	bne.n	8000aca <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8000afe:	6833      	ldr	r3, [r6, #0]
 8000b00:	f1ba 0f01 	cmp.w	sl, #1
 8000b04:	bf0c      	ite	eq
 8000b06:	695b      	ldreq	r3, [r3, #20]
 8000b08:	699b      	ldrne	r3, [r3, #24]
 8000b0a:	ea27 0303 	bic.w	r3, r7, r3
 8000b0e:	b29b      	uxth	r3, r3
 8000b10:	fab3 f383 	clz	r3, r3
 8000b14:	095b      	lsrs	r3, r3, #5
 8000b16:	4599      	cmp	r9, r3
 8000b18:	d1d7      	bne.n	8000aca <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8000b1a:	2300      	movs	r3, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8000b1c:	2220      	movs	r2, #32
          return HAL_ERROR;
 8000b1e:	2001      	movs	r0, #1
          hi2c->PreviousState     = I2C_STATE_NONE;
 8000b20:	6333      	str	r3, [r6, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8000b22:	f886 203d 	strb.w	r2, [r6, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8000b26:	f886 303e 	strb.w	r3, [r6, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8000b2a:	6c32      	ldr	r2, [r6, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000b2c:	f886 303c 	strb.w	r3, [r6, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8000b30:	f042 0220 	orr.w	r2, r2, #32
 8000b34:	6432      	str	r2, [r6, #64]	@ 0x40
}
 8000b36:	e8bd 86f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r9, sl, pc}

08000b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8000b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b3e:	4604      	mov	r4, r0
 8000b40:	460f      	mov	r7, r1
 8000b42:	4616      	mov	r6, r2
 8000b44:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000b46:	6825      	ldr	r5, [r4, #0]
 8000b48:	6968      	ldr	r0, [r5, #20]
 8000b4a:	ea27 0000 	bic.w	r0, r7, r0
 8000b4e:	b280      	uxth	r0, r0
 8000b50:	b1c0      	cbz	r0, 8000b84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000b52:	696b      	ldr	r3, [r5, #20]
 8000b54:	055a      	lsls	r2, r3, #21
 8000b56:	d517      	bpl.n	8000b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b58:	682b      	ldr	r3, [r5, #0]
      hi2c->State               = HAL_I2C_STATE_READY;
 8000b5a:	2220      	movs	r2, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000b5c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b60:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000b62:	f46f 6380 	mvn.w	r3, #1024	@ 0x400
 8000b66:	616b      	str	r3, [r5, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	6323      	str	r3, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000b6c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000b70:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000b74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b76:	f043 0304 	orr.w	r3, r3, #4
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000b7a:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000b7c:	2300      	movs	r3, #0
      return HAL_ERROR;
 8000b7e:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 8000b80:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8000b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000b88:	1c73      	adds	r3, r6, #1
 8000b8a:	d0dd      	beq.n	8000b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000b8c:	f7ff fdfa 	bl	8000784 <HAL_GetTick>
 8000b90:	eba0 0008 	sub.w	r0, r0, r8
 8000b94:	42b0      	cmp	r0, r6
 8000b96:	d801      	bhi.n	8000b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
 8000b98:	2e00      	cmp	r6, #0
 8000b9a:	d1d4      	bne.n	8000b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8000b9c:	6823      	ldr	r3, [r4, #0]
 8000b9e:	695a      	ldr	r2, [r3, #20]
 8000ba0:	ea27 0202 	bic.w	r2, r7, r2
 8000ba4:	b292      	uxth	r2, r2
 8000ba6:	2a00      	cmp	r2, #0
 8000ba8:	d0cd      	beq.n	8000b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000baa:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8000bac:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000bae:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000bb0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000bb4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000bb8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	e7dd      	b.n	8000b7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x40>

08000bbe <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000bbe:	b570      	push	{r4, r5, r6, lr}
 8000bc0:	4604      	mov	r4, r0
 8000bc2:	460d      	mov	r5, r1
 8000bc4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000bc6:	6823      	ldr	r3, [r4, #0]
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	061b      	lsls	r3, r3, #24
 8000bcc:	d501      	bpl.n	8000bd2 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000bce:	2000      	movs	r0, #0
 8000bd0:	e01e      	b.n	8000c10 <I2C_WaitOnTXEFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f7ff ff58 	bl	8000a88 <I2C_IsAcknowledgeFailed>
 8000bd8:	b9c8      	cbnz	r0, 8000c0e <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000bda:	1c6a      	adds	r2, r5, #1
 8000bdc:	d0f3      	beq.n	8000bc6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000bde:	f7ff fdd1 	bl	8000784 <HAL_GetTick>
 8000be2:	1b80      	subs	r0, r0, r6
 8000be4:	42a8      	cmp	r0, r5
 8000be6:	d801      	bhi.n	8000bec <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d1ec      	bne.n	8000bc6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8000bec:	6823      	ldr	r3, [r4, #0]
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	f013 0380 	ands.w	r3, r3, #128	@ 0x80
 8000bf4:	d1e7      	bne.n	8000bc6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8000bf6:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000bf8:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000bfa:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000bfe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000c02:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000c04:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000c08:	f042 0220 	orr.w	r2, r2, #32
 8000c0c:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000c0e:	2001      	movs	r0, #1
}
 8000c10:	bd70      	pop	{r4, r5, r6, pc}

08000c12 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000c12:	b570      	push	{r4, r5, r6, lr}
 8000c14:	4604      	mov	r4, r0
 8000c16:	460d      	mov	r5, r1
 8000c18:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000c1a:	6823      	ldr	r3, [r4, #0]
 8000c1c:	695b      	ldr	r3, [r3, #20]
 8000c1e:	075b      	lsls	r3, r3, #29
 8000c20:	d501      	bpl.n	8000c26 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000c22:	2000      	movs	r0, #0
 8000c24:	e01e      	b.n	8000c64 <I2C_WaitOnBTFFlagUntilTimeout+0x52>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000c26:	4620      	mov	r0, r4
 8000c28:	f7ff ff2e 	bl	8000a88 <I2C_IsAcknowledgeFailed>
 8000c2c:	b9c8      	cbnz	r0, 8000c62 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8000c2e:	1c6a      	adds	r2, r5, #1
 8000c30:	d0f3      	beq.n	8000c1a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000c32:	f7ff fda7 	bl	8000784 <HAL_GetTick>
 8000c36:	1b80      	subs	r0, r0, r6
 8000c38:	42a8      	cmp	r0, r5
 8000c3a:	d801      	bhi.n	8000c40 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000c3c:	2d00      	cmp	r5, #0
 8000c3e:	d1ec      	bne.n	8000c1a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8000c40:	6823      	ldr	r3, [r4, #0]
 8000c42:	695b      	ldr	r3, [r3, #20]
 8000c44:	f013 0304 	ands.w	r3, r3, #4
 8000c48:	d1e7      	bne.n	8000c1a <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->State               = HAL_I2C_STATE_READY;
 8000c4a:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8000c4c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8000c4e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000c52:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000c56:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8000c58:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000c5c:	f042 0220 	orr.w	r2, r2, #32
 8000c60:	6422      	str	r2, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000c62:	2001      	movs	r0, #1
}
 8000c64:	bd70      	pop	{r4, r5, r6, pc}
	...

08000c68 <HAL_I2C_Init>:
{
 8000c68:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	b908      	cbnz	r0, 8000c72 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000c6e:	2001      	movs	r0, #1
}
 8000c70:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000c72:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8000c76:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8000c7a:	b91b      	cbnz	r3, 8000c84 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8000c7c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8000c80:	f7ff fc76 	bl	8000570 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000c84:	2324      	movs	r3, #36	@ 0x24
 8000c86:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	f022 0201 	bic.w	r2, r2, #1
 8000c92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000c9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000ca2:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000ca4:	f000 fbc0 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000ca8:	4b3f      	ldr	r3, [pc, #252]	@ (8000da8 <HAL_I2C_Init+0x140>)
 8000caa:	6865      	ldr	r5, [r4, #4]
 8000cac:	429d      	cmp	r5, r3
 8000cae:	bf94      	ite	ls
 8000cb0:	4b3e      	ldrls	r3, [pc, #248]	@ (8000dac <HAL_I2C_Init+0x144>)
 8000cb2:	4b3f      	ldrhi	r3, [pc, #252]	@ (8000db0 <HAL_I2C_Init+0x148>)
 8000cb4:	4298      	cmp	r0, r3
 8000cb6:	bf8c      	ite	hi
 8000cb8:	2300      	movhi	r3, #0
 8000cba:	2301      	movls	r3, #1
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d1d6      	bne.n	8000c6e <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cc0:	4e39      	ldr	r6, [pc, #228]	@ (8000da8 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8000cc2:	4b3c      	ldr	r3, [pc, #240]	@ (8000db4 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cc4:	42b5      	cmp	r5, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8000cc6:	fbb0 f3f3 	udiv	r3, r0, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cca:	bf88      	it	hi
 8000ccc:	f44f 7696 	movhi.w	r6, #300	@ 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000cd0:	6822      	ldr	r2, [r4, #0]
 8000cd2:	6851      	ldr	r1, [r2, #4]
 8000cd4:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8000cd8:	ea41 0103 	orr.w	r1, r1, r3
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cdc:	bf82      	ittt	hi
 8000cde:	4373      	mulhi	r3, r6
 8000ce0:	f44f 767a 	movhi.w	r6, #1000	@ 0x3e8
 8000ce4:	fbb3 f3f6 	udivhi	r3, r3, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000ce8:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000cea:	6a11      	ldr	r1, [r2, #32]
 8000cec:	3301      	adds	r3, #1
 8000cee:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8000cf2:	430b      	orrs	r3, r1
 8000cf4:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000cf6:	69d1      	ldr	r1, [r2, #28]
 8000cf8:	1e43      	subs	r3, r0, #1
 8000cfa:	482b      	ldr	r0, [pc, #172]	@ (8000da8 <HAL_I2C_Init+0x140>)
 8000cfc:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8000d00:	4285      	cmp	r5, r0
 8000d02:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000d06:	d832      	bhi.n	8000d6e <HAL_I2C_Init+0x106>
 8000d08:	006d      	lsls	r5, r5, #1
 8000d0a:	fbb3 f3f5 	udiv	r3, r3, r5
 8000d0e:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8000d12:	3301      	adds	r3, #1
 8000d14:	4203      	tst	r3, r0
 8000d16:	d042      	beq.n	8000d9e <HAL_I2C_Init+0x136>
 8000d18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d1c:	4319      	orrs	r1, r3
 8000d1e:	61d1      	str	r1, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000d20:	6811      	ldr	r1, [r2, #0]
 8000d22:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8000d26:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8000d2a:	4303      	orrs	r3, r0
 8000d2c:	430b      	orrs	r3, r1
 8000d2e:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8000d30:	6891      	ldr	r1, [r2, #8]
 8000d32:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8000d36:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 8000d3a:	4303      	orrs	r3, r0
 8000d3c:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000d40:	430b      	orrs	r3, r1
 8000d42:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8000d44:	68d1      	ldr	r1, [r2, #12]
 8000d46:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8000d4a:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8000d4e:	4303      	orrs	r3, r0
 8000d50:	430b      	orrs	r3, r1
 8000d52:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8000d54:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d56:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8000d58:	f043 0301 	orr.w	r3, r3, #1
 8000d5c:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8000d5e:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d60:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8000d62:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8000d66:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000d68:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
  return HAL_OK;
 8000d6c:	e780      	b.n	8000c70 <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000d6e:	68a0      	ldr	r0, [r4, #8]
 8000d70:	b950      	cbnz	r0, 8000d88 <HAL_I2C_Init+0x120>
 8000d72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000d76:	fbb3 f3f5 	udiv	r3, r3, r5
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d80:	b17b      	cbz	r3, 8000da2 <HAL_I2C_Init+0x13a>
 8000d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d86:	e7c9      	b.n	8000d1c <HAL_I2C_Init+0xb4>
 8000d88:	2019      	movs	r0, #25
 8000d8a:	4368      	muls	r0, r5
 8000d8c:	fbb3 f3f0 	udiv	r3, r3, r0
 8000d90:	3301      	adds	r3, #1
 8000d92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d96:	b123      	cbz	r3, 8000da2 <HAL_I2C_Init+0x13a>
 8000d98:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d9c:	e7be      	b.n	8000d1c <HAL_I2C_Init+0xb4>
 8000d9e:	2304      	movs	r3, #4
 8000da0:	e7bc      	b.n	8000d1c <HAL_I2C_Init+0xb4>
 8000da2:	2301      	movs	r3, #1
 8000da4:	e7ba      	b.n	8000d1c <HAL_I2C_Init+0xb4>
 8000da6:	bf00      	nop
 8000da8:	000186a0 	.word	0x000186a0
 8000dac:	001e847f 	.word	0x001e847f
 8000db0:	003d08ff 	.word	0x003d08ff
 8000db4:	000f4240 	.word	0x000f4240

08000db8 <HAL_I2C_Master_Transmit>:
{
 8000db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000dbc:	4604      	mov	r4, r0
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	460d      	mov	r5, r1
 8000dc4:	4691      	mov	r9, r2
 8000dc6:	9f0c      	ldr	r7, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8000dc8:	f7ff fcdc 	bl	8000784 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dcc:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
  uint32_t tickstart = HAL_GetTick();
 8000dd0:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dd2:	2b20      	cmp	r3, #32
 8000dd4:	d004      	beq.n	8000de0 <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 8000dd6:	2502      	movs	r5, #2
}
 8000dd8:	4628      	mov	r0, r5
 8000dda:	b005      	add	sp, #20
 8000ddc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8000de0:	9000      	str	r0, [sp, #0]
 8000de2:	2319      	movs	r3, #25
 8000de4:	2201      	movs	r2, #1
 8000de6:	4620      	mov	r0, r4
 8000de8:	495c      	ldr	r1, [pc, #368]	@ (8000f5c <HAL_I2C_Master_Transmit+0x1a4>)
 8000dea:	f7ff fe66 	bl	8000aba <I2C_WaitOnFlagUntilTimeout>
 8000dee:	2800      	cmp	r0, #0
 8000df0:	d1f1      	bne.n	8000dd6 <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 8000df2:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d0ed      	beq.n	8000dd6 <HAL_I2C_Master_Transmit+0x1e>
 8000dfa:	2301      	movs	r3, #1
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000dfc:	6821      	ldr	r1, [r4, #0]
    __HAL_LOCK(hi2c);
 8000dfe:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8000e02:	680b      	ldr	r3, [r1, #0]
 8000e04:	07da      	lsls	r2, r3, #31
      __HAL_I2C_ENABLE(hi2c);
 8000e06:	bf5e      	ittt	pl
 8000e08:	680b      	ldrpl	r3, [r1, #0]
 8000e0a:	f043 0301 	orrpl.w	r3, r3, #1
 8000e0e:	600b      	strpl	r3, [r1, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8000e10:	680b      	ldr	r3, [r1, #0]
 8000e12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000e16:	600b      	str	r3, [r1, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8000e18:	2321      	movs	r3, #33	@ 0x21
 8000e1a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8000e1e:	2310      	movs	r3, #16
 8000e20:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8000e24:	2300      	movs	r3, #0
 8000e26:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8000e28:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8000e2c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->pBuffPtr    = pData;
 8000e2e:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8000e32:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8000e34:	4b4a      	ldr	r3, [pc, #296]	@ (8000f60 <HAL_I2C_Master_Transmit+0x1a8>)
 8000e36:	62e3      	str	r3, [r4, #44]	@ 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8000e38:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8000e3a:	2b08      	cmp	r3, #8
 8000e3c:	d004      	beq.n	8000e48 <HAL_I2C_Master_Transmit+0x90>
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d002      	beq.n	8000e48 <HAL_I2C_Master_Transmit+0x90>
 8000e42:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8000e46:	d104      	bne.n	8000e52 <HAL_I2C_Master_Transmit+0x9a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8000e48:	680b      	ldr	r3, [r1, #0]
 8000e4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e4e:	600b      	str	r3, [r1, #0]
 8000e50:	e002      	b.n	8000e58 <HAL_I2C_Master_Transmit+0xa0>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8000e52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000e54:	2b12      	cmp	r3, #18
 8000e56:	d0f7      	beq.n	8000e48 <HAL_I2C_Master_Transmit+0x90>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8000e60:	4620      	mov	r0, r4
 8000e62:	9600      	str	r6, [sp, #0]
 8000e64:	f7ff fe29 	bl	8000aba <I2C_WaitOnFlagUntilTimeout>
 8000e68:	6822      	ldr	r2, [r4, #0]
 8000e6a:	b140      	cbz	r0, 8000e7e <HAL_I2C_Master_Transmit+0xc6>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8000e6c:	6813      	ldr	r3, [r2, #0]
 8000e6e:	05db      	lsls	r3, r3, #23
 8000e70:	d401      	bmi.n	8000e76 <HAL_I2C_Master_Transmit+0xbe>
      return HAL_ERROR;
 8000e72:	2501      	movs	r5, #1
 8000e74:	e7b0      	b.n	8000dd8 <HAL_I2C_Master_Transmit+0x20>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8000e76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e7a:	6423      	str	r3, [r4, #64]	@ 0x40
 8000e7c:	e7f9      	b.n	8000e72 <HAL_I2C_Master_Transmit+0xba>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e7e:	6923      	ldr	r3, [r4, #16]
 8000e80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000e84:	d121      	bne.n	8000eca <HAL_I2C_Master_Transmit+0x112>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8000e86:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8000e8a:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8000e8c:	4633      	mov	r3, r6
 8000e8e:	463a      	mov	r2, r7
 8000e90:	4620      	mov	r0, r4
 8000e92:	4934      	ldr	r1, [pc, #208]	@ (8000f64 <HAL_I2C_Master_Transmit+0x1ac>)
 8000e94:	f7ff fe51 	bl	8000b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000e98:	4605      	mov	r5, r0
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	d1e9      	bne.n	8000e72 <HAL_I2C_Master_Transmit+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	9003      	str	r0, [sp, #12]
 8000ea2:	695a      	ldr	r2, [r3, #20]
 8000ea4:	9203      	str	r2, [sp, #12]
 8000ea6:	699b      	ldr	r3, [r3, #24]
 8000ea8:	9303      	str	r3, [sp, #12]
 8000eaa:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8000eac:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000eae:	b9f3      	cbnz	r3, 8000eee <HAL_I2C_Master_Transmit+0x136>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000eb0:	6821      	ldr	r1, [r4, #0]
 8000eb2:	680a      	ldr	r2, [r1, #0]
 8000eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000eb8:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8000eba:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8000ebc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8000ec0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ec4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 8000ec8:	e786      	b.n	8000dd8 <HAL_I2C_Master_Transmit+0x20>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8000eca:	11eb      	asrs	r3, r5, #7
 8000ecc:	f003 0306 	and.w	r3, r3, #6
 8000ed0:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000ed4:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8000ed6:	4620      	mov	r0, r4
 8000ed8:	4633      	mov	r3, r6
 8000eda:	463a      	mov	r2, r7
 8000edc:	4922      	ldr	r1, [pc, #136]	@ (8000f68 <HAL_I2C_Master_Transmit+0x1b0>)
 8000ede:	f7ff fe2c 	bl	8000b3a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8000ee2:	2800      	cmp	r0, #0
 8000ee4:	d1c5      	bne.n	8000e72 <HAL_I2C_Master_Transmit+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8000ee6:	6823      	ldr	r3, [r4, #0]
 8000ee8:	b2ed      	uxtb	r5, r5
 8000eea:	611d      	str	r5, [r3, #16]
 8000eec:	e7ce      	b.n	8000e8c <HAL_I2C_Master_Transmit+0xd4>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000eee:	4632      	mov	r2, r6
 8000ef0:	4639      	mov	r1, r7
 8000ef2:	4620      	mov	r0, r4
 8000ef4:	f7ff fe63 	bl	8000bbe <I2C_WaitOnTXEFlagUntilTimeout>
 8000ef8:	b140      	cbz	r0, 8000f0c <HAL_I2C_Master_Transmit+0x154>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8000efa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000efc:	2b04      	cmp	r3, #4
 8000efe:	d1b8      	bne.n	8000e72 <HAL_I2C_Master_Transmit+0xba>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000f00:	6822      	ldr	r2, [r4, #0]
 8000f02:	6813      	ldr	r3, [r2, #0]
 8000f04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	e7b2      	b.n	8000e72 <HAL_I2C_Master_Transmit+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f0c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000f0e:	6820      	ldr	r0, [r4, #0]
 8000f10:	461a      	mov	r2, r3
 8000f12:	f812 1b01 	ldrb.w	r1, [r2], #1
 8000f16:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8000f18:	6262      	str	r2, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8000f1a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000f1c:	3a01      	subs	r2, #1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	8562      	strh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8000f22:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f24:	f8d0 c014 	ldr.w	ip, [r0, #20]
      hi2c->XferSize--;
 8000f28:	1e51      	subs	r1, r2, #1
 8000f2a:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f2c:	f01c 0f04 	tst.w	ip, #4
      hi2c->XferSize--;
 8000f30:	8521      	strh	r1, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8000f32:	d00a      	beq.n	8000f4a <HAL_I2C_Master_Transmit+0x192>
 8000f34:	b149      	cbz	r1, 8000f4a <HAL_I2C_Master_Transmit+0x192>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f36:	7859      	ldrb	r1, [r3, #1]
        hi2c->pBuffPtr++;
 8000f38:	3302      	adds	r3, #2
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8000f3a:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 8000f3c:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8000f3e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8000f40:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8000f42:	3b01      	subs	r3, #1
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	8563      	strh	r3, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8000f48:	8522      	strh	r2, [r4, #40]	@ 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f4a:	4632      	mov	r2, r6
 8000f4c:	4639      	mov	r1, r7
 8000f4e:	4620      	mov	r0, r4
 8000f50:	f7ff fe5f 	bl	8000c12 <I2C_WaitOnBTFFlagUntilTimeout>
 8000f54:	2800      	cmp	r0, #0
 8000f56:	d0a9      	beq.n	8000eac <HAL_I2C_Master_Transmit+0xf4>
 8000f58:	e7cf      	b.n	8000efa <HAL_I2C_Master_Transmit+0x142>
 8000f5a:	bf00      	nop
 8000f5c:	00100002 	.word	0x00100002
 8000f60:	ffff0000 	.word	0xffff0000
 8000f64:	00010002 	.word	0x00010002
 8000f68:	00010008 	.word	0x00010008

08000f6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f6c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f70:	4605      	mov	r5, r0
 8000f72:	b338      	cbz	r0, 8000fc4 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f74:	6803      	ldr	r3, [r0, #0]
 8000f76:	07db      	lsls	r3, r3, #31
 8000f78:	d410      	bmi.n	8000f9c <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f7a:	682b      	ldr	r3, [r5, #0]
 8000f7c:	079f      	lsls	r7, r3, #30
 8000f7e:	d45e      	bmi.n	800103e <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f80:	682b      	ldr	r3, [r5, #0]
 8000f82:	0719      	lsls	r1, r3, #28
 8000f84:	f100 8095 	bmi.w	80010b2 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f88:	682b      	ldr	r3, [r5, #0]
 8000f8a:	075a      	lsls	r2, r3, #29
 8000f8c:	f100 80c1 	bmi.w	8001112 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f90:	69eb      	ldr	r3, [r5, #28]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f040 812c 	bne.w	80011f0 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8000f98:	2000      	movs	r0, #0
 8000f9a:	e029      	b.n	8000ff0 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f9c:	4c90      	ldr	r4, [pc, #576]	@ (80011e0 <HAL_RCC_OscConfig+0x274>)
 8000f9e:	6863      	ldr	r3, [r4, #4]
 8000fa0:	f003 030c 	and.w	r3, r3, #12
 8000fa4:	2b04      	cmp	r3, #4
 8000fa6:	d007      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fa8:	6863      	ldr	r3, [r4, #4]
 8000faa:	f003 030c 	and.w	r3, r3, #12
 8000fae:	2b08      	cmp	r3, #8
 8000fb0:	d10a      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x5c>
 8000fb2:	6863      	ldr	r3, [r4, #4]
 8000fb4:	03de      	lsls	r6, r3, #15
 8000fb6:	d507      	bpl.n	8000fc8 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb8:	6823      	ldr	r3, [r4, #0]
 8000fba:	039c      	lsls	r4, r3, #14
 8000fbc:	d5dd      	bpl.n	8000f7a <HAL_RCC_OscConfig+0xe>
 8000fbe:	686b      	ldr	r3, [r5, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1da      	bne.n	8000f7a <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	e013      	b.n	8000ff0 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fc8:	686b      	ldr	r3, [r5, #4]
 8000fca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fce:	d112      	bne.n	8000ff6 <HAL_RCC_OscConfig+0x8a>
 8000fd0:	6823      	ldr	r3, [r4, #0]
 8000fd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fd6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fbd4 	bl	8000784 <HAL_GetTick>
 8000fdc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fde:	6823      	ldr	r3, [r4, #0]
 8000fe0:	0398      	lsls	r0, r3, #14
 8000fe2:	d4ca      	bmi.n	8000f7a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe4:	f7ff fbce 	bl	8000784 <HAL_GetTick>
 8000fe8:	1b80      	subs	r0, r0, r6
 8000fea:	2864      	cmp	r0, #100	@ 0x64
 8000fec:	d9f7      	bls.n	8000fde <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8000fee:	2003      	movs	r0, #3
}
 8000ff0:	b002      	add	sp, #8
 8000ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ff6:	b99b      	cbnz	r3, 8001020 <HAL_RCC_OscConfig+0xb4>
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ffe:	6023      	str	r3, [r4, #0]
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001006:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001008:	f7ff fbbc 	bl	8000784 <HAL_GetTick>
 800100c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800100e:	6823      	ldr	r3, [r4, #0]
 8001010:	0399      	lsls	r1, r3, #14
 8001012:	d5b2      	bpl.n	8000f7a <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001014:	f7ff fbb6 	bl	8000784 <HAL_GetTick>
 8001018:	1b80      	subs	r0, r0, r6
 800101a:	2864      	cmp	r0, #100	@ 0x64
 800101c:	d9f7      	bls.n	800100e <HAL_RCC_OscConfig+0xa2>
 800101e:	e7e6      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001024:	6823      	ldr	r3, [r4, #0]
 8001026:	d103      	bne.n	8001030 <HAL_RCC_OscConfig+0xc4>
 8001028:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800102c:	6023      	str	r3, [r4, #0]
 800102e:	e7cf      	b.n	8000fd0 <HAL_RCC_OscConfig+0x64>
 8001030:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001034:	6023      	str	r3, [r4, #0]
 8001036:	6823      	ldr	r3, [r4, #0]
 8001038:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800103c:	e7cb      	b.n	8000fd6 <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800103e:	4c68      	ldr	r4, [pc, #416]	@ (80011e0 <HAL_RCC_OscConfig+0x274>)
 8001040:	6863      	ldr	r3, [r4, #4]
 8001042:	f013 0f0c 	tst.w	r3, #12
 8001046:	d007      	beq.n	8001058 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001048:	6863      	ldr	r3, [r4, #4]
 800104a:	f003 030c 	and.w	r3, r3, #12
 800104e:	2b08      	cmp	r3, #8
 8001050:	d110      	bne.n	8001074 <HAL_RCC_OscConfig+0x108>
 8001052:	6863      	ldr	r3, [r4, #4]
 8001054:	03da      	lsls	r2, r3, #15
 8001056:	d40d      	bmi.n	8001074 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	079b      	lsls	r3, r3, #30
 800105c:	d502      	bpl.n	8001064 <HAL_RCC_OscConfig+0xf8>
 800105e:	692b      	ldr	r3, [r5, #16]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d1af      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001064:	6823      	ldr	r3, [r4, #0]
 8001066:	696a      	ldr	r2, [r5, #20]
 8001068:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800106c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001070:	6023      	str	r3, [r4, #0]
 8001072:	e785      	b.n	8000f80 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001074:	692a      	ldr	r2, [r5, #16]
 8001076:	4b5b      	ldr	r3, [pc, #364]	@ (80011e4 <HAL_RCC_OscConfig+0x278>)
 8001078:	b16a      	cbz	r2, 8001096 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800107a:	2201      	movs	r2, #1
 800107c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800107e:	f7ff fb81 	bl	8000784 <HAL_GetTick>
 8001082:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001084:	6823      	ldr	r3, [r4, #0]
 8001086:	079f      	lsls	r7, r3, #30
 8001088:	d4ec      	bmi.n	8001064 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800108a:	f7ff fb7b 	bl	8000784 <HAL_GetTick>
 800108e:	1b80      	subs	r0, r0, r6
 8001090:	2802      	cmp	r0, #2
 8001092:	d9f7      	bls.n	8001084 <HAL_RCC_OscConfig+0x118>
 8001094:	e7ab      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8001096:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001098:	f7ff fb74 	bl	8000784 <HAL_GetTick>
 800109c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	0798      	lsls	r0, r3, #30
 80010a2:	f57f af6d 	bpl.w	8000f80 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010a6:	f7ff fb6d 	bl	8000784 <HAL_GetTick>
 80010aa:	1b80      	subs	r0, r0, r6
 80010ac:	2802      	cmp	r0, #2
 80010ae:	d9f6      	bls.n	800109e <HAL_RCC_OscConfig+0x132>
 80010b0:	e79d      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010b2:	69aa      	ldr	r2, [r5, #24]
 80010b4:	4e4a      	ldr	r6, [pc, #296]	@ (80011e0 <HAL_RCC_OscConfig+0x274>)
 80010b6:	4b4b      	ldr	r3, [pc, #300]	@ (80011e4 <HAL_RCC_OscConfig+0x278>)
 80010b8:	b1e2      	cbz	r2, 80010f4 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80010ba:	2201      	movs	r2, #1
 80010bc:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80010c0:	f7ff fb60 	bl	8000784 <HAL_GetTick>
 80010c4:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010c6:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80010c8:	079b      	lsls	r3, r3, #30
 80010ca:	d50d      	bpl.n	80010e8 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80010cc:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80010d0:	4b45      	ldr	r3, [pc, #276]	@ (80011e8 <HAL_RCC_OscConfig+0x27c>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80010d8:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80010da:	bf00      	nop
  }
  while (Delay --);
 80010dc:	9b01      	ldr	r3, [sp, #4]
 80010de:	1e5a      	subs	r2, r3, #1
 80010e0:	9201      	str	r2, [sp, #4]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d1f9      	bne.n	80010da <HAL_RCC_OscConfig+0x16e>
 80010e6:	e74f      	b.n	8000f88 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010e8:	f7ff fb4c 	bl	8000784 <HAL_GetTick>
 80010ec:	1b00      	subs	r0, r0, r4
 80010ee:	2802      	cmp	r0, #2
 80010f0:	d9e9      	bls.n	80010c6 <HAL_RCC_OscConfig+0x15a>
 80010f2:	e77c      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 80010f4:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80010f8:	f7ff fb44 	bl	8000784 <HAL_GetTick>
 80010fc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010fe:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8001100:	079f      	lsls	r7, r3, #30
 8001102:	f57f af41 	bpl.w	8000f88 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001106:	f7ff fb3d 	bl	8000784 <HAL_GetTick>
 800110a:	1b00      	subs	r0, r0, r4
 800110c:	2802      	cmp	r0, #2
 800110e:	d9f6      	bls.n	80010fe <HAL_RCC_OscConfig+0x192>
 8001110:	e76d      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001112:	4c33      	ldr	r4, [pc, #204]	@ (80011e0 <HAL_RCC_OscConfig+0x274>)
 8001114:	69e3      	ldr	r3, [r4, #28]
 8001116:	00d8      	lsls	r0, r3, #3
 8001118:	d424      	bmi.n	8001164 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 800111a:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800111c:	69e3      	ldr	r3, [r4, #28]
 800111e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001122:	61e3      	str	r3, [r4, #28]
 8001124:	69e3      	ldr	r3, [r4, #28]
 8001126:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800112e:	4e2f      	ldr	r6, [pc, #188]	@ (80011ec <HAL_RCC_OscConfig+0x280>)
 8001130:	6833      	ldr	r3, [r6, #0]
 8001132:	05d9      	lsls	r1, r3, #23
 8001134:	d518      	bpl.n	8001168 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001136:	68eb      	ldr	r3, [r5, #12]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d126      	bne.n	800118a <HAL_RCC_OscConfig+0x21e>
 800113c:	6a23      	ldr	r3, [r4, #32]
 800113e:	f043 0301 	orr.w	r3, r3, #1
 8001142:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001144:	f7ff fb1e 	bl	8000784 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001148:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800114c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800114e:	6a23      	ldr	r3, [r4, #32]
 8001150:	079b      	lsls	r3, r3, #30
 8001152:	d53f      	bpl.n	80011d4 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8001154:	2f00      	cmp	r7, #0
 8001156:	f43f af1b 	beq.w	8000f90 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800115a:	69e3      	ldr	r3, [r4, #28]
 800115c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001160:	61e3      	str	r3, [r4, #28]
 8001162:	e715      	b.n	8000f90 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001164:	2700      	movs	r7, #0
 8001166:	e7e2      	b.n	800112e <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001168:	6833      	ldr	r3, [r6, #0]
 800116a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800116e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001170:	f7ff fb08 	bl	8000784 <HAL_GetTick>
 8001174:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001176:	6833      	ldr	r3, [r6, #0]
 8001178:	05da      	lsls	r2, r3, #23
 800117a:	d4dc      	bmi.n	8001136 <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800117c:	f7ff fb02 	bl	8000784 <HAL_GetTick>
 8001180:	eba0 0008 	sub.w	r0, r0, r8
 8001184:	2864      	cmp	r0, #100	@ 0x64
 8001186:	d9f6      	bls.n	8001176 <HAL_RCC_OscConfig+0x20a>
 8001188:	e731      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800118a:	b9ab      	cbnz	r3, 80011b8 <HAL_RCC_OscConfig+0x24c>
 800118c:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118e:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001192:	f023 0301 	bic.w	r3, r3, #1
 8001196:	6223      	str	r3, [r4, #32]
 8001198:	6a23      	ldr	r3, [r4, #32]
 800119a:	f023 0304 	bic.w	r3, r3, #4
 800119e:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80011a0:	f7ff faf0 	bl	8000784 <HAL_GetTick>
 80011a4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a6:	6a23      	ldr	r3, [r4, #32]
 80011a8:	0798      	lsls	r0, r3, #30
 80011aa:	d5d3      	bpl.n	8001154 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ac:	f7ff faea 	bl	8000784 <HAL_GetTick>
 80011b0:	1b80      	subs	r0, r0, r6
 80011b2:	4540      	cmp	r0, r8
 80011b4:	d9f7      	bls.n	80011a6 <HAL_RCC_OscConfig+0x23a>
 80011b6:	e71a      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011b8:	2b05      	cmp	r3, #5
 80011ba:	6a23      	ldr	r3, [r4, #32]
 80011bc:	d103      	bne.n	80011c6 <HAL_RCC_OscConfig+0x25a>
 80011be:	f043 0304 	orr.w	r3, r3, #4
 80011c2:	6223      	str	r3, [r4, #32]
 80011c4:	e7ba      	b.n	800113c <HAL_RCC_OscConfig+0x1d0>
 80011c6:	f023 0301 	bic.w	r3, r3, #1
 80011ca:	6223      	str	r3, [r4, #32]
 80011cc:	6a23      	ldr	r3, [r4, #32]
 80011ce:	f023 0304 	bic.w	r3, r3, #4
 80011d2:	e7b6      	b.n	8001142 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011d4:	f7ff fad6 	bl	8000784 <HAL_GetTick>
 80011d8:	1b80      	subs	r0, r0, r6
 80011da:	4540      	cmp	r0, r8
 80011dc:	d9b7      	bls.n	800114e <HAL_RCC_OscConfig+0x1e2>
 80011de:	e706      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
 80011e0:	40021000 	.word	0x40021000
 80011e4:	42420000 	.word	0x42420000
 80011e8:	20000004 	.word	0x20000004
 80011ec:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011f0:	4c2a      	ldr	r4, [pc, #168]	@ (800129c <HAL_RCC_OscConfig+0x330>)
 80011f2:	6862      	ldr	r2, [r4, #4]
 80011f4:	f002 020c 	and.w	r2, r2, #12
 80011f8:	2a08      	cmp	r2, #8
 80011fa:	d03e      	beq.n	800127a <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011fc:	2200      	movs	r2, #0
 80011fe:	2b02      	cmp	r3, #2
 8001200:	4b27      	ldr	r3, [pc, #156]	@ (80012a0 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 8001202:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001204:	d12c      	bne.n	8001260 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8001206:	f7ff fabd 	bl	8000784 <HAL_GetTick>
 800120a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800120c:	6823      	ldr	r3, [r4, #0]
 800120e:	0199      	lsls	r1, r3, #6
 8001210:	d420      	bmi.n	8001254 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001212:	6a2b      	ldr	r3, [r5, #32]
 8001214:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001218:	d105      	bne.n	8001226 <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800121a:	6862      	ldr	r2, [r4, #4]
 800121c:	68a9      	ldr	r1, [r5, #8]
 800121e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8001222:	430a      	orrs	r2, r1
 8001224:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001226:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 8001228:	6862      	ldr	r2, [r4, #4]
 800122a:	430b      	orrs	r3, r1
 800122c:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8001230:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8001232:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001234:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001236:	4b1a      	ldr	r3, [pc, #104]	@ (80012a0 <HAL_RCC_OscConfig+0x334>)
 8001238:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800123a:	f7ff faa3 	bl	8000784 <HAL_GetTick>
 800123e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001240:	6823      	ldr	r3, [r4, #0]
 8001242:	019a      	lsls	r2, r3, #6
 8001244:	f53f aea8 	bmi.w	8000f98 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001248:	f7ff fa9c 	bl	8000784 <HAL_GetTick>
 800124c:	1b40      	subs	r0, r0, r5
 800124e:	2802      	cmp	r0, #2
 8001250:	d9f6      	bls.n	8001240 <HAL_RCC_OscConfig+0x2d4>
 8001252:	e6cc      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001254:	f7ff fa96 	bl	8000784 <HAL_GetTick>
 8001258:	1b80      	subs	r0, r0, r6
 800125a:	2802      	cmp	r0, #2
 800125c:	d9d6      	bls.n	800120c <HAL_RCC_OscConfig+0x2a0>
 800125e:	e6c6      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001260:	f7ff fa90 	bl	8000784 <HAL_GetTick>
 8001264:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001266:	6823      	ldr	r3, [r4, #0]
 8001268:	019b      	lsls	r3, r3, #6
 800126a:	f57f ae95 	bpl.w	8000f98 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126e:	f7ff fa89 	bl	8000784 <HAL_GetTick>
 8001272:	1b40      	subs	r0, r0, r5
 8001274:	2802      	cmp	r0, #2
 8001276:	d9f6      	bls.n	8001266 <HAL_RCC_OscConfig+0x2fa>
 8001278:	e6b9      	b.n	8000fee <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800127a:	2b01      	cmp	r3, #1
 800127c:	f43f aea2 	beq.w	8000fc4 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8001280:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001282:	6a2b      	ldr	r3, [r5, #32]
 8001284:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8001288:	429a      	cmp	r2, r3
 800128a:	f47f ae9b 	bne.w	8000fc4 <HAL_RCC_OscConfig+0x58>
 800128e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001290:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001294:	1ac0      	subs	r0, r0, r3
 8001296:	bf18      	it	ne
 8001298:	2001      	movne	r0, #1
 800129a:	e6a9      	b.n	8000ff0 <HAL_RCC_OscConfig+0x84>
 800129c:	40021000 	.word	0x40021000
 80012a0:	42420000 	.word	0x42420000

080012a4 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80012a4:	4a0d      	ldr	r2, [pc, #52]	@ (80012dc <HAL_RCC_GetSysClockFreq+0x38>)
 80012a6:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80012a8:	f003 010c 	and.w	r1, r3, #12
 80012ac:	2908      	cmp	r1, #8
 80012ae:	d112      	bne.n	80012d6 <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012b0:	480b      	ldr	r0, [pc, #44]	@ (80012e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80012b2:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012b6:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012b8:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80012ba:	d509      	bpl.n	80012d0 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012bc:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012be:	4a09      	ldr	r2, [pc, #36]	@ (80012e4 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012c0:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012c4:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80012c6:	4a08      	ldr	r2, [pc, #32]	@ (80012e8 <HAL_RCC_GetSysClockFreq+0x44>)
 80012c8:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80012ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80012ce:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_RCC_GetSysClockFreq+0x48>)
 80012d2:	4358      	muls	r0, r3
 80012d4:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80012d6:	4803      	ldr	r0, [pc, #12]	@ (80012e4 <HAL_RCC_GetSysClockFreq+0x40>)
}
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40021000 	.word	0x40021000
 80012e0:	0800217e 	.word	0x0800217e
 80012e4:	007a1200 	.word	0x007a1200
 80012e8:	0800217c 	.word	0x0800217c
 80012ec:	003d0900 	.word	0x003d0900

080012f0 <HAL_RCC_ClockConfig>:
{
 80012f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012f4:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80012f6:	4604      	mov	r4, r0
 80012f8:	b910      	cbnz	r0, 8001300 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80012fa:	2001      	movs	r0, #1
}
 80012fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001300:	4a44      	ldr	r2, [pc, #272]	@ (8001414 <HAL_RCC_ClockConfig+0x124>)
 8001302:	6813      	ldr	r3, [r2, #0]
 8001304:	f003 0307 	and.w	r3, r3, #7
 8001308:	428b      	cmp	r3, r1
 800130a:	d328      	bcc.n	800135e <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800130c:	6821      	ldr	r1, [r4, #0]
 800130e:	078e      	lsls	r6, r1, #30
 8001310:	d430      	bmi.n	8001374 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001312:	07ca      	lsls	r2, r1, #31
 8001314:	d443      	bmi.n	800139e <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001316:	4a3f      	ldr	r2, [pc, #252]	@ (8001414 <HAL_RCC_ClockConfig+0x124>)
 8001318:	6813      	ldr	r3, [r2, #0]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	42ab      	cmp	r3, r5
 8001320:	d865      	bhi.n	80013ee <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001322:	6822      	ldr	r2, [r4, #0]
 8001324:	4d3c      	ldr	r5, [pc, #240]	@ (8001418 <HAL_RCC_ClockConfig+0x128>)
 8001326:	f012 0f04 	tst.w	r2, #4
 800132a:	d16c      	bne.n	8001406 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800132c:	0713      	lsls	r3, r2, #28
 800132e:	d506      	bpl.n	800133e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001330:	686b      	ldr	r3, [r5, #4]
 8001332:	6922      	ldr	r2, [r4, #16]
 8001334:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001338:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800133c:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800133e:	f7ff ffb1 	bl	80012a4 <HAL_RCC_GetSysClockFreq>
 8001342:	686b      	ldr	r3, [r5, #4]
 8001344:	4a35      	ldr	r2, [pc, #212]	@ (800141c <HAL_RCC_ClockConfig+0x12c>)
 8001346:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800134a:	5cd3      	ldrb	r3, [r2, r3]
 800134c:	40d8      	lsrs	r0, r3
 800134e:	4b34      	ldr	r3, [pc, #208]	@ (8001420 <HAL_RCC_ClockConfig+0x130>)
 8001350:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001352:	4b34      	ldr	r3, [pc, #208]	@ (8001424 <HAL_RCC_ClockConfig+0x134>)
 8001354:	6818      	ldr	r0, [r3, #0]
 8001356:	f7ff f9d3 	bl	8000700 <HAL_InitTick>
  return HAL_OK;
 800135a:	2000      	movs	r0, #0
 800135c:	e7ce      	b.n	80012fc <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800135e:	6813      	ldr	r3, [r2, #0]
 8001360:	f023 0307 	bic.w	r3, r3, #7
 8001364:	430b      	orrs	r3, r1
 8001366:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001368:	6813      	ldr	r3, [r2, #0]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	428b      	cmp	r3, r1
 8001370:	d1c3      	bne.n	80012fa <HAL_RCC_ClockConfig+0xa>
 8001372:	e7cb      	b.n	800130c <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001374:	4b28      	ldr	r3, [pc, #160]	@ (8001418 <HAL_RCC_ClockConfig+0x128>)
 8001376:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800137a:	bf1e      	ittt	ne
 800137c:	685a      	ldrne	r2, [r3, #4]
 800137e:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 8001382:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001384:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001386:	bf42      	ittt	mi
 8001388:	685a      	ldrmi	r2, [r3, #4]
 800138a:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 800138e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001390:	685a      	ldr	r2, [r3, #4]
 8001392:	68a0      	ldr	r0, [r4, #8]
 8001394:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001398:	4302      	orrs	r2, r0
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	e7b9      	b.n	8001312 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800139e:	6862      	ldr	r2, [r4, #4]
 80013a0:	4e1d      	ldr	r6, [pc, #116]	@ (8001418 <HAL_RCC_ClockConfig+0x128>)
 80013a2:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a4:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013a6:	d11a      	bne.n	80013de <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013a8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ac:	d0a5      	beq.n	80012fa <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013ae:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013b0:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013b4:	f023 0303 	bic.w	r3, r3, #3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80013bc:	f7ff f9e2 	bl	8000784 <HAL_GetTick>
 80013c0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	6873      	ldr	r3, [r6, #4]
 80013c4:	6862      	ldr	r2, [r4, #4]
 80013c6:	f003 030c 	and.w	r3, r3, #12
 80013ca:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80013ce:	d0a2      	beq.n	8001316 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013d0:	f7ff f9d8 	bl	8000784 <HAL_GetTick>
 80013d4:	1bc0      	subs	r0, r0, r7
 80013d6:	4540      	cmp	r0, r8
 80013d8:	d9f3      	bls.n	80013c2 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80013da:	2003      	movs	r0, #3
 80013dc:	e78e      	b.n	80012fc <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013de:	2a02      	cmp	r2, #2
 80013e0:	d102      	bne.n	80013e8 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013e2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80013e6:	e7e1      	b.n	80013ac <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e8:	f013 0f02 	tst.w	r3, #2
 80013ec:	e7de      	b.n	80013ac <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	6813      	ldr	r3, [r2, #0]
 80013f0:	f023 0307 	bic.w	r3, r3, #7
 80013f4:	432b      	orrs	r3, r5
 80013f6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f8:	6813      	ldr	r3, [r2, #0]
 80013fa:	f003 0307 	and.w	r3, r3, #7
 80013fe:	42ab      	cmp	r3, r5
 8001400:	f47f af7b 	bne.w	80012fa <HAL_RCC_ClockConfig+0xa>
 8001404:	e78d      	b.n	8001322 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001406:	686b      	ldr	r3, [r5, #4]
 8001408:	68e1      	ldr	r1, [r4, #12]
 800140a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800140e:	430b      	orrs	r3, r1
 8001410:	606b      	str	r3, [r5, #4]
 8001412:	e78b      	b.n	800132c <HAL_RCC_ClockConfig+0x3c>
 8001414:	40022000 	.word	0x40022000
 8001418:	40021000 	.word	0x40021000
 800141c:	0800216c 	.word	0x0800216c
 8001420:	20000004 	.word	0x20000004
 8001424:	2000000c 	.word	0x2000000c

08001428 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001428:	4b04      	ldr	r3, [pc, #16]	@ (800143c <HAL_RCC_GetPCLK1Freq+0x14>)
 800142a:	4a05      	ldr	r2, [pc, #20]	@ (8001440 <HAL_RCC_GetPCLK1Freq+0x18>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001432:	5cd3      	ldrb	r3, [r2, r3]
 8001434:	4a03      	ldr	r2, [pc, #12]	@ (8001444 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001436:	6810      	ldr	r0, [r2, #0]
}
 8001438:	40d8      	lsrs	r0, r3
 800143a:	4770      	bx	lr
 800143c:	40021000 	.word	0x40021000
 8001440:	08002164 	.word	0x08002164
 8001444:	20000004 	.word	0x20000004

08001448 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001448:	4b04      	ldr	r3, [pc, #16]	@ (800145c <HAL_RCC_GetPCLK2Freq+0x14>)
 800144a:	4a05      	ldr	r2, [pc, #20]	@ (8001460 <HAL_RCC_GetPCLK2Freq+0x18>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001452:	5cd3      	ldrb	r3, [r2, r3]
 8001454:	4a03      	ldr	r2, [pc, #12]	@ (8001464 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001456:	6810      	ldr	r0, [r2, #0]
}
 8001458:	40d8      	lsrs	r0, r3
 800145a:	4770      	bx	lr
 800145c:	40021000 	.word	0x40021000
 8001460:	08002164 	.word	0x08002164
 8001464:	20000004 	.word	0x20000004

08001468 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001468:	b510      	push	{r4, lr}
 800146a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800146c:	6803      	ldr	r3, [r0, #0]
 800146e:	68c1      	ldr	r1, [r0, #12]
 8001470:	691a      	ldr	r2, [r3, #16]
 8001472:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001476:	430a      	orrs	r2, r1
 8001478:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800147a:	6882      	ldr	r2, [r0, #8]
 800147c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800147e:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001480:	4302      	orrs	r2, r0
 8001482:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001484:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 8001488:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800148c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800148e:	430a      	orrs	r2, r1
 8001490:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001492:	695a      	ldr	r2, [r3, #20]
 8001494:	69a1      	ldr	r1, [r4, #24]
 8001496:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800149a:	430a      	orrs	r2, r1
 800149c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800149e:	4a0e      	ldr	r2, [pc, #56]	@ (80014d8 <UART_SetConfig+0x70>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d115      	bne.n	80014d0 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80014a4:	f7ff ffd0 	bl	8001448 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80014a8:	2319      	movs	r3, #25
 80014aa:	4343      	muls	r3, r0
 80014ac:	6862      	ldr	r2, [r4, #4]
 80014ae:	6820      	ldr	r0, [r4, #0]
 80014b0:	0092      	lsls	r2, r2, #2
 80014b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80014b6:	2264      	movs	r2, #100	@ 0x64
 80014b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80014bc:	fb02 3311 	mls	r3, r2, r1, r3
 80014c0:	011b      	lsls	r3, r3, #4
 80014c2:	3332      	adds	r3, #50	@ 0x32
 80014c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80014c8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80014cc:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 80014ce:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80014d0:	f7ff ffaa 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
 80014d4:	e7e8      	b.n	80014a8 <UART_SetConfig+0x40>
 80014d6:	bf00      	nop
 80014d8:	40013800 	.word	0x40013800

080014dc <HAL_UART_Init>:
{
 80014dc:	b510      	push	{r4, lr}
  if (huart == NULL)
 80014de:	4604      	mov	r4, r0
 80014e0:	b348      	cbz	r0, 8001536 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 80014e2:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80014e6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80014ea:	b91b      	cbnz	r3, 80014f4 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80014ec:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80014f0:	f7ff f870 	bl	80005d4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80014f4:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80014f6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014f8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80014fc:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80014fe:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001500:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001504:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001506:	f7ff ffaf 	bl	8001468 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800150a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800150c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800150e:	691a      	ldr	r2, [r3, #16]
 8001510:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001514:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001516:	695a      	ldr	r2, [r3, #20]
 8001518:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800151c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800151e:	68da      	ldr	r2, [r3, #12]
 8001520:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001524:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001526:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001528:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800152a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800152e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001532:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001534:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001536:	2001      	movs	r0, #1
 8001538:	e7fc      	b.n	8001534 <HAL_UART_Init+0x58>
	...

0800153c <LCD_write_nibble>:
uint8_t backlight_state = 1;

/* Private variables */
extern I2C_HandleTypeDef hi2c1;

void LCD_write_nibble(uint8_t nibble, uint8_t rs) {
 800153c:	b530      	push	{r4, r5, lr}
  uint8_t data = nibble << D4_BIT;
  data |= rs << RS_BIT;
  data |= backlight_state << BL_BIT; // Include backlight state in data
  data |= 1 << EN_BIT;
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800153e:	2564      	movs	r5, #100	@ 0x64
  data |= backlight_state << BL_BIT; // Include backlight state in data
 8001540:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <LCD_write_nibble+0x54>)
  data |= rs << RS_BIT;
 8001542:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  data |= backlight_state << BL_BIT; // Include backlight state in data
 8001546:	781b      	ldrb	r3, [r3, #0]
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001548:	4c12      	ldr	r4, [pc, #72]	@ (8001594 <LCD_write_nibble+0x58>)
  data |= backlight_state << BL_BIT; // Include backlight state in data
 800154a:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
void LCD_write_nibble(uint8_t nibble, uint8_t rs) {
 800154e:	b085      	sub	sp, #20
  data |= 1 << EN_BIT;
 8001550:	f041 0104 	orr.w	r1, r1, #4
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001554:	f10d 020f 	add.w	r2, sp, #15
 8001558:	2301      	movs	r3, #1
  data |= 1 << EN_BIT;
 800155a:	f88d 100f 	strb.w	r1, [sp, #15]
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800155e:	4620      	mov	r0, r4
 8001560:	214e      	movs	r1, #78	@ 0x4e
 8001562:	9500      	str	r5, [sp, #0]
 8001564:	f7ff fc28 	bl	8000db8 <HAL_I2C_Master_Transmit>
  HAL_Delay(1);
 8001568:	2001      	movs	r0, #1
 800156a:	f7ff f911 	bl	8000790 <HAL_Delay>
  data &= ~(1 << EN_BIT);
 800156e:	f89d 300f 	ldrb.w	r3, [sp, #15]
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 8001572:	214e      	movs	r1, #78	@ 0x4e
  data &= ~(1 << EN_BIT);
 8001574:	f023 0304 	bic.w	r3, r3, #4
 8001578:	f88d 300f 	strb.w	r3, [sp, #15]
  HAL_I2C_Master_Transmit(&hi2c1, I2C_ADDR << 1, &data, 1, 100);
 800157c:	4620      	mov	r0, r4
 800157e:	2301      	movs	r3, #1
 8001580:	9500      	str	r5, [sp, #0]
 8001582:	f10d 020f 	add.w	r2, sp, #15
 8001586:	f7ff fc17 	bl	8000db8 <HAL_I2C_Master_Transmit>
}
 800158a:	b005      	add	sp, #20
 800158c:	bd30      	pop	{r4, r5, pc}
 800158e:	bf00      	nop
 8001590:	20000010 	.word	0x20000010
 8001594:	20000140 	.word	0x20000140

08001598 <LCD_send_cmd>:

void LCD_send_cmd(uint8_t cmd) {
 8001598:	b510      	push	{r4, lr}
 800159a:	4604      	mov	r4, r0
  uint8_t upper_nibble = cmd >> 4;
  uint8_t lower_nibble = cmd & 0x0F;
  LCD_write_nibble(upper_nibble, 0);
 800159c:	2100      	movs	r1, #0
 800159e:	0900      	lsrs	r0, r0, #4
 80015a0:	f7ff ffcc 	bl	800153c <LCD_write_nibble>
  LCD_write_nibble(lower_nibble, 0);
 80015a4:	f004 000f 	and.w	r0, r4, #15
 80015a8:	2100      	movs	r1, #0
  if (cmd == 0x01 || cmd == 0x02) {
 80015aa:	3c01      	subs	r4, #1
  LCD_write_nibble(lower_nibble, 0);
 80015ac:	f7ff ffc6 	bl	800153c <LCD_write_nibble>
  if (cmd == 0x01 || cmd == 0x02) {
 80015b0:	2c01      	cmp	r4, #1
 80015b2:	d804      	bhi.n	80015be <LCD_send_cmd+0x26>
    HAL_Delay(2);
  }
}
 80015b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_Delay(2);
 80015b8:	2002      	movs	r0, #2
 80015ba:	f7ff b8e9 	b.w	8000790 <HAL_Delay>
}
 80015be:	bd10      	pop	{r4, pc}

080015c0 <LCD_send_data>:

void LCD_send_data(uint8_t data) {
 80015c0:	b510      	push	{r4, lr}
 80015c2:	4604      	mov	r4, r0
  uint8_t upper_nibble = data >> 4;
  uint8_t lower_nibble = data & 0x0F;
  LCD_write_nibble(upper_nibble, 1);
 80015c4:	2101      	movs	r1, #1
 80015c6:	0900      	lsrs	r0, r0, #4
 80015c8:	f7ff ffb8 	bl	800153c <LCD_write_nibble>
  LCD_write_nibble(lower_nibble, 1);
 80015cc:	f004 000f 	and.w	r0, r4, #15
 80015d0:	2101      	movs	r1, #1
}
 80015d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LCD_write_nibble(lower_nibble, 1);
 80015d6:	f7ff bfb1 	b.w	800153c <LCD_write_nibble>

080015da <LCD_init>:

void LCD_init() {
 80015da:	b508      	push	{r3, lr}
  HAL_Delay(50);
 80015dc:	2032      	movs	r0, #50	@ 0x32
 80015de:	f7ff f8d7 	bl	8000790 <HAL_Delay>
  LCD_write_nibble(0x03, 0);
 80015e2:	2100      	movs	r1, #0
 80015e4:	2003      	movs	r0, #3
 80015e6:	f7ff ffa9 	bl	800153c <LCD_write_nibble>
  HAL_Delay(5);
 80015ea:	2005      	movs	r0, #5
 80015ec:	f7ff f8d0 	bl	8000790 <HAL_Delay>
  LCD_write_nibble(0x03, 0);
 80015f0:	2100      	movs	r1, #0
 80015f2:	2003      	movs	r0, #3
 80015f4:	f7ff ffa2 	bl	800153c <LCD_write_nibble>
  HAL_Delay(1);
 80015f8:	2001      	movs	r0, #1
 80015fa:	f7ff f8c9 	bl	8000790 <HAL_Delay>
  LCD_write_nibble(0x03, 0);
 80015fe:	2100      	movs	r1, #0
 8001600:	2003      	movs	r0, #3
 8001602:	f7ff ff9b 	bl	800153c <LCD_write_nibble>
  HAL_Delay(1);
 8001606:	2001      	movs	r0, #1
 8001608:	f7ff f8c2 	bl	8000790 <HAL_Delay>
  LCD_write_nibble(0x02, 0);
 800160c:	2100      	movs	r1, #0
 800160e:	2002      	movs	r0, #2
 8001610:	f7ff ff94 	bl	800153c <LCD_write_nibble>
  LCD_send_cmd(0x28);
 8001614:	2028      	movs	r0, #40	@ 0x28
 8001616:	f7ff ffbf 	bl	8001598 <LCD_send_cmd>
  LCD_send_cmd(0x0C);
 800161a:	200c      	movs	r0, #12
 800161c:	f7ff ffbc 	bl	8001598 <LCD_send_cmd>
  LCD_send_cmd(0x06);
 8001620:	2006      	movs	r0, #6
 8001622:	f7ff ffb9 	bl	8001598 <LCD_send_cmd>
  LCD_send_cmd(0x01);
 8001626:	2001      	movs	r0, #1
 8001628:	f7ff ffb6 	bl	8001598 <LCD_send_cmd>
  HAL_Delay(2);
}
 800162c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_Delay(2);
 8001630:	2002      	movs	r0, #2
 8001632:	f7ff b8ad 	b.w	8000790 <HAL_Delay>

08001636 <LCD_write_string>:

void LCD_write_string(char *str) {
 8001636:	b510      	push	{r4, lr}
 8001638:	1e44      	subs	r4, r0, #1
  while (*str) {
 800163a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 800163e:	b900      	cbnz	r0, 8001642 <LCD_write_string+0xc>
	  LCD_send_data(*str++);
  }
}
 8001640:	bd10      	pop	{r4, pc}
	  LCD_send_data(*str++);
 8001642:	f7ff ffbd 	bl	80015c0 <LCD_send_data>
 8001646:	e7f8      	b.n	800163a <LCD_write_string+0x4>

08001648 <LCD_set_cursor>:

void LCD_set_cursor(uint8_t row, uint8_t column) {
    uint8_t address;
    switch (row) {
 8001648:	1e43      	subs	r3, r0, #1
 800164a:	4258      	negs	r0, r3
 800164c:	4158      	adcs	r0, r3
            address = 0x40;
            break;
        default:
            address = 0x00;
    }
    address += column;
 800164e:	eb01 1180 	add.w	r1, r1, r0, lsl #6
    LCD_send_cmd(0x80 | address);
 8001652:	f061 007f 	orn	r0, r1, #127	@ 0x7f
 8001656:	b2c0      	uxtb	r0, r0
 8001658:	f7ff bf9e 	b.w	8001598 <LCD_send_cmd>

0800165c <LCD_clear>:
}

void LCD_clear(void) {
 800165c:	b508      	push	{r3, lr}
	LCD_send_cmd(0x01);
 800165e:	2001      	movs	r0, #1
 8001660:	f7ff ff9a 	bl	8001598 <LCD_send_cmd>
    HAL_Delay(2);
}
 8001664:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    HAL_Delay(2);
 8001668:	2002      	movs	r0, #2
 800166a:	f7ff b891 	b.w	8000790 <HAL_Delay>
	...

08001670 <LCD_backlight>:

void LCD_backlight(uint8_t state) {
  if (state) {
 8001670:	3800      	subs	r0, #0
 8001672:	bf18      	it	ne
 8001674:	2001      	movne	r0, #1
 8001676:	4b01      	ldr	r3, [pc, #4]	@ (800167c <LCD_backlight+0xc>)
 8001678:	7018      	strb	r0, [r3, #0]
    backlight_state = 1;
  } else {
    backlight_state = 0;
  }
}
 800167a:	4770      	bx	lr
 800167c:	20000010 	.word	0x20000010

08001680 <read_clock_pin>:
	order = 0;
	counter = 0;
}

Switch_State_t read_clock_pin(void){
	return (Switch_State_t)HAL_GPIO_ReadPin(CLOCK_PORT, CLOCK_PIN);
 8001680:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001684:	4801      	ldr	r0, [pc, #4]	@ (800168c <read_clock_pin+0xc>)
 8001686:	f7ff b9dd 	b.w	8000a44 <HAL_GPIO_ReadPin>
 800168a:	bf00      	nop
 800168c:	40010c00 	.word	0x40010c00

08001690 <read_data_pin>:
}

Switch_State_t read_data_pin(void){
	return (Switch_State_t)HAL_GPIO_ReadPin(DATA_PORT, DATA_PIN);
 8001690:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001694:	4801      	ldr	r0, [pc, #4]	@ (800169c <read_data_pin+0xc>)
 8001696:	f7ff b9d5 	b.w	8000a44 <HAL_GPIO_ReadPin>
 800169a:	bf00      	nop
 800169c:	40010c00 	.word	0x40010c00

080016a0 <Switches_calcEncoder>:

Switch_State_t Switches_getButton(void){
	return read_button_pin();
}

void Switches_calcEncoder(void){
 80016a0:	b538      	push	{r3, r4, r5, lr}
	if (read_clock_pin() && (order == 0)) {
 80016a2:	f7ff ffed 	bl	8001680 <read_clock_pin>
 80016a6:	4c24      	ldr	r4, [pc, #144]	@ (8001738 <Switches_calcEncoder+0x98>)
 80016a8:	b150      	cbz	r0, 80016c0 <Switches_calcEncoder+0x20>
 80016aa:	4b24      	ldr	r3, [pc, #144]	@ (800173c <Switches_calcEncoder+0x9c>)
 80016ac:	781d      	ldrb	r5, [r3, #0]
 80016ae:	b93d      	cbnz	r5, 80016c0 <Switches_calcEncoder+0x20>
		arr[order++] = (uint8_t)read_data_pin();
 80016b0:	2201      	movs	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	f7ff ffec 	bl	8001690 <read_data_pin>
 80016b8:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <Switches_calcEncoder+0xa0>)
		complate_flag = 0;
 80016ba:	7025      	strb	r5, [r4, #0]
		arr[order++] = (uint8_t)read_data_pin();
 80016bc:	7018      	strb	r0, [r3, #0]
		else if ((arr[0] == 0) && (arr[1] == 1)) {
			counter--;
			if(counter < 0) counter = 0;
		}
	}
}
 80016be:	bd38      	pop	{r3, r4, r5, pc}
	else if (!read_clock_pin() && order) {
 80016c0:	f7ff ffde 	bl	8001680 <read_clock_pin>
 80016c4:	bb20      	cbnz	r0, 8001710 <Switches_calcEncoder+0x70>
 80016c6:	4b1d      	ldr	r3, [pc, #116]	@ (800173c <Switches_calcEncoder+0x9c>)
 80016c8:	781d      	ldrb	r5, [r3, #0]
 80016ca:	b30d      	cbz	r5, 8001710 <Switches_calcEncoder+0x70>
		arr[order++] = (uint8_t)read_data_pin();
 80016cc:	1c6a      	adds	r2, r5, #1
 80016ce:	701a      	strb	r2, [r3, #0]
 80016d0:	f7ff ffde 	bl	8001690 <read_data_pin>
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <Switches_calcEncoder+0xa0>)
 80016d6:	5558      	strb	r0, [r3, r5]
		complate_flag = 1;
 80016d8:	2301      	movs	r3, #1
 80016da:	7023      	strb	r3, [r4, #0]
	if (complate_flag && (order == 2)) {
 80016dc:	4a17      	ldr	r2, [pc, #92]	@ (800173c <Switches_calcEncoder+0x9c>)
 80016de:	7813      	ldrb	r3, [r2, #0]
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d1ec      	bne.n	80016be <Switches_calcEncoder+0x1e>
		order = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	7013      	strb	r3, [r2, #0]
		complate_flag = 0;
 80016e8:	7023      	strb	r3, [r4, #0]
		if ((arr[0] == 1) && (arr[1] == 0)) {
 80016ea:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <Switches_calcEncoder+0xa0>)
 80016ec:	7819      	ldrb	r1, [r3, #0]
 80016ee:	2901      	cmp	r1, #1
 80016f0:	d112      	bne.n	8001718 <Switches_calcEncoder+0x78>
 80016f2:	785b      	ldrb	r3, [r3, #1]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d1e2      	bne.n	80016be <Switches_calcEncoder+0x1e>
			counter ++;
 80016f8:	4a12      	ldr	r2, [pc, #72]	@ (8001744 <Switches_calcEncoder+0xa4>)
 80016fa:	7813      	ldrb	r3, [r2, #0]
 80016fc:	3301      	adds	r3, #1
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	7013      	strb	r3, [r2, #0]
			if(counter > 100) counter = 100;
 8001702:	7813      	ldrb	r3, [r2, #0]
 8001704:	b25b      	sxtb	r3, r3
 8001706:	2b64      	cmp	r3, #100	@ 0x64
 8001708:	ddd9      	ble.n	80016be <Switches_calcEncoder+0x1e>
 800170a:	2364      	movs	r3, #100	@ 0x64
 800170c:	7013      	strb	r3, [r2, #0]
 800170e:	e7d6      	b.n	80016be <Switches_calcEncoder+0x1e>
	if (complate_flag && (order == 2)) {
 8001710:	7823      	ldrb	r3, [r4, #0]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1e2      	bne.n	80016dc <Switches_calcEncoder+0x3c>
 8001716:	e7d2      	b.n	80016be <Switches_calcEncoder+0x1e>
		else if ((arr[0] == 0) && (arr[1] == 1)) {
 8001718:	2900      	cmp	r1, #0
 800171a:	d1d0      	bne.n	80016be <Switches_calcEncoder+0x1e>
 800171c:	785b      	ldrb	r3, [r3, #1]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d1cd      	bne.n	80016be <Switches_calcEncoder+0x1e>
			counter--;
 8001722:	4a08      	ldr	r2, [pc, #32]	@ (8001744 <Switches_calcEncoder+0xa4>)
 8001724:	7813      	ldrb	r3, [r2, #0]
 8001726:	3b01      	subs	r3, #1
 8001728:	b25b      	sxtb	r3, r3
 800172a:	7013      	strb	r3, [r2, #0]
			if(counter < 0) counter = 0;
 800172c:	7813      	ldrb	r3, [r2, #0]
 800172e:	061b      	lsls	r3, r3, #24
 8001730:	bf48      	it	mi
 8001732:	7011      	strbmi	r1, [r2, #0]
}
 8001734:	e7c3      	b.n	80016be <Switches_calcEncoder+0x1e>
 8001736:	bf00      	nop
 8001738:	2000019e 	.word	0x2000019e
 800173c:	2000019d 	.word	0x2000019d
 8001740:	2000019f 	.word	0x2000019f
 8001744:	2000019c 	.word	0x2000019c

08001748 <Switches_getCounter>:

uint8_t Switches_getCounter(void){
 8001748:	b510      	push	{r4, lr}
	uint8_t atomic_counter = 0;
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 800174a:	2028      	movs	r0, #40	@ 0x28
 800174c:	f7ff f882 	bl	8000854 <HAL_NVIC_DisableIRQ>
	atomic_counter = (uint8_t)counter;
 8001750:	4b03      	ldr	r3, [pc, #12]	@ (8001760 <Switches_getCounter+0x18>)
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001752:	2028      	movs	r0, #40	@ 0x28
	atomic_counter = (uint8_t)counter;
 8001754:	781c      	ldrb	r4, [r3, #0]
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001756:	f7ff f86f 	bl	8000838 <HAL_NVIC_EnableIRQ>
	atomic_counter = (uint8_t)counter;
 800175a:	b264      	sxtb	r4, r4
	return atomic_counter;
}
 800175c:	b2e0      	uxtb	r0, r4
 800175e:	bd10      	pop	{r4, pc}
 8001760:	2000019c 	.word	0x2000019c

08001764 <siprintf>:
 8001764:	b40e      	push	{r1, r2, r3}
 8001766:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800176a:	b500      	push	{lr}
 800176c:	b09c      	sub	sp, #112	@ 0x70
 800176e:	ab1d      	add	r3, sp, #116	@ 0x74
 8001770:	9002      	str	r0, [sp, #8]
 8001772:	9006      	str	r0, [sp, #24]
 8001774:	9107      	str	r1, [sp, #28]
 8001776:	9104      	str	r1, [sp, #16]
 8001778:	4808      	ldr	r0, [pc, #32]	@ (800179c <siprintf+0x38>)
 800177a:	4909      	ldr	r1, [pc, #36]	@ (80017a0 <siprintf+0x3c>)
 800177c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001780:	9105      	str	r1, [sp, #20]
 8001782:	6800      	ldr	r0, [r0, #0]
 8001784:	a902      	add	r1, sp, #8
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	f000 f992 	bl	8001ab0 <_svfiprintf_r>
 800178c:	2200      	movs	r2, #0
 800178e:	9b02      	ldr	r3, [sp, #8]
 8001790:	701a      	strb	r2, [r3, #0]
 8001792:	b01c      	add	sp, #112	@ 0x70
 8001794:	f85d eb04 	ldr.w	lr, [sp], #4
 8001798:	b003      	add	sp, #12
 800179a:	4770      	bx	lr
 800179c:	20000014 	.word	0x20000014
 80017a0:	ffff0208 	.word	0xffff0208

080017a4 <memset>:
 80017a4:	4603      	mov	r3, r0
 80017a6:	4402      	add	r2, r0
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d100      	bne.n	80017ae <memset+0xa>
 80017ac:	4770      	bx	lr
 80017ae:	f803 1b01 	strb.w	r1, [r3], #1
 80017b2:	e7f9      	b.n	80017a8 <memset+0x4>

080017b4 <__errno>:
 80017b4:	4b01      	ldr	r3, [pc, #4]	@ (80017bc <__errno+0x8>)
 80017b6:	6818      	ldr	r0, [r3, #0]
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	20000014 	.word	0x20000014

080017c0 <__libc_init_array>:
 80017c0:	b570      	push	{r4, r5, r6, lr}
 80017c2:	2600      	movs	r6, #0
 80017c4:	4d0c      	ldr	r5, [pc, #48]	@ (80017f8 <__libc_init_array+0x38>)
 80017c6:	4c0d      	ldr	r4, [pc, #52]	@ (80017fc <__libc_init_array+0x3c>)
 80017c8:	1b64      	subs	r4, r4, r5
 80017ca:	10a4      	asrs	r4, r4, #2
 80017cc:	42a6      	cmp	r6, r4
 80017ce:	d109      	bne.n	80017e4 <__libc_init_array+0x24>
 80017d0:	f000 fc78 	bl	80020c4 <_init>
 80017d4:	2600      	movs	r6, #0
 80017d6:	4d0a      	ldr	r5, [pc, #40]	@ (8001800 <__libc_init_array+0x40>)
 80017d8:	4c0a      	ldr	r4, [pc, #40]	@ (8001804 <__libc_init_array+0x44>)
 80017da:	1b64      	subs	r4, r4, r5
 80017dc:	10a4      	asrs	r4, r4, #2
 80017de:	42a6      	cmp	r6, r4
 80017e0:	d105      	bne.n	80017ee <__libc_init_array+0x2e>
 80017e2:	bd70      	pop	{r4, r5, r6, pc}
 80017e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80017e8:	4798      	blx	r3
 80017ea:	3601      	adds	r6, #1
 80017ec:	e7ee      	b.n	80017cc <__libc_init_array+0xc>
 80017ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80017f2:	4798      	blx	r3
 80017f4:	3601      	adds	r6, #1
 80017f6:	e7f2      	b.n	80017de <__libc_init_array+0x1e>
 80017f8:	080021c4 	.word	0x080021c4
 80017fc:	080021c4 	.word	0x080021c4
 8001800:	080021c4 	.word	0x080021c4
 8001804:	080021c8 	.word	0x080021c8

08001808 <__retarget_lock_acquire_recursive>:
 8001808:	4770      	bx	lr

0800180a <__retarget_lock_release_recursive>:
 800180a:	4770      	bx	lr

0800180c <_free_r>:
 800180c:	b538      	push	{r3, r4, r5, lr}
 800180e:	4605      	mov	r5, r0
 8001810:	2900      	cmp	r1, #0
 8001812:	d040      	beq.n	8001896 <_free_r+0x8a>
 8001814:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001818:	1f0c      	subs	r4, r1, #4
 800181a:	2b00      	cmp	r3, #0
 800181c:	bfb8      	it	lt
 800181e:	18e4      	addlt	r4, r4, r3
 8001820:	f000 f8de 	bl	80019e0 <__malloc_lock>
 8001824:	4a1c      	ldr	r2, [pc, #112]	@ (8001898 <_free_r+0x8c>)
 8001826:	6813      	ldr	r3, [r2, #0]
 8001828:	b933      	cbnz	r3, 8001838 <_free_r+0x2c>
 800182a:	6063      	str	r3, [r4, #4]
 800182c:	6014      	str	r4, [r2, #0]
 800182e:	4628      	mov	r0, r5
 8001830:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001834:	f000 b8da 	b.w	80019ec <__malloc_unlock>
 8001838:	42a3      	cmp	r3, r4
 800183a:	d908      	bls.n	800184e <_free_r+0x42>
 800183c:	6820      	ldr	r0, [r4, #0]
 800183e:	1821      	adds	r1, r4, r0
 8001840:	428b      	cmp	r3, r1
 8001842:	bf01      	itttt	eq
 8001844:	6819      	ldreq	r1, [r3, #0]
 8001846:	685b      	ldreq	r3, [r3, #4]
 8001848:	1809      	addeq	r1, r1, r0
 800184a:	6021      	streq	r1, [r4, #0]
 800184c:	e7ed      	b.n	800182a <_free_r+0x1e>
 800184e:	461a      	mov	r2, r3
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	b10b      	cbz	r3, 8001858 <_free_r+0x4c>
 8001854:	42a3      	cmp	r3, r4
 8001856:	d9fa      	bls.n	800184e <_free_r+0x42>
 8001858:	6811      	ldr	r1, [r2, #0]
 800185a:	1850      	adds	r0, r2, r1
 800185c:	42a0      	cmp	r0, r4
 800185e:	d10b      	bne.n	8001878 <_free_r+0x6c>
 8001860:	6820      	ldr	r0, [r4, #0]
 8001862:	4401      	add	r1, r0
 8001864:	1850      	adds	r0, r2, r1
 8001866:	4283      	cmp	r3, r0
 8001868:	6011      	str	r1, [r2, #0]
 800186a:	d1e0      	bne.n	800182e <_free_r+0x22>
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	4408      	add	r0, r1
 8001872:	6010      	str	r0, [r2, #0]
 8001874:	6053      	str	r3, [r2, #4]
 8001876:	e7da      	b.n	800182e <_free_r+0x22>
 8001878:	d902      	bls.n	8001880 <_free_r+0x74>
 800187a:	230c      	movs	r3, #12
 800187c:	602b      	str	r3, [r5, #0]
 800187e:	e7d6      	b.n	800182e <_free_r+0x22>
 8001880:	6820      	ldr	r0, [r4, #0]
 8001882:	1821      	adds	r1, r4, r0
 8001884:	428b      	cmp	r3, r1
 8001886:	bf01      	itttt	eq
 8001888:	6819      	ldreq	r1, [r3, #0]
 800188a:	685b      	ldreq	r3, [r3, #4]
 800188c:	1809      	addeq	r1, r1, r0
 800188e:	6021      	streq	r1, [r4, #0]
 8001890:	6063      	str	r3, [r4, #4]
 8001892:	6054      	str	r4, [r2, #4]
 8001894:	e7cb      	b.n	800182e <_free_r+0x22>
 8001896:	bd38      	pop	{r3, r4, r5, pc}
 8001898:	200002e8 	.word	0x200002e8

0800189c <sbrk_aligned>:
 800189c:	b570      	push	{r4, r5, r6, lr}
 800189e:	4e0f      	ldr	r6, [pc, #60]	@ (80018dc <sbrk_aligned+0x40>)
 80018a0:	460c      	mov	r4, r1
 80018a2:	6831      	ldr	r1, [r6, #0]
 80018a4:	4605      	mov	r5, r0
 80018a6:	b911      	cbnz	r1, 80018ae <sbrk_aligned+0x12>
 80018a8:	f000 fbaa 	bl	8002000 <_sbrk_r>
 80018ac:	6030      	str	r0, [r6, #0]
 80018ae:	4621      	mov	r1, r4
 80018b0:	4628      	mov	r0, r5
 80018b2:	f000 fba5 	bl	8002000 <_sbrk_r>
 80018b6:	1c43      	adds	r3, r0, #1
 80018b8:	d103      	bne.n	80018c2 <sbrk_aligned+0x26>
 80018ba:	f04f 34ff 	mov.w	r4, #4294967295
 80018be:	4620      	mov	r0, r4
 80018c0:	bd70      	pop	{r4, r5, r6, pc}
 80018c2:	1cc4      	adds	r4, r0, #3
 80018c4:	f024 0403 	bic.w	r4, r4, #3
 80018c8:	42a0      	cmp	r0, r4
 80018ca:	d0f8      	beq.n	80018be <sbrk_aligned+0x22>
 80018cc:	1a21      	subs	r1, r4, r0
 80018ce:	4628      	mov	r0, r5
 80018d0:	f000 fb96 	bl	8002000 <_sbrk_r>
 80018d4:	3001      	adds	r0, #1
 80018d6:	d1f2      	bne.n	80018be <sbrk_aligned+0x22>
 80018d8:	e7ef      	b.n	80018ba <sbrk_aligned+0x1e>
 80018da:	bf00      	nop
 80018dc:	200002e4 	.word	0x200002e4

080018e0 <_malloc_r>:
 80018e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80018e4:	1ccd      	adds	r5, r1, #3
 80018e6:	f025 0503 	bic.w	r5, r5, #3
 80018ea:	3508      	adds	r5, #8
 80018ec:	2d0c      	cmp	r5, #12
 80018ee:	bf38      	it	cc
 80018f0:	250c      	movcc	r5, #12
 80018f2:	2d00      	cmp	r5, #0
 80018f4:	4606      	mov	r6, r0
 80018f6:	db01      	blt.n	80018fc <_malloc_r+0x1c>
 80018f8:	42a9      	cmp	r1, r5
 80018fa:	d904      	bls.n	8001906 <_malloc_r+0x26>
 80018fc:	230c      	movs	r3, #12
 80018fe:	6033      	str	r3, [r6, #0]
 8001900:	2000      	movs	r0, #0
 8001902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001906:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80019dc <_malloc_r+0xfc>
 800190a:	f000 f869 	bl	80019e0 <__malloc_lock>
 800190e:	f8d8 3000 	ldr.w	r3, [r8]
 8001912:	461c      	mov	r4, r3
 8001914:	bb44      	cbnz	r4, 8001968 <_malloc_r+0x88>
 8001916:	4629      	mov	r1, r5
 8001918:	4630      	mov	r0, r6
 800191a:	f7ff ffbf 	bl	800189c <sbrk_aligned>
 800191e:	1c43      	adds	r3, r0, #1
 8001920:	4604      	mov	r4, r0
 8001922:	d158      	bne.n	80019d6 <_malloc_r+0xf6>
 8001924:	f8d8 4000 	ldr.w	r4, [r8]
 8001928:	4627      	mov	r7, r4
 800192a:	2f00      	cmp	r7, #0
 800192c:	d143      	bne.n	80019b6 <_malloc_r+0xd6>
 800192e:	2c00      	cmp	r4, #0
 8001930:	d04b      	beq.n	80019ca <_malloc_r+0xea>
 8001932:	6823      	ldr	r3, [r4, #0]
 8001934:	4639      	mov	r1, r7
 8001936:	4630      	mov	r0, r6
 8001938:	eb04 0903 	add.w	r9, r4, r3
 800193c:	f000 fb60 	bl	8002000 <_sbrk_r>
 8001940:	4581      	cmp	r9, r0
 8001942:	d142      	bne.n	80019ca <_malloc_r+0xea>
 8001944:	6821      	ldr	r1, [r4, #0]
 8001946:	4630      	mov	r0, r6
 8001948:	1a6d      	subs	r5, r5, r1
 800194a:	4629      	mov	r1, r5
 800194c:	f7ff ffa6 	bl	800189c <sbrk_aligned>
 8001950:	3001      	adds	r0, #1
 8001952:	d03a      	beq.n	80019ca <_malloc_r+0xea>
 8001954:	6823      	ldr	r3, [r4, #0]
 8001956:	442b      	add	r3, r5
 8001958:	6023      	str	r3, [r4, #0]
 800195a:	f8d8 3000 	ldr.w	r3, [r8]
 800195e:	685a      	ldr	r2, [r3, #4]
 8001960:	bb62      	cbnz	r2, 80019bc <_malloc_r+0xdc>
 8001962:	f8c8 7000 	str.w	r7, [r8]
 8001966:	e00f      	b.n	8001988 <_malloc_r+0xa8>
 8001968:	6822      	ldr	r2, [r4, #0]
 800196a:	1b52      	subs	r2, r2, r5
 800196c:	d420      	bmi.n	80019b0 <_malloc_r+0xd0>
 800196e:	2a0b      	cmp	r2, #11
 8001970:	d917      	bls.n	80019a2 <_malloc_r+0xc2>
 8001972:	1961      	adds	r1, r4, r5
 8001974:	42a3      	cmp	r3, r4
 8001976:	6025      	str	r5, [r4, #0]
 8001978:	bf18      	it	ne
 800197a:	6059      	strne	r1, [r3, #4]
 800197c:	6863      	ldr	r3, [r4, #4]
 800197e:	bf08      	it	eq
 8001980:	f8c8 1000 	streq.w	r1, [r8]
 8001984:	5162      	str	r2, [r4, r5]
 8001986:	604b      	str	r3, [r1, #4]
 8001988:	4630      	mov	r0, r6
 800198a:	f000 f82f 	bl	80019ec <__malloc_unlock>
 800198e:	f104 000b 	add.w	r0, r4, #11
 8001992:	1d23      	adds	r3, r4, #4
 8001994:	f020 0007 	bic.w	r0, r0, #7
 8001998:	1ac2      	subs	r2, r0, r3
 800199a:	bf1c      	itt	ne
 800199c:	1a1b      	subne	r3, r3, r0
 800199e:	50a3      	strne	r3, [r4, r2]
 80019a0:	e7af      	b.n	8001902 <_malloc_r+0x22>
 80019a2:	6862      	ldr	r2, [r4, #4]
 80019a4:	42a3      	cmp	r3, r4
 80019a6:	bf0c      	ite	eq
 80019a8:	f8c8 2000 	streq.w	r2, [r8]
 80019ac:	605a      	strne	r2, [r3, #4]
 80019ae:	e7eb      	b.n	8001988 <_malloc_r+0xa8>
 80019b0:	4623      	mov	r3, r4
 80019b2:	6864      	ldr	r4, [r4, #4]
 80019b4:	e7ae      	b.n	8001914 <_malloc_r+0x34>
 80019b6:	463c      	mov	r4, r7
 80019b8:	687f      	ldr	r7, [r7, #4]
 80019ba:	e7b6      	b.n	800192a <_malloc_r+0x4a>
 80019bc:	461a      	mov	r2, r3
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	42a3      	cmp	r3, r4
 80019c2:	d1fb      	bne.n	80019bc <_malloc_r+0xdc>
 80019c4:	2300      	movs	r3, #0
 80019c6:	6053      	str	r3, [r2, #4]
 80019c8:	e7de      	b.n	8001988 <_malloc_r+0xa8>
 80019ca:	230c      	movs	r3, #12
 80019cc:	4630      	mov	r0, r6
 80019ce:	6033      	str	r3, [r6, #0]
 80019d0:	f000 f80c 	bl	80019ec <__malloc_unlock>
 80019d4:	e794      	b.n	8001900 <_malloc_r+0x20>
 80019d6:	6005      	str	r5, [r0, #0]
 80019d8:	e7d6      	b.n	8001988 <_malloc_r+0xa8>
 80019da:	bf00      	nop
 80019dc:	200002e8 	.word	0x200002e8

080019e0 <__malloc_lock>:
 80019e0:	4801      	ldr	r0, [pc, #4]	@ (80019e8 <__malloc_lock+0x8>)
 80019e2:	f7ff bf11 	b.w	8001808 <__retarget_lock_acquire_recursive>
 80019e6:	bf00      	nop
 80019e8:	200002e0 	.word	0x200002e0

080019ec <__malloc_unlock>:
 80019ec:	4801      	ldr	r0, [pc, #4]	@ (80019f4 <__malloc_unlock+0x8>)
 80019ee:	f7ff bf0c 	b.w	800180a <__retarget_lock_release_recursive>
 80019f2:	bf00      	nop
 80019f4:	200002e0 	.word	0x200002e0

080019f8 <__ssputs_r>:
 80019f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019fc:	461f      	mov	r7, r3
 80019fe:	688e      	ldr	r6, [r1, #8]
 8001a00:	4682      	mov	sl, r0
 8001a02:	42be      	cmp	r6, r7
 8001a04:	460c      	mov	r4, r1
 8001a06:	4690      	mov	r8, r2
 8001a08:	680b      	ldr	r3, [r1, #0]
 8001a0a:	d82d      	bhi.n	8001a68 <__ssputs_r+0x70>
 8001a0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001a10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001a14:	d026      	beq.n	8001a64 <__ssputs_r+0x6c>
 8001a16:	6965      	ldr	r5, [r4, #20]
 8001a18:	6909      	ldr	r1, [r1, #16]
 8001a1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001a1e:	eba3 0901 	sub.w	r9, r3, r1
 8001a22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001a26:	1c7b      	adds	r3, r7, #1
 8001a28:	444b      	add	r3, r9
 8001a2a:	106d      	asrs	r5, r5, #1
 8001a2c:	429d      	cmp	r5, r3
 8001a2e:	bf38      	it	cc
 8001a30:	461d      	movcc	r5, r3
 8001a32:	0553      	lsls	r3, r2, #21
 8001a34:	d527      	bpl.n	8001a86 <__ssputs_r+0x8e>
 8001a36:	4629      	mov	r1, r5
 8001a38:	f7ff ff52 	bl	80018e0 <_malloc_r>
 8001a3c:	4606      	mov	r6, r0
 8001a3e:	b360      	cbz	r0, 8001a9a <__ssputs_r+0xa2>
 8001a40:	464a      	mov	r2, r9
 8001a42:	6921      	ldr	r1, [r4, #16]
 8001a44:	f000 fafa 	bl	800203c <memcpy>
 8001a48:	89a3      	ldrh	r3, [r4, #12]
 8001a4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a52:	81a3      	strh	r3, [r4, #12]
 8001a54:	6126      	str	r6, [r4, #16]
 8001a56:	444e      	add	r6, r9
 8001a58:	6026      	str	r6, [r4, #0]
 8001a5a:	463e      	mov	r6, r7
 8001a5c:	6165      	str	r5, [r4, #20]
 8001a5e:	eba5 0509 	sub.w	r5, r5, r9
 8001a62:	60a5      	str	r5, [r4, #8]
 8001a64:	42be      	cmp	r6, r7
 8001a66:	d900      	bls.n	8001a6a <__ssputs_r+0x72>
 8001a68:	463e      	mov	r6, r7
 8001a6a:	4632      	mov	r2, r6
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	6820      	ldr	r0, [r4, #0]
 8001a70:	f000 faac 	bl	8001fcc <memmove>
 8001a74:	2000      	movs	r0, #0
 8001a76:	68a3      	ldr	r3, [r4, #8]
 8001a78:	1b9b      	subs	r3, r3, r6
 8001a7a:	60a3      	str	r3, [r4, #8]
 8001a7c:	6823      	ldr	r3, [r4, #0]
 8001a7e:	4433      	add	r3, r6
 8001a80:	6023      	str	r3, [r4, #0]
 8001a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a86:	462a      	mov	r2, r5
 8001a88:	f000 fae6 	bl	8002058 <_realloc_r>
 8001a8c:	4606      	mov	r6, r0
 8001a8e:	2800      	cmp	r0, #0
 8001a90:	d1e0      	bne.n	8001a54 <__ssputs_r+0x5c>
 8001a92:	4650      	mov	r0, sl
 8001a94:	6921      	ldr	r1, [r4, #16]
 8001a96:	f7ff feb9 	bl	800180c <_free_r>
 8001a9a:	230c      	movs	r3, #12
 8001a9c:	f8ca 3000 	str.w	r3, [sl]
 8001aa0:	89a3      	ldrh	r3, [r4, #12]
 8001aa2:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001aaa:	81a3      	strh	r3, [r4, #12]
 8001aac:	e7e9      	b.n	8001a82 <__ssputs_r+0x8a>
	...

08001ab0 <_svfiprintf_r>:
 8001ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ab4:	4698      	mov	r8, r3
 8001ab6:	898b      	ldrh	r3, [r1, #12]
 8001ab8:	4607      	mov	r7, r0
 8001aba:	061b      	lsls	r3, r3, #24
 8001abc:	460d      	mov	r5, r1
 8001abe:	4614      	mov	r4, r2
 8001ac0:	b09d      	sub	sp, #116	@ 0x74
 8001ac2:	d510      	bpl.n	8001ae6 <_svfiprintf_r+0x36>
 8001ac4:	690b      	ldr	r3, [r1, #16]
 8001ac6:	b973      	cbnz	r3, 8001ae6 <_svfiprintf_r+0x36>
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	f7ff ff09 	bl	80018e0 <_malloc_r>
 8001ace:	6028      	str	r0, [r5, #0]
 8001ad0:	6128      	str	r0, [r5, #16]
 8001ad2:	b930      	cbnz	r0, 8001ae2 <_svfiprintf_r+0x32>
 8001ad4:	230c      	movs	r3, #12
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	b01d      	add	sp, #116	@ 0x74
 8001ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ae2:	2340      	movs	r3, #64	@ 0x40
 8001ae4:	616b      	str	r3, [r5, #20]
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8001aea:	2320      	movs	r3, #32
 8001aec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001af0:	2330      	movs	r3, #48	@ 0x30
 8001af2:	f04f 0901 	mov.w	r9, #1
 8001af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8001afa:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8001c94 <_svfiprintf_r+0x1e4>
 8001afe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001b02:	4623      	mov	r3, r4
 8001b04:	469a      	mov	sl, r3
 8001b06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001b0a:	b10a      	cbz	r2, 8001b10 <_svfiprintf_r+0x60>
 8001b0c:	2a25      	cmp	r2, #37	@ 0x25
 8001b0e:	d1f9      	bne.n	8001b04 <_svfiprintf_r+0x54>
 8001b10:	ebba 0b04 	subs.w	fp, sl, r4
 8001b14:	d00b      	beq.n	8001b2e <_svfiprintf_r+0x7e>
 8001b16:	465b      	mov	r3, fp
 8001b18:	4622      	mov	r2, r4
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	4638      	mov	r0, r7
 8001b1e:	f7ff ff6b 	bl	80019f8 <__ssputs_r>
 8001b22:	3001      	adds	r0, #1
 8001b24:	f000 80a7 	beq.w	8001c76 <_svfiprintf_r+0x1c6>
 8001b28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001b2a:	445a      	add	r2, fp
 8001b2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8001b2e:	f89a 3000 	ldrb.w	r3, [sl]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	f000 809f 	beq.w	8001c76 <_svfiprintf_r+0x1c6>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001b42:	f10a 0a01 	add.w	sl, sl, #1
 8001b46:	9304      	str	r3, [sp, #16]
 8001b48:	9307      	str	r3, [sp, #28]
 8001b4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001b4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8001b50:	4654      	mov	r4, sl
 8001b52:	2205      	movs	r2, #5
 8001b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001b58:	484e      	ldr	r0, [pc, #312]	@ (8001c94 <_svfiprintf_r+0x1e4>)
 8001b5a:	f000 fa61 	bl	8002020 <memchr>
 8001b5e:	9a04      	ldr	r2, [sp, #16]
 8001b60:	b9d8      	cbnz	r0, 8001b9a <_svfiprintf_r+0xea>
 8001b62:	06d0      	lsls	r0, r2, #27
 8001b64:	bf44      	itt	mi
 8001b66:	2320      	movmi	r3, #32
 8001b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001b6c:	0711      	lsls	r1, r2, #28
 8001b6e:	bf44      	itt	mi
 8001b70:	232b      	movmi	r3, #43	@ 0x2b
 8001b72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001b76:	f89a 3000 	ldrb.w	r3, [sl]
 8001b7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001b7c:	d015      	beq.n	8001baa <_svfiprintf_r+0xfa>
 8001b7e:	4654      	mov	r4, sl
 8001b80:	2000      	movs	r0, #0
 8001b82:	f04f 0c0a 	mov.w	ip, #10
 8001b86:	9a07      	ldr	r2, [sp, #28]
 8001b88:	4621      	mov	r1, r4
 8001b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001b8e:	3b30      	subs	r3, #48	@ 0x30
 8001b90:	2b09      	cmp	r3, #9
 8001b92:	d94b      	bls.n	8001c2c <_svfiprintf_r+0x17c>
 8001b94:	b1b0      	cbz	r0, 8001bc4 <_svfiprintf_r+0x114>
 8001b96:	9207      	str	r2, [sp, #28]
 8001b98:	e014      	b.n	8001bc4 <_svfiprintf_r+0x114>
 8001b9a:	eba0 0308 	sub.w	r3, r0, r8
 8001b9e:	fa09 f303 	lsl.w	r3, r9, r3
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	46a2      	mov	sl, r4
 8001ba6:	9304      	str	r3, [sp, #16]
 8001ba8:	e7d2      	b.n	8001b50 <_svfiprintf_r+0xa0>
 8001baa:	9b03      	ldr	r3, [sp, #12]
 8001bac:	1d19      	adds	r1, r3, #4
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	9103      	str	r1, [sp, #12]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	bfbb      	ittet	lt
 8001bb6:	425b      	neglt	r3, r3
 8001bb8:	f042 0202 	orrlt.w	r2, r2, #2
 8001bbc:	9307      	strge	r3, [sp, #28]
 8001bbe:	9307      	strlt	r3, [sp, #28]
 8001bc0:	bfb8      	it	lt
 8001bc2:	9204      	strlt	r2, [sp, #16]
 8001bc4:	7823      	ldrb	r3, [r4, #0]
 8001bc6:	2b2e      	cmp	r3, #46	@ 0x2e
 8001bc8:	d10a      	bne.n	8001be0 <_svfiprintf_r+0x130>
 8001bca:	7863      	ldrb	r3, [r4, #1]
 8001bcc:	2b2a      	cmp	r3, #42	@ 0x2a
 8001bce:	d132      	bne.n	8001c36 <_svfiprintf_r+0x186>
 8001bd0:	9b03      	ldr	r3, [sp, #12]
 8001bd2:	3402      	adds	r4, #2
 8001bd4:	1d1a      	adds	r2, r3, #4
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	9203      	str	r2, [sp, #12]
 8001bda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001bde:	9305      	str	r3, [sp, #20]
 8001be0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001c98 <_svfiprintf_r+0x1e8>
 8001be4:	2203      	movs	r2, #3
 8001be6:	4650      	mov	r0, sl
 8001be8:	7821      	ldrb	r1, [r4, #0]
 8001bea:	f000 fa19 	bl	8002020 <memchr>
 8001bee:	b138      	cbz	r0, 8001c00 <_svfiprintf_r+0x150>
 8001bf0:	2240      	movs	r2, #64	@ 0x40
 8001bf2:	9b04      	ldr	r3, [sp, #16]
 8001bf4:	eba0 000a 	sub.w	r0, r0, sl
 8001bf8:	4082      	lsls	r2, r0
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	3401      	adds	r4, #1
 8001bfe:	9304      	str	r3, [sp, #16]
 8001c00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c04:	2206      	movs	r2, #6
 8001c06:	4825      	ldr	r0, [pc, #148]	@ (8001c9c <_svfiprintf_r+0x1ec>)
 8001c08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001c0c:	f000 fa08 	bl	8002020 <memchr>
 8001c10:	2800      	cmp	r0, #0
 8001c12:	d036      	beq.n	8001c82 <_svfiprintf_r+0x1d2>
 8001c14:	4b22      	ldr	r3, [pc, #136]	@ (8001ca0 <_svfiprintf_r+0x1f0>)
 8001c16:	bb1b      	cbnz	r3, 8001c60 <_svfiprintf_r+0x1b0>
 8001c18:	9b03      	ldr	r3, [sp, #12]
 8001c1a:	3307      	adds	r3, #7
 8001c1c:	f023 0307 	bic.w	r3, r3, #7
 8001c20:	3308      	adds	r3, #8
 8001c22:	9303      	str	r3, [sp, #12]
 8001c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c26:	4433      	add	r3, r6
 8001c28:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c2a:	e76a      	b.n	8001b02 <_svfiprintf_r+0x52>
 8001c2c:	460c      	mov	r4, r1
 8001c2e:	2001      	movs	r0, #1
 8001c30:	fb0c 3202 	mla	r2, ip, r2, r3
 8001c34:	e7a8      	b.n	8001b88 <_svfiprintf_r+0xd8>
 8001c36:	2300      	movs	r3, #0
 8001c38:	f04f 0c0a 	mov.w	ip, #10
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	3401      	adds	r4, #1
 8001c40:	9305      	str	r3, [sp, #20]
 8001c42:	4620      	mov	r0, r4
 8001c44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001c48:	3a30      	subs	r2, #48	@ 0x30
 8001c4a:	2a09      	cmp	r2, #9
 8001c4c:	d903      	bls.n	8001c56 <_svfiprintf_r+0x1a6>
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0c6      	beq.n	8001be0 <_svfiprintf_r+0x130>
 8001c52:	9105      	str	r1, [sp, #20]
 8001c54:	e7c4      	b.n	8001be0 <_svfiprintf_r+0x130>
 8001c56:	4604      	mov	r4, r0
 8001c58:	2301      	movs	r3, #1
 8001c5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8001c5e:	e7f0      	b.n	8001c42 <_svfiprintf_r+0x192>
 8001c60:	ab03      	add	r3, sp, #12
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	462a      	mov	r2, r5
 8001c66:	4638      	mov	r0, r7
 8001c68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <_svfiprintf_r+0x1f4>)
 8001c6a:	a904      	add	r1, sp, #16
 8001c6c:	f3af 8000 	nop.w
 8001c70:	1c42      	adds	r2, r0, #1
 8001c72:	4606      	mov	r6, r0
 8001c74:	d1d6      	bne.n	8001c24 <_svfiprintf_r+0x174>
 8001c76:	89ab      	ldrh	r3, [r5, #12]
 8001c78:	065b      	lsls	r3, r3, #25
 8001c7a:	f53f af2d 	bmi.w	8001ad8 <_svfiprintf_r+0x28>
 8001c7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001c80:	e72c      	b.n	8001adc <_svfiprintf_r+0x2c>
 8001c82:	ab03      	add	r3, sp, #12
 8001c84:	9300      	str	r3, [sp, #0]
 8001c86:	462a      	mov	r2, r5
 8001c88:	4638      	mov	r0, r7
 8001c8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <_svfiprintf_r+0x1f4>)
 8001c8c:	a904      	add	r1, sp, #16
 8001c8e:	f000 f87d 	bl	8001d8c <_printf_i>
 8001c92:	e7ed      	b.n	8001c70 <_svfiprintf_r+0x1c0>
 8001c94:	0800218e 	.word	0x0800218e
 8001c98:	08002194 	.word	0x08002194
 8001c9c:	08002198 	.word	0x08002198
 8001ca0:	00000000 	.word	0x00000000
 8001ca4:	080019f9 	.word	0x080019f9

08001ca8 <_printf_common>:
 8001ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001cac:	4616      	mov	r6, r2
 8001cae:	4698      	mov	r8, r3
 8001cb0:	688a      	ldr	r2, [r1, #8]
 8001cb2:	690b      	ldr	r3, [r1, #16]
 8001cb4:	4607      	mov	r7, r0
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	bfb8      	it	lt
 8001cba:	4613      	movlt	r3, r2
 8001cbc:	6033      	str	r3, [r6, #0]
 8001cbe:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001cc2:	460c      	mov	r4, r1
 8001cc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001cc8:	b10a      	cbz	r2, 8001cce <_printf_common+0x26>
 8001cca:	3301      	adds	r3, #1
 8001ccc:	6033      	str	r3, [r6, #0]
 8001cce:	6823      	ldr	r3, [r4, #0]
 8001cd0:	0699      	lsls	r1, r3, #26
 8001cd2:	bf42      	ittt	mi
 8001cd4:	6833      	ldrmi	r3, [r6, #0]
 8001cd6:	3302      	addmi	r3, #2
 8001cd8:	6033      	strmi	r3, [r6, #0]
 8001cda:	6825      	ldr	r5, [r4, #0]
 8001cdc:	f015 0506 	ands.w	r5, r5, #6
 8001ce0:	d106      	bne.n	8001cf0 <_printf_common+0x48>
 8001ce2:	f104 0a19 	add.w	sl, r4, #25
 8001ce6:	68e3      	ldr	r3, [r4, #12]
 8001ce8:	6832      	ldr	r2, [r6, #0]
 8001cea:	1a9b      	subs	r3, r3, r2
 8001cec:	42ab      	cmp	r3, r5
 8001cee:	dc2b      	bgt.n	8001d48 <_printf_common+0xa0>
 8001cf0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001cf4:	6822      	ldr	r2, [r4, #0]
 8001cf6:	3b00      	subs	r3, #0
 8001cf8:	bf18      	it	ne
 8001cfa:	2301      	movne	r3, #1
 8001cfc:	0692      	lsls	r2, r2, #26
 8001cfe:	d430      	bmi.n	8001d62 <_printf_common+0xba>
 8001d00:	4641      	mov	r1, r8
 8001d02:	4638      	mov	r0, r7
 8001d04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001d08:	47c8      	blx	r9
 8001d0a:	3001      	adds	r0, #1
 8001d0c:	d023      	beq.n	8001d56 <_printf_common+0xae>
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	6922      	ldr	r2, [r4, #16]
 8001d12:	f003 0306 	and.w	r3, r3, #6
 8001d16:	2b04      	cmp	r3, #4
 8001d18:	bf14      	ite	ne
 8001d1a:	2500      	movne	r5, #0
 8001d1c:	6833      	ldreq	r3, [r6, #0]
 8001d1e:	f04f 0600 	mov.w	r6, #0
 8001d22:	bf08      	it	eq
 8001d24:	68e5      	ldreq	r5, [r4, #12]
 8001d26:	f104 041a 	add.w	r4, r4, #26
 8001d2a:	bf08      	it	eq
 8001d2c:	1aed      	subeq	r5, r5, r3
 8001d2e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001d32:	bf08      	it	eq
 8001d34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	bfc4      	itt	gt
 8001d3c:	1a9b      	subgt	r3, r3, r2
 8001d3e:	18ed      	addgt	r5, r5, r3
 8001d40:	42b5      	cmp	r5, r6
 8001d42:	d11a      	bne.n	8001d7a <_printf_common+0xd2>
 8001d44:	2000      	movs	r0, #0
 8001d46:	e008      	b.n	8001d5a <_printf_common+0xb2>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	4652      	mov	r2, sl
 8001d4c:	4641      	mov	r1, r8
 8001d4e:	4638      	mov	r0, r7
 8001d50:	47c8      	blx	r9
 8001d52:	3001      	adds	r0, #1
 8001d54:	d103      	bne.n	8001d5e <_printf_common+0xb6>
 8001d56:	f04f 30ff 	mov.w	r0, #4294967295
 8001d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d5e:	3501      	adds	r5, #1
 8001d60:	e7c1      	b.n	8001ce6 <_printf_common+0x3e>
 8001d62:	2030      	movs	r0, #48	@ 0x30
 8001d64:	18e1      	adds	r1, r4, r3
 8001d66:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001d70:	4422      	add	r2, r4
 8001d72:	3302      	adds	r3, #2
 8001d74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001d78:	e7c2      	b.n	8001d00 <_printf_common+0x58>
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	4622      	mov	r2, r4
 8001d7e:	4641      	mov	r1, r8
 8001d80:	4638      	mov	r0, r7
 8001d82:	47c8      	blx	r9
 8001d84:	3001      	adds	r0, #1
 8001d86:	d0e6      	beq.n	8001d56 <_printf_common+0xae>
 8001d88:	3601      	adds	r6, #1
 8001d8a:	e7d9      	b.n	8001d40 <_printf_common+0x98>

08001d8c <_printf_i>:
 8001d8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001d90:	7e0f      	ldrb	r7, [r1, #24]
 8001d92:	4691      	mov	r9, r2
 8001d94:	2f78      	cmp	r7, #120	@ 0x78
 8001d96:	4680      	mov	r8, r0
 8001d98:	460c      	mov	r4, r1
 8001d9a:	469a      	mov	sl, r3
 8001d9c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001d9e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001da2:	d807      	bhi.n	8001db4 <_printf_i+0x28>
 8001da4:	2f62      	cmp	r7, #98	@ 0x62
 8001da6:	d80a      	bhi.n	8001dbe <_printf_i+0x32>
 8001da8:	2f00      	cmp	r7, #0
 8001daa:	f000 80d3 	beq.w	8001f54 <_printf_i+0x1c8>
 8001dae:	2f58      	cmp	r7, #88	@ 0x58
 8001db0:	f000 80ba 	beq.w	8001f28 <_printf_i+0x19c>
 8001db4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001db8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001dbc:	e03a      	b.n	8001e34 <_printf_i+0xa8>
 8001dbe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001dc2:	2b15      	cmp	r3, #21
 8001dc4:	d8f6      	bhi.n	8001db4 <_printf_i+0x28>
 8001dc6:	a101      	add	r1, pc, #4	@ (adr r1, 8001dcc <_printf_i+0x40>)
 8001dc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001dcc:	08001e25 	.word	0x08001e25
 8001dd0:	08001e39 	.word	0x08001e39
 8001dd4:	08001db5 	.word	0x08001db5
 8001dd8:	08001db5 	.word	0x08001db5
 8001ddc:	08001db5 	.word	0x08001db5
 8001de0:	08001db5 	.word	0x08001db5
 8001de4:	08001e39 	.word	0x08001e39
 8001de8:	08001db5 	.word	0x08001db5
 8001dec:	08001db5 	.word	0x08001db5
 8001df0:	08001db5 	.word	0x08001db5
 8001df4:	08001db5 	.word	0x08001db5
 8001df8:	08001f3b 	.word	0x08001f3b
 8001dfc:	08001e63 	.word	0x08001e63
 8001e00:	08001ef5 	.word	0x08001ef5
 8001e04:	08001db5 	.word	0x08001db5
 8001e08:	08001db5 	.word	0x08001db5
 8001e0c:	08001f5d 	.word	0x08001f5d
 8001e10:	08001db5 	.word	0x08001db5
 8001e14:	08001e63 	.word	0x08001e63
 8001e18:	08001db5 	.word	0x08001db5
 8001e1c:	08001db5 	.word	0x08001db5
 8001e20:	08001efd 	.word	0x08001efd
 8001e24:	6833      	ldr	r3, [r6, #0]
 8001e26:	1d1a      	adds	r2, r3, #4
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6032      	str	r2, [r6, #0]
 8001e2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001e30:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001e34:	2301      	movs	r3, #1
 8001e36:	e09e      	b.n	8001f76 <_printf_i+0x1ea>
 8001e38:	6833      	ldr	r3, [r6, #0]
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	1d19      	adds	r1, r3, #4
 8001e3e:	6031      	str	r1, [r6, #0]
 8001e40:	0606      	lsls	r6, r0, #24
 8001e42:	d501      	bpl.n	8001e48 <_printf_i+0xbc>
 8001e44:	681d      	ldr	r5, [r3, #0]
 8001e46:	e003      	b.n	8001e50 <_printf_i+0xc4>
 8001e48:	0645      	lsls	r5, r0, #25
 8001e4a:	d5fb      	bpl.n	8001e44 <_printf_i+0xb8>
 8001e4c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001e50:	2d00      	cmp	r5, #0
 8001e52:	da03      	bge.n	8001e5c <_printf_i+0xd0>
 8001e54:	232d      	movs	r3, #45	@ 0x2d
 8001e56:	426d      	negs	r5, r5
 8001e58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001e5c:	230a      	movs	r3, #10
 8001e5e:	4859      	ldr	r0, [pc, #356]	@ (8001fc4 <_printf_i+0x238>)
 8001e60:	e011      	b.n	8001e86 <_printf_i+0xfa>
 8001e62:	6821      	ldr	r1, [r4, #0]
 8001e64:	6833      	ldr	r3, [r6, #0]
 8001e66:	0608      	lsls	r0, r1, #24
 8001e68:	f853 5b04 	ldr.w	r5, [r3], #4
 8001e6c:	d402      	bmi.n	8001e74 <_printf_i+0xe8>
 8001e6e:	0649      	lsls	r1, r1, #25
 8001e70:	bf48      	it	mi
 8001e72:	b2ad      	uxthmi	r5, r5
 8001e74:	2f6f      	cmp	r7, #111	@ 0x6f
 8001e76:	6033      	str	r3, [r6, #0]
 8001e78:	bf14      	ite	ne
 8001e7a:	230a      	movne	r3, #10
 8001e7c:	2308      	moveq	r3, #8
 8001e7e:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <_printf_i+0x238>)
 8001e80:	2100      	movs	r1, #0
 8001e82:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001e86:	6866      	ldr	r6, [r4, #4]
 8001e88:	2e00      	cmp	r6, #0
 8001e8a:	bfa8      	it	ge
 8001e8c:	6821      	ldrge	r1, [r4, #0]
 8001e8e:	60a6      	str	r6, [r4, #8]
 8001e90:	bfa4      	itt	ge
 8001e92:	f021 0104 	bicge.w	r1, r1, #4
 8001e96:	6021      	strge	r1, [r4, #0]
 8001e98:	b90d      	cbnz	r5, 8001e9e <_printf_i+0x112>
 8001e9a:	2e00      	cmp	r6, #0
 8001e9c:	d04b      	beq.n	8001f36 <_printf_i+0x1aa>
 8001e9e:	4616      	mov	r6, r2
 8001ea0:	fbb5 f1f3 	udiv	r1, r5, r3
 8001ea4:	fb03 5711 	mls	r7, r3, r1, r5
 8001ea8:	5dc7      	ldrb	r7, [r0, r7]
 8001eaa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001eae:	462f      	mov	r7, r5
 8001eb0:	42bb      	cmp	r3, r7
 8001eb2:	460d      	mov	r5, r1
 8001eb4:	d9f4      	bls.n	8001ea0 <_printf_i+0x114>
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d10b      	bne.n	8001ed2 <_printf_i+0x146>
 8001eba:	6823      	ldr	r3, [r4, #0]
 8001ebc:	07df      	lsls	r7, r3, #31
 8001ebe:	d508      	bpl.n	8001ed2 <_printf_i+0x146>
 8001ec0:	6923      	ldr	r3, [r4, #16]
 8001ec2:	6861      	ldr	r1, [r4, #4]
 8001ec4:	4299      	cmp	r1, r3
 8001ec6:	bfde      	ittt	le
 8001ec8:	2330      	movle	r3, #48	@ 0x30
 8001eca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001ece:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001ed2:	1b92      	subs	r2, r2, r6
 8001ed4:	6122      	str	r2, [r4, #16]
 8001ed6:	464b      	mov	r3, r9
 8001ed8:	4621      	mov	r1, r4
 8001eda:	4640      	mov	r0, r8
 8001edc:	f8cd a000 	str.w	sl, [sp]
 8001ee0:	aa03      	add	r2, sp, #12
 8001ee2:	f7ff fee1 	bl	8001ca8 <_printf_common>
 8001ee6:	3001      	adds	r0, #1
 8001ee8:	d14a      	bne.n	8001f80 <_printf_i+0x1f4>
 8001eea:	f04f 30ff 	mov.w	r0, #4294967295
 8001eee:	b004      	add	sp, #16
 8001ef0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ef4:	6823      	ldr	r3, [r4, #0]
 8001ef6:	f043 0320 	orr.w	r3, r3, #32
 8001efa:	6023      	str	r3, [r4, #0]
 8001efc:	2778      	movs	r7, #120	@ 0x78
 8001efe:	4832      	ldr	r0, [pc, #200]	@ (8001fc8 <_printf_i+0x23c>)
 8001f00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001f04:	6823      	ldr	r3, [r4, #0]
 8001f06:	6831      	ldr	r1, [r6, #0]
 8001f08:	061f      	lsls	r7, r3, #24
 8001f0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8001f0e:	d402      	bmi.n	8001f16 <_printf_i+0x18a>
 8001f10:	065f      	lsls	r7, r3, #25
 8001f12:	bf48      	it	mi
 8001f14:	b2ad      	uxthmi	r5, r5
 8001f16:	6031      	str	r1, [r6, #0]
 8001f18:	07d9      	lsls	r1, r3, #31
 8001f1a:	bf44      	itt	mi
 8001f1c:	f043 0320 	orrmi.w	r3, r3, #32
 8001f20:	6023      	strmi	r3, [r4, #0]
 8001f22:	b11d      	cbz	r5, 8001f2c <_printf_i+0x1a0>
 8001f24:	2310      	movs	r3, #16
 8001f26:	e7ab      	b.n	8001e80 <_printf_i+0xf4>
 8001f28:	4826      	ldr	r0, [pc, #152]	@ (8001fc4 <_printf_i+0x238>)
 8001f2a:	e7e9      	b.n	8001f00 <_printf_i+0x174>
 8001f2c:	6823      	ldr	r3, [r4, #0]
 8001f2e:	f023 0320 	bic.w	r3, r3, #32
 8001f32:	6023      	str	r3, [r4, #0]
 8001f34:	e7f6      	b.n	8001f24 <_printf_i+0x198>
 8001f36:	4616      	mov	r6, r2
 8001f38:	e7bd      	b.n	8001eb6 <_printf_i+0x12a>
 8001f3a:	6833      	ldr	r3, [r6, #0]
 8001f3c:	6825      	ldr	r5, [r4, #0]
 8001f3e:	1d18      	adds	r0, r3, #4
 8001f40:	6961      	ldr	r1, [r4, #20]
 8001f42:	6030      	str	r0, [r6, #0]
 8001f44:	062e      	lsls	r6, r5, #24
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	d501      	bpl.n	8001f4e <_printf_i+0x1c2>
 8001f4a:	6019      	str	r1, [r3, #0]
 8001f4c:	e002      	b.n	8001f54 <_printf_i+0x1c8>
 8001f4e:	0668      	lsls	r0, r5, #25
 8001f50:	d5fb      	bpl.n	8001f4a <_printf_i+0x1be>
 8001f52:	8019      	strh	r1, [r3, #0]
 8001f54:	2300      	movs	r3, #0
 8001f56:	4616      	mov	r6, r2
 8001f58:	6123      	str	r3, [r4, #16]
 8001f5a:	e7bc      	b.n	8001ed6 <_printf_i+0x14a>
 8001f5c:	6833      	ldr	r3, [r6, #0]
 8001f5e:	2100      	movs	r1, #0
 8001f60:	1d1a      	adds	r2, r3, #4
 8001f62:	6032      	str	r2, [r6, #0]
 8001f64:	681e      	ldr	r6, [r3, #0]
 8001f66:	6862      	ldr	r2, [r4, #4]
 8001f68:	4630      	mov	r0, r6
 8001f6a:	f000 f859 	bl	8002020 <memchr>
 8001f6e:	b108      	cbz	r0, 8001f74 <_printf_i+0x1e8>
 8001f70:	1b80      	subs	r0, r0, r6
 8001f72:	6060      	str	r0, [r4, #4]
 8001f74:	6863      	ldr	r3, [r4, #4]
 8001f76:	6123      	str	r3, [r4, #16]
 8001f78:	2300      	movs	r3, #0
 8001f7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f7e:	e7aa      	b.n	8001ed6 <_printf_i+0x14a>
 8001f80:	4632      	mov	r2, r6
 8001f82:	4649      	mov	r1, r9
 8001f84:	4640      	mov	r0, r8
 8001f86:	6923      	ldr	r3, [r4, #16]
 8001f88:	47d0      	blx	sl
 8001f8a:	3001      	adds	r0, #1
 8001f8c:	d0ad      	beq.n	8001eea <_printf_i+0x15e>
 8001f8e:	6823      	ldr	r3, [r4, #0]
 8001f90:	079b      	lsls	r3, r3, #30
 8001f92:	d413      	bmi.n	8001fbc <_printf_i+0x230>
 8001f94:	68e0      	ldr	r0, [r4, #12]
 8001f96:	9b03      	ldr	r3, [sp, #12]
 8001f98:	4298      	cmp	r0, r3
 8001f9a:	bfb8      	it	lt
 8001f9c:	4618      	movlt	r0, r3
 8001f9e:	e7a6      	b.n	8001eee <_printf_i+0x162>
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	4632      	mov	r2, r6
 8001fa4:	4649      	mov	r1, r9
 8001fa6:	4640      	mov	r0, r8
 8001fa8:	47d0      	blx	sl
 8001faa:	3001      	adds	r0, #1
 8001fac:	d09d      	beq.n	8001eea <_printf_i+0x15e>
 8001fae:	3501      	adds	r5, #1
 8001fb0:	68e3      	ldr	r3, [r4, #12]
 8001fb2:	9903      	ldr	r1, [sp, #12]
 8001fb4:	1a5b      	subs	r3, r3, r1
 8001fb6:	42ab      	cmp	r3, r5
 8001fb8:	dcf2      	bgt.n	8001fa0 <_printf_i+0x214>
 8001fba:	e7eb      	b.n	8001f94 <_printf_i+0x208>
 8001fbc:	2500      	movs	r5, #0
 8001fbe:	f104 0619 	add.w	r6, r4, #25
 8001fc2:	e7f5      	b.n	8001fb0 <_printf_i+0x224>
 8001fc4:	0800219f 	.word	0x0800219f
 8001fc8:	080021b0 	.word	0x080021b0

08001fcc <memmove>:
 8001fcc:	4288      	cmp	r0, r1
 8001fce:	b510      	push	{r4, lr}
 8001fd0:	eb01 0402 	add.w	r4, r1, r2
 8001fd4:	d902      	bls.n	8001fdc <memmove+0x10>
 8001fd6:	4284      	cmp	r4, r0
 8001fd8:	4623      	mov	r3, r4
 8001fda:	d807      	bhi.n	8001fec <memmove+0x20>
 8001fdc:	1e43      	subs	r3, r0, #1
 8001fde:	42a1      	cmp	r1, r4
 8001fe0:	d008      	beq.n	8001ff4 <memmove+0x28>
 8001fe2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001fe6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001fea:	e7f8      	b.n	8001fde <memmove+0x12>
 8001fec:	4601      	mov	r1, r0
 8001fee:	4402      	add	r2, r0
 8001ff0:	428a      	cmp	r2, r1
 8001ff2:	d100      	bne.n	8001ff6 <memmove+0x2a>
 8001ff4:	bd10      	pop	{r4, pc}
 8001ff6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001ffa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001ffe:	e7f7      	b.n	8001ff0 <memmove+0x24>

08002000 <_sbrk_r>:
 8002000:	b538      	push	{r3, r4, r5, lr}
 8002002:	2300      	movs	r3, #0
 8002004:	4d05      	ldr	r5, [pc, #20]	@ (800201c <_sbrk_r+0x1c>)
 8002006:	4604      	mov	r4, r0
 8002008:	4608      	mov	r0, r1
 800200a:	602b      	str	r3, [r5, #0]
 800200c:	f7fe fb30 	bl	8000670 <_sbrk>
 8002010:	1c43      	adds	r3, r0, #1
 8002012:	d102      	bne.n	800201a <_sbrk_r+0x1a>
 8002014:	682b      	ldr	r3, [r5, #0]
 8002016:	b103      	cbz	r3, 800201a <_sbrk_r+0x1a>
 8002018:	6023      	str	r3, [r4, #0]
 800201a:	bd38      	pop	{r3, r4, r5, pc}
 800201c:	200002dc 	.word	0x200002dc

08002020 <memchr>:
 8002020:	4603      	mov	r3, r0
 8002022:	b510      	push	{r4, lr}
 8002024:	b2c9      	uxtb	r1, r1
 8002026:	4402      	add	r2, r0
 8002028:	4293      	cmp	r3, r2
 800202a:	4618      	mov	r0, r3
 800202c:	d101      	bne.n	8002032 <memchr+0x12>
 800202e:	2000      	movs	r0, #0
 8002030:	e003      	b.n	800203a <memchr+0x1a>
 8002032:	7804      	ldrb	r4, [r0, #0]
 8002034:	3301      	adds	r3, #1
 8002036:	428c      	cmp	r4, r1
 8002038:	d1f6      	bne.n	8002028 <memchr+0x8>
 800203a:	bd10      	pop	{r4, pc}

0800203c <memcpy>:
 800203c:	440a      	add	r2, r1
 800203e:	4291      	cmp	r1, r2
 8002040:	f100 33ff 	add.w	r3, r0, #4294967295
 8002044:	d100      	bne.n	8002048 <memcpy+0xc>
 8002046:	4770      	bx	lr
 8002048:	b510      	push	{r4, lr}
 800204a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800204e:	4291      	cmp	r1, r2
 8002050:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002054:	d1f9      	bne.n	800204a <memcpy+0xe>
 8002056:	bd10      	pop	{r4, pc}

08002058 <_realloc_r>:
 8002058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800205c:	4680      	mov	r8, r0
 800205e:	4615      	mov	r5, r2
 8002060:	460c      	mov	r4, r1
 8002062:	b921      	cbnz	r1, 800206e <_realloc_r+0x16>
 8002064:	4611      	mov	r1, r2
 8002066:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800206a:	f7ff bc39 	b.w	80018e0 <_malloc_r>
 800206e:	b92a      	cbnz	r2, 800207c <_realloc_r+0x24>
 8002070:	f7ff fbcc 	bl	800180c <_free_r>
 8002074:	2400      	movs	r4, #0
 8002076:	4620      	mov	r0, r4
 8002078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800207c:	f000 f81a 	bl	80020b4 <_malloc_usable_size_r>
 8002080:	4285      	cmp	r5, r0
 8002082:	4606      	mov	r6, r0
 8002084:	d802      	bhi.n	800208c <_realloc_r+0x34>
 8002086:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800208a:	d8f4      	bhi.n	8002076 <_realloc_r+0x1e>
 800208c:	4629      	mov	r1, r5
 800208e:	4640      	mov	r0, r8
 8002090:	f7ff fc26 	bl	80018e0 <_malloc_r>
 8002094:	4607      	mov	r7, r0
 8002096:	2800      	cmp	r0, #0
 8002098:	d0ec      	beq.n	8002074 <_realloc_r+0x1c>
 800209a:	42b5      	cmp	r5, r6
 800209c:	462a      	mov	r2, r5
 800209e:	4621      	mov	r1, r4
 80020a0:	bf28      	it	cs
 80020a2:	4632      	movcs	r2, r6
 80020a4:	f7ff ffca 	bl	800203c <memcpy>
 80020a8:	4621      	mov	r1, r4
 80020aa:	4640      	mov	r0, r8
 80020ac:	f7ff fbae 	bl	800180c <_free_r>
 80020b0:	463c      	mov	r4, r7
 80020b2:	e7e0      	b.n	8002076 <_realloc_r+0x1e>

080020b4 <_malloc_usable_size_r>:
 80020b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80020b8:	1f18      	subs	r0, r3, #4
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	bfbc      	itt	lt
 80020be:	580b      	ldrlt	r3, [r1, r0]
 80020c0:	18c0      	addlt	r0, r0, r3
 80020c2:	4770      	bx	lr

080020c4 <_init>:
 80020c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020c6:	bf00      	nop
 80020c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ca:	bc08      	pop	{r3}
 80020cc:	469e      	mov	lr, r3
 80020ce:	4770      	bx	lr

080020d0 <_fini>:
 80020d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020d2:	bf00      	nop
 80020d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020d6:	bc08      	pop	{r3}
 80020d8:	469e      	mov	lr, r3
 80020da:	4770      	bx	lr
