<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-iobn-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-iobn-defs.h</h1><a href="cvmx-iobn-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-iobn-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon iobn.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_IOBN_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_IOBN_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_BIST_STATUS CVMX_IOBN_BIST_STATUS_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000018ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-iobn-defs_8h.html#aba372817bb66687e604902e5af5015f2">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800F0000018ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_CUR_PWR CVMX_IOBN_CHIP_CUR_PWR_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_CHIP_CUR_PWR_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_CHIP_CUR_PWR not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000068ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-iobn-defs_8h.html#a5d05a1355ab3a6f242684da54880d662">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_CUR_PWR (CVMX_ADD_IO_SEG(0x00011800F0000068ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_GLB_PWR_THROTTLE CVMX_IOBN_CHIP_GLB_PWR_THROTTLE_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_CHIP_GLB_PWR_THROTTLE_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_CHIP_GLB_PWR_THROTTLE not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000038ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-iobn-defs_8h.html#a23981a117d631d64beff58dccf8bacfa">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_GLB_PWR_THROTTLE (CVMX_ADD_IO_SEG(0x00011800F0000038ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_PWR_OUT CVMX_IOBN_CHIP_PWR_OUT_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_CHIP_PWR_OUT_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_CHIP_PWR_OUT not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000048ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-iobn-defs_8h.html#a552dff298f82472ce769f6322f43a9b9">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CHIP_PWR_OUT (CVMX_ADD_IO_SEG(0x00011800F0000048ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CONTROL CVMX_IOBN_CONTROL_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000008ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-iobn-defs_8h.html#aa7732a04f5ed3e561c5aa508d4faaf0e">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CONTROL (CVMX_ADD_IO_SEG(0x00011800F0000008ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CREDITS CVMX_IOBN_CREDITS_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_CREDITS_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_CREDITS not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000028ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-iobn-defs_8h.html#a0d4f09d068ea050687a0d850cb29760d">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_CREDITS (CVMX_ADD_IO_SEG(0x00011800F0000028ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_ECC CVMX_IOBN_ECC_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_ECC_FUNC(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_ECC not supported on this chip\n&quot;</span>);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000010ull);
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-iobn-defs_8h.html#a61040f37c8866918b29fe67f4d13be42">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_ECC (CVMX_ADD_IO_SEG(0x00011800F0000010ull))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_GBL_DLL CVMX_IOBN_GBL_DLL_FUNC()</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_GBL_DLL_FUNC(<span class="keywordtype">void</span>)
<a name="l00135"></a>00135 {
<a name="l00136"></a>00136     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_GBL_DLL not supported on this chip\n&quot;</span>);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0001000ull);
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-iobn-defs_8h.html#aaeaf2c87e04a659d23b1bea1e6c7ba56">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_GBL_DLL (CVMX_ADD_IO_SEG(0x00011800F0001000ull))</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_HIGH_PRIORITY CVMX_IOBN_HIGH_PRIORITY_FUNC()</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_HIGH_PRIORITY_FUNC(<span class="keywordtype">void</span>)
<a name="l00146"></a>00146 {
<a name="l00147"></a>00147     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_HIGH_PRIORITY not supported on this chip\n&quot;</span>);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000000ull);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-iobn-defs_8h.html#a46d26f422c13a4fbe2303bc76a0aace8">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_HIGH_PRIORITY (CVMX_ADD_IO_SEG(0x00011800F0000000ull))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_INT_SUM CVMX_IOBN_INT_SUM_FUNC()</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_INT_SUM_FUNC(<span class="keywordtype">void</span>)
<a name="l00157"></a>00157 {
<a name="l00158"></a>00158     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_INT_SUM not supported on this chip\n&quot;</span>);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000020ull);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-iobn-defs_8h.html#adb998a3903b882e0b389c72e6ab05ffe">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_INT_SUM (CVMX_ADD_IO_SEG(0x00011800F0000020ull))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-iobn-defs_8h.html#a3d7e422b1a99aca4b471b50864f7d1ad">CVMX_IOBN_NCBX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00170"></a>00170           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00171"></a>00171           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00172"></a>00172           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00173"></a>00173         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_NCBX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00174"></a>00174     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0004000ull) + ((offset) &amp; 3) * 8;
<a name="l00175"></a>00175 }
<a name="l00176"></a>00176 <span class="preprocessor">#else</span>
<a name="l00177"></a><a class="code" href="cvmx-iobn-defs_8h.html#a3d7e422b1a99aca4b471b50864f7d1ad">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_NCBX_CTL(offset) (CVMX_ADD_IO_SEG(0x00011800F0004000ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_PP_BIST_STATUS CVMX_IOBN_PP_BIST_STATUS_FUNC()</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_PP_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00182"></a>00182 {
<a name="l00183"></a>00183     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00184"></a>00184         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_PP_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00185"></a>00185     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0000700ull);
<a name="l00186"></a>00186 }
<a name="l00187"></a>00187 <span class="preprocessor">#else</span>
<a name="l00188"></a><a class="code" href="cvmx-iobn-defs_8h.html#a3d03b04214162322fcff5625c58c2bfe">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_PP_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800F0000700ull))</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_ROC_DLL CVMX_IOBN_ROC_DLL_FUNC()</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_IOBN_ROC_DLL_FUNC(<span class="keywordtype">void</span>)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00195"></a>00195         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_IOBN_ROC_DLL not supported on this chip\n&quot;</span>);
<a name="l00196"></a>00196     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800F0001010ull);
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 <span class="preprocessor">#else</span>
<a name="l00199"></a><a class="code" href="cvmx-iobn-defs_8h.html#af89b0d91ed640e74f2769a50c43aa6a0">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_IOBN_ROC_DLL (CVMX_ADD_IO_SEG(0x00011800F0001010ull))</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00202"></a>00202 <span class="comment">/**</span>
<a name="l00203"></a>00203 <span class="comment"> * cvmx_iobn_bist_status</span>
<a name="l00204"></a>00204 <span class="comment"> *</span>
<a name="l00205"></a>00205 <span class="comment"> * This register contains the result of the BIST run on the IOB memories.</span>
<a name="l00206"></a>00206 <span class="comment"> *</span>
<a name="l00207"></a>00207 <span class="comment"> */</span>
<a name="l00208"></a><a class="code" href="unioncvmx__iobn__bist__status.html">00208</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__bist__status.html" title="cvmx_iobn_bist_status">cvmx_iobn_bist_status</a> {
<a name="l00209"></a><a class="code" href="unioncvmx__iobn__bist__status.html#a4eae99f264e9d7f97e4b40ae833f320e">00209</a>     uint64_t <a class="code" href="unioncvmx__iobn__bist__status.html#a4eae99f264e9d7f97e4b40ae833f320e">u64</a>;
<a name="l00210"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">00210</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">cvmx_iobn_bist_status_s</a> {
<a name="l00211"></a>00211 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a98993cf02ef77ee9301b99642e8bb266">reserved_27_63</a>               : 37;
<a name="l00213"></a>00213     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a082d2df0ac447c1ee0566c1f892b902d">rsdm3</a>                        : 1;  <span class="comment">/**&lt; rsd_mem3_bstatus */</span>
<a name="l00214"></a>00214     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#acccd9c78333c91b4cdd70098de55cb04">rsdm2</a>                        : 1;  <span class="comment">/**&lt; rsd_mem2_bstatus */</span>
<a name="l00215"></a>00215     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a920aff229250160d17eca0eaebecde85">rsdm1</a>                        : 1;  <span class="comment">/**&lt; rsd_mem1_bstatus */</span>
<a name="l00216"></a>00216     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aae84838e307c9bc615c1ee79331dd20f">rsdm0</a>                        : 1;  <span class="comment">/**&lt; rsd_mem0_bstatus */</span>
<a name="l00217"></a>00217     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ae594385dd49f58e9ed28ad7a25cc0d91">iocf3</a>                        : 1;  <span class="comment">/**&lt; iocfif3_bstatus */</span>
<a name="l00218"></a>00218     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afab4dffbb56715abed9e1bce486c58c9">iocf2</a>                        : 1;  <span class="comment">/**&lt; iocfif2_bstatus */</span>
<a name="l00219"></a>00219     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a0c008ff8617ee50cfa2db56413e29318">iocf1</a>                        : 1;  <span class="comment">/**&lt; iocfif1_bstatus */</span>
<a name="l00220"></a>00220     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a3d5e37037ace49c236cdbefdc167e308">iocf0</a>                        : 1;  <span class="comment">/**&lt; iocfif0_bstatus */</span>
<a name="l00221"></a>00221     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9a73e1506b039c22aa851caa5088432c">iorf0</a>                        : 1;  <span class="comment">/**&lt; iorfif0_bstatus */</span>
<a name="l00222"></a>00222     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a7f4e6a595ad3209cc28aeaaa63f33c94">iorf1</a>                        : 1;  <span class="comment">/**&lt; iorfif1_bstatus */</span>
<a name="l00223"></a>00223     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ab253715a14b54d2ad114e2b3c563d421">iorf2</a>                        : 1;  <span class="comment">/**&lt; iorfif2_bstatus */</span>
<a name="l00224"></a>00224     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1fd9eea89f8bcd1368fefe4836ff41e1">iorf3</a>                        : 1;  <span class="comment">/**&lt; iorfif3_bstatus */</span>
<a name="l00225"></a>00225     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a77159f7dcaa76f8f728b1c58a54a37a4">xmcf</a>                         : 1;  <span class="comment">/**&lt; xmcfif_bstatus */</span>
<a name="l00226"></a>00226     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afbbfb8195a40ebc83fb0f19003f34cc7">ichpx</a>                        : 1;  <span class="comment">/**&lt; icc_xmc_fifo_ecc_bstatus */</span>
<a name="l00227"></a>00227     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a599f1d803fb621c22b6bf790b151cdb4">ide</a>                          : 1;  <span class="comment">/**&lt; ide_ecc_bstatus */</span>
<a name="l00228"></a>00228     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a2ad6fdfe22fb3323c9d908d8914af767">icx3</a>                         : 1;  <span class="comment">/**&lt; icc0_xmc_fifo_ecc_bstatus */</span>
<a name="l00229"></a>00229     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afcc6a92ac1fb791c30acce3c80c716e0">icx2</a>                         : 1;  <span class="comment">/**&lt; icc0_xmc_fifo_ecc_bstatus */</span>
<a name="l00230"></a>00230     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a4be8623f5d709ab6af0fb1b39801abb9">icx1</a>                         : 1;  <span class="comment">/**&lt; icc0_xmc_fifo_ecc_bstatus */</span>
<a name="l00231"></a>00231     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#adad1d25b3571f4abe0a4441f4eda57bd">icx0</a>                         : 1;  <span class="comment">/**&lt; icc0_xmc_fifo_ecc_bstatus */</span>
<a name="l00232"></a>00232     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a8e6191742b4611cc52379be346977605">immx3</a>                        : 1;  <span class="comment">/**&lt; icm_mem_mask_xmd3_bstatus */</span>
<a name="l00233"></a>00233     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a95b739df409f0281588024ed577d6a35">imdx3</a>                        : 1;  <span class="comment">/**&lt; icm_mem_data_xmd3_bstatus */</span>
<a name="l00234"></a>00234     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aa52571013af7955afb2eccc56fbc395d">immx2</a>                        : 1;  <span class="comment">/**&lt; icm_mem_mask_xmd2_bstatus */</span>
<a name="l00235"></a>00235     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a85b523fcf2fb3aba5b49f066d4388fd7">imdx2</a>                        : 1;  <span class="comment">/**&lt; icm_mem_data_xmd2_bstatus */</span>
<a name="l00236"></a>00236     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9e327afe7bfd100bb3a31c5908694fa4">immx1</a>                        : 1;  <span class="comment">/**&lt; icm_mem_mask_xmd1_bstatus */</span>
<a name="l00237"></a>00237     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1a43129855647e0083e462d9bb97faee">imdx1</a>                        : 1;  <span class="comment">/**&lt; icm_mem_data_xmd1_bstatus */</span>
<a name="l00238"></a>00238     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a6676b214e2957b74c99972661fd0913d">immx0</a>                        : 1;  <span class="comment">/**&lt; icm_mem_mask_xmd0_bstatus */</span>
<a name="l00239"></a>00239     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1c5311954701179dc71622b8c15529eb">imdx0</a>                        : 1;  <span class="comment">/**&lt; icm_mem_data_xmd0_bstatus */</span>
<a name="l00240"></a>00240 <span class="preprocessor">#else</span>
<a name="l00241"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1c5311954701179dc71622b8c15529eb">00241</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1c5311954701179dc71622b8c15529eb">imdx0</a>                        : 1;
<a name="l00242"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a6676b214e2957b74c99972661fd0913d">00242</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a6676b214e2957b74c99972661fd0913d">immx0</a>                        : 1;
<a name="l00243"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1a43129855647e0083e462d9bb97faee">00243</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1a43129855647e0083e462d9bb97faee">imdx1</a>                        : 1;
<a name="l00244"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9e327afe7bfd100bb3a31c5908694fa4">00244</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9e327afe7bfd100bb3a31c5908694fa4">immx1</a>                        : 1;
<a name="l00245"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a85b523fcf2fb3aba5b49f066d4388fd7">00245</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a85b523fcf2fb3aba5b49f066d4388fd7">imdx2</a>                        : 1;
<a name="l00246"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aa52571013af7955afb2eccc56fbc395d">00246</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aa52571013af7955afb2eccc56fbc395d">immx2</a>                        : 1;
<a name="l00247"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a95b739df409f0281588024ed577d6a35">00247</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a95b739df409f0281588024ed577d6a35">imdx3</a>                        : 1;
<a name="l00248"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a8e6191742b4611cc52379be346977605">00248</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a8e6191742b4611cc52379be346977605">immx3</a>                        : 1;
<a name="l00249"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#adad1d25b3571f4abe0a4441f4eda57bd">00249</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#adad1d25b3571f4abe0a4441f4eda57bd">icx0</a>                         : 1;
<a name="l00250"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a4be8623f5d709ab6af0fb1b39801abb9">00250</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a4be8623f5d709ab6af0fb1b39801abb9">icx1</a>                         : 1;
<a name="l00251"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afcc6a92ac1fb791c30acce3c80c716e0">00251</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afcc6a92ac1fb791c30acce3c80c716e0">icx2</a>                         : 1;
<a name="l00252"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a2ad6fdfe22fb3323c9d908d8914af767">00252</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a2ad6fdfe22fb3323c9d908d8914af767">icx3</a>                         : 1;
<a name="l00253"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a599f1d803fb621c22b6bf790b151cdb4">00253</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a599f1d803fb621c22b6bf790b151cdb4">ide</a>                          : 1;
<a name="l00254"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afbbfb8195a40ebc83fb0f19003f34cc7">00254</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afbbfb8195a40ebc83fb0f19003f34cc7">ichpx</a>                        : 1;
<a name="l00255"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a77159f7dcaa76f8f728b1c58a54a37a4">00255</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a77159f7dcaa76f8f728b1c58a54a37a4">xmcf</a>                         : 1;
<a name="l00256"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1fd9eea89f8bcd1368fefe4836ff41e1">00256</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a1fd9eea89f8bcd1368fefe4836ff41e1">iorf3</a>                        : 1;
<a name="l00257"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ab253715a14b54d2ad114e2b3c563d421">00257</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ab253715a14b54d2ad114e2b3c563d421">iorf2</a>                        : 1;
<a name="l00258"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a7f4e6a595ad3209cc28aeaaa63f33c94">00258</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a7f4e6a595ad3209cc28aeaaa63f33c94">iorf1</a>                        : 1;
<a name="l00259"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9a73e1506b039c22aa851caa5088432c">00259</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a9a73e1506b039c22aa851caa5088432c">iorf0</a>                        : 1;
<a name="l00260"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a3d5e37037ace49c236cdbefdc167e308">00260</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a3d5e37037ace49c236cdbefdc167e308">iocf0</a>                        : 1;
<a name="l00261"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a0c008ff8617ee50cfa2db56413e29318">00261</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a0c008ff8617ee50cfa2db56413e29318">iocf1</a>                        : 1;
<a name="l00262"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afab4dffbb56715abed9e1bce486c58c9">00262</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#afab4dffbb56715abed9e1bce486c58c9">iocf2</a>                        : 1;
<a name="l00263"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ae594385dd49f58e9ed28ad7a25cc0d91">00263</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#ae594385dd49f58e9ed28ad7a25cc0d91">iocf3</a>                        : 1;
<a name="l00264"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aae84838e307c9bc615c1ee79331dd20f">00264</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#aae84838e307c9bc615c1ee79331dd20f">rsdm0</a>                        : 1;
<a name="l00265"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a920aff229250160d17eca0eaebecde85">00265</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a920aff229250160d17eca0eaebecde85">rsdm1</a>                        : 1;
<a name="l00266"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#acccd9c78333c91b4cdd70098de55cb04">00266</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#acccd9c78333c91b4cdd70098de55cb04">rsdm2</a>                        : 1;
<a name="l00267"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a082d2df0ac447c1ee0566c1f892b902d">00267</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a082d2df0ac447c1ee0566c1f892b902d">rsdm3</a>                        : 1;
<a name="l00268"></a><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a98993cf02ef77ee9301b99642e8bb266">00268</a>     uint64_t <a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html#a98993cf02ef77ee9301b99642e8bb266">reserved_27_63</a>               : 37;
<a name="l00269"></a>00269 <span class="preprocessor">#endif</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__bist__status.html#aa46ab00af16c1ca783e207166a2acbad">s</a>;
<a name="l00271"></a><a class="code" href="unioncvmx__iobn__bist__status.html#ac90f36ff1c1c04685924d26bb1c3114d">00271</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">cvmx_iobn_bist_status_s</a>        <a class="code" href="unioncvmx__iobn__bist__status.html#ac90f36ff1c1c04685924d26bb1c3114d">cn73xx</a>;
<a name="l00272"></a><a class="code" href="unioncvmx__iobn__bist__status.html#afcf5d475edc3ffa652b72c0bc21291b8">00272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">cvmx_iobn_bist_status_s</a>        <a class="code" href="unioncvmx__iobn__bist__status.html#afcf5d475edc3ffa652b72c0bc21291b8">cn78xx</a>;
<a name="l00273"></a><a class="code" href="unioncvmx__iobn__bist__status.html#a08fabe624a8810d69e97955f48fabeb8">00273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">cvmx_iobn_bist_status_s</a>        <a class="code" href="unioncvmx__iobn__bist__status.html#a08fabe624a8810d69e97955f48fabeb8">cn78xxp1</a>;
<a name="l00274"></a><a class="code" href="unioncvmx__iobn__bist__status.html#ad87db13962463ddfe8b7d724a3e3eda9">00274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__bist__status_1_1cvmx__iobn__bist__status__s.html">cvmx_iobn_bist_status_s</a>        <a class="code" href="unioncvmx__iobn__bist__status.html#ad87db13962463ddfe8b7d724a3e3eda9">cnf75xx</a>;
<a name="l00275"></a>00275 };
<a name="l00276"></a><a class="code" href="cvmx-iobn-defs_8h.html#a9c4f325e02b8f5e59357073955744363">00276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__bist__status.html" title="cvmx_iobn_bist_status">cvmx_iobn_bist_status</a> <a class="code" href="unioncvmx__iobn__bist__status.html" title="cvmx_iobn_bist_status">cvmx_iobn_bist_status_t</a>;
<a name="l00277"></a>00277 <span class="comment"></span>
<a name="l00278"></a>00278 <span class="comment">/**</span>
<a name="l00279"></a>00279 <span class="comment"> * cvmx_iobn_chip_cur_pwr</span>
<a name="l00280"></a>00280 <span class="comment"> *</span>
<a name="l00281"></a>00281 <span class="comment"> * This register contains the current power setting.</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> */</span>
<a name="l00284"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html">00284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html" title="cvmx_iobn_chip_cur_pwr">cvmx_iobn_chip_cur_pwr</a> {
<a name="l00285"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#af61a4107956a8b6fa36fc723109e4900">00285</a>     uint64_t <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#af61a4107956a8b6fa36fc723109e4900">u64</a>;
<a name="l00286"></a><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">00286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">cvmx_iobn_chip_cur_pwr_s</a> {
<a name="l00287"></a>00287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ad556a582bd0c168d192c24bb84ac1f66">reserved_8_63</a>                : 56;
<a name="l00289"></a>00289     uint64_t <a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ae450b09e63b55511bd26b1cdcc011483">current_power_setting</a>        : 8;  <span class="comment">/**&lt; Global throttling value currently being used. Throttling can force units (CPU cores, in</span>
<a name="l00290"></a>00290 <span class="comment">                                                         particular) idle for a portion of time, which will reduce power consumption. When</span>
<a name="l00291"></a>00291 <span class="comment">                                                         [CURRENT_POWER_SETTING] is equal to zero, the unit is idle most of the time and consumes</span>
<a name="l00292"></a>00292 <span class="comment">                                                         minimum power. When [CURRENT_POWER_SETTING] is equal to 0xFF, units are never idled to</span>
<a name="l00293"></a>00293 <span class="comment">                                                         reduce power. The hardware generally uses a [CURRENT_POWER_SETTING] value that is as large</span>
<a name="l00294"></a>00294 <span class="comment">                                                         as possible (in order to maximize performance) subject to the following constraints (in</span>
<a name="l00295"></a>00295 <span class="comment">                                                         priority order):</span>
<a name="l00296"></a>00296 <span class="comment">                                                         * PWR_MIN &lt;= [CURRENT_POWER_SETTING] &lt;= PWR_MAX.</span>
<a name="l00297"></a>00297 <span class="comment">                                                         * Power limits from the PWR_SETTING feedback control system.</span>
<a name="l00298"></a>00298 <span class="comment">                                                         In the case of the CPU cores, [CURRENT_POWER_SETTING] effectively limits the CP0</span>
<a name="l00299"></a>00299 <span class="comment">                                                         PowThrottle[POWLIM] value: effective POWLIM = MINIMUM([CURRENT_POWER_SETTING],</span>
<a name="l00300"></a>00300 <span class="comment">                                                         PowThrottle[POWLIM]) */</span>
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ae450b09e63b55511bd26b1cdcc011483">00302</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ae450b09e63b55511bd26b1cdcc011483">current_power_setting</a>        : 8;
<a name="l00303"></a><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ad556a582bd0c168d192c24bb84ac1f66">00303</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html#ad556a582bd0c168d192c24bb84ac1f66">reserved_8_63</a>                : 56;
<a name="l00304"></a>00304 <span class="preprocessor">#endif</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#a145d9a6122378c53353d66d971e5fae3">s</a>;
<a name="l00306"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#a00087c9a3835f0bbc6320e36adb0d1a8">00306</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">cvmx_iobn_chip_cur_pwr_s</a>       <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#a00087c9a3835f0bbc6320e36adb0d1a8">cn73xx</a>;
<a name="l00307"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#af0a0920f17ca88a0d48d24ff463acbb2">00307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">cvmx_iobn_chip_cur_pwr_s</a>       <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#af0a0920f17ca88a0d48d24ff463acbb2">cn78xx</a>;
<a name="l00308"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#ae4425da5ae68532e2a269d9c9898593f">00308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">cvmx_iobn_chip_cur_pwr_s</a>       <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#ae4425da5ae68532e2a269d9c9898593f">cn78xxp1</a>;
<a name="l00309"></a><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#a52904fe14f6079bd5f3b414405ae0d25">00309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__cur__pwr_1_1cvmx__iobn__chip__cur__pwr__s.html">cvmx_iobn_chip_cur_pwr_s</a>       <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html#a52904fe14f6079bd5f3b414405ae0d25">cnf75xx</a>;
<a name="l00310"></a>00310 };
<a name="l00311"></a><a class="code" href="cvmx-iobn-defs_8h.html#a1d47735a596f99712fa9a2f801e195e4">00311</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__cur__pwr.html" title="cvmx_iobn_chip_cur_pwr">cvmx_iobn_chip_cur_pwr</a> <a class="code" href="unioncvmx__iobn__chip__cur__pwr.html" title="cvmx_iobn_chip_cur_pwr">cvmx_iobn_chip_cur_pwr_t</a>;
<a name="l00312"></a>00312 <span class="comment"></span>
<a name="l00313"></a>00313 <span class="comment">/**</span>
<a name="l00314"></a>00314 <span class="comment"> * cvmx_iobn_chip_glb_pwr_throttle</span>
<a name="l00315"></a>00315 <span class="comment"> *</span>
<a name="l00316"></a>00316 <span class="comment"> * This register controls the min/max power settings.</span>
<a name="l00317"></a>00317 <span class="comment"> *</span>
<a name="l00318"></a>00318 <span class="comment"> */</span>
<a name="l00319"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html">00319</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html" title="cvmx_iobn_chip_glb_pwr_throttle">cvmx_iobn_chip_glb_pwr_throttle</a> {
<a name="l00320"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a912d34676bd3347aea363243d47c8ef8">00320</a>     uint64_t <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a912d34676bd3347aea363243d47c8ef8">u64</a>;
<a name="l00321"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">00321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">cvmx_iobn_chip_glb_pwr_throttle_s</a> {
<a name="l00322"></a>00322 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a20b09c8d146ccc6d274f73092866c021">reserved_34_63</a>               : 30;
<a name="l00324"></a>00324     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a679e831e0e95ccc18b5d1b4989571b1f">pwr_bw</a>                       : 2;  <span class="comment">/**&lt; Configures the reaction time of the closed-loop feedback control system for the</span>
<a name="l00325"></a>00325 <span class="comment">                                                         AVG_CHIP_POWER power approximation. Higher numbers decrease bandwidth, reducing response</span>
<a name="l00326"></a>00326 <span class="comment">                                                         time, which could lead to greater tracking error, but reduce ringing. */</span>
<a name="l00327"></a>00327     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a46cffc3be386d4d40b4243e77f85014f">pwr_max</a>                      : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a9ba67c7c1058489bae1d5827961a896e">pwr_min</a>                      : 8;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00329"></a>00329     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a5e1ed529c52c2f3fc036f5fce0752e3f">pwr_setting</a>                  : 16; <span class="comment">/**&lt; A power limiter for the chip. A limiter of the power consumption of the</span>
<a name="l00330"></a>00330 <span class="comment">                                                         chip. This power limiting is implemented by a closed-loop feedback control</span>
<a name="l00331"></a>00331 <span class="comment">                                                         system for the AVG_CHIP_POWER power approximation. The direct output of the</span>
<a name="l00332"></a>00332 <span class="comment">                                                         [PWR_SETTING] feedback control system is the CURRENT_POWER_SETTING value. The</span>
<a name="l00333"></a>00333 <span class="comment">                                                         power consumed by the chip (estimated currently by the AVG_CHIP_POWER value) is</span>
<a name="l00334"></a>00334 <span class="comment">                                                         an indirect output of the PWR_SETTING feedback control system. [PWR_SETTING] is</span>
<a name="l00335"></a>00335 <span class="comment">                                                         not used by the hardware when [PWR_MIN] equals [PWR_MAX]. [PWR_MIN] and</span>
<a name="l00336"></a>00336 <span class="comment">                                                         [PWR_MAX] threshold requirements always supersede [PWR_SETTING] limits. (For</span>
<a name="l00337"></a>00337 <span class="comment">                                                         maximum [PWR_SETTING] feedback control freedom, set [PWR_MIN]=0 and</span>
<a name="l00338"></a>00338 <span class="comment">                                                         [PWR_MAX]=0xff.)</span>
<a name="l00339"></a>00339 <span class="comment">                                                         [PWR_SETTING] equal to 0 forces the chip to consume near minimum</span>
<a name="l00340"></a>00340 <span class="comment">                                                         power. Increasing [PWR_SETTING] value from 0 to 0xFFFF increases the power that</span>
<a name="l00341"></a>00341 <span class="comment">                                                         the chip is allowed to consume linearly (roughly) from minimum to maximum. */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#else</span>
<a name="l00343"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a5e1ed529c52c2f3fc036f5fce0752e3f">00343</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a5e1ed529c52c2f3fc036f5fce0752e3f">pwr_setting</a>                  : 16;
<a name="l00344"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a9ba67c7c1058489bae1d5827961a896e">00344</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a9ba67c7c1058489bae1d5827961a896e">pwr_min</a>                      : 8;
<a name="l00345"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a46cffc3be386d4d40b4243e77f85014f">00345</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a46cffc3be386d4d40b4243e77f85014f">pwr_max</a>                      : 8;
<a name="l00346"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a679e831e0e95ccc18b5d1b4989571b1f">00346</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a679e831e0e95ccc18b5d1b4989571b1f">pwr_bw</a>                       : 2;
<a name="l00347"></a><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a20b09c8d146ccc6d274f73092866c021">00347</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html#a20b09c8d146ccc6d274f73092866c021">reserved_34_63</a>               : 30;
<a name="l00348"></a>00348 <span class="preprocessor">#endif</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a876f67bca4dbabfdbf6fbd85242ace8d">s</a>;
<a name="l00350"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a051ee676458a57fd4625da18fe650e34">00350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">cvmx_iobn_chip_glb_pwr_throttle_s</a> <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a051ee676458a57fd4625da18fe650e34">cn73xx</a>;
<a name="l00351"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a24373c6214a8143ff6d5b16359af8b99">00351</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">cvmx_iobn_chip_glb_pwr_throttle_s</a> <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a24373c6214a8143ff6d5b16359af8b99">cn78xx</a>;
<a name="l00352"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a71d3222570a43483cd14d60a9ba5b837">00352</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">cvmx_iobn_chip_glb_pwr_throttle_s</a> <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#a71d3222570a43483cd14d60a9ba5b837">cn78xxp1</a>;
<a name="l00353"></a><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#aa57d96303431425f764d7143f1ccadf9">00353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__glb__pwr__throttle_1_1cvmx__iobn__chip__glb__pwr__throttle__s.html">cvmx_iobn_chip_glb_pwr_throttle_s</a> <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html#aa57d96303431425f764d7143f1ccadf9">cnf75xx</a>;
<a name="l00354"></a>00354 };
<a name="l00355"></a><a class="code" href="cvmx-iobn-defs_8h.html#ab74fb35f3bf3700d604de7ee78d39e13">00355</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html" title="cvmx_iobn_chip_glb_pwr_throttle">cvmx_iobn_chip_glb_pwr_throttle</a> <a class="code" href="unioncvmx__iobn__chip__glb__pwr__throttle.html" title="cvmx_iobn_chip_glb_pwr_throttle">cvmx_iobn_chip_glb_pwr_throttle_t</a>;
<a name="l00356"></a>00356 <span class="comment"></span>
<a name="l00357"></a>00357 <span class="comment">/**</span>
<a name="l00358"></a>00358 <span class="comment"> * cvmx_iobn_chip_pwr_out</span>
<a name="l00359"></a>00359 <span class="comment"> *</span>
<a name="l00360"></a>00360 <span class="comment"> * This register contains power numbers from the various partitions on the chip.</span>
<a name="l00361"></a>00361 <span class="comment"> *</span>
<a name="l00362"></a>00362 <span class="comment"> */</span>
<a name="l00363"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html">00363</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__pwr__out.html" title="cvmx_iobn_chip_pwr_out">cvmx_iobn_chip_pwr_out</a> {
<a name="l00364"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a6f455ce0039101f289a38a1b365abd0d">00364</a>     uint64_t <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a6f455ce0039101f289a38a1b365abd0d">u64</a>;
<a name="l00365"></a><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">00365</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">cvmx_iobn_chip_pwr_out_s</a> {
<a name="l00366"></a>00366 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a877fd6067c442a870bdd0b85ab6e0ed4">cpu_pwr</a>                      : 16; <span class="comment">/**&lt; An estimate of the current CPU core complex power consumption. The CPU core complex</span>
<a name="l00368"></a>00368 <span class="comment">                                                         includes the caches and DRAM controller(s), as well as all CPU cores. Linearly larger</span>
<a name="l00369"></a>00369 <span class="comment">                                                         values indicate linearly higher power consumption. This power consumption estimate is</span>
<a name="l00370"></a>00370 <span class="comment">                                                         energy per core clock. */</span>
<a name="l00371"></a>00371     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#aa57de5e63e1e9b50b3899e21bf1e680e">chip_power</a>                   : 16; <span class="comment">/**&lt; An estimate of the current total power consumption by the chip. Linearly larger values</span>
<a name="l00372"></a>00372 <span class="comment">                                                         indicate linearly higher power consumption. [CHIP_POWER] is the sum of [CPU_PWR] and</span>
<a name="l00373"></a>00373 <span class="comment">                                                         [COPROC_POWER]. */</span>
<a name="l00374"></a>00374     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a4e38b3a1890478619d69389ac117f9ff">coproc_power</a>                 : 16; <span class="comment">/**&lt; An estimate of the current coprocessor power consumption. Linearly larger values indicate</span>
<a name="l00375"></a>00375 <span class="comment">                                                         linearly higher power consumption. This estimate is energy per core clock, and will</span>
<a name="l00376"></a>00376 <span class="comment">                                                         generally decrease as the ratio of core to coprocessor clock speed increases. */</span>
<a name="l00377"></a>00377     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a85c331ef4e7601e2fc51fd3cca713d28">avg_chip_power</a>               : 16; <span class="comment">/**&lt; An average of [CHIP_POWER], calculated using an IIR filter with an average weight of 16K</span>
<a name="l00378"></a>00378 <span class="comment">                                                         core clocks. */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#else</span>
<a name="l00380"></a><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a85c331ef4e7601e2fc51fd3cca713d28">00380</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a85c331ef4e7601e2fc51fd3cca713d28">avg_chip_power</a>               : 16;
<a name="l00381"></a><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a4e38b3a1890478619d69389ac117f9ff">00381</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a4e38b3a1890478619d69389ac117f9ff">coproc_power</a>                 : 16;
<a name="l00382"></a><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#aa57de5e63e1e9b50b3899e21bf1e680e">00382</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#aa57de5e63e1e9b50b3899e21bf1e680e">chip_power</a>                   : 16;
<a name="l00383"></a><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a877fd6067c442a870bdd0b85ab6e0ed4">00383</a>     uint64_t <a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html#a877fd6067c442a870bdd0b85ab6e0ed4">cpu_pwr</a>                      : 16;
<a name="l00384"></a>00384 <span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#addda30db8e2b7efebdefc25dc8779786">s</a>;
<a name="l00386"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a4161c1c458c3ff70c68cfd9af665d257">00386</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">cvmx_iobn_chip_pwr_out_s</a>       <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a4161c1c458c3ff70c68cfd9af665d257">cn73xx</a>;
<a name="l00387"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a44271c99ace137e57e37efbed43e41d1">00387</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">cvmx_iobn_chip_pwr_out_s</a>       <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a44271c99ace137e57e37efbed43e41d1">cn78xx</a>;
<a name="l00388"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a1870d2f0c1ae724dce7ebdfa17b6573a">00388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">cvmx_iobn_chip_pwr_out_s</a>       <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a1870d2f0c1ae724dce7ebdfa17b6573a">cn78xxp1</a>;
<a name="l00389"></a><a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a7c8116675ba55efe2914164fe41a90b0">00389</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__chip__pwr__out_1_1cvmx__iobn__chip__pwr__out__s.html">cvmx_iobn_chip_pwr_out_s</a>       <a class="code" href="unioncvmx__iobn__chip__pwr__out.html#a7c8116675ba55efe2914164fe41a90b0">cnf75xx</a>;
<a name="l00390"></a>00390 };
<a name="l00391"></a><a class="code" href="cvmx-iobn-defs_8h.html#a2afbaccae62b037127e6f7940c67210f">00391</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__chip__pwr__out.html" title="cvmx_iobn_chip_pwr_out">cvmx_iobn_chip_pwr_out</a> <a class="code" href="unioncvmx__iobn__chip__pwr__out.html" title="cvmx_iobn_chip_pwr_out">cvmx_iobn_chip_pwr_out_t</a>;
<a name="l00392"></a>00392 <span class="comment"></span>
<a name="l00393"></a>00393 <span class="comment">/**</span>
<a name="l00394"></a>00394 <span class="comment"> * cvmx_iobn_control</span>
<a name="l00395"></a>00395 <span class="comment"> *</span>
<a name="l00396"></a>00396 <span class="comment"> * This register contains various control bits for IOBN functionality.</span>
<a name="l00397"></a>00397 <span class="comment"> *</span>
<a name="l00398"></a>00398 <span class="comment"> */</span>
<a name="l00399"></a><a class="code" href="unioncvmx__iobn__control.html">00399</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__control.html" title="cvmx_iobn_control">cvmx_iobn_control</a> {
<a name="l00400"></a><a class="code" href="unioncvmx__iobn__control.html#a717185fbae1974d35ad8a0e746bc8859">00400</a>     uint64_t <a class="code" href="unioncvmx__iobn__control.html#a717185fbae1974d35ad8a0e746bc8859">u64</a>;
<a name="l00401"></a><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">00401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">cvmx_iobn_control_s</a> {
<a name="l00402"></a>00402 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#aa91fa0d5d0c5fe447814515a4c9f4c07">reserved_1_63</a>                : 63;
<a name="l00404"></a>00404     uint64_t <a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#a4b6b92f18ab97182da4acef0461f6a5f">dwb_enb</a>                      : 1;  <span class="comment">/**&lt; Don&apos;t-write-back enable. When cleared to 0, the IOBN does not do any don&apos;t-write-back operations. */</span>
<a name="l00405"></a>00405 <span class="preprocessor">#else</span>
<a name="l00406"></a><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#a4b6b92f18ab97182da4acef0461f6a5f">00406</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#a4b6b92f18ab97182da4acef0461f6a5f">dwb_enb</a>                      : 1;
<a name="l00407"></a><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#aa91fa0d5d0c5fe447814515a4c9f4c07">00407</a>     uint64_t <a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html#aa91fa0d5d0c5fe447814515a4c9f4c07">reserved_1_63</a>                : 63;
<a name="l00408"></a>00408 <span class="preprocessor">#endif</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__control.html#a2e11948186d9a5bc4708c0b8dd38ca2e">s</a>;
<a name="l00410"></a><a class="code" href="unioncvmx__iobn__control.html#ae8849d65d4ef2846aa5f932b1d8dbb4a">00410</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">cvmx_iobn_control_s</a>            <a class="code" href="unioncvmx__iobn__control.html#ae8849d65d4ef2846aa5f932b1d8dbb4a">cn73xx</a>;
<a name="l00411"></a><a class="code" href="unioncvmx__iobn__control.html#a27bc1b478a28b3fa75022baac39b0d37">00411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">cvmx_iobn_control_s</a>            <a class="code" href="unioncvmx__iobn__control.html#a27bc1b478a28b3fa75022baac39b0d37">cn78xx</a>;
<a name="l00412"></a><a class="code" href="unioncvmx__iobn__control.html#a6ca03cf820c7008d509aa3cec4ad3562">00412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">cvmx_iobn_control_s</a>            <a class="code" href="unioncvmx__iobn__control.html#a6ca03cf820c7008d509aa3cec4ad3562">cn78xxp1</a>;
<a name="l00413"></a><a class="code" href="unioncvmx__iobn__control.html#a650bd61d4b9dd12aab824322948cc78c">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__control_1_1cvmx__iobn__control__s.html">cvmx_iobn_control_s</a>            <a class="code" href="unioncvmx__iobn__control.html#a650bd61d4b9dd12aab824322948cc78c">cnf75xx</a>;
<a name="l00414"></a>00414 };
<a name="l00415"></a><a class="code" href="cvmx-iobn-defs_8h.html#a1438b53414b2f524a91218980dd528c3">00415</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__control.html" title="cvmx_iobn_control">cvmx_iobn_control</a> <a class="code" href="unioncvmx__iobn__control.html" title="cvmx_iobn_control">cvmx_iobn_control_t</a>;
<a name="l00416"></a>00416 <span class="comment"></span>
<a name="l00417"></a>00417 <span class="comment">/**</span>
<a name="l00418"></a>00418 <span class="comment"> * cvmx_iobn_credits</span>
<a name="l00419"></a>00419 <span class="comment"> *</span>
<a name="l00420"></a>00420 <span class="comment"> * This register controls the number of loads and stores each NCB can have to the L2.</span>
<a name="l00421"></a>00421 <span class="comment"> *</span>
<a name="l00422"></a>00422 <span class="comment"> */</span>
<a name="l00423"></a><a class="code" href="unioncvmx__iobn__credits.html">00423</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__credits.html" title="cvmx_iobn_credits">cvmx_iobn_credits</a> {
<a name="l00424"></a><a class="code" href="unioncvmx__iobn__credits.html#a9fc0e93cc68d91cae4dc3bdc5bf9c3c7">00424</a>     uint64_t <a class="code" href="unioncvmx__iobn__credits.html#a9fc0e93cc68d91cae4dc3bdc5bf9c3c7">u64</a>;
<a name="l00425"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">cvmx_iobn_credits_s</a> {
<a name="l00426"></a>00426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a45973e2872b0c0baa2ad409a8dac65de">reserved_62_63</a>               : 2;
<a name="l00428"></a>00428     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a13a3383b95d352cb09134a0bc76d7a34">ncb3_wr_crd</a>                  : 6;  <span class="comment">/**&lt; NCB3 write credit. Each NCB can have 32 writes in flight to the L2; this is the</span>
<a name="l00429"></a>00429 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00430"></a>00430     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa6e439bf867d50f15cb4358c7f098867">reserved_54_55</a>               : 2;
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a974f882d585694f9e1d5340fffbee922">ncb3_rd_crd</a>                  : 6;  <span class="comment">/**&lt; NCB3 read credit. Each NCB can have 32 reads in flight to the L2; this is the</span>
<a name="l00432"></a>00432 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a1fea1158807c88cdc7b2d27a058f8a1e">reserved_46_47</a>               : 2;
<a name="l00434"></a>00434     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a33f65fa268da22b3546a883e78722cfd">ncb2_wr_crd</a>                  : 6;  <span class="comment">/**&lt; NCB2 write credit. Each NCB can have 32 writes in flight to the L2; this is the</span>
<a name="l00435"></a>00435 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00436"></a>00436     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a383a8f66f381a3c2110fceaf77ebe319">reserved_38_39</a>               : 2;
<a name="l00437"></a>00437     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a95b18624d8e8465a57186cadbfd5c31e">ncb2_rd_crd</a>                  : 6;  <span class="comment">/**&lt; NCB2 read credit. Each NCB can have 32 reads in flight to the L2; this is the</span>
<a name="l00438"></a>00438 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00439"></a>00439     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#ab178aef45d80321af3420439d221c7a9">reserved_30_31</a>               : 2;
<a name="l00440"></a>00440     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a8242a03b4f3dbf296eb475dc28ef5386">ncb1_wr_crd</a>                  : 6;  <span class="comment">/**&lt; NCB1 write credit. Each NCB can have 32 writes in flight to the L2; this is the</span>
<a name="l00441"></a>00441 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00442"></a>00442     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a5f6f165d22738136bd6162265a3a05b9">reserved_22_23</a>               : 2;
<a name="l00443"></a>00443     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a7c29174e36eaffbaadeef6877fd30584">ncb1_rd_crd</a>                  : 6;  <span class="comment">/**&lt; NCB1 read credit. Each NCB can have 32 reads in flight to the L2; this is the</span>
<a name="l00444"></a>00444 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00445"></a>00445     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a4d0f06ed13029d86e21b0dacf6e88433">reserved_14_15</a>               : 2;
<a name="l00446"></a>00446     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a3fe5dac4b1c4b43c51f0aa8b767ebc79">ncb0_wr_crd</a>                  : 6;  <span class="comment">/**&lt; NCB0 write credit. Each NCB can have 32 writes in flight to the L2; this is the</span>
<a name="l00447"></a>00447 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00448"></a>00448     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa5bb07ddaa727a1b6888076405f78836">reserved_6_7</a>                 : 2;
<a name="l00449"></a>00449     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aae44c00ab5e630ccab1ab4a5c3e7a93b">ncb0_rd_crd</a>                  : 6;  <span class="comment">/**&lt; NCB0 read credit. Each NCB can have 32 reads in flight to the L2; this is the</span>
<a name="l00450"></a>00450 <span class="comment">                                                         number by which to decrease the 32. */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#else</span>
<a name="l00452"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aae44c00ab5e630ccab1ab4a5c3e7a93b">00452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aae44c00ab5e630ccab1ab4a5c3e7a93b">ncb0_rd_crd</a>                  : 6;
<a name="l00453"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa5bb07ddaa727a1b6888076405f78836">00453</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa5bb07ddaa727a1b6888076405f78836">reserved_6_7</a>                 : 2;
<a name="l00454"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a3fe5dac4b1c4b43c51f0aa8b767ebc79">00454</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a3fe5dac4b1c4b43c51f0aa8b767ebc79">ncb0_wr_crd</a>                  : 6;
<a name="l00455"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a4d0f06ed13029d86e21b0dacf6e88433">00455</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a4d0f06ed13029d86e21b0dacf6e88433">reserved_14_15</a>               : 2;
<a name="l00456"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a7c29174e36eaffbaadeef6877fd30584">00456</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a7c29174e36eaffbaadeef6877fd30584">ncb1_rd_crd</a>                  : 6;
<a name="l00457"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a5f6f165d22738136bd6162265a3a05b9">00457</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a5f6f165d22738136bd6162265a3a05b9">reserved_22_23</a>               : 2;
<a name="l00458"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a8242a03b4f3dbf296eb475dc28ef5386">00458</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a8242a03b4f3dbf296eb475dc28ef5386">ncb1_wr_crd</a>                  : 6;
<a name="l00459"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#ab178aef45d80321af3420439d221c7a9">00459</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#ab178aef45d80321af3420439d221c7a9">reserved_30_31</a>               : 2;
<a name="l00460"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a95b18624d8e8465a57186cadbfd5c31e">00460</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a95b18624d8e8465a57186cadbfd5c31e">ncb2_rd_crd</a>                  : 6;
<a name="l00461"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a383a8f66f381a3c2110fceaf77ebe319">00461</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a383a8f66f381a3c2110fceaf77ebe319">reserved_38_39</a>               : 2;
<a name="l00462"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a33f65fa268da22b3546a883e78722cfd">00462</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a33f65fa268da22b3546a883e78722cfd">ncb2_wr_crd</a>                  : 6;
<a name="l00463"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a1fea1158807c88cdc7b2d27a058f8a1e">00463</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a1fea1158807c88cdc7b2d27a058f8a1e">reserved_46_47</a>               : 2;
<a name="l00464"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a974f882d585694f9e1d5340fffbee922">00464</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a974f882d585694f9e1d5340fffbee922">ncb3_rd_crd</a>                  : 6;
<a name="l00465"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa6e439bf867d50f15cb4358c7f098867">00465</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#aa6e439bf867d50f15cb4358c7f098867">reserved_54_55</a>               : 2;
<a name="l00466"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a13a3383b95d352cb09134a0bc76d7a34">00466</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a13a3383b95d352cb09134a0bc76d7a34">ncb3_wr_crd</a>                  : 6;
<a name="l00467"></a><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a45973e2872b0c0baa2ad409a8dac65de">00467</a>     uint64_t <a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html#a45973e2872b0c0baa2ad409a8dac65de">reserved_62_63</a>               : 2;
<a name="l00468"></a>00468 <span class="preprocessor">#endif</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__credits.html#af994b43f5eb78502d813d01f56980b0d">s</a>;
<a name="l00470"></a><a class="code" href="unioncvmx__iobn__credits.html#a01627d8f0bcf97253862723273398f34">00470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">cvmx_iobn_credits_s</a>            <a class="code" href="unioncvmx__iobn__credits.html#a01627d8f0bcf97253862723273398f34">cn73xx</a>;
<a name="l00471"></a><a class="code" href="unioncvmx__iobn__credits.html#a3356348f2695372f450a7a339f6329ab">00471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">cvmx_iobn_credits_s</a>            <a class="code" href="unioncvmx__iobn__credits.html#a3356348f2695372f450a7a339f6329ab">cn78xx</a>;
<a name="l00472"></a><a class="code" href="unioncvmx__iobn__credits.html#a3f288e2ee160c5669d2fcd398571b33d">00472</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">cvmx_iobn_credits_s</a>            <a class="code" href="unioncvmx__iobn__credits.html#a3f288e2ee160c5669d2fcd398571b33d">cn78xxp1</a>;
<a name="l00473"></a><a class="code" href="unioncvmx__iobn__credits.html#aaabff018919cae1326c6f509af81c8bc">00473</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__credits_1_1cvmx__iobn__credits__s.html">cvmx_iobn_credits_s</a>            <a class="code" href="unioncvmx__iobn__credits.html#aaabff018919cae1326c6f509af81c8bc">cnf75xx</a>;
<a name="l00474"></a>00474 };
<a name="l00475"></a><a class="code" href="cvmx-iobn-defs_8h.html#a2128200bcec403cfbe382b7d9c57aae1">00475</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__credits.html" title="cvmx_iobn_credits">cvmx_iobn_credits</a> <a class="code" href="unioncvmx__iobn__credits.html" title="cvmx_iobn_credits">cvmx_iobn_credits_t</a>;
<a name="l00476"></a>00476 <span class="comment"></span>
<a name="l00477"></a>00477 <span class="comment">/**</span>
<a name="l00478"></a>00478 <span class="comment"> * cvmx_iobn_ecc</span>
<a name="l00479"></a>00479 <span class="comment"> *</span>
<a name="l00480"></a>00480 <span class="comment"> * This register contains various control bits for IOBN ECC functionality.</span>
<a name="l00481"></a>00481 <span class="comment"> *</span>
<a name="l00482"></a>00482 <span class="comment"> */</span>
<a name="l00483"></a><a class="code" href="unioncvmx__iobn__ecc.html">00483</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__ecc.html" title="cvmx_iobn_ecc">cvmx_iobn_ecc</a> {
<a name="l00484"></a><a class="code" href="unioncvmx__iobn__ecc.html#abc487955990443c44b7c079e71f4638f">00484</a>     uint64_t <a class="code" href="unioncvmx__iobn__ecc.html#abc487955990443c44b7c079e71f4638f">u64</a>;
<a name="l00485"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">00485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">cvmx_iobn_ecc_s</a> {
<a name="l00486"></a>00486 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7998415438c9ffff0898615e09c1e4df">reserved_58_63</a>               : 6;
<a name="l00488"></a>00488     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a18778a440fe7e01044e760169e7321db">ioc3_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable core-to-NCB transfer ECC correction. */</span>
<a name="l00489"></a>00489     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7a8b234781693529664488e47d4ecec6">ioc3_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for core-to-NCB transfers. */</span>
<a name="l00490"></a>00490     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a131d215be5274bcc7b8fe0f317b7e60a">ioc2_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable core-to-NCB transfer ECC correction. */</span>
<a name="l00491"></a>00491     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4601d82295a575d67191c0a5cc9255d7">ioc2_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for core-to-NCB transfers. */</span>
<a name="l00492"></a>00492     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad40f76d868137428b7580b013873ad52">ioc1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable core-to-NCB transfer ECC correction. */</span>
<a name="l00493"></a>00493     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a55f3b297078fd21de03709492ca49b6b">ioc1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for core-to-NCB transfers. */</span>
<a name="l00494"></a>00494     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7789cdbe185ce77d90301d567439ef2a">ioc0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable core-to-NCB transfer ECC correction. */</span>
<a name="l00495"></a>00495     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaeacc9686f6007bf394125a958b9d6fb">ioc0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for core-to-NCB transfers. */</span>
<a name="l00496"></a>00496     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad76e422ecca860ae30695237287f9d88">ior3_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable FILL data from NCB3 ECC correction. */</span>
<a name="l00497"></a>00497     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a6914a4592c2ee5e280a134041b1c78b1">ior3_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for FILL data from NCB3. */</span>
<a name="l00498"></a>00498     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a80989c82111d8e2aad11f6924f764e99">ior2_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable FILL data from NCB2 ECC correction. */</span>
<a name="l00499"></a>00499     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7b1da18509ac7a4e08b304800eee8b56">ior2_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for FILL data from NCB2. */</span>
<a name="l00500"></a>00500     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4e5dd69f5d114fe1a75e1046a6054554">ior1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable FILL data from NCB1 ECC correction. */</span>
<a name="l00501"></a>00501     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa64dc3dccae6ac403c73960cc02a6f53">ior1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for FILL data from NCB1. */</span>
<a name="l00502"></a>00502     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb536725a791ab7c6be6b3beefe45072">ior0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable FILL data from NCB0 ECC correction. */</span>
<a name="l00503"></a>00503     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33ea73529d52a2c43488239e2c5d420f">ior0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for FILL data from NCB0. */</span>
<a name="l00504"></a>00504     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae33e98cf7a7e9da382f2edc3aecd1927">ide_ecc</a>                      : 1;  <span class="comment">/**&lt; When set, disable DWB command to L2C ECC correction. */</span>
<a name="l00505"></a>00505     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abb78c4adea29620492c4f158a4ad97f2">ide_fs</a>                       : 2;  <span class="comment">/**&lt; Used to flip the syndrome for DWB commands to the L2C. */</span>
<a name="l00506"></a>00506     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aca87591be9a71eaef1882c35e50bbe82">xmc0_hp_ecc</a>                  : 1;  <span class="comment">/**&lt; When set, disable NCBI0 high-priority command to L2C ECC correction. */</span>
<a name="l00507"></a>00507     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a054d3546feaa05874ea30644a72291de">xmc0_hp_fs</a>                   : 2;  <span class="comment">/**&lt; Used to flip the syndrome for high-priority commands from NCBI0 to L2C. */</span>
<a name="l00508"></a>00508     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a84f034fe4122fe349ab20a2fc68f9616">rsd3_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBO3 response data ECC correction. */</span>
<a name="l00509"></a>00509     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb955016e9a28b36c416f457a15b9f6a">rsd3_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for NCBO3 response data. */</span>
<a name="l00510"></a>00510     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a0a0204a150378347c4d3988910522f7c">rsd2_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBO2 response data ECC correction. */</span>
<a name="l00511"></a>00511     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2b82d9f3f22b3833b4d589ca638f4f62">rsd2_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for NCBO2 response data. */</span>
<a name="l00512"></a>00512     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a1af1e4fa131a908554752affa5bfdcd3">rsd1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBO1 response data ECC correction. */</span>
<a name="l00513"></a>00513     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a01e13e2f81c296fc2ad7fdc4eabcb81d">rsd1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for NCBO1 response data. */</span>
<a name="l00514"></a>00514     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3bc64d4b73f04cf5f797937c8783b72f">rsd0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBO0 response data ECC correction. */</span>
<a name="l00515"></a>00515     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3c727c0ad59b1de62e85e49e5edf4de4">rsd0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for NCBO0 response data. */</span>
<a name="l00516"></a>00516     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae0dc1b177f6861b3d720df297630466b">xmc3_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBI3 to L2C ECC correction. */</span>
<a name="l00517"></a>00517     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a8da66935f6e2a79679846cfbfaf40d08">xmc3_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for commands from NCBI0 to the L2C. */</span>
<a name="l00518"></a>00518     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa51a03f605a0685cc38c39c8c499e0fe">xmc2_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBI2 to L2C ECC correction. */</span>
<a name="l00519"></a>00519     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaa9b0cee22d7afea1940f0c0b3790b22">xmc2_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for commands from NCBI0 to the L2C. */</span>
<a name="l00520"></a>00520     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abcb5e2cce2ba20ed0f0eb2ff9ee88595">xmc1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBI1 command L2C ECC correction. */</span>
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#adf822a39db8505c6b51eb1da7f3016c8">xmc1_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for commands from NCBI0 to the L2C. */</span>
<a name="l00522"></a>00522     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a91500f6039e93acb9c982ce19c277a50">xmc0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, disable NCBI0 command L2C ECC correction. */</span>
<a name="l00523"></a>00523     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae30e663f1736116138dc4828df0ac173">xmc0_fs</a>                      : 2;  <span class="comment">/**&lt; Used to flip the syndrome for commands from NCBI0 to the L2C. */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33839e220ecdfd9b715268371e8131df">xmd3_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, NCBI3 data to L2C has ECC generated and checked. */</span>
<a name="l00525"></a>00525     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a701274cb76b6bc108f0a55a8237caa15">xmd2_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, NCBI2 data to L2C has ECC generated and checked. */</span>
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2be322d0aa0db06785d6d78686154937">xmd1_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, NCBI1 data to L2C has ECC generated and checked. */</span>
<a name="l00527"></a>00527     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7cfaf07790e2d406f7a6bc7e090e1565">xmd0_ecc</a>                     : 1;  <span class="comment">/**&lt; When set, NCBI0 data to L2C has ECC generated and checked. */</span>
<a name="l00528"></a>00528 <span class="preprocessor">#else</span>
<a name="l00529"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7cfaf07790e2d406f7a6bc7e090e1565">00529</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7cfaf07790e2d406f7a6bc7e090e1565">xmd0_ecc</a>                     : 1;
<a name="l00530"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2be322d0aa0db06785d6d78686154937">00530</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2be322d0aa0db06785d6d78686154937">xmd1_ecc</a>                     : 1;
<a name="l00531"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a701274cb76b6bc108f0a55a8237caa15">00531</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a701274cb76b6bc108f0a55a8237caa15">xmd2_ecc</a>                     : 1;
<a name="l00532"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33839e220ecdfd9b715268371e8131df">00532</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33839e220ecdfd9b715268371e8131df">xmd3_ecc</a>                     : 1;
<a name="l00533"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae30e663f1736116138dc4828df0ac173">00533</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae30e663f1736116138dc4828df0ac173">xmc0_fs</a>                      : 2;
<a name="l00534"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a91500f6039e93acb9c982ce19c277a50">00534</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a91500f6039e93acb9c982ce19c277a50">xmc0_ecc</a>                     : 1;
<a name="l00535"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#adf822a39db8505c6b51eb1da7f3016c8">00535</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#adf822a39db8505c6b51eb1da7f3016c8">xmc1_fs</a>                      : 2;
<a name="l00536"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abcb5e2cce2ba20ed0f0eb2ff9ee88595">00536</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abcb5e2cce2ba20ed0f0eb2ff9ee88595">xmc1_ecc</a>                     : 1;
<a name="l00537"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaa9b0cee22d7afea1940f0c0b3790b22">00537</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaa9b0cee22d7afea1940f0c0b3790b22">xmc2_fs</a>                      : 2;
<a name="l00538"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa51a03f605a0685cc38c39c8c499e0fe">00538</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa51a03f605a0685cc38c39c8c499e0fe">xmc2_ecc</a>                     : 1;
<a name="l00539"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a8da66935f6e2a79679846cfbfaf40d08">00539</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a8da66935f6e2a79679846cfbfaf40d08">xmc3_fs</a>                      : 2;
<a name="l00540"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae0dc1b177f6861b3d720df297630466b">00540</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae0dc1b177f6861b3d720df297630466b">xmc3_ecc</a>                     : 1;
<a name="l00541"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3c727c0ad59b1de62e85e49e5edf4de4">00541</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3c727c0ad59b1de62e85e49e5edf4de4">rsd0_fs</a>                      : 2;
<a name="l00542"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3bc64d4b73f04cf5f797937c8783b72f">00542</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a3bc64d4b73f04cf5f797937c8783b72f">rsd0_ecc</a>                     : 1;
<a name="l00543"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a01e13e2f81c296fc2ad7fdc4eabcb81d">00543</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a01e13e2f81c296fc2ad7fdc4eabcb81d">rsd1_fs</a>                      : 2;
<a name="l00544"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a1af1e4fa131a908554752affa5bfdcd3">00544</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a1af1e4fa131a908554752affa5bfdcd3">rsd1_ecc</a>                     : 1;
<a name="l00545"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2b82d9f3f22b3833b4d589ca638f4f62">00545</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a2b82d9f3f22b3833b4d589ca638f4f62">rsd2_fs</a>                      : 2;
<a name="l00546"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a0a0204a150378347c4d3988910522f7c">00546</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a0a0204a150378347c4d3988910522f7c">rsd2_ecc</a>                     : 1;
<a name="l00547"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb955016e9a28b36c416f457a15b9f6a">00547</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb955016e9a28b36c416f457a15b9f6a">rsd3_fs</a>                      : 2;
<a name="l00548"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a84f034fe4122fe349ab20a2fc68f9616">00548</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a84f034fe4122fe349ab20a2fc68f9616">rsd3_ecc</a>                     : 1;
<a name="l00549"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a054d3546feaa05874ea30644a72291de">00549</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a054d3546feaa05874ea30644a72291de">xmc0_hp_fs</a>                   : 2;
<a name="l00550"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aca87591be9a71eaef1882c35e50bbe82">00550</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aca87591be9a71eaef1882c35e50bbe82">xmc0_hp_ecc</a>                  : 1;
<a name="l00551"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abb78c4adea29620492c4f158a4ad97f2">00551</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#abb78c4adea29620492c4f158a4ad97f2">ide_fs</a>                       : 2;
<a name="l00552"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae33e98cf7a7e9da382f2edc3aecd1927">00552</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ae33e98cf7a7e9da382f2edc3aecd1927">ide_ecc</a>                      : 1;
<a name="l00553"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33ea73529d52a2c43488239e2c5d420f">00553</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a33ea73529d52a2c43488239e2c5d420f">ior0_fs</a>                      : 2;
<a name="l00554"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb536725a791ab7c6be6b3beefe45072">00554</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aeb536725a791ab7c6be6b3beefe45072">ior0_ecc</a>                     : 1;
<a name="l00555"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa64dc3dccae6ac403c73960cc02a6f53">00555</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aa64dc3dccae6ac403c73960cc02a6f53">ior1_fs</a>                      : 2;
<a name="l00556"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4e5dd69f5d114fe1a75e1046a6054554">00556</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4e5dd69f5d114fe1a75e1046a6054554">ior1_ecc</a>                     : 1;
<a name="l00557"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7b1da18509ac7a4e08b304800eee8b56">00557</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7b1da18509ac7a4e08b304800eee8b56">ior2_fs</a>                      : 2;
<a name="l00558"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a80989c82111d8e2aad11f6924f764e99">00558</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a80989c82111d8e2aad11f6924f764e99">ior2_ecc</a>                     : 1;
<a name="l00559"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a6914a4592c2ee5e280a134041b1c78b1">00559</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a6914a4592c2ee5e280a134041b1c78b1">ior3_fs</a>                      : 2;
<a name="l00560"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad76e422ecca860ae30695237287f9d88">00560</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad76e422ecca860ae30695237287f9d88">ior3_ecc</a>                     : 1;
<a name="l00561"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaeacc9686f6007bf394125a958b9d6fb">00561</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#aaeacc9686f6007bf394125a958b9d6fb">ioc0_fs</a>                      : 2;
<a name="l00562"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7789cdbe185ce77d90301d567439ef2a">00562</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7789cdbe185ce77d90301d567439ef2a">ioc0_ecc</a>                     : 1;
<a name="l00563"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a55f3b297078fd21de03709492ca49b6b">00563</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a55f3b297078fd21de03709492ca49b6b">ioc1_fs</a>                      : 2;
<a name="l00564"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad40f76d868137428b7580b013873ad52">00564</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#ad40f76d868137428b7580b013873ad52">ioc1_ecc</a>                     : 1;
<a name="l00565"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4601d82295a575d67191c0a5cc9255d7">00565</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a4601d82295a575d67191c0a5cc9255d7">ioc2_fs</a>                      : 2;
<a name="l00566"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a131d215be5274bcc7b8fe0f317b7e60a">00566</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a131d215be5274bcc7b8fe0f317b7e60a">ioc2_ecc</a>                     : 1;
<a name="l00567"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7a8b234781693529664488e47d4ecec6">00567</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7a8b234781693529664488e47d4ecec6">ioc3_fs</a>                      : 2;
<a name="l00568"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a18778a440fe7e01044e760169e7321db">00568</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a18778a440fe7e01044e760169e7321db">ioc3_ecc</a>                     : 1;
<a name="l00569"></a><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7998415438c9ffff0898615e09c1e4df">00569</a>     uint64_t <a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html#a7998415438c9ffff0898615e09c1e4df">reserved_58_63</a>               : 6;
<a name="l00570"></a>00570 <span class="preprocessor">#endif</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__ecc.html#ac7a42a54a21f25bbd2276cd3860637a8">s</a>;
<a name="l00572"></a><a class="code" href="unioncvmx__iobn__ecc.html#afe3a53daff1861ab961888d633d08f93">00572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">cvmx_iobn_ecc_s</a>                <a class="code" href="unioncvmx__iobn__ecc.html#afe3a53daff1861ab961888d633d08f93">cn73xx</a>;
<a name="l00573"></a><a class="code" href="unioncvmx__iobn__ecc.html#a52d4f7f9d1a00e4b1179f8399183f09c">00573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">cvmx_iobn_ecc_s</a>                <a class="code" href="unioncvmx__iobn__ecc.html#a52d4f7f9d1a00e4b1179f8399183f09c">cn78xx</a>;
<a name="l00574"></a><a class="code" href="unioncvmx__iobn__ecc.html#a8678db29243aae610ebd330a946d483e">00574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">cvmx_iobn_ecc_s</a>                <a class="code" href="unioncvmx__iobn__ecc.html#a8678db29243aae610ebd330a946d483e">cn78xxp1</a>;
<a name="l00575"></a><a class="code" href="unioncvmx__iobn__ecc.html#ac90ba6036ac869eca5aee034a6c53878">00575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ecc_1_1cvmx__iobn__ecc__s.html">cvmx_iobn_ecc_s</a>                <a class="code" href="unioncvmx__iobn__ecc.html#ac90ba6036ac869eca5aee034a6c53878">cnf75xx</a>;
<a name="l00576"></a>00576 };
<a name="l00577"></a><a class="code" href="cvmx-iobn-defs_8h.html#ae8ee49f0e9816d96b99add797d7aa28c">00577</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__ecc.html" title="cvmx_iobn_ecc">cvmx_iobn_ecc</a> <a class="code" href="unioncvmx__iobn__ecc.html" title="cvmx_iobn_ecc">cvmx_iobn_ecc_t</a>;
<a name="l00578"></a>00578 <span class="comment"></span>
<a name="l00579"></a>00579 <span class="comment">/**</span>
<a name="l00580"></a>00580 <span class="comment"> * cvmx_iobn_gbl_dll</span>
<a name="l00581"></a>00581 <span class="comment"> *</span>
<a name="l00582"></a>00582 <span class="comment"> * Status of the global core-clock DLL.</span>
<a name="l00583"></a>00583 <span class="comment"> *</span>
<a name="l00584"></a>00584 <span class="comment"> */</span>
<a name="l00585"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html">00585</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__gbl__dll.html" title="cvmx_iobn_gbl_dll">cvmx_iobn_gbl_dll</a> {
<a name="l00586"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html#a45e477775f6fd2592373b62a337b1b48">00586</a>     uint64_t <a class="code" href="unioncvmx__iobn__gbl__dll.html#a45e477775f6fd2592373b62a337b1b48">u64</a>;
<a name="l00587"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">00587</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">cvmx_iobn_gbl_dll_s</a> {
<a name="l00588"></a>00588 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a27e0fbeb3ec679c26aa52925b2bc037e">reserved_20_63</a>               : 44;
<a name="l00590"></a>00590     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ae323f72b706775b36926993bba205636">pdr_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdr_rclk_refclk from global core-clock DLL cmb0 phase detectors. */</span>
<a name="l00591"></a>00591     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aa6a3b96c1885bdc3d61a803b45c96d1a">pdl_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdl_rclk_refclk from global core-clock DLL cmb0 phase detectors. */</span>
<a name="l00592"></a>00592     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ab8fbfca8459942bffb8a4d7ed45312f8">pd_pos_rclk_refclk</a>           : 1;  <span class="comment">/**&lt; Synchronized pd_pos_rclk_refclk from global core-clock DLL cmb0 phase detectors. */</span>
<a name="l00593"></a>00593     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afac547148c9e8d9cfe775e669ffa2099">dll_fsm_state_a</a>              : 3;  <span class="comment">/**&lt; State for the global core-clock DLL, from the positive edge of refclk.</span>
<a name="l00594"></a>00594 <span class="comment">                                                         0x0 = TMD_IDLE.</span>
<a name="l00595"></a>00595 <span class="comment">                                                         0x1 = TMD_STATE1.</span>
<a name="l00596"></a>00596 <span class="comment">                                                         0x2 = TMD_STATE2.</span>
<a name="l00597"></a>00597 <span class="comment">                                                         0x3 = TMD_STATE3.</span>
<a name="l00598"></a>00598 <span class="comment">                                                         0x4 = TMD_STATE4.</span>
<a name="l00599"></a>00599 <span class="comment">                                                         0x5 = TMD_LOCKED. */</span>
<a name="l00600"></a>00600     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aaa9d2445af4e4dec668663b2a0e050dc">dll_lock</a>                     : 1;  <span class="comment">/**&lt; The dll_lock signal from global core-clock DLL, from the positive edge of refclk. */</span>
<a name="l00601"></a>00601     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afeca91bb4160216d2923875303e853a2">dll_clk_invert_out</a>           : 1;  <span class="comment">/**&lt; The clk_invert setting from the global core-clock DLL, from the negative edge of refclk. */</span>
<a name="l00602"></a>00602     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a20ef6afc40d06c1ac13727f60719fc8a">dll_setting</a>                  : 12; <span class="comment">/**&lt; The global core-clock DLL, from the negative edge of refclk. */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#else</span>
<a name="l00604"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a20ef6afc40d06c1ac13727f60719fc8a">00604</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a20ef6afc40d06c1ac13727f60719fc8a">dll_setting</a>                  : 12;
<a name="l00605"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afeca91bb4160216d2923875303e853a2">00605</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afeca91bb4160216d2923875303e853a2">dll_clk_invert_out</a>           : 1;
<a name="l00606"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aaa9d2445af4e4dec668663b2a0e050dc">00606</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aaa9d2445af4e4dec668663b2a0e050dc">dll_lock</a>                     : 1;
<a name="l00607"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afac547148c9e8d9cfe775e669ffa2099">00607</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#afac547148c9e8d9cfe775e669ffa2099">dll_fsm_state_a</a>              : 3;
<a name="l00608"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ab8fbfca8459942bffb8a4d7ed45312f8">00608</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ab8fbfca8459942bffb8a4d7ed45312f8">pd_pos_rclk_refclk</a>           : 1;
<a name="l00609"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aa6a3b96c1885bdc3d61a803b45c96d1a">00609</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#aa6a3b96c1885bdc3d61a803b45c96d1a">pdl_rclk_refclk</a>              : 1;
<a name="l00610"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ae323f72b706775b36926993bba205636">00610</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#ae323f72b706775b36926993bba205636">pdr_rclk_refclk</a>              : 1;
<a name="l00611"></a><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a27e0fbeb3ec679c26aa52925b2bc037e">00611</a>     uint64_t <a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html#a27e0fbeb3ec679c26aa52925b2bc037e">reserved_20_63</a>               : 44;
<a name="l00612"></a>00612 <span class="preprocessor">#endif</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__gbl__dll.html#abdd21a3ac8d95f884ba0ed62b9cb186b">s</a>;
<a name="l00614"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html#a915da56563aebef38992d581284ada95">00614</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">cvmx_iobn_gbl_dll_s</a>            <a class="code" href="unioncvmx__iobn__gbl__dll.html#a915da56563aebef38992d581284ada95">cn73xx</a>;
<a name="l00615"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html#a0faecfeca39149af7bf5ef59102032bc">00615</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">cvmx_iobn_gbl_dll_s</a>            <a class="code" href="unioncvmx__iobn__gbl__dll.html#a0faecfeca39149af7bf5ef59102032bc">cn78xx</a>;
<a name="l00616"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html#ad8d68fc478784c350e7e52b2ec5ed411">00616</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">cvmx_iobn_gbl_dll_s</a>            <a class="code" href="unioncvmx__iobn__gbl__dll.html#ad8d68fc478784c350e7e52b2ec5ed411">cn78xxp1</a>;
<a name="l00617"></a><a class="code" href="unioncvmx__iobn__gbl__dll.html#a480f7d3f28f5daee579856d748a47f93">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__gbl__dll_1_1cvmx__iobn__gbl__dll__s.html">cvmx_iobn_gbl_dll_s</a>            <a class="code" href="unioncvmx__iobn__gbl__dll.html#a480f7d3f28f5daee579856d748a47f93">cnf75xx</a>;
<a name="l00618"></a>00618 };
<a name="l00619"></a><a class="code" href="cvmx-iobn-defs_8h.html#a8472c38df212f564996abb045cfbd149">00619</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__gbl__dll.html" title="cvmx_iobn_gbl_dll">cvmx_iobn_gbl_dll</a> <a class="code" href="unioncvmx__iobn__gbl__dll.html" title="cvmx_iobn_gbl_dll">cvmx_iobn_gbl_dll_t</a>;
<a name="l00620"></a>00620 <span class="comment"></span>
<a name="l00621"></a>00621 <span class="comment">/**</span>
<a name="l00622"></a>00622 <span class="comment"> * cvmx_iobn_high_priority</span>
<a name="l00623"></a>00623 <span class="comment"> *</span>
<a name="l00624"></a>00624 <span class="comment"> * For NCB0, this register sets which of the NCB devices (0-15) receive high-priority status for</span>
<a name="l00625"></a>00625 <span class="comment"> * access to L2C.</span>
<a name="l00626"></a>00626 <span class="comment"> */</span>
<a name="l00627"></a><a class="code" href="unioncvmx__iobn__high__priority.html">00627</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__high__priority.html" title="cvmx_iobn_high_priority">cvmx_iobn_high_priority</a> {
<a name="l00628"></a><a class="code" href="unioncvmx__iobn__high__priority.html#a5de7ee37dda8e8fe33a3c18349f206ec">00628</a>     uint64_t <a class="code" href="unioncvmx__iobn__high__priority.html#a5de7ee37dda8e8fe33a3c18349f206ec">u64</a>;
<a name="l00629"></a><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">00629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">cvmx_iobn_high_priority_s</a> {
<a name="l00630"></a>00630 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a01c54b5590d834ef15ebfb020d63aa81">reserved_2_63</a>                : 62;
<a name="l00632"></a>00632     uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a0ca053f335c6eab16dcf2d6ec4269d2c">sso_hp</a>                       : 1;  <span class="comment">/**&lt; SSO high priority. When this bit is set, the SSO receives high priority status, causing</span>
<a name="l00633"></a>00633 <span class="comment">                                                         the IOBN to make best effort, after servicing FPA when FPA_HP is set, to complete the SSO</span>
<a name="l00634"></a>00634 <span class="comment">                                                         L2C request first. */</span>
<a name="l00635"></a>00635     uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#ae985c554ae02a8fd2be59dfba1b0ecad">fpa_hp</a>                       : 1;  <span class="comment">/**&lt; FPA high priority. When this bit is set, the FPA receives high priority status, causing</span>
<a name="l00636"></a>00636 <span class="comment">                                                         the IOBN to make best effort to complete the FPA L2C request first. */</span>
<a name="l00637"></a>00637 <span class="preprocessor">#else</span>
<a name="l00638"></a><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#ae985c554ae02a8fd2be59dfba1b0ecad">00638</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#ae985c554ae02a8fd2be59dfba1b0ecad">fpa_hp</a>                       : 1;
<a name="l00639"></a><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a0ca053f335c6eab16dcf2d6ec4269d2c">00639</a>     uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a0ca053f335c6eab16dcf2d6ec4269d2c">sso_hp</a>                       : 1;
<a name="l00640"></a><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a01c54b5590d834ef15ebfb020d63aa81">00640</a>     uint64_t <a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html#a01c54b5590d834ef15ebfb020d63aa81">reserved_2_63</a>                : 62;
<a name="l00641"></a>00641 <span class="preprocessor">#endif</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__high__priority.html#afef45c2799692c5dcb5ef464c5e3940c">s</a>;
<a name="l00643"></a><a class="code" href="unioncvmx__iobn__high__priority.html#a92486a45e6b2a30e123b3759a36e6852">00643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">cvmx_iobn_high_priority_s</a>      <a class="code" href="unioncvmx__iobn__high__priority.html#a92486a45e6b2a30e123b3759a36e6852">cn73xx</a>;
<a name="l00644"></a><a class="code" href="unioncvmx__iobn__high__priority.html#a255fe2e75d3a787055ccfb3e4f6f9d4c">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">cvmx_iobn_high_priority_s</a>      <a class="code" href="unioncvmx__iobn__high__priority.html#a255fe2e75d3a787055ccfb3e4f6f9d4c">cn78xx</a>;
<a name="l00645"></a><a class="code" href="unioncvmx__iobn__high__priority.html#a14fa9bc08e5222f4b057b69da8850ccc">00645</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">cvmx_iobn_high_priority_s</a>      <a class="code" href="unioncvmx__iobn__high__priority.html#a14fa9bc08e5222f4b057b69da8850ccc">cn78xxp1</a>;
<a name="l00646"></a><a class="code" href="unioncvmx__iobn__high__priority.html#aeaadec13851ce4f6dde572792df07866">00646</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__high__priority_1_1cvmx__iobn__high__priority__s.html">cvmx_iobn_high_priority_s</a>      <a class="code" href="unioncvmx__iobn__high__priority.html#aeaadec13851ce4f6dde572792df07866">cnf75xx</a>;
<a name="l00647"></a>00647 };
<a name="l00648"></a><a class="code" href="cvmx-iobn-defs_8h.html#a38242b9680be2b51d850e798d55a244f">00648</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__high__priority.html" title="cvmx_iobn_high_priority">cvmx_iobn_high_priority</a> <a class="code" href="unioncvmx__iobn__high__priority.html" title="cvmx_iobn_high_priority">cvmx_iobn_high_priority_t</a>;
<a name="l00649"></a>00649 <span class="comment"></span>
<a name="l00650"></a>00650 <span class="comment">/**</span>
<a name="l00651"></a>00651 <span class="comment"> * cvmx_iobn_int_sum</span>
<a name="l00652"></a>00652 <span class="comment"> *</span>
<a name="l00653"></a>00653 <span class="comment"> * This is the IOBN interrupt summary register.</span>
<a name="l00654"></a>00654 <span class="comment"> *</span>
<a name="l00655"></a>00655 <span class="comment"> */</span>
<a name="l00656"></a><a class="code" href="unioncvmx__iobn__int__sum.html">00656</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__int__sum.html" title="cvmx_iobn_int_sum">cvmx_iobn_int_sum</a> {
<a name="l00657"></a><a class="code" href="unioncvmx__iobn__int__sum.html#a2b2b49bc1f0ae60d32b72dc2d67adc23">00657</a>     uint64_t <a class="code" href="unioncvmx__iobn__int__sum.html#a2b2b49bc1f0ae60d32b72dc2d67adc23">u64</a>;
<a name="l00658"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">00658</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">cvmx_iobn_int_sum_s</a> {
<a name="l00659"></a>00659 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8bd8aeef5c0e2fdd821bb1f28c256522">reserved_52_63</a>               : 12;
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aa5223fd819f7bbab921c1c5cd67b5924">icc3_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for ICC MEM3.</span>
<a name="l00662"></a>00662 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC3_DBE. */</span>
<a name="l00663"></a>00663     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae3d08018836d9978dadc661e6687ea97">icc3_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for ICC MEM3.</span>
<a name="l00664"></a>00664 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC3_SBE. */</span>
<a name="l00665"></a>00665     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#abd305c01a52f58186c79bed2ac5cec61">icc2_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for ICC MEM2.</span>
<a name="l00666"></a>00666 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC2_DBE. */</span>
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9c8656663b67a834f91fb125eef4de2a">icc2_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for ICC MEM2.</span>
<a name="l00668"></a>00668 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC2_SBE. */</span>
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a7cd7f1e5cc0aa45c152fe2675d60094a">icc1_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for ICC MEM1.</span>
<a name="l00670"></a>00670 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC1_DBE. */</span>
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6944bd7eec843763e436480970bee38d">icc1_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for ICC MEM1.</span>
<a name="l00672"></a>00672 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC1_SBE. */</span>
<a name="l00673"></a>00673     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a191ce89e7f1936c7b68164f57217d62f">icc0_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for ICC MEM0.</span>
<a name="l00674"></a>00674 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC0_DBE. */</span>
<a name="l00675"></a>00675     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a883eead109bb12eee0cd858403368217">icc0_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for ICC MEM0.</span>
<a name="l00676"></a>00676 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_ICC0_SBE. */</span>
<a name="l00677"></a>00677     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3995649eae8f3a5284090f6aeb355564">ide_dbe</a>                      : 1;  <span class="comment">/**&lt; Double-bit error for IDE MEM.</span>
<a name="l00678"></a>00678 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IDE_DBE. */</span>
<a name="l00679"></a>00679     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae6176379c282c5b9b60d5bf571dc0c8f">ide_sbe</a>                      : 1;  <span class="comment">/**&lt; Single-bit error for IDE MEM.</span>
<a name="l00680"></a>00680 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IDE_SBE. */</span>
<a name="l00681"></a>00681     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#adb1ffea40c6b20190aff1a69750ea199">xmc_dbe</a>                      : 1;  <span class="comment">/**&lt; Double-bit error for XMC MEM.</span>
<a name="l00682"></a>00682 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMC_DBE. */</span>
<a name="l00683"></a>00683     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ab5715f7cadff4018ee39ad6b36331ad6">xmc_sbe</a>                      : 1;  <span class="comment">/**&lt; Single-bit error for XMC MEM.</span>
<a name="l00684"></a>00684 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMC_SBE. */</span>
<a name="l00685"></a>00685     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a70e38f8ca40e87289bc23c18ffa60830">xmdb3_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDB MEM3.</span>
<a name="l00686"></a>00686 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB3_DBE. */</span>
<a name="l00687"></a>00687     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a592bccdd1b66baec7346c7f4c77bfb99">xmdb3_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDB MEM3.</span>
<a name="l00688"></a>00688 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB3_SBE. */</span>
<a name="l00689"></a>00689     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5c82e2c64b5ac401dd23b169fba8c2ff">xmdb2_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDB MEM2.</span>
<a name="l00690"></a>00690 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB2_DBE. */</span>
<a name="l00691"></a>00691     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9d434edd116def468f3bc6f5dc6f7e36">xmdb2_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDB MEM2.</span>
<a name="l00692"></a>00692 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB2_SBE. */</span>
<a name="l00693"></a>00693     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a92abb09a556c577eda3da92f114813a6">xmdb1_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDB MEM1.</span>
<a name="l00694"></a>00694 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB1_DBE. */</span>
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0ed5cc0d5bc4b858a9863e317c454db4">xmdb1_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDB MEM1.</span>
<a name="l00696"></a>00696 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB1_SBE. */</span>
<a name="l00697"></a>00697     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a513391f25aa077467348ad34c636c88c">xmdb0_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDB MEM0.</span>
<a name="l00698"></a>00698 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB0_DBE. */</span>
<a name="l00699"></a>00699     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a36be881954379acfffaee208a9de643a">xmdb0_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDB MEM0.</span>
<a name="l00700"></a>00700 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDB0_SBE. */</span>
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a1cdca7be257ed8d64958933974c28309">xmda3_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDA MEM3.</span>
<a name="l00702"></a>00702 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA3_DBE. */</span>
<a name="l00703"></a>00703     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af36d1cb92429ac2288e644a264aebd94">xmda3_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDA MEM3.</span>
<a name="l00704"></a>00704 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA3_SBE. */</span>
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6228605ab3ba5da3bf31ea8aaf5d5d46">xmda2_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDA MEM2.</span>
<a name="l00706"></a>00706 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA2_DBE. */</span>
<a name="l00707"></a>00707     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0f60e0f0570eecf55aafdbd7463963d0">xmda2_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDA MEM2.</span>
<a name="l00708"></a>00708 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA2_SBE. */</span>
<a name="l00709"></a>00709     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a28ab7e09bfa881161fcfa3eb6407dcb9">xmda1_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDA MEM1.</span>
<a name="l00710"></a>00710 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA1_DBE. */</span>
<a name="l00711"></a>00711     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ace54a0e01794589c930c249df7e326fd">xmda1_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDA MEM1.</span>
<a name="l00712"></a>00712 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA1_SBE. */</span>
<a name="l00713"></a>00713     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad61fd4a03d7bf25e57f8474ef7878eba">xmda0_dbe</a>                    : 1;  <span class="comment">/**&lt; Double-bit error for XMDA MEM0.</span>
<a name="l00714"></a>00714 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA0_DBE. */</span>
<a name="l00715"></a>00715     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a4bb2ab418c6b9fcfbf0aa20a9d930f8c">xmda0_sbe</a>                    : 1;  <span class="comment">/**&lt; Single-bit error for XMDA MEM0.</span>
<a name="l00716"></a>00716 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_XMDA0_SBE. */</span>
<a name="l00717"></a>00717     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0152a2947ddd3ee8370b5a68e6584492">ioc3_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOC3 MEM.</span>
<a name="l00718"></a>00718 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC3_DBE. */</span>
<a name="l00719"></a>00719     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50a529b69590e94e8400bac8418c6da4">ioc3_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOC3 MEM.</span>
<a name="l00720"></a>00720 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC3_SBE. */</span>
<a name="l00721"></a>00721     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a938e953f359aa336665502586e7078fd">ioc2_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOC2 MEM.</span>
<a name="l00722"></a>00722 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC2_DBE. */</span>
<a name="l00723"></a>00723     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aafb2f4ccf0747b422e4afb50e9ec41f3">ioc2_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOC2 MEM.</span>
<a name="l00724"></a>00724 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC2_SBE. */</span>
<a name="l00725"></a>00725     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afda6ed2ffd170c489aee65eb8ebed544">ioc1_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOC1 MEM.</span>
<a name="l00726"></a>00726 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC1_DBE. */</span>
<a name="l00727"></a>00727     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a09f20cebce5a8e1f310ad0dfeb2b3b3a">ioc1_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOC1 MEM.</span>
<a name="l00728"></a>00728 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC1_SBE. */</span>
<a name="l00729"></a>00729     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afe48aba7936081ce3804818b224895c5">ioc0_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOC0 MEM.</span>
<a name="l00730"></a>00730 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC0_DBE. */</span>
<a name="l00731"></a>00731     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a47128fa2cbf37ba8226a5e6c743857e3">ioc0_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOC0 MEM.</span>
<a name="l00732"></a>00732 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOC0_SBE. */</span>
<a name="l00733"></a>00733     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50094dd38f72ca1fe23f13b3dae35d2d">ior3_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOR MEM3.</span>
<a name="l00734"></a>00734 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR3_DBE. */</span>
<a name="l00735"></a>00735     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aae35af7b8c76eebbb9b485cf6c4b25cf">ior3_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOR MEM3.</span>
<a name="l00736"></a>00736 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR3_SBE. */</span>
<a name="l00737"></a>00737     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af53b24db5ba7ba2617d3547c5c0637bf">ior2_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOR MEM2.</span>
<a name="l00738"></a>00738 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR2_DBE. */</span>
<a name="l00739"></a>00739     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad05f9f2ae53598ea9e5f1dd34c66bde5">ior2_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOR MEM2.</span>
<a name="l00740"></a>00740 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR2_SBE. */</span>
<a name="l00741"></a>00741     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9f9eda5d9536a32fa2ccd2f8f96c1781">ior1_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOR MEM1.</span>
<a name="l00742"></a>00742 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR1_DBE. */</span>
<a name="l00743"></a>00743     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac13e0d08e9df8df5679d5cd282062c71">ior1_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOR MEM1.</span>
<a name="l00744"></a>00744 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR1_SBE. */</span>
<a name="l00745"></a>00745     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a39a87a3061cb186f1789f12af649ad74">ior0_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for IOR MEM0.</span>
<a name="l00746"></a>00746 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR0_DBE. */</span>
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#acd1f690e923e8d1f9f5324ca6f1f2b79">ior0_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for IOR MEM0.</span>
<a name="l00748"></a>00748 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_IOR0_SBE. */</span>
<a name="l00749"></a>00749     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3b706c7b850c14d65369d985d22762fd">rsd3_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for RSD MEM3.</span>
<a name="l00750"></a>00750 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD3_DBE. */</span>
<a name="l00751"></a>00751     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac6d9ab903b1e14b3763f52e9311038f5">rsd3_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for RSD MEM3.</span>
<a name="l00752"></a>00752 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD3_SBE. */</span>
<a name="l00753"></a>00753     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad17096e302a86493380215ccfc84410f">rsd2_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for RSD MEM2.</span>
<a name="l00754"></a>00754 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD2_DBE. */</span>
<a name="l00755"></a>00755     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a213ee8021e3cd920389cec2d56a85974">rsd2_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for RSD MEM2.</span>
<a name="l00756"></a>00756 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD2_SBE. */</span>
<a name="l00757"></a>00757     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5e1334bb2286756ed745c2a032a91946">rsd1_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for RSD MEM1.</span>
<a name="l00758"></a>00758 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD1_DBE. */</span>
<a name="l00759"></a>00759     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac1c5a77d68c96515d7c7e9c66464622e">rsd1_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for RSD MEM1.</span>
<a name="l00760"></a>00760 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD1_SBE. */</span>
<a name="l00761"></a>00761     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8b02eef46a7a894cb9b7753f33f865b8">rsd0_dbe</a>                     : 1;  <span class="comment">/**&lt; Double-bit error for RSD MEM0.</span>
<a name="l00762"></a>00762 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD0_DBE. */</span>
<a name="l00763"></a>00763     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a52c77f28c6e306aa4003bfad0aac4453">rsd0_sbe</a>                     : 1;  <span class="comment">/**&lt; Single-bit error for RSD MEM0.</span>
<a name="l00764"></a>00764 <span class="comment">                                                         Throws IOBN_INTSN_E::IOBN_INT_SUM_RSD0_SBE. */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#else</span>
<a name="l00766"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a52c77f28c6e306aa4003bfad0aac4453">00766</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a52c77f28c6e306aa4003bfad0aac4453">rsd0_sbe</a>                     : 1;
<a name="l00767"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8b02eef46a7a894cb9b7753f33f865b8">00767</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8b02eef46a7a894cb9b7753f33f865b8">rsd0_dbe</a>                     : 1;
<a name="l00768"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac1c5a77d68c96515d7c7e9c66464622e">00768</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac1c5a77d68c96515d7c7e9c66464622e">rsd1_sbe</a>                     : 1;
<a name="l00769"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5e1334bb2286756ed745c2a032a91946">00769</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5e1334bb2286756ed745c2a032a91946">rsd1_dbe</a>                     : 1;
<a name="l00770"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a213ee8021e3cd920389cec2d56a85974">00770</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a213ee8021e3cd920389cec2d56a85974">rsd2_sbe</a>                     : 1;
<a name="l00771"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad17096e302a86493380215ccfc84410f">00771</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad17096e302a86493380215ccfc84410f">rsd2_dbe</a>                     : 1;
<a name="l00772"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac6d9ab903b1e14b3763f52e9311038f5">00772</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac6d9ab903b1e14b3763f52e9311038f5">rsd3_sbe</a>                     : 1;
<a name="l00773"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3b706c7b850c14d65369d985d22762fd">00773</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3b706c7b850c14d65369d985d22762fd">rsd3_dbe</a>                     : 1;
<a name="l00774"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#acd1f690e923e8d1f9f5324ca6f1f2b79">00774</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#acd1f690e923e8d1f9f5324ca6f1f2b79">ior0_sbe</a>                     : 1;
<a name="l00775"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a39a87a3061cb186f1789f12af649ad74">00775</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a39a87a3061cb186f1789f12af649ad74">ior0_dbe</a>                     : 1;
<a name="l00776"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac13e0d08e9df8df5679d5cd282062c71">00776</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ac13e0d08e9df8df5679d5cd282062c71">ior1_sbe</a>                     : 1;
<a name="l00777"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9f9eda5d9536a32fa2ccd2f8f96c1781">00777</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9f9eda5d9536a32fa2ccd2f8f96c1781">ior1_dbe</a>                     : 1;
<a name="l00778"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad05f9f2ae53598ea9e5f1dd34c66bde5">00778</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad05f9f2ae53598ea9e5f1dd34c66bde5">ior2_sbe</a>                     : 1;
<a name="l00779"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af53b24db5ba7ba2617d3547c5c0637bf">00779</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af53b24db5ba7ba2617d3547c5c0637bf">ior2_dbe</a>                     : 1;
<a name="l00780"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aae35af7b8c76eebbb9b485cf6c4b25cf">00780</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aae35af7b8c76eebbb9b485cf6c4b25cf">ior3_sbe</a>                     : 1;
<a name="l00781"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50094dd38f72ca1fe23f13b3dae35d2d">00781</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50094dd38f72ca1fe23f13b3dae35d2d">ior3_dbe</a>                     : 1;
<a name="l00782"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a47128fa2cbf37ba8226a5e6c743857e3">00782</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a47128fa2cbf37ba8226a5e6c743857e3">ioc0_sbe</a>                     : 1;
<a name="l00783"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afe48aba7936081ce3804818b224895c5">00783</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afe48aba7936081ce3804818b224895c5">ioc0_dbe</a>                     : 1;
<a name="l00784"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a09f20cebce5a8e1f310ad0dfeb2b3b3a">00784</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a09f20cebce5a8e1f310ad0dfeb2b3b3a">ioc1_sbe</a>                     : 1;
<a name="l00785"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afda6ed2ffd170c489aee65eb8ebed544">00785</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#afda6ed2ffd170c489aee65eb8ebed544">ioc1_dbe</a>                     : 1;
<a name="l00786"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aafb2f4ccf0747b422e4afb50e9ec41f3">00786</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aafb2f4ccf0747b422e4afb50e9ec41f3">ioc2_sbe</a>                     : 1;
<a name="l00787"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a938e953f359aa336665502586e7078fd">00787</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a938e953f359aa336665502586e7078fd">ioc2_dbe</a>                     : 1;
<a name="l00788"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50a529b69590e94e8400bac8418c6da4">00788</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a50a529b69590e94e8400bac8418c6da4">ioc3_sbe</a>                     : 1;
<a name="l00789"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0152a2947ddd3ee8370b5a68e6584492">00789</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0152a2947ddd3ee8370b5a68e6584492">ioc3_dbe</a>                     : 1;
<a name="l00790"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a4bb2ab418c6b9fcfbf0aa20a9d930f8c">00790</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a4bb2ab418c6b9fcfbf0aa20a9d930f8c">xmda0_sbe</a>                    : 1;
<a name="l00791"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad61fd4a03d7bf25e57f8474ef7878eba">00791</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ad61fd4a03d7bf25e57f8474ef7878eba">xmda0_dbe</a>                    : 1;
<a name="l00792"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ace54a0e01794589c930c249df7e326fd">00792</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ace54a0e01794589c930c249df7e326fd">xmda1_sbe</a>                    : 1;
<a name="l00793"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a28ab7e09bfa881161fcfa3eb6407dcb9">00793</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a28ab7e09bfa881161fcfa3eb6407dcb9">xmda1_dbe</a>                    : 1;
<a name="l00794"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0f60e0f0570eecf55aafdbd7463963d0">00794</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0f60e0f0570eecf55aafdbd7463963d0">xmda2_sbe</a>                    : 1;
<a name="l00795"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6228605ab3ba5da3bf31ea8aaf5d5d46">00795</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6228605ab3ba5da3bf31ea8aaf5d5d46">xmda2_dbe</a>                    : 1;
<a name="l00796"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af36d1cb92429ac2288e644a264aebd94">00796</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#af36d1cb92429ac2288e644a264aebd94">xmda3_sbe</a>                    : 1;
<a name="l00797"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a1cdca7be257ed8d64958933974c28309">00797</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a1cdca7be257ed8d64958933974c28309">xmda3_dbe</a>                    : 1;
<a name="l00798"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a36be881954379acfffaee208a9de643a">00798</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a36be881954379acfffaee208a9de643a">xmdb0_sbe</a>                    : 1;
<a name="l00799"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a513391f25aa077467348ad34c636c88c">00799</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a513391f25aa077467348ad34c636c88c">xmdb0_dbe</a>                    : 1;
<a name="l00800"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0ed5cc0d5bc4b858a9863e317c454db4">00800</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a0ed5cc0d5bc4b858a9863e317c454db4">xmdb1_sbe</a>                    : 1;
<a name="l00801"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a92abb09a556c577eda3da92f114813a6">00801</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a92abb09a556c577eda3da92f114813a6">xmdb1_dbe</a>                    : 1;
<a name="l00802"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9d434edd116def468f3bc6f5dc6f7e36">00802</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9d434edd116def468f3bc6f5dc6f7e36">xmdb2_sbe</a>                    : 1;
<a name="l00803"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5c82e2c64b5ac401dd23b169fba8c2ff">00803</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a5c82e2c64b5ac401dd23b169fba8c2ff">xmdb2_dbe</a>                    : 1;
<a name="l00804"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a592bccdd1b66baec7346c7f4c77bfb99">00804</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a592bccdd1b66baec7346c7f4c77bfb99">xmdb3_sbe</a>                    : 1;
<a name="l00805"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a70e38f8ca40e87289bc23c18ffa60830">00805</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a70e38f8ca40e87289bc23c18ffa60830">xmdb3_dbe</a>                    : 1;
<a name="l00806"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ab5715f7cadff4018ee39ad6b36331ad6">00806</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ab5715f7cadff4018ee39ad6b36331ad6">xmc_sbe</a>                      : 1;
<a name="l00807"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#adb1ffea40c6b20190aff1a69750ea199">00807</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#adb1ffea40c6b20190aff1a69750ea199">xmc_dbe</a>                      : 1;
<a name="l00808"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae6176379c282c5b9b60d5bf571dc0c8f">00808</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae6176379c282c5b9b60d5bf571dc0c8f">ide_sbe</a>                      : 1;
<a name="l00809"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3995649eae8f3a5284090f6aeb355564">00809</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a3995649eae8f3a5284090f6aeb355564">ide_dbe</a>                      : 1;
<a name="l00810"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a883eead109bb12eee0cd858403368217">00810</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a883eead109bb12eee0cd858403368217">icc0_sbe</a>                     : 1;
<a name="l00811"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a191ce89e7f1936c7b68164f57217d62f">00811</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a191ce89e7f1936c7b68164f57217d62f">icc0_dbe</a>                     : 1;
<a name="l00812"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6944bd7eec843763e436480970bee38d">00812</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a6944bd7eec843763e436480970bee38d">icc1_sbe</a>                     : 1;
<a name="l00813"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a7cd7f1e5cc0aa45c152fe2675d60094a">00813</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a7cd7f1e5cc0aa45c152fe2675d60094a">icc1_dbe</a>                     : 1;
<a name="l00814"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9c8656663b67a834f91fb125eef4de2a">00814</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a9c8656663b67a834f91fb125eef4de2a">icc2_sbe</a>                     : 1;
<a name="l00815"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#abd305c01a52f58186c79bed2ac5cec61">00815</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#abd305c01a52f58186c79bed2ac5cec61">icc2_dbe</a>                     : 1;
<a name="l00816"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae3d08018836d9978dadc661e6687ea97">00816</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#ae3d08018836d9978dadc661e6687ea97">icc3_sbe</a>                     : 1;
<a name="l00817"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aa5223fd819f7bbab921c1c5cd67b5924">00817</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#aa5223fd819f7bbab921c1c5cd67b5924">icc3_dbe</a>                     : 1;
<a name="l00818"></a><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8bd8aeef5c0e2fdd821bb1f28c256522">00818</a>     uint64_t <a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html#a8bd8aeef5c0e2fdd821bb1f28c256522">reserved_52_63</a>               : 12;
<a name="l00819"></a>00819 <span class="preprocessor">#endif</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__int__sum.html#a95ccf071e8a01e509034875b7a4d2f9a">s</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__iobn__int__sum.html#a981ff7c10f9792666dac37e772bfd59a">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">cvmx_iobn_int_sum_s</a>            <a class="code" href="unioncvmx__iobn__int__sum.html#a981ff7c10f9792666dac37e772bfd59a">cn73xx</a>;
<a name="l00822"></a><a class="code" href="unioncvmx__iobn__int__sum.html#adc549268aa442c7f5925f1b08473704f">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">cvmx_iobn_int_sum_s</a>            <a class="code" href="unioncvmx__iobn__int__sum.html#adc549268aa442c7f5925f1b08473704f">cn78xx</a>;
<a name="l00823"></a><a class="code" href="unioncvmx__iobn__int__sum.html#aeec25b75d263652bf6778f73ddd2f880">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">cvmx_iobn_int_sum_s</a>            <a class="code" href="unioncvmx__iobn__int__sum.html#aeec25b75d263652bf6778f73ddd2f880">cn78xxp1</a>;
<a name="l00824"></a><a class="code" href="unioncvmx__iobn__int__sum.html#ac7ce41c0f2c85c167131cb22c5d6aa1d">00824</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__int__sum_1_1cvmx__iobn__int__sum__s.html">cvmx_iobn_int_sum_s</a>            <a class="code" href="unioncvmx__iobn__int__sum.html#ac7ce41c0f2c85c167131cb22c5d6aa1d">cnf75xx</a>;
<a name="l00825"></a>00825 };
<a name="l00826"></a><a class="code" href="cvmx-iobn-defs_8h.html#a0e883b18a73b03bceabc6bf5df5cff56">00826</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__int__sum.html" title="cvmx_iobn_int_sum">cvmx_iobn_int_sum</a> <a class="code" href="unioncvmx__iobn__int__sum.html" title="cvmx_iobn_int_sum">cvmx_iobn_int_sum_t</a>;
<a name="l00827"></a>00827 <span class="comment"></span>
<a name="l00828"></a>00828 <span class="comment">/**</span>
<a name="l00829"></a>00829 <span class="comment"> * cvmx_iobn_ncb#_ctl</span>
<a name="l00830"></a>00830 <span class="comment"> *</span>
<a name="l00831"></a>00831 <span class="comment"> * This register controls the type of store operation used for full cache blocks stores.</span>
<a name="l00832"></a>00832 <span class="comment"> *</span>
<a name="l00833"></a>00833 <span class="comment"> */</span>
<a name="l00834"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html">00834</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__ncbx__ctl.html" title="cvmx_iobn_ncb::_ctl">cvmx_iobn_ncbx_ctl</a> {
<a name="l00835"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a706ab5b782ff3a1121dc59878e8fb2de">00835</a>     uint64_t <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a706ab5b782ff3a1121dc59878e8fb2de">u64</a>;
<a name="l00836"></a><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">00836</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">cvmx_iobn_ncbx_ctl_s</a> {
<a name="l00837"></a>00837 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a61a72eb21ba21497d20c38a46bc27508">reserved_10_63</a>               : 54;
<a name="l00839"></a>00839     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a05b1e6d53df2c746e7c21d8a404782fd">stp</a>                          : 2;  <span class="comment">/**&lt; When a complete cache block is written a STP will be converted to:</span>
<a name="l00840"></a>00840 <span class="comment">                                                         0x0 = STF.</span>
<a name="l00841"></a>00841 <span class="comment">                                                         0x1 = STY.</span>
<a name="l00842"></a>00842 <span class="comment">                                                         0x2 = STT.</span>
<a name="l00843"></a>00843 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00844"></a>00844     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#aa3f4c02602e7a519decc4dd1d76018db">reserved_2_7</a>                 : 6;
<a name="l00845"></a>00845     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a5c4e920edbfe7d0020659a1bbab12207">rstp</a>                         : 2;  <span class="comment">/**&lt; When a complete cache block is written a RSTP will be converted to:</span>
<a name="l00846"></a>00846 <span class="comment">                                                         0x0 = STY.</span>
<a name="l00847"></a>00847 <span class="comment">                                                         0x1 = STT.</span>
<a name="l00848"></a>00848 <span class="comment">                                                         0x2 = STF.</span>
<a name="l00849"></a>00849 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l00850"></a>00850 <span class="preprocessor">#else</span>
<a name="l00851"></a><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a5c4e920edbfe7d0020659a1bbab12207">00851</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a5c4e920edbfe7d0020659a1bbab12207">rstp</a>                         : 2;
<a name="l00852"></a><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#aa3f4c02602e7a519decc4dd1d76018db">00852</a>     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#aa3f4c02602e7a519decc4dd1d76018db">reserved_2_7</a>                 : 6;
<a name="l00853"></a><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a05b1e6d53df2c746e7c21d8a404782fd">00853</a>     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a05b1e6d53df2c746e7c21d8a404782fd">stp</a>                          : 2;
<a name="l00854"></a><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a61a72eb21ba21497d20c38a46bc27508">00854</a>     uint64_t <a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html#a61a72eb21ba21497d20c38a46bc27508">reserved_10_63</a>               : 54;
<a name="l00855"></a>00855 <span class="preprocessor">#endif</span>
<a name="l00856"></a>00856 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a3aa8b8ac5a1dca44cbdf99767f7c3b66">s</a>;
<a name="l00857"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a5d6cde939cc50901ecfcceed2e2c0026">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">cvmx_iobn_ncbx_ctl_s</a>           <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a5d6cde939cc50901ecfcceed2e2c0026">cn73xx</a>;
<a name="l00858"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a90cb334fd5ea677261360b7e1a7c3586">00858</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">cvmx_iobn_ncbx_ctl_s</a>           <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a90cb334fd5ea677261360b7e1a7c3586">cn78xx</a>;
<a name="l00859"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a067454fb01e927e265866f647c726c46">00859</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">cvmx_iobn_ncbx_ctl_s</a>           <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a067454fb01e927e265866f647c726c46">cn78xxp1</a>;
<a name="l00860"></a><a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a911c5a9174f516babf8e82642756c95b">00860</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__ncbx__ctl_1_1cvmx__iobn__ncbx__ctl__s.html">cvmx_iobn_ncbx_ctl_s</a>           <a class="code" href="unioncvmx__iobn__ncbx__ctl.html#a911c5a9174f516babf8e82642756c95b">cnf75xx</a>;
<a name="l00861"></a>00861 };
<a name="l00862"></a><a class="code" href="cvmx-iobn-defs_8h.html#a8d9bfbe44a8128d2aa0c963a5d2ff692">00862</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__ncbx__ctl.html" title="cvmx_iobn_ncb::_ctl">cvmx_iobn_ncbx_ctl</a> <a class="code" href="unioncvmx__iobn__ncbx__ctl.html" title="cvmx_iobn_ncb::_ctl">cvmx_iobn_ncbx_ctl_t</a>;
<a name="l00863"></a>00863 <span class="comment"></span>
<a name="l00864"></a>00864 <span class="comment">/**</span>
<a name="l00865"></a>00865 <span class="comment"> * cvmx_iobn_pp_bist_status</span>
<a name="l00866"></a>00866 <span class="comment"> *</span>
<a name="l00867"></a>00867 <span class="comment"> * This register contains the result of the BIST run on the cores.</span>
<a name="l00868"></a>00868 <span class="comment"> *</span>
<a name="l00869"></a>00869 <span class="comment"> */</span>
<a name="l00870"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html">00870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__pp__bist__status.html" title="cvmx_iobn_pp_bist_status">cvmx_iobn_pp_bist_status</a> {
<a name="l00871"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html#a553e41ecd359f2fbc65f0c30306c4e98">00871</a>     uint64_t <a class="code" href="unioncvmx__iobn__pp__bist__status.html#a553e41ecd359f2fbc65f0c30306c4e98">u64</a>;
<a name="l00872"></a><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">00872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">cvmx_iobn_pp_bist_status_s</a> {
<a name="l00873"></a>00873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#aa57a50ff23bc638441d83253c061426d">reserved_48_63</a>               : 16;
<a name="l00875"></a>00875     uint64_t <a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#a3b183f29ce81d8dfa788688cd45d9272">pp_bstat</a>                     : 48; <span class="comment">/**&lt; BIST Status of the cores. Bit vector position is the number of the core (i.e. core 0 ==</span>
<a name="l00876"></a>00876 <span class="comment">                                                         PP_BSTAT&lt;0&gt;). Only even number bits are valid; all odd number bits are read as 0. For odd</span>
<a name="l00877"></a>00877 <span class="comment">                                                         number cores, see IOBP_PP_BIST_STATUS. */</span>
<a name="l00878"></a>00878 <span class="preprocessor">#else</span>
<a name="l00879"></a><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#a3b183f29ce81d8dfa788688cd45d9272">00879</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#a3b183f29ce81d8dfa788688cd45d9272">pp_bstat</a>                     : 48;
<a name="l00880"></a><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#aa57a50ff23bc638441d83253c061426d">00880</a>     uint64_t <a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html#aa57a50ff23bc638441d83253c061426d">reserved_48_63</a>               : 16;
<a name="l00881"></a>00881 <span class="preprocessor">#endif</span>
<a name="l00882"></a>00882 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__pp__bist__status.html#a100492775ad09a38d5fe3d2746c1f14c">s</a>;
<a name="l00883"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html#a6fe8407164a81e024438631e6665c13a">00883</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">cvmx_iobn_pp_bist_status_s</a>     <a class="code" href="unioncvmx__iobn__pp__bist__status.html#a6fe8407164a81e024438631e6665c13a">cn73xx</a>;
<a name="l00884"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html#ad6ec696c8819145298c11685a33d4a46">00884</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">cvmx_iobn_pp_bist_status_s</a>     <a class="code" href="unioncvmx__iobn__pp__bist__status.html#ad6ec696c8819145298c11685a33d4a46">cn78xx</a>;
<a name="l00885"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html#afce78ae8919de908280d1b47a383eecb">00885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">cvmx_iobn_pp_bist_status_s</a>     <a class="code" href="unioncvmx__iobn__pp__bist__status.html#afce78ae8919de908280d1b47a383eecb">cn78xxp1</a>;
<a name="l00886"></a><a class="code" href="unioncvmx__iobn__pp__bist__status.html#a553bd0914a391cfad474252b59b57877">00886</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__pp__bist__status_1_1cvmx__iobn__pp__bist__status__s.html">cvmx_iobn_pp_bist_status_s</a>     <a class="code" href="unioncvmx__iobn__pp__bist__status.html#a553bd0914a391cfad474252b59b57877">cnf75xx</a>;
<a name="l00887"></a>00887 };
<a name="l00888"></a><a class="code" href="cvmx-iobn-defs_8h.html#ab228c36dcc2e19da2ecc48dbdb4998c5">00888</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__pp__bist__status.html" title="cvmx_iobn_pp_bist_status">cvmx_iobn_pp_bist_status</a> <a class="code" href="unioncvmx__iobn__pp__bist__status.html" title="cvmx_iobn_pp_bist_status">cvmx_iobn_pp_bist_status_t</a>;
<a name="l00889"></a>00889 <span class="comment"></span>
<a name="l00890"></a>00890 <span class="comment">/**</span>
<a name="l00891"></a>00891 <span class="comment"> * cvmx_iobn_roc_dll</span>
<a name="l00892"></a>00892 <span class="comment"> *</span>
<a name="l00893"></a>00893 <span class="comment"> * Status of the ROC core-clock DLL.</span>
<a name="l00894"></a>00894 <span class="comment"> *</span>
<a name="l00895"></a>00895 <span class="comment"> */</span>
<a name="l00896"></a><a class="code" href="unioncvmx__iobn__roc__dll.html">00896</a> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__roc__dll.html" title="cvmx_iobn_roc_dll">cvmx_iobn_roc_dll</a> {
<a name="l00897"></a><a class="code" href="unioncvmx__iobn__roc__dll.html#a2a9b337ac381ddc75d0ade71eff5cf91">00897</a>     uint64_t <a class="code" href="unioncvmx__iobn__roc__dll.html#a2a9b337ac381ddc75d0ade71eff5cf91">u64</a>;
<a name="l00898"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html">00898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html">cvmx_iobn_roc_dll_s</a> {
<a name="l00899"></a>00899 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00900"></a>00900 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a4f733ae6e902a9c3616a6e2e46480b21">reserved_60_63</a>               : 4;
<a name="l00901"></a>00901     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad2709831d6eb7a6b10632159123b25cb">max_dll_setting</a>              : 12; <span class="comment">/**&lt; Max reported DLL setting. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3a8fe339e458c110b619bfb2a6026a24">min_dll_setting</a>              : 12; <span class="comment">/**&lt; Min reported DLL setting. */</span>
<a name="l00903"></a>00903     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#af0682bdf7f45ab4ae2f5dbe05133a792">reserved_32_35</a>               : 4;
<a name="l00904"></a>00904     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab4aa95a34343f7ac8b2c785a5cc9c4a3">pdr_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdr_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */</span>
<a name="l00905"></a>00905     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad0360da828e0fcb18ca1cf5cdb2a8135">pdl_rclk_refclk</a>              : 1;  <span class="comment">/**&lt; Synchronized pdl_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */</span>
<a name="l00906"></a>00906     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab875051b35672206361e99b628bb56ac">pd_pos_rclk_refclk</a>           : 1;  <span class="comment">/**&lt; Synchronized pd_pos_rclk_refclk from ROC core-clock DLL cmb0 phase detectors. */</span>
<a name="l00907"></a>00907     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ae102f98681b69179b092bbb4bf241b06">dll_lock</a>                     : 1;  <span class="comment">/**&lt; The dll_lock signal from ROC core-clock DLL, from the positive edge of refclk. */</span>
<a name="l00908"></a>00908     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3214ee73657208b645d30b1df3f4790a">dll_dly_elem_en</a>              : 16; <span class="comment">/**&lt; The ROC core-clock delay element enable setting, from the negative edge of refclk. */</span>
<a name="l00909"></a>00909     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a24442cfe80dfc4be5fd10de509716bbc">dll_setting</a>                  : 12; <span class="comment">/**&lt; The ROC core-clock DLL setting, from the negative edge of refclk. */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a24442cfe80dfc4be5fd10de509716bbc">00911</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a24442cfe80dfc4be5fd10de509716bbc">dll_setting</a>                  : 12;
<a name="l00912"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3214ee73657208b645d30b1df3f4790a">00912</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3214ee73657208b645d30b1df3f4790a">dll_dly_elem_en</a>              : 16;
<a name="l00913"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ae102f98681b69179b092bbb4bf241b06">00913</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ae102f98681b69179b092bbb4bf241b06">dll_lock</a>                     : 1;
<a name="l00914"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab875051b35672206361e99b628bb56ac">00914</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab875051b35672206361e99b628bb56ac">pd_pos_rclk_refclk</a>           : 1;
<a name="l00915"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad0360da828e0fcb18ca1cf5cdb2a8135">00915</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad0360da828e0fcb18ca1cf5cdb2a8135">pdl_rclk_refclk</a>              : 1;
<a name="l00916"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab4aa95a34343f7ac8b2c785a5cc9c4a3">00916</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ab4aa95a34343f7ac8b2c785a5cc9c4a3">pdr_rclk_refclk</a>              : 1;
<a name="l00917"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#af0682bdf7f45ab4ae2f5dbe05133a792">00917</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#af0682bdf7f45ab4ae2f5dbe05133a792">reserved_32_35</a>               : 4;
<a name="l00918"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3a8fe339e458c110b619bfb2a6026a24">00918</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a3a8fe339e458c110b619bfb2a6026a24">min_dll_setting</a>              : 12;
<a name="l00919"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad2709831d6eb7a6b10632159123b25cb">00919</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#ad2709831d6eb7a6b10632159123b25cb">max_dll_setting</a>              : 12;
<a name="l00920"></a><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a4f733ae6e902a9c3616a6e2e46480b21">00920</a>     uint64_t <a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html#a4f733ae6e902a9c3616a6e2e46480b21">reserved_60_63</a>               : 4;
<a name="l00921"></a>00921 <span class="preprocessor">#endif</span>
<a name="l00922"></a>00922 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__iobn__roc__dll.html#a3f77e776dd62ebc2664fc6ea9d4d5581">s</a>;
<a name="l00923"></a><a class="code" href="unioncvmx__iobn__roc__dll.html#a02dbe0af5887cc434796465225db8ee4">00923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__iobn__roc__dll_1_1cvmx__iobn__roc__dll__s.html">cvmx_iobn_roc_dll_s</a>            <a class="code" href="unioncvmx__iobn__roc__dll.html#a02dbe0af5887cc434796465225db8ee4">cnf75xx</a>;
<a name="l00924"></a>00924 };
<a name="l00925"></a><a class="code" href="cvmx-iobn-defs_8h.html#a3bd105d089ae913f426585d97bd6a7c8">00925</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__iobn__roc__dll.html" title="cvmx_iobn_roc_dll">cvmx_iobn_roc_dll</a> <a class="code" href="unioncvmx__iobn__roc__dll.html" title="cvmx_iobn_roc_dll">cvmx_iobn_roc_dll_t</a>;
<a name="l00926"></a>00926 
<a name="l00927"></a>00927 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
