<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_a1691b78</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78')">rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod1929.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1929.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1929.html#Toggle" > 66.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1929.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1929.html#inst_tag_169724"  onclick="showContent('inst_tag_169724')">config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod1929.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1929.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1929.html#Toggle" > 66.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1929.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<hr>
<a name="inst_tag_169724"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_169724" >config_ss_tb.DUT.flexnoc.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.80</td>
<td class="s9 cl rt"><a href="mod1929.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1929.html#Cond" > 90.00</a></td>
<td class="s6 cl rt"><a href="mod1929.html#Toggle" > 66.38</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1929.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.71</td>
<td class="s9 cl rt"> 96.75</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 71.91</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.45</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod864.html#inst_tag_62178" >SCU_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod677.html#inst_tag_37993" id="tag_urg_inst_37993">FsmCurState</a></td>
<td class="s9 cl rt"> 94.17</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2723.html#inst_tag_237346" id="tag_urg_inst_237346">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2307.html#inst_tag_197750" id="tag_urg_inst_197750">ummd90eb2</a></td>
<td class="s7 cl rt"> 79.44</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2307.html#inst_tag_197751" id="tag_urg_inst_197751">ummd90eb2_253</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2307.html#inst_tag_197752" id="tag_urg_inst_197752">ummd90eb2_268</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2056.html#inst_tag_177733" id="tag_urg_inst_177733">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1999.html#inst_tag_175689" id="tag_urg_inst_175689">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259979" id="tag_urg_inst_259979">ursrrrg</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259978" id="tag_urg_inst_259978">ursrrrg123</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259975" id="tag_urg_inst_259975">ursrrrg204</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259980" id="tag_urg_inst_259980">ursrrrg205</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259976" id="tag_urg_inst_259976">ursrrrg207</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259981" id="tag_urg_inst_259981">ursrrrg208</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259977" id="tag_urg_inst_259977">ursrrrg210</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2902_5.html#inst_tag_259982" id="tag_urg_inst_259982">ursrrrg211</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1843.html#inst_tag_149863" id="tag_urg_inst_149863">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1843.html#inst_tag_149862" id="tag_urg_inst_149862">us6abbdefa_240</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1510.html#inst_tag_95349" id="tag_urg_inst_95349">uuc01c9ebcca</a></td>
<td class="s6 cl rt"> 68.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.82</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod477.html#inst_tag_31775" id="tag_urg_inst_31775">uue705a8d5</a></td>
<td class="s6 cl rt"> 68.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1929.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>59</td><td>57</td><td>96.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67037</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67042</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67050</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>67103</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67127</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67136</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67141</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67149</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67225</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67230</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67235</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67263</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67271</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>67279</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>67328</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
67036                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67037      1/1          		if ( ! Sys_Clk_RstN )
67038      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
67039      1/1          		else if ( CntCe )
67040      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
67041                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
67042      1/1          		case ( CurState )
67043      1/1          			2'b10   : PSelSetV = u_14e ;
67044      1/1          			2'b01   : PSelSetV = u_c602 ;
67045      1/1          			2'b0    : PSelSetV = u_e7c7 ;
67046      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
67047                   		endcase
67048                   	end
67049                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67050      1/1          		if ( ! Sys_Clk_RstN )
67051      1/1          			u_f325 &lt;= #1.0 ( 2'b0 );
67052      1/1          		else if ( StartCnt )
67053      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
67054                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
67055                   		.Clk( Sys_Clk )
67056                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67057                   	,	.Clk_En( Sys_Clk_En )
67058                   	,	.Clk_EnS( Sys_Clk_EnS )
67059                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67060                   	,	.Clk_RstN( Sys_Clk_RstN )
67061                   	,	.Clk_Tm( Sys_Clk_Tm )
67062                   	,	.O( ApbA_0_PSel )
67063                   	,	.Reset( PRdy )
67064                   	,	.Set( PSelSetV &amp; SlvNum == 2'b0 )
67065                   	);
67066                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
67067                   		.Clk( Sys_Clk )
67068                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67069                   	,	.Clk_En( Sys_Clk_En )
67070                   	,	.Clk_EnS( Sys_Clk_EnS )
67071                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67072                   	,	.Clk_RstN( Sys_Clk_RstN )
67073                   	,	.Clk_Tm( Sys_Clk_Tm )
67074                   	,	.O( ApbA_1_PSel )
67075                   	,	.Reset( PRdy )
67076                   	,	.Set( PSelSetV &amp; SlvNum == 2'b01 )
67077                   	);
67078                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
67079                   		.Clk( Sys_Clk )
67080                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67081                   	,	.Clk_En( Sys_Clk_En )
67082                   	,	.Clk_EnS( Sys_Clk_EnS )
67083                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67084                   	,	.Clk_RstN( Sys_Clk_RstN )
67085                   	,	.Clk_Tm( Sys_Clk_Tm )
67086                   	,	.O( ApbA_2_PSel )
67087                   	,	.Reset( PRdy )
67088                   	,	.Set( PSelSetV &amp; SlvNum == 2'b10 )
67089                   	);
67090                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
67091                   		.Clk( Sys_Clk )
67092                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67093                   	,	.Clk_En( Sys_Clk_En )
67094                   	,	.Clk_EnS( Sys_Clk_EnS )
67095                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67096                   	,	.Clk_RstN( Sys_Clk_RstN )
67097                   	,	.Clk_Tm( Sys_Clk_Tm )
67098                   	,	.O( PEn )
67099                   	,	.Reset( PRdy )
67100                   	,	.Set( PSel )
67101                   	);
67102                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
67103      1/1          		case ( CurState )
67104      1/1          			2'b10   : PSelSet = u_b9a5 ;
67105      1/1          			2'b01   : PSelSet = u_b081 ;
67106      1/1          			2'b0    : PSelSet = u_825f ;
67107      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
67108                   		endcase
67109                   	end
67110                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
67111                   		.Clk( Sys_Clk )
67112                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67113                   	,	.Clk_En( Sys_Clk_En )
67114                   	,	.Clk_EnS( Sys_Clk_EnS )
67115                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67116                   	,	.Clk_RstN( Sys_Clk_RstN )
67117                   	,	.Clk_Tm( Sys_Clk_Tm )
67118                   	,	.O( PSel )
67119                   	,	.Reset( PRdy )
67120                   	,	.Set( PSelSet )
67121                   	);
67122                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_253(
67123                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
67124                   	);
67125                   	assign uRdData1_caseSel = { ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
67126                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or uRdData1_caseSel ) begin
67127      1/1          		case ( uRdData1_caseSel )
67128      1/1          			3'b001  : RdData1 = ApbA_0_PRData ;
67129      1/1          			3'b010  : RdData1 = ApbA_1_PRData ;
67130      1/1          			3'b100  : RdData1 = ApbA_2_PRData ;
67131      1/1          			default : RdData1 = 32'b0 ;
67132                   		endcase
67133                   	end
67134                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_240( .I( RdData1 ) , .O( RdData ) );
67135                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67136      1/1          		if ( ! Sys_Clk_RstN )
67137      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
67138      1/1          		else if ( Sm_RD &amp; PRdy )
67139      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
67140                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67141      1/1          		if ( ! Sys_Clk_RstN )
67142      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 2'b0 );
67143      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
67144      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
67145                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
67146                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
67147                   	);
67148                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67149      1/1          		if ( ! Sys_Clk_RstN )
67150      1/1          			GErr &lt;= #1.0 ( 1'b0 );
67151      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
67152      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
67153                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
67154                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
67155                   	);
67156                   	rsnoc_z_H_R_G_U_P_U_e705a8d5 uue705a8d5(
67157                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
67158                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
67159                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
67160                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
67161                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
67162                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
67163                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
67164                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
67165                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
67166                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
67167                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
67168                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
67169                   	,	.GenLcl_Req_User( GenLcl_Req_User )
67170                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
67171                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
67172                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
67173                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
67174                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
67175                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
67176                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
67177                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
67178                   	,	.GenPrt_Req_Addr( u_Req_Addr )
67179                   	,	.GenPrt_Req_Be( u_Req_Be )
67180                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
67181                   	,	.GenPrt_Req_Data( u_Req_Data )
67182                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
67183                   	,	.GenPrt_Req_Last( u_Req_Last )
67184                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
67185                   	,	.GenPrt_Req_Lock( u_Req_Lock )
67186                   	,	.GenPrt_Req_Opc( u_Req_Opc )
67187                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
67188                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
67189                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
67190                   	,	.GenPrt_Req_User( u_Req_User )
67191                   	,	.GenPrt_Req_Vld( u_Req_Vld )
67192                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
67193                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
67194                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
67195                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
67196                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
67197                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
67198                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
67199                   	);
67200                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
67201                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
67202                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
67203                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
67204                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
67205                   		.Clk( Sys_Clk )
67206                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67207                   	,	.Clk_En( Sys_Clk_En )
67208                   	,	.Clk_EnS( Sys_Clk_EnS )
67209                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67210                   	,	.Clk_RstN( Sys_Clk_RstN )
67211                   	,	.Clk_Tm( Sys_Clk_Tm )
67212                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
67213                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
67214                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
67215                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
67216                   	,	.CurState( u_bdb6 )
67217                   	,	.NextState( u_b9ec )
67218                   	);
67219                   	assign CurState = u_bdb6;
67220                   	assign Sm_IDLE = CurState == 2'b00;
67221                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
67222                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
67223                   	assign Apb_0_PAddr = ApbA_0_PAddr;
67224                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67225      1/1          		if ( ! Sys_Clk_RstN )
67226      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
67227      1/1          		else if ( StartCnt )
67228      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
67229                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67230      1/1          		if ( ! Sys_Clk_RstN )
67231      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
67232      1/1          		else if ( StartCnt )
67233      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
67234                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67235      1/1          		if ( ! Sys_Clk_RstN )
67236      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
67237      1/1          		else if ( PSelSet )
67238      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
67239                   	assign Apb_0_PSel = ApbA_0_PSel;
67240                   	assign Apb_0_PEnable = ApbA_0_PEnable;
67241                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
67242                   		.Clk( Sys_Clk )
67243                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67244                   	,	.Clk_En( Sys_Clk_En )
67245                   	,	.Clk_EnS( Sys_Clk_EnS )
67246                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67247                   	,	.Clk_RstN( Sys_Clk_RstN )
67248                   	,	.Clk_Tm( Sys_Clk_Tm )
67249                   	,	.O( ApbA_0_PEnable )
67250                   	,	.Reset( PRdy )
67251                   	,	.Set( Apb_0_PSel )
67252                   	);
67253                   	assign ApbA_0_PWBe = WrBe1;
67254                   	assign Apb_0_PWBe = ApbA_0_PWBe;
67255                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
67256                   		.Dflt( 1'b0 )
67257                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
67258                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
67259                   	,	.O( WDCe )
67260                   	,	.Sel( CurState )
67261                   	);
67262                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67263      1/1          		if ( ! Sys_Clk_RstN )
67264      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
67265      1/1          		else if ( WDCe )
67266      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
67267                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
67268                   	assign ApbA_0_PWData = WrData1;
67269                   	assign Apb_0_PWData = ApbA_0_PWData;
67270                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67271      1/1          		if ( ! Sys_Clk_RstN )
67272      1/1          			WrData &lt;= #1.0 ( 32'b0 );
67273      1/1          		else if ( WDCe )
67274      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
67275                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
67276                   	assign ApbA_0_PWrite = WriteEn;
67277                   	assign Apb_0_PWrite = ApbA_0_PWrite;
67278                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
67279      1/1          		if ( ! Sys_Clk_RstN )
67280      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
67281      1/1          		else if ( StartCnt )
67282      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
67283                   	assign Apb_1_PAddr = ApbA_0_PAddr;
67284                   	assign Apb_1_PSel = ApbA_1_PSel;
67285                   	assign Apb_1_PEnable = ApbA_1_PEnable;
67286                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
67287                   		.Clk( Sys_Clk )
67288                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67289                   	,	.Clk_En( Sys_Clk_En )
67290                   	,	.Clk_EnS( Sys_Clk_EnS )
67291                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67292                   	,	.Clk_RstN( Sys_Clk_RstN )
67293                   	,	.Clk_Tm( Sys_Clk_Tm )
67294                   	,	.O( ApbA_1_PEnable )
67295                   	,	.Reset( PRdy )
67296                   	,	.Set( Apb_1_PSel )
67297                   	);
67298                   	assign Apb_1_PWBe = ApbA_0_PWBe;
67299                   	assign Apb_1_PWData = ApbA_0_PWData;
67300                   	assign Apb_1_PWrite = ApbA_0_PWrite;
67301                   	assign Apb_2_PAddr = ApbA_0_PAddr;
67302                   	assign Apb_2_PSel = ApbA_2_PSel;
67303                   	assign Apb_2_PEnable = ApbA_2_PEnable;
67304                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
67305                   		.Clk( Sys_Clk )
67306                   	,	.Clk_ClkS( Sys_Clk_ClkS )
67307                   	,	.Clk_En( Sys_Clk_En )
67308                   	,	.Clk_EnS( Sys_Clk_EnS )
67309                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
67310                   	,	.Clk_RstN( Sys_Clk_RstN )
67311                   	,	.Clk_Tm( Sys_Clk_Tm )
67312                   	,	.O( ApbA_2_PEnable )
67313                   	,	.Reset( PRdy )
67314                   	,	.Set( Apb_2_PSel )
67315                   	);
67316                   	assign Apb_2_PWBe = ApbA_0_PWBe;
67317                   	assign Apb_2_PWData = ApbA_0_PWData;
67318                   	assign Apb_2_PWrite = ApbA_0_PWrite;
67319                   	assign NiuEmpty = 1'b1;
67320                   	assign SmPwr_Idle = Sm_IDLE;
67321                   	assign Sys_Pwr_Idle = SmPwr_Idle;
67322                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
67323                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
67324                   	assign WakeUp_Gen = GenLcl_Req_Vld;
67325                   	// synopsys translate_off
67326                   	// synthesis translate_off
67327                   	always @( posedge Sys_Clk )
67328      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
67329      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
67330      <font color = "grey">unreachable  </font>				dontStop = 0;
67331      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
67332      <font color = "grey">unreachable  </font>				if (!dontStop) begin
67333      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
67334      <font color = "grey">unreachable  </font>					$stop;
67335                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
67336                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1929.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66953
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       66975
 EXPRESSION (u_3a84 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67040
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67151
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       67221
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1929.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">59</td>
<td class="rt">37</td>
<td class="rt">62.71 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">922</td>
<td class="rt">612</td>
<td class="rt">66.38 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">301</td>
<td class="rt">65.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">37</td>
<td class="rt">62.71 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">922</td>
<td class="rt">612</td>
<td class="rt">66.38 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">311</td>
<td class="rt">67.46 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">301</td>
<td class="rt">65.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PRData[12:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[19:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[30:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PWBe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[11:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1929.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">52</td>
<td class="rt">49</td>
<td class="rt">94.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">66953</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">66975</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">67221</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67037</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67042</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67050</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">67103</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">67127</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67136</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67141</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67149</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67225</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67230</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67235</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67263</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67271</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">67279</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66953      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
66975      	assign GenLcl_Rsp_Status = u_3a84 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67221      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67037      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67038      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
67039      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
67040      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67042      		case ( CurState )
           		<font color = "red">-1-</font>  
67043      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
67044      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
67045      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
67046      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67050      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67051      			u_f325 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
67052      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67053      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67103      		case ( CurState )
           		<font color = "red">-1-</font>  
67104      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
67105      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
67106      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
67107      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67127      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
67128      			3'b001  : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
67129      			3'b010  : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
67130      			3'b100  : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
67131      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67136      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67137      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
67138      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
67139      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67141      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67142      			GenLcl_Rsp_FlowId <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
67143      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
67144      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67149      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67150      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67151      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
67152      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67225      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67226      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
67227      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67228      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67230      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67231      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67232      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67233      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67235      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67236      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
67237      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
67238      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67263      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67264      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
67265      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
67266      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67271      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67272      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
67273      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
67274      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
67279      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
67280      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
67281      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
67282      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_169724">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
