Textbook example of a pipelined 5-stage RISC-V core. Supports RV32I instruction set, without CSR register and SYSTEM functions.
