
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Programs/vivado18/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'E:/Programs/vivado18/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'sebasala' on host 'desktop-k42qacu' (Windows NT_amd64 version 6.2) on Wed Nov 11 03:12:16 -0600 2020
INFO: [HLS 200-10] In directory 'E:/UCLA/FlexCNN_Syn/FlexCNN/HLS_Codes'
INFO: [HLS 200-10] Opening project 'E:/UCLA/FlexCNN_Syn/FlexCNN/HLS_Codes/pose_prj'.
INFO: [HLS 200-10] Adding design file 'util.h' to the project
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cnn_sw.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_pose.cpp' to the project
INFO: [HLS 200-10] Opening solution 'E:/UCLA/FlexCNN_Syn/FlexCNN/HLS_Codes/pose_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1761-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
Your working PATH is: E:/UCLA/FlexCNN_Syn/FlexCNN
cin_size: 14000000
bias_size: 5984
weight_size: 11239040
Loading instructions...
Preparing data...
Loading input...
Loading weight...
Loading bias...
Loading output...
HW acceleration...
---------------LAYER 1----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 2----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 3----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 4----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 5----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 6----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 7----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 8----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 9----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 10----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 11----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 12----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 13----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 14----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
---------------LAYER 15----------------
start
passed cin load
passed weight load
passed conv
passed relu
passed pool
passed cout write
Results comparison...
Success!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [Common 17-206] Exiting vivado_hls at Wed Nov 11 04:01:38 2020...
