0.6
2018.1
Apr  4 2018
18:43:17
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.sim/sim_1/behav/xsim/glbl.v,1541592352,verilog,,,,glbl,,,,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,1541592352,verilog,,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips_min_sopc_tb,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1543240747,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v,,inst_rom,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v,1543138676,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ctrl,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,1543237332,verilog,,,,,,,,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v,1543243146,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ex,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v,1543238091,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ex_mem,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v,1542973493,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,hilo_reg,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v,1543238569,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,id,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v,1543139247,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,id_ex,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v,1543140072,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,if_id,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v,1543234391,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,mem,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v,1543139568,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v,,mem_wb,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v,1543240507,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v,1541592353,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips_min_sopc,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v,1543138762,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,pc_reg,,,../../../../CPU.srcs/sources_1/new,,,,,
/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v,1541592353,verilog,,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,/home/shawn/workspace/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,regfile,,,../../../../CPU.srcs/sources_1/new,,,,,
