// Seed: 2416725884
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input uwire id_3
    , id_17,
    output tri1 id_4,
    output uwire id_5
    , id_18,
    output wor id_6,
    input uwire id_7,
    output wire id_8,
    input tri id_9,
    input wand id_10,
    output tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    output tri id_14,
    input wire id_15
);
  supply1 id_19 = 1;
  assign id_1 = id_12 - id_17;
  reg id_20, id_21;
  assign id_18 = 1;
  assign id_20 = id_18 == id_15;
  assign id_11 = 1 == 1;
  always @(posedge id_20 != 1'b0 or 1) id_20 = #1 "";
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output wire id_2,
    output supply0 id_3,
    input uwire id_4
);
  assign id_3 = id_1;
  always @* #0;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_3,
      id_1,
      id_1,
      id_3,
      id_4
  );
endmodule
