$date
	Sat Jul 26 05:25:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_LoadConverter $end
$var wire 32 ! outputData [31:0] $end
$var reg 6 " aluSelect [5:0] $end
$var reg 32 # inputData [31:0] $end
$scope module uut $end
$var wire 6 $ aluSelect [5:0] $end
$var wire 32 % inputData [31:0] $end
$var reg 32 & outputData [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111110100101 &
b10100101 %
b1011 $
b10100101 #
b1011 "
b11111111111111111111111110100101 !
$end
#10000
b11111111111111110001001000110100 !
b11111111111111110001001000110100 &
b1100 "
b1100 $
b1001000110100 #
b1001000110100 %
#20000
b11101111 !
b11101111 &
b1110 "
b1110 $
b10101011110011010000000011101111 #
b10101011110011010000000011101111 %
#30000
b101011001111000 !
b101011001111000 &
b1111 "
b1111 $
b10010001101000101011001111000 #
b10010001101000101011001111000 %
#40000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 &
b0 "
b0 $
b11011110101011011011111011101111 #
b11011110101011011011111011101111 %
#50000
