

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Fri Nov  9 16:50:09 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  508674|  508674|  508674|  508674|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+--------+--------+--------+--------+---------+
        |                               |                     |     Latency     |     Interval    | Pipeline|
        |            Instance           |        Module       |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------------+---------------------+--------+--------+--------+--------+---------+
        |grp_func2_returnOutputs_fu_20  |func2_returnOutputs  |  508673|  508673|  508673|  508673|   none  |
        +-------------------------------+---------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     20|    2022|   4100|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     20|    2025|   4115|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      9|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+-------+------+------+
    |            Instance           |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------+---------------------+---------+-------+------+------+
    |grp_func2_returnOutputs_fu_20  |func2_returnOutputs  |        4|     20|  2022|  4100|
    +-------------------------------+---------------------+---------+-------+------+------+
    |Total                          |                     |        4|     20|  2022|  4100|
    +-------------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                      |  2|   0|    2|          0|
    |ap_reg_grp_func2_returnOutputs_fu_20_ap_start  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  3|   0|    3|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
|outReal_address0      | out |    8|  ap_memory |    outReal   |     array    |
|outReal_ce0           | out |    1|  ap_memory |    outReal   |     array    |
|outReal_we0           | out |    1|  ap_memory |    outReal   |     array    |
|outReal_d0            | out |   32|  ap_memory |    outReal   |     array    |
|outReal_q0            |  in |   32|  ap_memory |    outReal   |     array    |
|outImag_address0      | out |    8|  ap_memory |    outImag   |     array    |
|outImag_ce0           | out |    1|  ap_memory |    outImag   |     array    |
|outImag_we0           | out |    1|  ap_memory |    outImag   |     array    |
|outImag_d0            | out |   32|  ap_memory |    outImag   |     array    |
|outImag_q0            |  in |   32|  ap_memory |    outImag   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

