/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [25:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_4z[11] & celloutsig_1_11z[1]);
  assign celloutsig_0_8z = ~(celloutsig_0_2z[2] & celloutsig_0_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z[7] | celloutsig_0_8z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z[2] | celloutsig_1_2z);
  assign celloutsig_1_14z = ~celloutsig_1_7z[5];
  reg [14:0] _05_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _05_ <= 15'h0000;
    else _05_ <= { celloutsig_0_12z[4:0], celloutsig_0_1z, celloutsig_0_1z };
  assign out_data[46:32] = _05_;
  assign celloutsig_0_1z = { celloutsig_0_0z[2:1], celloutsig_0_0z } * { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[147:145] * in_data[191:189];
  assign celloutsig_0_3z = { celloutsig_0_0z[0], celloutsig_0_0z } | in_data[86:83];
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_11z } | { celloutsig_0_6z[6], celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[128:125] | in_data[135:132];
  assign celloutsig_1_4z = { in_data[182:165], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } | in_data[131:106];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } | celloutsig_1_4z[12:7];
  assign celloutsig_1_7z = celloutsig_1_4z[18:8] | { in_data[173:168], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_4z[22:20] | { in_data[180:179], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z } | { celloutsig_1_5z[5:4], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_3z = & in_data[104:102];
  assign celloutsig_1_8z = & { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_2z = | in_data[186:182];
  assign celloutsig_1_6z = | { celloutsig_1_5z[2], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_1z } >> { celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_0z >> { celloutsig_0_12z[1:0], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[38:36] << in_data[6:4];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } << { in_data[32:29], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3], celloutsig_0_1z } << { celloutsig_0_0z[0], celloutsig_0_1z };
  assign { out_data[138:128], out_data[96], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z };
endmodule
