
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d3fc  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005bc  20000000  0000d3fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205bc  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205bc  2**0
                  CONTENTS
  4 .bss          000037c0  200005c0  0000d9c0  000205c0  2**4
                  ALLOC
  5 .stack        00010000  20003d80  00011180  000205c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0008cba2  00000000  00000000  00020643  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000bb67  00000000  00000000  000ad1e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0002f79a  00000000  00000000  000b8d4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002280  00000000  00000000  000e84e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000030a0  00000000  00000000  000ea766  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000478ec  00000000  00000000  000ed806  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0003ea33  00000000  00000000  001350f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011a2a1  00000000  00000000  00173b25  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000065ac  00000000  00000000  0028ddc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 3d 01 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     .=. ............
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      6c:	f9 65 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .e..............
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      ac:	ed 02 00 00 ed 02 00 00 05 62 00 00 19 62 00 00     .........b...b..
      bc:	3d 60 00 00 49 60 00 00 55 60 00 00 61 60 00 00     =`..I`..U`..a`..
      cc:	6d 60 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     m`..............
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      f4:	2d 64 00 00 55 70 00 00 69 70 00 00 7d 70 00 00     -d..Up..ip..}p..
     104:	91 70 00 00 a5 70 00 00 b9 70 00 00 cd 70 00 00     .p...p...p...p..
     114:	e1 70 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .p..............
     124:	ed 02 00 00 f5 70 00 00 09 71 00 00 1d 71 00 00     .....p...q...q..
     134:	31 71 00 00 45 71 00 00 59 71 00 00 6d 71 00 00     1q..Eq..Yq..mq..
     144:	81 71 00 00 95 71 00 00 a9 71 00 00 bd 71 00 00     .q...q...q...q..
     154:	d1 71 00 00 e5 71 00 00 f9 71 00 00 0d 72 00 00     .q...q...q...r..
     164:	21 72 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     !r..............
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 3d 91 00 00     ............=...
     184:	49 91 00 00 55 91 00 00 61 91 00 00 00 00 00 00     I...U...a.......
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 45 7e 00 00 59 7e 00 00     ........E~..Y~..
     1f4:	6d 7e 00 00 81 7e 00 00 ed 02 00 00 ed 02 00 00     m~...~..........
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     214:	ed 02 00 00 d1 5c 00 00 e5 5c 00 00 f9 5c 00 00     .....\...\...\..
     224:	0d 5d 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     .]..............
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005c0 	.word	0x200005c0
     280:	00000000 	.word	0x00000000
     284:	0000d3fc 	.word	0x0000d3fc

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	0000d3fc 	.word	0x0000d3fc
     2c4:	200005c4 	.word	0x200005c4
     2c8:	0000d3fc 	.word	0x0000d3fc
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000b089 	.word	0x0000b089
     2e8:	00009c81 	.word	0x00009c81

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	0000d3fc 	.word	0x0000d3fc
     36c:	200005bc 	.word	0x200005bc
     370:	20003d80 	.word	0x20003d80
     374:	200005c0 	.word	0x200005c0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000b869 	.word	0x0000b869
     384:	0000984d 	.word	0x0000984d

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005dc 	.word	0x200005dc
     408:	20001044 	.word	0x20001044
     40c:	20001140 	.word	0x20001140
     410:	43001c00 	.word	0x43001c00
     414:	000040d1 	.word	0x000040d1
     418:	00004175 	.word	0x00004175
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005dc 	.word	0x200005dc
     4ac:	20001218 	.word	0x20001218
     4b0:	20000fe0 	.word	0x20000fe0
     4b4:	43002000 	.word	0x43002000
     4b8:	000040d1 	.word	0x000040d1
     4bc:	00004175 	.word	0x00004175
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	20000fdc 	.word	0x20000fdc
     4e8:	00004411 	.word	0x00004411

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	00004495 	.word	0x00004495

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	20000fc0 	.word	0x20000fc0
     54c:	000044b5 	.word	0x000044b5

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001284 	.word	0x20001284
     718:	00004661 	.word	0x00004661
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	20000604 	.word	0x20000604
     7b4:	40003000 	.word	0x40003000
     7b8:	20001070 	.word	0x20001070
     7bc:	00004f41 	.word	0x00004f41
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000614 	.word	0x20000614
     858:	40003400 	.word	0x40003400
     85c:	200010c4 	.word	0x200010c4
     860:	00004f41 	.word	0x00004f41
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	20001038 	.word	0x20001038
     8f8:	0000516d 	.word	0x0000516d
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20000f38 	.word	0x20000f38
     a04:	00004851 	.word	0x00004851
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000624 	.word	0x20000624
     aa4:	20001178 	.word	0x20001178
     aa8:	00004f41 	.word	0x00004f41
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	20000ff8 	.word	0x20000ff8
     b54:	00004595 	.word	0x00004595
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000634 	.word	0x20000634
     bf0:	43000800 	.word	0x43000800
     bf4:	200011c8 	.word	0x200011c8
     bf8:	00004f41 	.word	0x00004f41
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001114 	.word	0x20001114
     cfc:	00004ab5 	.word	0x00004ab5
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	00004441 	.word	0x00004441

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	00005435 	.word	0x00005435
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	0000ca88 	.word	0x0000ca88
     e14:	0000578d 	.word	0x0000578d
     e18:	200010c0 	.word	0x200010c0
     e1c:	40002000 	.word	0x40002000
     e20:	0000916d 	.word	0x0000916d

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	00005d51 	.word	0x00005d51
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	000065f1 	.word	0x000065f1
    1100:	40002400 	.word	0x40002400
    1104:	20000f80 	.word	0x20000f80
    1108:	00004c5d 	.word	0x00004c5d
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	00007e3d 	.word	0x00007e3d
    1134:	40003800 	.word	0x40003800
    1138:	20001264 	.word	0x20001264
    113c:	40003c00 	.word	0x40003c00
    1140:	20001158 	.word	0x20001158
    1144:	4101a000 	.word	0x4101a000
    1148:	20000fa0 	.word	0x20000fa0
    114c:	4101c000 	.word	0x4101c000
    1150:	20001244 	.word	0x20001244
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    1160:	b538      	push	{r3, r4, r5, lr}
    1162:	4604      	mov	r4, r0
    1164:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    1166:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    1168:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    116a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    116c:	2300      	movs	r3, #0
    116e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1170:	0048      	lsls	r0, r1, #1
    1172:	4b09      	ldr	r3, [pc, #36]	; (1198 <grid_ain_channel_init+0x38>)
    1174:	4798      	blx	r3
    1176:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1178:	b14d      	cbz	r5, 118e <grid_ain_channel_init+0x2e>
    117a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    117c:	4619      	mov	r1, r3
    117e:	6822      	ldr	r2, [r4, #0]
    1180:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1184:	3301      	adds	r3, #1
    1186:	b2db      	uxtb	r3, r3
    1188:	7922      	ldrb	r2, [r4, #4]
    118a:	429a      	cmp	r2, r3
    118c:	d8f7      	bhi.n	117e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    118e:	2000      	movs	r0, #0
    1190:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1192:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1194:	bd38      	pop	{r3, r4, r5, pc}
    1196:	bf00      	nop
    1198:	0000b8b1 	.word	0x0000b8b1

0000119c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    119c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    11a0:	4605      	mov	r5, r0
    11a2:	4689      	mov	r9, r1
    11a4:	4617      	mov	r7, r2
    11a6:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    11a8:	0100      	lsls	r0, r0, #4
    11aa:	4b0c      	ldr	r3, [pc, #48]	; (11dc <grid_ain_init+0x40>)
    11ac:	4798      	blx	r3
    11ae:	4b0c      	ldr	r3, [pc, #48]	; (11e0 <grid_ain_init+0x44>)
    11b0:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    11b2:	b185      	cbz	r5, 11d6 <grid_ain_init+0x3a>
    11b4:	3d01      	subs	r5, #1
    11b6:	b2ed      	uxtb	r5, r5
    11b8:	3501      	adds	r5, #1
    11ba:	012d      	lsls	r5, r5, #4
    11bc:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    11be:	469a      	mov	sl, r3
    11c0:	4e08      	ldr	r6, [pc, #32]	; (11e4 <grid_ain_init+0x48>)
    11c2:	4643      	mov	r3, r8
    11c4:	463a      	mov	r2, r7
    11c6:	4649      	mov	r1, r9
    11c8:	f8da 0000 	ldr.w	r0, [sl]
    11cc:	4420      	add	r0, r4
    11ce:	47b0      	blx	r6
    11d0:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    11d2:	42ac      	cmp	r4, r5
    11d4:	d1f5      	bne.n	11c2 <grid_ain_init+0x26>
	}

	return 0;
}
    11d6:	2000      	movs	r0, #0
    11d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    11dc:	0000b8b1 	.word	0x0000b8b1
    11e0:	200017d0 	.word	0x200017d0
    11e4:	00001161 	.word	0x00001161

000011e8 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    11e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    11ec:	0100      	lsls	r0, r0, #4
    11ee:	4b3c      	ldr	r3, [pc, #240]	; (12e0 <grid_ain_add_sample+0xf8>)
    11f0:	f8d3 a000 	ldr.w	sl, [r3]
    11f4:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    11f8:	f89c 6004 	ldrb.w	r6, [ip, #4]
    11fc:	2e00      	cmp	r6, #0
    11fe:	d05b      	beq.n	12b8 <grid_ain_add_sample+0xd0>
    1200:	f85a 5000 	ldr.w	r5, [sl, r0]
    1204:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    1206:	2200      	movs	r2, #0
    1208:	4690      	mov	r8, r2
    120a:	4691      	mov	r9, r2
    120c:	4696      	mov	lr, r2
    120e:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1212:	4614      	mov	r4, r2
    1214:	fa5f fb82 	uxtb.w	fp, r2
    1218:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    121c:	441c      	add	r4, r3
		
		if (current > maximum){
    121e:	4573      	cmp	r3, lr
    1220:	bf84      	itt	hi
    1222:	46d8      	movhi	r8, fp
			maximum = current;
    1224:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    1226:	42bb      	cmp	r3, r7
    1228:	bf3c      	itt	cc
    122a:	46d9      	movcc	r9, fp
			minimum = current;
    122c:	461f      	movcc	r7, r3
    122e:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1230:	b2d3      	uxtb	r3, r2
    1232:	42b3      	cmp	r3, r6
    1234:	d3ee      	bcc.n	1214 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    1236:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    123a:	b2b6      	uxth	r6, r6
    123c:	428e      	cmp	r6, r1
    123e:	d23f      	bcs.n	12c0 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    1240:	f85a 3000 	ldr.w	r3, [sl, r0]
    1244:	440c      	add	r4, r1
    1246:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    124a:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    124c:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    1250:	f89c 3004 	ldrb.w	r3, [ip, #4]
    1254:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    1258:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    125c:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1260:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1262:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1266:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1268:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    126a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    126c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1270:	b29b      	uxth	r3, r3
    1272:	408b      	lsls	r3, r1
    1274:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1276:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    127a:	1b92      	subs	r2, r2, r6
    127c:	2a00      	cmp	r2, #0
    127e:	bfb8      	it	lt
    1280:	4252      	neglt	r2, r2
    1282:	2601      	movs	r6, #1
    1284:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1288:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    128c:	42be      	cmp	r6, r7
    128e:	d020      	beq.n	12d2 <grid_ain_add_sample+0xea>
    1290:	4282      	cmp	r2, r0
    1292:	dc08      	bgt.n	12a6 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1294:	2201      	movs	r2, #1
    1296:	fa02 f505 	lsl.w	r5, r2, r5
    129a:	fa02 f101 	lsl.w	r1, r2, r1
    129e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    12a0:	428f      	cmp	r7, r1
    12a2:	d000      	beq.n	12a6 <grid_ain_add_sample+0xbe>
    12a4:	b9c7      	cbnz	r7, 12d8 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    12a6:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    12aa:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    12ae:	2001      	movs	r0, #1
    12b0:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    12b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    12b8:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    12ba:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    12bc:	2400      	movs	r4, #0
    12be:	e7ba      	b.n	1236 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    12c0:	f85a 3000 	ldr.w	r3, [sl, r0]
    12c4:	440c      	add	r4, r1
    12c6:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    12ca:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    12cc:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    12d0:	e7be      	b.n	1250 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    12d2:	2000      	movs	r0, #0
    12d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12d8:	2000      	movs	r0, #0
	}
	
}
    12da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    12de:	bf00      	nop
    12e0:	200017d0 	.word	0x200017d0

000012e4 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    12e4:	4b02      	ldr	r3, [pc, #8]	; (12f0 <grid_ain_get_changed+0xc>)
    12e6:	681b      	ldr	r3, [r3, #0]
    12e8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    12ec:	7b00      	ldrb	r0, [r0, #12]
    12ee:	4770      	bx	lr
    12f0:	200017d0 	.word	0x200017d0

000012f4 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    12f4:	4b09      	ldr	r3, [pc, #36]	; (131c <grid_ain_get_average+0x28>)
    12f6:	681b      	ldr	r3, [r3, #0]
    12f8:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    12fc:	2300      	movs	r3, #0
    12fe:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1300:	1fcb      	subs	r3, r1, #7
    1302:	b2db      	uxtb	r3, r3
    1304:	2b07      	cmp	r3, #7
    1306:	d806      	bhi.n	1316 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1308:	8903      	ldrh	r3, [r0, #8]
    130a:	7940      	ldrb	r0, [r0, #5]
    130c:	1a40      	subs	r0, r0, r1
    130e:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1312:	b280      	uxth	r0, r0
    1314:	4770      	bx	lr
    1316:	2000      	movs	r0, #0
    1318:	e7fb      	b.n	1312 <grid_ain_get_average+0x1e>
    131a:	bf00      	nop
    131c:	200017d0 	.word	0x200017d0

00001320 <grid_buffer_init>:
// PORTS




uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    1320:	b538      	push	{r3, r4, r5, lr}
    1322:	4604      	mov	r4, r0
    1324:	460d      	mov	r5, r1
	
	buf->buffer_length = length;
    1326:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1328:	2300      	movs	r3, #0
    132a:	81c3      	strh	r3, [r0, #14]
	
	buf->read_start    = 0;
    132c:	8103      	strh	r3, [r0, #8]
	buf->read_stop     = 0;
    132e:	8143      	strh	r3, [r0, #10]
	buf->read_active   = 0;
    1330:	8183      	strh	r3, [r0, #12]
	
	buf->write_start    = 0;
    1332:	8203      	strh	r3, [r0, #16]
	buf->write_stop     = 0;
    1334:	8243      	strh	r3, [r0, #18]
	buf->write_active   = 0;
    1336:	8283      	strh	r3, [r0, #20]
	

	buf->buffer_storage = (uint8_t*) malloc(sizeof(uint8_t)*buf->buffer_length);
    1338:	4608      	mov	r0, r1
    133a:	4b08      	ldr	r3, [pc, #32]	; (135c <grid_buffer_init+0x3c>)
    133c:	4798      	blx	r3
    133e:	6060      	str	r0, [r4, #4]
	
	while (buf->buffer_storage == NULL){
    1340:	b900      	cbnz	r0, 1344 <grid_buffer_init+0x24>
    1342:	e7fe      	b.n	1342 <grid_buffer_init+0x22>
		// TRAP: MALLOC FAILED
	}

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1344:	b145      	cbz	r5, 1358 <grid_buffer_init+0x38>
    1346:	2300      	movs	r3, #0
		buf->buffer_storage[i] = 0;
    1348:	4619      	mov	r1, r3
    134a:	6862      	ldr	r2, [r4, #4]
    134c:	54d1      	strb	r1, [r2, r3]
	for (uint16_t i=0; i<buf->buffer_length; i++){
    134e:	3301      	adds	r3, #1
    1350:	b29b      	uxth	r3, r3
    1352:	8822      	ldrh	r2, [r4, #0]
    1354:	429a      	cmp	r2, r3
    1356:	d8f8      	bhi.n	134a <grid_buffer_init+0x2a>
	}
	
	return 1;
	
}
    1358:	2001      	movs	r0, #1
    135a:	bd38      	pop	{r3, r4, r5, pc}
    135c:	0000b8b1 	.word	0x0000b8b1

00001360 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1360:	8903      	ldrh	r3, [r0, #8]
    1362:	8a02      	ldrh	r2, [r0, #16]
    1364:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1366:	bf8f      	iteee	hi
    1368:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    136a:	8800      	ldrhls	r0, [r0, #0]
    136c:	18c0      	addls	r0, r0, r3
    136e:	1a80      	subls	r0, r0, r2
    1370:	b280      	uxth	r0, r0

	return space;

	
	
}
    1372:	4770      	bx	lr

00001374 <grid_buffer_write_init>:


uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1374:	b410      	push	{r4}
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1376:	8903      	ldrh	r3, [r0, #8]
    1378:	8a02      	ldrh	r2, [r0, #16]
    137a:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    137c:	bf9c      	itt	ls
    137e:	8804      	ldrhls	r4, [r0, #0]
    1380:	191b      	addls	r3, r3, r4
    1382:	1a9b      	subs	r3, r3, r2
    1384:	b29b      	uxth	r3, r3
	}
	
	
	
	if (space>length){
    1386:	428b      	cmp	r3, r1
    1388:	d90a      	bls.n	13a0 <grid_buffer_write_init+0x2c>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    138a:	440a      	add	r2, r1
    138c:	8804      	ldrh	r4, [r0, #0]
    138e:	fb92 f3f4 	sdiv	r3, r2, r4
    1392:	fb04 2213 	mls	r2, r4, r3, r2
    1396:	8242      	strh	r2, [r0, #18]
		
		return length;
    1398:	4608      	mov	r0, r1
	else{
		return 0; // failed
	}
	
	
}
    139a:	f85d 4b04 	ldr.w	r4, [sp], #4
    139e:	4770      	bx	lr
		return 0; // failed
    13a0:	2000      	movs	r0, #0
    13a2:	e7fa      	b.n	139a <grid_buffer_write_init+0x26>

000013a4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    13a4:	8a83      	ldrh	r3, [r0, #20]
    13a6:	6842      	ldr	r2, [r0, #4]
    13a8:	54d1      	strb	r1, [r2, r3]
		
	buf->write_active++;
    13aa:	8a83      	ldrh	r3, [r0, #20]
    13ac:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    13ae:	b29b      	uxth	r3, r3
    13b0:	8801      	ldrh	r1, [r0, #0]
    13b2:	fbb3 f2f1 	udiv	r2, r3, r1
    13b6:	fb01 3312 	mls	r3, r1, r2, r3
    13ba:	8283      	strh	r3, [r0, #20]
		
	return 1;
		

}
    13bc:	2001      	movs	r0, #1
    13be:	4770      	bx	lr

000013c0 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    13c0:	8a83      	ldrh	r3, [r0, #20]
    13c2:	8a42      	ldrh	r2, [r0, #18]
    13c4:	429a      	cmp	r2, r3
    13c6:	d000      	beq.n	13ca <grid_buffer_write_acknowledge+0xa>
    13c8:	e7fe      	b.n	13c8 <grid_buffer_write_acknowledge+0x8>
		
		
		buf->write_start = buf->write_active;
    13ca:	8203      	strh	r3, [r0, #16]
			//TRAP xx
		}
	}
	
	
}
    13cc:	2001      	movs	r0, #1
    13ce:	4770      	bx	lr

000013d0 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    13d0:	8983      	ldrh	r3, [r0, #12]
    13d2:	8942      	ldrh	r2, [r0, #10]
    13d4:	429a      	cmp	r2, r3
    13d6:	d000      	beq.n	13da <grid_buffer_read_size+0xa>
    13d8:	e7fe      	b.n	13d8 <grid_buffer_read_size+0x8>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    13da:	8902      	ldrh	r2, [r0, #8]
    13dc:	429a      	cmp	r2, r3
    13de:	d000      	beq.n	13e2 <grid_buffer_read_size+0x12>
    13e0:	e7fe      	b.n	13e0 <grid_buffer_read_size+0x10>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    13e2:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    13e4:	8a05      	ldrh	r5, [r0, #16]
    13e6:	42ab      	cmp	r3, r5
    13e8:	d025      	beq.n	1436 <grid_buffer_read_size+0x66>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    13ea:	8804      	ldrh	r4, [r0, #0]
    13ec:	b1fc      	cbz	r4, 142e <grid_buffer_read_size+0x5e>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    13ee:	4626      	mov	r6, r4
    13f0:	fb93 f2f4 	sdiv	r2, r3, r4
    13f4:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    13f8:	b291      	uxth	r1, r2
    13fa:	428d      	cmp	r5, r1
    13fc:	d01d      	beq.n	143a <grid_buffer_read_size+0x6a>
		
		if (buf->buffer_storage[index] == '\n'){
    13fe:	6840      	ldr	r0, [r0, #4]
    1400:	5c42      	ldrb	r2, [r0, r1]
    1402:	2a0a      	cmp	r2, #10
    1404:	d114      	bne.n	1430 <grid_buffer_read_size+0x60>
    1406:	2300      	movs	r3, #0
						
			return i+1; // packet length
    1408:	3301      	adds	r3, #1
    140a:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    140c:	bcf0      	pop	{r4, r5, r6, r7}
    140e:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1410:	fb92 f1f6 	sdiv	r1, r2, r6
    1414:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    1418:	b28f      	uxth	r7, r1
    141a:	42bd      	cmp	r5, r7
    141c:	d00f      	beq.n	143e <grid_buffer_read_size+0x6e>
    141e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    1420:	5dc1      	ldrb	r1, [r0, r7]
    1422:	290a      	cmp	r1, #10
    1424:	d0f0      	beq.n	1408 <grid_buffer_read_size+0x38>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1426:	3301      	adds	r3, #1
    1428:	b29b      	uxth	r3, r3
    142a:	42a3      	cmp	r3, r4
    142c:	d1f0      	bne.n	1410 <grid_buffer_read_size+0x40>
    142e:	e7fe      	b.n	142e <grid_buffer_read_size+0x5e>
    1430:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    1432:	2300      	movs	r3, #0
    1434:	e7f7      	b.n	1426 <grid_buffer_read_size+0x56>
		return 0;
    1436:	2000      	movs	r0, #0
    1438:	e7e8      	b.n	140c <grid_buffer_read_size+0x3c>
		if (index == buf->write_start) return 0;
    143a:	2000      	movs	r0, #0
    143c:	e7e6      	b.n	140c <grid_buffer_read_size+0x3c>
    143e:	2000      	movs	r0, #0
    1440:	e7e4      	b.n	140c <grid_buffer_read_size+0x3c>

00001442 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    1442:	8982      	ldrh	r2, [r0, #12]
    1444:	8943      	ldrh	r3, [r0, #10]
    1446:	4293      	cmp	r3, r2
    1448:	d000      	beq.n	144c <grid_buffer_read_init+0xa>
    144a:	e7fe      	b.n	144a <grid_buffer_read_init+0x8>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    144c:	8903      	ldrh	r3, [r0, #8]
    144e:	4293      	cmp	r3, r2
    1450:	d000      	beq.n	1454 <grid_buffer_read_init+0x12>
    1452:	e7fe      	b.n	1452 <grid_buffer_read_init+0x10>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    1454:	b5f0      	push	{r4, r5, r6, r7, lr}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    1456:	8a05      	ldrh	r5, [r0, #16]
    1458:	42aa      	cmp	r2, r5
    145a:	d031      	beq.n	14c0 <grid_buffer_read_init+0x7e>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    145c:	8804      	ldrh	r4, [r0, #0]
    145e:	b35c      	cbz	r4, 14b8 <grid_buffer_read_init+0x76>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1460:	4626      	mov	r6, r4
    1462:	fb92 f3f4 	sdiv	r3, r2, r4
    1466:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    146a:	b299      	uxth	r1, r3
    146c:	428d      	cmp	r5, r1
    146e:	d029      	beq.n	14c4 <grid_buffer_read_init+0x82>
					
		if (buf->buffer_storage[index] == '\n'){
    1470:	6847      	ldr	r7, [r0, #4]
    1472:	460b      	mov	r3, r1
    1474:	5c79      	ldrb	r1, [r7, r1]
    1476:	290a      	cmp	r1, #10
    1478:	d11f      	bne.n	14ba <grid_buffer_read_init+0x78>
    147a:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    147c:	3301      	adds	r3, #1
    147e:	fb93 f2f4 	sdiv	r2, r3, r4
    1482:	fb04 3312 	mls	r3, r4, r2, r3
    1486:	8143      	strh	r3, [r0, #10]
					
			buf->read_length = i+1;
    1488:	1c4b      	adds	r3, r1, #1
    148a:	b29b      	uxth	r3, r3
    148c:	81c3      	strh	r3, [r0, #14]
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    148e:	4618      	mov	r0, r3
    1490:	bdf0      	pop	{r4, r5, r6, r7, pc}
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    1492:	fb92 f3f6 	sdiv	r3, r2, r6
    1496:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    149a:	fa1f fe83 	uxth.w	lr, r3
    149e:	4575      	cmp	r5, lr
    14a0:	d012      	beq.n	14c8 <grid_buffer_read_init+0x86>
    14a2:	4673      	mov	r3, lr
    14a4:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14a6:	f817 e00e 	ldrb.w	lr, [r7, lr]
    14aa:	f1be 0f0a 	cmp.w	lr, #10
    14ae:	d0e5      	beq.n	147c <grid_buffer_read_init+0x3a>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    14b0:	3101      	adds	r1, #1
    14b2:	b289      	uxth	r1, r1
    14b4:	42a1      	cmp	r1, r4
    14b6:	d1ec      	bne.n	1492 <grid_buffer_read_init+0x50>
    14b8:	e7fe      	b.n	14b8 <grid_buffer_read_init+0x76>
    14ba:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    14bc:	2100      	movs	r1, #0
    14be:	e7f7      	b.n	14b0 <grid_buffer_read_init+0x6e>
		return 0;
    14c0:	2300      	movs	r3, #0
    14c2:	e7e4      	b.n	148e <grid_buffer_read_init+0x4c>
		if (index == buf->write_start) return 0;	
    14c4:	2300      	movs	r3, #0
    14c6:	e7e2      	b.n	148e <grid_buffer_read_init+0x4c>
    14c8:	2300      	movs	r3, #0
    14ca:	e7e0      	b.n	148e <grid_buffer_read_init+0x4c>

000014cc <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    14cc:	8983      	ldrh	r3, [r0, #12]
    14ce:	8941      	ldrh	r1, [r0, #10]
    14d0:	4299      	cmp	r1, r3
    14d2:	d00e      	beq.n	14f2 <grid_buffer_read_character+0x26>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    14d4:	b410      	push	{r4}
    14d6:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    14d8:	6841      	ldr	r1, [r0, #4]
    14da:	5cc8      	ldrb	r0, [r1, r3]
		
		buf->read_active++;
    14dc:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    14de:	b29b      	uxth	r3, r3
    14e0:	8814      	ldrh	r4, [r2, #0]
    14e2:	fbb3 f1f4 	udiv	r1, r3, r4
    14e6:	fb04 3311 	mls	r3, r4, r1, r3
    14ea:	8193      	strh	r3, [r2, #12]
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    14ec:	f85d 4b04 	ldr.w	r4, [sp], #4
    14f0:	4770      	bx	lr
    14f2:	e7fe      	b.n	14f2 <grid_buffer_read_character+0x26>

000014f4 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    14f4:	8983      	ldrh	r3, [r0, #12]
    14f6:	8942      	ldrh	r2, [r0, #10]
    14f8:	429a      	cmp	r2, r3
    14fa:	d000      	beq.n	14fe <grid_buffer_read_acknowledge+0xa>
    14fc:	e7fe      	b.n	14fc <grid_buffer_read_acknowledge+0x8>
		buf->read_start = buf->read_stop;
    14fe:	8103      	strh	r3, [r0, #8]
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    1500:	2001      	movs	r0, #1
    1502:	4770      	bx	lr

00001504 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, uint16_t tx_buf_size, uint16_t rx_buf_size, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    1504:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1508:	4604      	mov	r4, r0
    150a:	4690      	mov	r8, r2
    150c:	461f      	mov	r7, r3
    150e:	f89d 5018 	ldrb.w	r5, [sp, #24]
	
	grid_buffer_init(&por->tx_buffer, tx_buf_size);
    1512:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1516:	4e33      	ldr	r6, [pc, #204]	; (15e4 <grid_port_init+0xe0>)
    1518:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, rx_buf_size);
    151a:	4641      	mov	r1, r8
    151c:	f504 609e 	add.w	r0, r4, #1264	; 0x4f0
    1520:	47b0      	blx	r6
	
	por->cooldown = 0;
    1522:	2300      	movs	r3, #0
    1524:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    1526:	f89d 2020 	ldrb.w	r2, [sp, #32]
    152a:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    152c:	f89d 201c 	ldrb.w	r2, [sp, #28]
    1530:	7262      	strb	r2, [r4, #9]
	
	por->usart	= usart;
    1532:	6067      	str	r7, [r4, #4]
	por->type		= type;
    1534:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    1536:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    1538:	61e3      	str	r3, [r4, #28]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    153a:	4619      	mov	r1, r3
    153c:	18e2      	adds	r2, r4, r3
    153e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    1542:	3301      	adds	r3, #1
    1544:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1548:	d1f8      	bne.n	153c <grid_port_init+0x38>
    154a:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    154c:	4619      	mov	r1, r3
    154e:	18e2      	adds	r2, r4, r3
    1550:	f882 1280 	strb.w	r1, [r2, #640]	; 0x280
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1554:	3301      	adds	r3, #1
    1556:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    155a:	d1f8      	bne.n	154e <grid_port_init+0x4a>
	}
	
	por->partner_fi = 0;
    155c:	2300      	movs	r3, #0
    155e:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
	
	por->partner_hwcfg = 0;
    1562:	f8c4 3508 	str.w	r3, [r4, #1288]	; 0x508
	por->partner_status = 1;
    1566:	2301      	movs	r3, #1
    1568:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
	
	
	
	if (type == GRID_PORT_TYPE_USART){	
    156c:	429d      	cmp	r5, r3
    156e:	d004      	beq.n	157a <grid_port_init+0x76>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    1570:	2301      	movs	r3, #1
    1572:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
    1576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    157a:	2300      	movs	r3, #0
    157c:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
		por->partner_fi = 0;
    1580:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
		if (por->direction == GRID_MSG_NORTH){
    1584:	7a63      	ldrb	r3, [r4, #9]
    1586:	b2db      	uxtb	r3, r3
    1588:	2b11      	cmp	r3, #17
    158a:	d013      	beq.n	15b4 <grid_port_init+0xb0>
		else if (por->direction == GRID_MSG_EAST){
    158c:	7a63      	ldrb	r3, [r4, #9]
    158e:	b2db      	uxtb	r3, r3
    1590:	2b12      	cmp	r3, #18
    1592:	d017      	beq.n	15c4 <grid_port_init+0xc0>
		else if (por->direction == GRID_MSG_SOUTH){
    1594:	7a63      	ldrb	r3, [r4, #9]
    1596:	b2db      	uxtb	r3, r3
    1598:	2b13      	cmp	r3, #19
    159a:	d01b      	beq.n	15d4 <grid_port_init+0xd0>
		else if (por->direction == GRID_MSG_WEST){
    159c:	7a63      	ldrb	r3, [r4, #9]
    159e:	b2db      	uxtb	r3, r3
    15a0:	2b14      	cmp	r3, #20
    15a2:	d1e8      	bne.n	1576 <grid_port_init+0x72>
			por->dx = -1;
    15a4:	23ff      	movs	r3, #255	; 0xff
    15a6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 0;
    15aa:	2300      	movs	r3, #0
    15ac:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15b4:	2300      	movs	r3, #0
    15b6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 1;
    15ba:	2301      	movs	r3, #1
    15bc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 1;
    15c4:	2301      	movs	r3, #1
    15c6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = 0;
    15ca:	2300      	movs	r3, #0
    15cc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			por->dx = 0;
    15d4:	2300      	movs	r3, #0
    15d6:	f884 350d 	strb.w	r3, [r4, #1293]	; 0x50d
			por->dy = -1;
    15da:	23ff      	movs	r3, #255	; 0xff
    15dc:	f884 350e 	strb.w	r3, [r4, #1294]	; 0x50e
    15e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    15e4:	00001321 	.word	0x00001321

000015e8 <grid_port_init_all>:
	}
	
}

void grid_port_init_all(void){
    15e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    15ec:	b084      	sub	sp, #16
	
	grid_port_init(&GRID_PORT_N, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_MSG_NORTH ,0);
    15ee:	2600      	movs	r6, #0
    15f0:	9602      	str	r6, [sp, #8]
    15f2:	2311      	movs	r3, #17
    15f4:	9301      	str	r3, [sp, #4]
    15f6:	2401      	movs	r4, #1
    15f8:	9400      	str	r4, [sp, #0]
    15fa:	4b25      	ldr	r3, [pc, #148]	; (1690 <grid_port_init_all+0xa8>)
    15fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1600:	4611      	mov	r1, r2
    1602:	4824      	ldr	r0, [pc, #144]	; (1694 <grid_port_init_all+0xac>)
    1604:	4d24      	ldr	r5, [pc, #144]	; (1698 <grid_port_init_all+0xb0>)
    1606:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_MSG_EAST  ,1);
    1608:	9402      	str	r4, [sp, #8]
    160a:	2312      	movs	r3, #18
    160c:	9301      	str	r3, [sp, #4]
    160e:	9400      	str	r4, [sp, #0]
    1610:	4b22      	ldr	r3, [pc, #136]	; (169c <grid_port_init_all+0xb4>)
    1612:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1616:	4611      	mov	r1, r2
    1618:	4821      	ldr	r0, [pc, #132]	; (16a0 <grid_port_init_all+0xb8>)
    161a:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_MSG_SOUTH ,2);
    161c:	f04f 0902 	mov.w	r9, #2
    1620:	f8cd 9008 	str.w	r9, [sp, #8]
    1624:	2313      	movs	r3, #19
    1626:	9301      	str	r3, [sp, #4]
    1628:	9400      	str	r4, [sp, #0]
    162a:	4b1e      	ldr	r3, [pc, #120]	; (16a4 <grid_port_init_all+0xbc>)
    162c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1630:	4611      	mov	r1, r2
    1632:	481d      	ldr	r0, [pc, #116]	; (16a8 <grid_port_init_all+0xc0>)
    1634:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_MSG_WEST  ,3);
    1636:	2703      	movs	r7, #3
    1638:	9702      	str	r7, [sp, #8]
    163a:	2314      	movs	r3, #20
    163c:	9301      	str	r3, [sp, #4]
    163e:	9400      	str	r4, [sp, #0]
    1640:	4b1a      	ldr	r3, [pc, #104]	; (16ac <grid_port_init_all+0xc4>)
    1642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1646:	4611      	mov	r1, r2
    1648:	4819      	ldr	r0, [pc, #100]	; (16b0 <grid_port_init_all+0xc8>)
    164a:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_UI, 0, -1);
    164c:	f8df 8068 	ldr.w	r8, [pc, #104]	; 16b8 <grid_port_init_all+0xd0>
    1650:	f04f 0aff 	mov.w	sl, #255	; 0xff
    1654:	f8cd a008 	str.w	sl, [sp, #8]
    1658:	9601      	str	r6, [sp, #4]
    165a:	9700      	str	r7, [sp, #0]
    165c:	4633      	mov	r3, r6
    165e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1662:	4611      	mov	r1, r2
    1664:	4640      	mov	r0, r8
    1666:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, GRID_BUFFER_TX_SIZE, GRID_BUFFER_RX_SIZE, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    1668:	4f12      	ldr	r7, [pc, #72]	; (16b4 <grid_port_init_all+0xcc>)
    166a:	f8cd a008 	str.w	sl, [sp, #8]
    166e:	9601      	str	r6, [sp, #4]
    1670:	f8cd 9000 	str.w	r9, [sp]
    1674:	4633      	mov	r3, r6
    1676:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    167a:	4611      	mov	r1, r2
    167c:	4638      	mov	r0, r7
    167e:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    1680:	f888 450f 	strb.w	r4, [r8, #1295]	; 0x50f
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    1684:	f887 450f 	strb.w	r4, [r7, #1295]	; 0x50f
	
	
}
    1688:	b004      	add	sp, #16
    168a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    168e:	bf00      	nop
    1690:	200010c4 	.word	0x200010c4
    1694:	20001298 	.word	0x20001298
    1698:	00001505 	.word	0x00001505
    169c:	20001070 	.word	0x20001070
    16a0:	20003100 	.word	0x20003100
    16a4:	200011c8 	.word	0x200011c8
    16a8:	200026dc 	.word	0x200026dc
    16ac:	20001178 	.word	0x20001178
    16b0:	200021b8 	.word	0x200021b8
    16b4:	20002bf0 	.word	0x20002bf0
    16b8:	200017e8 	.word	0x200017e8

000016bc <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por){
    16bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    16c0:	b091      	sub	sp, #68	; 0x44
    16c2:	af02      	add	r7, sp, #8
    16c4:	6078      	str	r0, [r7, #4]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    16c6:	f500 699e 	add.w	r9, r0, #1264	; 0x4f0
    16ca:	4648      	mov	r0, r9
    16cc:	4b54      	ldr	r3, [pc, #336]	; (1820 <grid_port_process_inbound+0x164>)
    16ce:	4798      	blx	r3
	
	if (!packet_size){
    16d0:	b920      	cbnz	r0, 16dc <grid_port_process_inbound+0x20>
    16d2:	2000      	movs	r0, #0
		}	

		
	}
		
}
    16d4:	373c      	adds	r7, #60	; 0x3c
    16d6:	46bd      	mov	sp, r7
    16d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    16dc:	4680      	mov	r8, r0
	}else{
    16de:	f8c7 d000 	str.w	sp, [r7]
		port_array_default[0] = &GRID_PORT_N;
    16e2:	4b50      	ldr	r3, [pc, #320]	; (1824 <grid_port_process_inbound+0x168>)
    16e4:	60bb      	str	r3, [r7, #8]
		port_array_default[1] = &GRID_PORT_E;
    16e6:	4b50      	ldr	r3, [pc, #320]	; (1828 <grid_port_process_inbound+0x16c>)
    16e8:	60fb      	str	r3, [r7, #12]
		port_array_default[2] = &GRID_PORT_S;
    16ea:	4b50      	ldr	r3, [pc, #320]	; (182c <grid_port_process_inbound+0x170>)
    16ec:	613b      	str	r3, [r7, #16]
		port_array_default[3] = &GRID_PORT_W;
    16ee:	4b50      	ldr	r3, [pc, #320]	; (1830 <grid_port_process_inbound+0x174>)
    16f0:	617b      	str	r3, [r7, #20]
		port_array_default[4] = &GRID_PORT_U;
    16f2:	4b50      	ldr	r3, [pc, #320]	; (1834 <grid_port_process_inbound+0x178>)
    16f4:	61bb      	str	r3, [r7, #24]
		port_array_default[5] = &GRID_PORT_H;
    16f6:	4b50      	ldr	r3, [pc, #320]	; (1838 <grid_port_process_inbound+0x17c>)
    16f8:	61fb      	str	r3, [r7, #28]
    16fa:	f107 0308 	add.w	r3, r7, #8
    16fe:	f107 0120 	add.w	r1, r7, #32
		uint8_t j=0;
    1702:	2600      	movs	r6, #0
    1704:	e001      	b.n	170a <grid_port_process_inbound+0x4e>
		for(uint8_t i=0; i<port_count; i++){
    1706:	428b      	cmp	r3, r1
    1708:	d00e      	beq.n	1728 <grid_port_process_inbound+0x6c>
			if (port_array_default[i]->partner_status != 0){
    170a:	f853 2b04 	ldr.w	r2, [r3], #4
    170e:	f892 050f 	ldrb.w	r0, [r2, #1295]	; 0x50f
    1712:	2800      	cmp	r0, #0
    1714:	d0f7      	beq.n	1706 <grid_port_process_inbound+0x4a>
				port_array[j] = port_array_default[i];
    1716:	f107 0038 	add.w	r0, r7, #56	; 0x38
    171a:	eb00 0086 	add.w	r0, r0, r6, lsl #2
    171e:	f840 2c18 	str.w	r2, [r0, #-24]
				j++;
    1722:	3601      	adds	r6, #1
    1724:	b2f6      	uxtb	r6, r6
    1726:	e7ee      	b.n	1706 <grid_port_process_inbound+0x4a>
		for (uint8_t i=0; i<port_count; i++)
    1728:	2e00      	cmp	r6, #0
    172a:	d068      	beq.n	17fe <grid_port_process_inbound+0x142>
    172c:	f107 0a20 	add.w	sl, r7, #32
    1730:	1e74      	subs	r4, r6, #1
    1732:	b2e4      	uxtb	r4, r4
    1734:	3401      	adds	r4, #1
    1736:	eb0a 0484 	add.w	r4, sl, r4, lsl #2
    173a:	4655      	mov	r5, sl
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    173c:	f8df b118 	ldr.w	fp, [pc, #280]	; 1858 <grid_port_process_inbound+0x19c>
    1740:	e001      	b.n	1746 <grid_port_process_inbound+0x8a>
		for (uint8_t i=0; i<port_count; i++)
    1742:	42a5      	cmp	r5, r4
    1744:	d016      	beq.n	1774 <grid_port_process_inbound+0xb8>
			if (port_array[i] != por){
    1746:	f855 0b04 	ldr.w	r0, [r5], #4
    174a:	687b      	ldr	r3, [r7, #4]
    174c:	4283      	cmp	r3, r0
    174e:	d0f8      	beq.n	1742 <grid_port_process_inbound+0x86>
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    1750:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1754:	47d8      	blx	fp
    1756:	4580      	cmp	r8, r0
    1758:	d9f3      	bls.n	1742 <grid_port_process_inbound+0x86>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    175a:	23c8      	movs	r3, #200	; 0xc8
    175c:	9301      	str	r3, [sp, #4]
    175e:	2302      	movs	r3, #2
    1760:	9300      	str	r3, [sp, #0]
    1762:	2300      	movs	r3, #0
    1764:	2264      	movs	r2, #100	; 0x64
    1766:	4611      	mov	r1, r2
    1768:	4834      	ldr	r0, [pc, #208]	; (183c <grid_port_process_inbound+0x180>)
    176a:	4c35      	ldr	r4, [pc, #212]	; (1840 <grid_port_process_inbound+0x184>)
    176c:	47a0      	blx	r4
    176e:	f8d7 d000 	ldr.w	sp, [r7]
    1772:	e7ae      	b.n	16d2 <grid_port_process_inbound+0x16>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    1774:	4648      	mov	r0, r9
    1776:	4b33      	ldr	r3, [pc, #204]	; (1844 <grid_port_process_inbound+0x188>)
    1778:	4798      	blx	r3
    177a:	4580      	cmp	r8, r0
    177c:	d000      	beq.n	1780 <grid_port_process_inbound+0xc4>
    177e:	e7fe      	b.n	177e <grid_port_process_inbound+0xc2>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    1780:	4c31      	ldr	r4, [pc, #196]	; (1848 <grid_port_process_inbound+0x18c>)
    1782:	e001      	b.n	1788 <grid_port_process_inbound+0xcc>
		for (uint8_t i=0; i<port_count; i++)
    1784:	45aa      	cmp	sl, r5
    1786:	d03f      	beq.n	1808 <grid_port_process_inbound+0x14c>
			if (port_array[i] != por){
    1788:	f85a 0b04 	ldr.w	r0, [sl], #4
    178c:	687b      	ldr	r3, [r7, #4]
    178e:	4283      	cmp	r3, r0
    1790:	d0f8      	beq.n	1784 <grid_port_process_inbound+0xc8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    1792:	4641      	mov	r1, r8
    1794:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    1798:	47a0      	blx	r4
    179a:	e7f3      	b.n	1784 <grid_port_process_inbound+0xc8>
			for (uint8_t i=0; i<port_count; i++){
    179c:	42a5      	cmp	r5, r4
    179e:	d009      	beq.n	17b4 <grid_port_process_inbound+0xf8>
				if (port_array[i] != por){
    17a0:	f854 0b04 	ldr.w	r0, [r4], #4
    17a4:	687b      	ldr	r3, [r7, #4]
    17a6:	4283      	cmp	r3, r0
    17a8:	d0f8      	beq.n	179c <grid_port_process_inbound+0xe0>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    17aa:	6839      	ldr	r1, [r7, #0]
    17ac:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    17b0:	47d8      	blx	fp
    17b2:	e7f3      	b.n	179c <grid_port_process_inbound+0xe0>
    17b4:	f10a 0a01 	add.w	sl, sl, #1
		for (uint16_t j=0; j<packet_size; j++)
    17b8:	fa1f f38a 	uxth.w	r3, sl
    17bc:	4543      	cmp	r3, r8
    17be:	d208      	bcs.n	17d2 <grid_port_process_inbound+0x116>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    17c0:	4648      	mov	r0, r9
    17c2:	4b22      	ldr	r3, [pc, #136]	; (184c <grid_port_process_inbound+0x190>)
    17c4:	4798      	blx	r3
    17c6:	6038      	str	r0, [r7, #0]
			for (uint8_t i=0; i<port_count; i++){
    17c8:	2e00      	cmp	r6, #0
    17ca:	d0f3      	beq.n	17b4 <grid_port_process_inbound+0xf8>
    17cc:	f107 0420 	add.w	r4, r7, #32
    17d0:	e7e6      	b.n	17a0 <grid_port_process_inbound+0xe4>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    17d2:	4648      	mov	r0, r9
    17d4:	4b1e      	ldr	r3, [pc, #120]	; (1850 <grid_port_process_inbound+0x194>)
    17d6:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    17d8:	2e00      	cmp	r6, #0
    17da:	f43f af7b 	beq.w	16d4 <grid_port_process_inbound+0x18>
    17de:	f107 0420 	add.w	r4, r7, #32
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    17e2:	4e1c      	ldr	r6, [pc, #112]	; (1854 <grid_port_process_inbound+0x198>)
    17e4:	e002      	b.n	17ec <grid_port_process_inbound+0x130>
		for (uint8_t i=0; i<port_count; i++)
    17e6:	42a5      	cmp	r5, r4
    17e8:	f43f af74 	beq.w	16d4 <grid_port_process_inbound+0x18>
			if (port_array[i] != por){
    17ec:	f854 0b04 	ldr.w	r0, [r4], #4
    17f0:	687b      	ldr	r3, [r7, #4]
    17f2:	4283      	cmp	r3, r0
    17f4:	d0f7      	beq.n	17e6 <grid_port_process_inbound+0x12a>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    17f6:	f500 609b 	add.w	r0, r0, #1240	; 0x4d8
    17fa:	47b0      	blx	r6
    17fc:	e7f3      	b.n	17e6 <grid_port_process_inbound+0x12a>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    17fe:	4648      	mov	r0, r9
    1800:	4b10      	ldr	r3, [pc, #64]	; (1844 <grid_port_process_inbound+0x188>)
    1802:	4798      	blx	r3
    1804:	4540      	cmp	r0, r8
    1806:	d1ba      	bne.n	177e <grid_port_process_inbound+0xc2>
    1808:	1e75      	subs	r5, r6, #1
    180a:	b2ed      	uxtb	r5, r5
    180c:	f107 0338 	add.w	r3, r7, #56	; 0x38
    1810:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    1814:	3d14      	subs	r5, #20
		for (uint8_t i=0; i<port_count; i++)
    1816:	f04f 0a00 	mov.w	sl, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    181a:	f8df b040 	ldr.w	fp, [pc, #64]	; 185c <grid_port_process_inbound+0x1a0>
    181e:	e7cf      	b.n	17c0 <grid_port_process_inbound+0x104>
    1820:	000013d1 	.word	0x000013d1
    1824:	20001298 	.word	0x20001298
    1828:	20003100 	.word	0x20003100
    182c:	200026dc 	.word	0x200026dc
    1830:	200021b8 	.word	0x200021b8
    1834:	200017e8 	.word	0x200017e8
    1838:	20002bf0 	.word	0x20002bf0
    183c:	20001d08 	.word	0x20001d08
    1840:	000037e5 	.word	0x000037e5
    1844:	00001443 	.word	0x00001443
    1848:	00001375 	.word	0x00001375
    184c:	000014cd 	.word	0x000014cd
    1850:	000014f5 	.word	0x000014f5
    1854:	000013c1 	.word	0x000013c1
    1858:	00001361 	.word	0x00001361
    185c:	000013a5 	.word	0x000013a5

00001860 <grid_port_process_outbound_usb>:

volatile uint8_t temp[500];

volatile uint8_t usb_debug[10];

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    1860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1864:	b09b      	sub	sp, #108	; 0x6c
    1866:	af06      	add	r7, sp, #24
    1868:	6438      	str	r0, [r7, #64]	; 0x40
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    186a:	f500 669b 	add.w	r6, r0, #1240	; 0x4d8
    186e:	4630      	mov	r0, r6
    1870:	4b8f      	ldr	r3, [pc, #572]	; (1ab0 <grid_port_process_outbound_usb+0x250>)
    1872:	4798      	blx	r3
	
	if (!length){		
    1874:	b918      	cbnz	r0, 187e <grid_port_process_outbound_usb+0x1e>
				
		
	}
	
	
}
    1876:	3754      	adds	r7, #84	; 0x54
    1878:	46bd      	mov	sp, r7
    187a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    187e:	4604      	mov	r4, r0
		grid_buffer_read_init(&por->tx_buffer);
    1880:	4630      	mov	r0, r6
    1882:	4b8c      	ldr	r3, [pc, #560]	; (1ab4 <grid_port_process_outbound_usb+0x254>)
    1884:	4798      	blx	r3
    1886:	2500      	movs	r5, #0
			temp[i] = grid_buffer_read_character(&por->tx_buffer);
    1888:	f8df 9268 	ldr.w	r9, [pc, #616]	; 1af4 <grid_port_process_outbound_usb+0x294>
    188c:	f8df 822c 	ldr.w	r8, [pc, #556]	; 1abc <grid_port_process_outbound_usb+0x25c>
    1890:	4630      	mov	r0, r6
    1892:	47c8      	blx	r9
    1894:	f808 0005 	strb.w	r0, [r8, r5]
		for (uint8_t i = 0; i<length; i++){
    1898:	3501      	adds	r5, #1
    189a:	b2ed      	uxtb	r5, r5
    189c:	b2ab      	uxth	r3, r5
    189e:	429c      	cmp	r4, r3
    18a0:	d8f6      	bhi.n	1890 <grid_port_process_outbound_usb+0x30>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    18a2:	4630      	mov	r0, r6
    18a4:	4b84      	ldr	r3, [pc, #528]	; (1ab8 <grid_port_process_outbound_usb+0x258>)
    18a6:	4798      	blx	r3
		uint8_t id = grid_msg_get_id(temp);		
    18a8:	4d84      	ldr	r5, [pc, #528]	; (1abc <grid_port_process_outbound_usb+0x25c>)
    18aa:	4628      	mov	r0, r5
    18ac:	4b84      	ldr	r3, [pc, #528]	; (1ac0 <grid_port_process_outbound_usb+0x260>)
    18ae:	4798      	blx	r3
    18b0:	63b8      	str	r0, [r7, #56]	; 0x38
		int8_t dx = grid_msg_get_dx(temp) - GRID_SYS_DEFAULT_POSITION;
    18b2:	4628      	mov	r0, r5
    18b4:	4b83      	ldr	r3, [pc, #524]	; (1ac4 <grid_port_process_outbound_usb+0x264>)
    18b6:	4798      	blx	r3
    18b8:	387f      	subs	r0, #127	; 0x7f
    18ba:	b243      	sxtb	r3, r0
    18bc:	461e      	mov	r6, r3
    18be:	617b      	str	r3, [r7, #20]
		int8_t dy = grid_msg_get_dy(temp) - GRID_SYS_DEFAULT_POSITION;		
    18c0:	4628      	mov	r0, r5
    18c2:	4b81      	ldr	r3, [pc, #516]	; (1ac8 <grid_port_process_outbound_usb+0x268>)
    18c4:	4798      	blx	r3
    18c6:	387f      	subs	r0, #127	; 0x7f
    18c8:	b243      	sxtb	r3, r0
    18ca:	61bb      	str	r3, [r7, #24]
		uint8_t age = grid_msg_get_age(temp);
    18cc:	4628      	mov	r0, r5
    18ce:	4b7f      	ldr	r3, [pc, #508]	; (1acc <grid_port_process_outbound_usb+0x26c>)
    18d0:	4798      	blx	r3
    18d2:	6378      	str	r0, [r7, #52]	; 0x34
		uint8_t error_flag = 0;
    18d4:	2500      	movs	r5, #0
    18d6:	f887 504f 	strb.w	r5, [r7, #79]	; 0x4f
					midi_channel = (256-dy*4+grid_sys_state.bank_select)%16;
    18da:	69bb      	ldr	r3, [r7, #24]
    18dc:	633b      	str	r3, [r7, #48]	; 0x30
    18de:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
    18e2:	009b      	lsls	r3, r3, #2
    18e4:	623b      	str	r3, [r7, #32]
					midi_param1  = (256+midi_param1 + 32*dx)%128;
    18e6:	62fe      	str	r6, [r7, #44]	; 0x2c
    18e8:	0173      	lsls	r3, r6, #5
    18ea:	61fb      	str	r3, [r7, #28]
    18ec:	1e63      	subs	r3, r4, #1
    18ee:	b29b      	uxth	r3, r3
    18f0:	f103 0a01 	add.w	sl, r3, #1
    18f4:	46ab      	mov	fp, r5
    18f6:	647d      	str	r5, [r7, #68]	; 0x44
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    18f8:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 1abc <grid_port_process_outbound_usb+0x25c>
    18fc:	e006      	b.n	190c <grid_port_process_outbound_usb+0xac>
				current_start = i;
    18fe:	fa5f f58b 	uxtb.w	r5, fp
    1902:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t i=0; i<length; i++){
    1906:	45d3      	cmp	fp, sl
    1908:	f000 81f1 	beq.w	1cee <grid_port_process_outbound_usb+0x48e>
			if (temp[i] == GRID_MSG_START_OF_TEXT){
    190c:	f819 300b 	ldrb.w	r3, [r9, fp]
    1910:	b2db      	uxtb	r3, r3
    1912:	2b02      	cmp	r3, #2
    1914:	d0f3      	beq.n	18fe <grid_port_process_outbound_usb+0x9e>
			else if (temp[i] == GRID_MSG_END_OF_TEXT && current_start!=0){
    1916:	f819 300b 	ldrb.w	r3, [r9, fp]
    191a:	b2db      	uxtb	r3, r3
    191c:	2b03      	cmp	r3, #3
    191e:	d1f0      	bne.n	1902 <grid_port_process_outbound_usb+0xa2>
    1920:	2d00      	cmp	r5, #0
    1922:	d0ee      	beq.n	1902 <grid_port_process_outbound_usb+0xa2>
				uint8_t msg_protocol = grid_sys_read_hex_string_value(&temp[current_start+1], 2, &error_flag);			
    1924:	462c      	mov	r4, r5
    1926:	1c68      	adds	r0, r5, #1
    1928:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    192c:	2102      	movs	r1, #2
    192e:	4448      	add	r0, r9
    1930:	4b67      	ldr	r3, [pc, #412]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1932:	4798      	blx	r3
				if (msg_protocol == GRID_MSG_PROTOCOL_MIDI){
    1934:	f010 06ff 	ands.w	r6, r0, #255	; 0xff
    1938:	d01f      	beq.n	197a <grid_port_process_outbound_usb+0x11a>
				else if (msg_protocol == GRID_MSG_PROTOCOL_LED){
    193a:	2e03      	cmp	r6, #3
    193c:	f000 8082 	beq.w	1a44 <grid_port_process_outbound_usb+0x1e4>
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1940:	2e01      	cmp	r6, #1
    1942:	f000 80d9 	beq.w	1af8 <grid_port_process_outbound_usb+0x298>
				else if (msg_protocol == GRID_MSG_PROTOCOL_SYS){
    1946:	2e04      	cmp	r6, #4
    1948:	f000 8160 	beq.w	1c0c <grid_port_process_outbound_usb+0x3ac>
				else if (msg_protocol == GRID_MSG_PROTOCOL_MOUSE){
    194c:	2e02      	cmp	r6, #2
    194e:	f000 81cc 	beq.w	1cea <grid_port_process_outbound_usb+0x48a>
					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
    1952:	6c7d      	ldr	r5, [r7, #68]	; 0x44
    1954:	f105 0428 	add.w	r4, r5, #40	; 0x28
    1958:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    195a:	441c      	add	r4, r3
    195c:	b2c2      	uxtb	r2, r0
    195e:	495d      	ldr	r1, [pc, #372]	; (1ad4 <grid_port_process_outbound_usb+0x274>)
    1960:	4620      	mov	r0, r4
    1962:	4b5d      	ldr	r3, [pc, #372]	; (1ad8 <grid_port_process_outbound_usb+0x278>)
    1964:	4798      	blx	r3
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1966:	4620      	mov	r0, r4
    1968:	4b5c      	ldr	r3, [pc, #368]	; (1adc <grid_port_process_outbound_usb+0x27c>)
    196a:	4798      	blx	r3
    196c:	eb05 0800 	add.w	r8, r5, r0
    1970:	fa5f f388 	uxtb.w	r3, r8
    1974:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1976:	2500      	movs	r5, #0
    1978:	e7c3      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					uint8_t midi_channel = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    197a:	1ce8      	adds	r0, r5, #3
    197c:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1980:	2102      	movs	r1, #2
    1982:	4448      	add	r0, r9
    1984:	4b52      	ldr	r3, [pc, #328]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1986:	4798      	blx	r3
					uint8_t midi_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1988:	1d68      	adds	r0, r5, #5
    198a:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    198e:	2102      	movs	r1, #2
    1990:	4448      	add	r0, r9
    1992:	4b4f      	ldr	r3, [pc, #316]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1994:	4798      	blx	r3
    1996:	fa5f f880 	uxtb.w	r8, r0
					uint8_t midi_param1  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    199a:	1de8      	adds	r0, r5, #7
    199c:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    19a0:	2102      	movs	r1, #2
    19a2:	4448      	add	r0, r9
    19a4:	4b4a      	ldr	r3, [pc, #296]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    19a6:	4798      	blx	r3
    19a8:	4604      	mov	r4, r0
					uint8_t midi_param2  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    19aa:	f105 0009 	add.w	r0, r5, #9
    19ae:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    19b2:	2102      	movs	r1, #2
    19b4:	4448      	add	r0, r9
    19b6:	4b46      	ldr	r3, [pc, #280]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    19b8:	4798      	blx	r3
					midi_channel = (256-dy*4+grid_sys_state.bank_select)%16;
    19ba:	4b49      	ldr	r3, [pc, #292]	; (1ae0 <grid_port_process_outbound_usb+0x280>)
    19bc:	7a59      	ldrb	r1, [r3, #9]
    19be:	6a3b      	ldr	r3, [r7, #32]
    19c0:	4419      	add	r1, r3
    19c2:	424b      	negs	r3, r1
    19c4:	f001 020f 	and.w	r2, r1, #15
    19c8:	f003 030f 	and.w	r3, r3, #15
    19cc:	bf58      	it	pl
    19ce:	425a      	negpl	r2, r3
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    19d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    19d2:	3328      	adds	r3, #40	; 0x28
    19d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
    19d6:	4419      	add	r1, r3
    19d8:	460d      	mov	r5, r1
					midi_param1  = (256+midi_param1 + 32*dx)%128;
    19da:	b2e4      	uxtb	r4, r4
    19dc:	f504 7480 	add.w	r4, r4, #256	; 0x100
    19e0:	69fb      	ldr	r3, [r7, #28]
    19e2:	441c      	add	r4, r3
    19e4:	4263      	negs	r3, r4
    19e6:	f004 047f 	and.w	r4, r4, #127	; 0x7f
    19ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    19ee:	bf58      	it	pl
    19f0:	425c      	negpl	r4, r3
    19f2:	b2e4      	uxtb	r4, r4
    19f4:	b2c1      	uxtb	r1, r0
					sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [MIDI] Ch: %d  Cmd: %d  Param1: %d  Param2: %d\n",					
    19f6:	62b9      	str	r1, [r7, #40]	; 0x28
    19f8:	9105      	str	r1, [sp, #20]
    19fa:	9404      	str	r4, [sp, #16]
    19fc:	f8cd 800c 	str.w	r8, [sp, #12]
    1a00:	63fa      	str	r2, [r7, #60]	; 0x3c
    1a02:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1a06:	9302      	str	r3, [sp, #8]
    1a08:	6b78      	ldr	r0, [r7, #52]	; 0x34
    1a0a:	9001      	str	r0, [sp, #4]
    1a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
    1a0e:	9000      	str	r0, [sp, #0]
    1a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1a12:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1a14:	4933      	ldr	r1, [pc, #204]	; (1ae4 <grid_port_process_outbound_usb+0x284>)
    1a16:	627d      	str	r5, [r7, #36]	; 0x24
    1a18:	4628      	mov	r0, r5
    1a1a:	4d2f      	ldr	r5, [pc, #188]	; (1ad8 <grid_port_process_outbound_usb+0x278>)
    1a1c:	47a8      	blx	r5
					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1a20:	4b2e      	ldr	r3, [pc, #184]	; (1adc <grid_port_process_outbound_usb+0x27c>)
    1a22:	4798      	blx	r3
    1a24:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    1a26:	4410      	add	r0, r2
    1a28:	b2c2      	uxtb	r2, r0
    1a2a:	647a      	str	r2, [r7, #68]	; 0x44
					audiodf_midi_xfer_packet(midi_command>>4, midi_command|midi_channel, midi_param1, midi_param2);	
    1a2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1a2e:	ea48 0102 	orr.w	r1, r8, r2
    1a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1a34:	4622      	mov	r2, r4
    1a36:	b2c9      	uxtb	r1, r1
    1a38:	ea4f 1018 	mov.w	r0, r8, lsr #4
    1a3c:	4c2a      	ldr	r4, [pc, #168]	; (1ae8 <grid_port_process_outbound_usb+0x288>)
    1a3e:	47a0      	blx	r4
				current_start = 0;
    1a40:	4635      	mov	r5, r6
    1a42:	e75e      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					if (dx == 0 && dy == 0){
    1a44:	697b      	ldr	r3, [r7, #20]
    1a46:	2b00      	cmp	r3, #0
    1a48:	f040 814d 	bne.w	1ce6 <grid_port_process_outbound_usb+0x486>
    1a4c:	69bb      	ldr	r3, [r7, #24]
    1a4e:	b10b      	cbz	r3, 1a54 <grid_port_process_outbound_usb+0x1f4>
				current_start = 0;
    1a50:	2500      	movs	r5, #0
    1a52:	e756      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
						uint8_t led_layer = grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1a54:	1ce8      	adds	r0, r5, #3
    1a56:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a5a:	2102      	movs	r1, #2
    1a5c:	4448      	add	r0, r9
    1a5e:	4b1c      	ldr	r3, [pc, #112]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a60:	4798      	blx	r3
    1a62:	4606      	mov	r6, r0
						uint8_t led_command = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1a64:	1d68      	adds	r0, r5, #5
    1a66:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a6a:	2102      	movs	r1, #2
    1a6c:	4448      	add	r0, r9
    1a6e:	4b18      	ldr	r3, [pc, #96]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a70:	4798      	blx	r3
    1a72:	4605      	mov	r5, r0
						uint8_t led_number  = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1a74:	1de0      	adds	r0, r4, #7
    1a76:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a7a:	2102      	movs	r1, #2
    1a7c:	4448      	add	r0, r9
    1a7e:	4b14      	ldr	r3, [pc, #80]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a80:	4798      	blx	r3
    1a82:	4680      	mov	r8, r0
						uint8_t led_value  = grid_sys_read_hex_string_value(&temp[current_start+9], 2, &error_flag);
    1a84:	f104 0009 	add.w	r0, r4, #9
    1a88:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1a8c:	2102      	movs	r1, #2
    1a8e:	4448      	add	r0, r9
    1a90:	4b0f      	ldr	r3, [pc, #60]	; (1ad0 <grid_port_process_outbound_usb+0x270>)
    1a92:	4798      	blx	r3
						if (led_command == GRID_MSG_COMMAND_LED_SET_PHASE){
    1a94:	b2ed      	uxtb	r5, r5
    1a96:	2d63      	cmp	r5, #99	; 0x63
    1a98:	d001      	beq.n	1a9e <grid_port_process_outbound_usb+0x23e>
				current_start = 0;
    1a9a:	2500      	movs	r5, #0
    1a9c:	e731      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
							grid_led_set_phase(&grid_led_state, led_number, led_layer, led_value);
    1a9e:	b2c3      	uxtb	r3, r0
    1aa0:	b2f2      	uxtb	r2, r6
    1aa2:	fa5f f188 	uxtb.w	r1, r8
    1aa6:	4811      	ldr	r0, [pc, #68]	; (1aec <grid_port_process_outbound_usb+0x28c>)
    1aa8:	4c11      	ldr	r4, [pc, #68]	; (1af0 <grid_port_process_outbound_usb+0x290>)
    1aaa:	47a0      	blx	r4
				current_start = 0;
    1aac:	2500      	movs	r5, #0
    1aae:	e728      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1ab0:	000013d1 	.word	0x000013d1
    1ab4:	00001443 	.word	0x00001443
    1ab8:	000014f5 	.word	0x000014f5
    1abc:	20003644 	.word	0x20003644
    1ac0:	00003b41 	.word	0x00003b41
    1ac4:	00003b61 	.word	0x00003b61
    1ac8:	00003b81 	.word	0x00003b81
    1acc:	00003ba1 	.word	0x00003ba1
    1ad0:	00003839 	.word	0x00003839
    1ad4:	0000cb60 	.word	0x0000cb60
    1ad8:	0000bc95 	.word	0x0000bc95
    1adc:	0000bcdd 	.word	0x0000bcdd
    1ae0:	20001d08 	.word	0x20001d08
    1ae4:	0000caa4 	.word	0x0000caa4
    1ae8:	0000a709 	.word	0x0000a709
    1aec:	20003614 	.word	0x20003614
    1af0:	00001f79 	.word	0x00001f79
    1af4:	000014cd 	.word	0x000014cd
				else if (msg_protocol == GRID_MSG_PROTOCOL_KEYBOARD){
    1af8:	f8c7 d024 	str.w	sp, [r7, #36]	; 0x24
					uint8_t key_array_length = (current_stop-current_start-3)/6;
    1afc:	fa5f f38b 	uxtb.w	r3, fp
    1b00:	1b5b      	subs	r3, r3, r5
    1b02:	3b03      	subs	r3, #3
    1b04:	4a7d      	ldr	r2, [pc, #500]	; (1cfc <grid_port_process_outbound_usb+0x49c>)
    1b06:	fb82 1203 	smull	r1, r2, r2, r3
    1b0a:	eba2 73e3 	sub.w	r3, r2, r3, asr #31
    1b0e:	b2db      	uxtb	r3, r3
    1b10:	4619      	mov	r1, r3
    1b12:	613b      	str	r3, [r7, #16]
 					struct hiddf_kb_key_descriptors key_array[key_array_length];
    1b14:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b18:	3307      	adds	r3, #7
    1b1a:	f023 0307 	bic.w	r3, r3, #7
    1b1e:	ebad 0d03 	sub.w	sp, sp, r3
    1b22:	ab06      	add	r3, sp, #24
    1b24:	461e      	mov	r6, r3
    1b26:	60fb      	str	r3, [r7, #12]
					for(uint8_t j=0; j<key_array_length; j++){
    1b28:	2900      	cmp	r1, #0
    1b2a:	d064      	beq.n	1bf6 <grid_port_process_outbound_usb+0x396>
    1b2c:	3403      	adds	r4, #3
    1b2e:	eb04 0809 	add.w	r8, r4, r9
    1b32:	1e4b      	subs	r3, r1, #1
    1b34:	b2db      	uxtb	r3, r3
    1b36:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1b3a:	3509      	adds	r5, #9
    1b3c:	eb05 0343 	add.w	r3, r5, r3, lsl #1
    1b40:	444b      	add	r3, r9
    1b42:	62bb      	str	r3, [r7, #40]	; 0x28
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1b44:	63fe      	str	r6, [r7, #60]	; 0x3c
    1b46:	f8c7 b008 	str.w	fp, [r7, #8]
    1b4a:	f8d7 b044 	ldr.w	fp, [r7, #68]	; 0x44
    1b4e:	f8c7 a004 	str.w	sl, [r7, #4]
						uint8_t keyboard_command	= grid_sys_read_hex_string_value(&temp[current_start+3+6*j], 2, &error_flag);
    1b52:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b56:	2102      	movs	r1, #2
    1b58:	4640      	mov	r0, r8
    1b5a:	4b69      	ldr	r3, [pc, #420]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b5c:	4798      	blx	r3
    1b5e:	4604      	mov	r4, r0
						uint8_t keyboard_modifier	= grid_sys_read_hex_string_value(&temp[current_start+5+6*j], 2, &error_flag);
    1b60:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b64:	2102      	movs	r1, #2
    1b66:	eb08 0001 	add.w	r0, r8, r1
    1b6a:	4b65      	ldr	r3, [pc, #404]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b6c:	4798      	blx	r3
    1b6e:	4605      	mov	r5, r0
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1b70:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1b74:	2102      	movs	r1, #2
    1b76:	f108 0004 	add.w	r0, r8, #4
    1b7a:	4b61      	ldr	r3, [pc, #388]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1b7c:	4798      	blx	r3
    1b7e:	4606      	mov	r6, r0
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [KEYBOARD] Key: %d Mod: %d Cmd: %d\nHWCFG: %08x\n", 
    1b80:	f10b 0a28 	add.w	sl, fp, #40	; 0x28
    1b84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1b86:	449a      	add	sl, r3
    1b88:	4b5e      	ldr	r3, [pc, #376]	; (1d04 <grid_port_process_outbound_usb+0x4a4>)
    1b8a:	4798      	blx	r3
    1b8c:	9005      	str	r0, [sp, #20]
    1b8e:	b2e4      	uxtb	r4, r4
    1b90:	9404      	str	r4, [sp, #16]
    1b92:	b2ed      	uxtb	r5, r5
    1b94:	9503      	str	r5, [sp, #12]
    1b96:	647e      	str	r6, [r7, #68]	; 0x44
    1b98:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1b9c:	9302      	str	r3, [sp, #8]
    1b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1ba0:	9301      	str	r3, [sp, #4]
    1ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1ba4:	9300      	str	r3, [sp, #0]
    1ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1baa:	4957      	ldr	r1, [pc, #348]	; (1d08 <grid_port_process_outbound_usb+0x4a8>)
    1bac:	4650      	mov	r0, sl
    1bae:	4e57      	ldr	r6, [pc, #348]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1bb0:	47b0      	blx	r6
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1bb2:	4650      	mov	r0, sl
    1bb4:	4b56      	ldr	r3, [pc, #344]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1bb6:	4798      	blx	r3
    1bb8:	4483      	add	fp, r0
    1bba:	fa5f fb8b 	uxtb.w	fp, fp
						uint8_t keyboard_key		= grid_sys_read_hex_string_value(&temp[current_start+7+6*j], 2, &error_flag);
    1bbe:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
    1bc2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
    1bc4:	700b      	strb	r3, [r1, #0]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1bc6:	2d82      	cmp	r5, #130	; 0x82
    1bc8:	bf14      	ite	ne
    1bca:	2500      	movne	r5, #0
    1bcc:	2501      	moveq	r5, #1
						key_array[j] = current_key;
    1bce:	460b      	mov	r3, r1
    1bd0:	704d      	strb	r5, [r1, #1]
						struct hiddf_kb_key_descriptors current_key = {keyboard_key, keyboard_modifier == GRID_MSG_PROTOCOL_KEYBOARD_PARAMETER_MODIFIER, keyboard_command == GRID_MSG_PROTOCOL_KEYBOARD_COMMAND_KEYDOWN};
    1bd2:	2c80      	cmp	r4, #128	; 0x80
    1bd4:	bf14      	ite	ne
    1bd6:	2400      	movne	r4, #0
    1bd8:	2401      	moveq	r4, #1
    1bda:	708c      	strb	r4, [r1, #2]
    1bdc:	f108 0806 	add.w	r8, r8, #6
    1be0:	3303      	adds	r3, #3
    1be2:	63fb      	str	r3, [r7, #60]	; 0x3c
					for(uint8_t j=0; j<key_array_length; j++){
    1be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1be6:	4598      	cmp	r8, r3
    1be8:	d1b3      	bne.n	1b52 <grid_port_process_outbound_usb+0x2f2>
    1bea:	f8c7 b044 	str.w	fp, [r7, #68]	; 0x44
    1bee:	f8d7 b008 	ldr.w	fp, [r7, #8]
    1bf2:	f8d7 a004 	ldr.w	sl, [r7, #4]
					usb_debug[1] = hiddf_keyboard_keys_state_change(key_array, key_array_length);
    1bf6:	6939      	ldr	r1, [r7, #16]
    1bf8:	68f8      	ldr	r0, [r7, #12]
    1bfa:	4b46      	ldr	r3, [pc, #280]	; (1d14 <grid_port_process_outbound_usb+0x4b4>)
    1bfc:	4798      	blx	r3
    1bfe:	b2c0      	uxtb	r0, r0
    1c00:	4b45      	ldr	r3, [pc, #276]	; (1d18 <grid_port_process_outbound_usb+0x4b8>)
    1c02:	7058      	strb	r0, [r3, #1]
    1c04:	f8d7 d024 	ldr.w	sp, [r7, #36]	; 0x24
				current_start = 0;
    1c08:	2500      	movs	r5, #0
    1c0a:	e67a      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					uint8_t sys_command		= grid_sys_read_hex_string_value(&temp[current_start+3], 2, &error_flag);
    1c0c:	1ce8      	adds	r0, r5, #3
    1c0e:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c12:	2102      	movs	r1, #2
    1c14:	4448      	add	r0, r9
    1c16:	4b3a      	ldr	r3, [pc, #232]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c18:	4798      	blx	r3
    1c1a:	4680      	mov	r8, r0
    1c1c:	b2c5      	uxtb	r5, r0
					uint8_t sys_subcommand  = grid_sys_read_hex_string_value(&temp[current_start+5], 2, &error_flag);
    1c1e:	1d60      	adds	r0, r4, #5
    1c20:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c24:	2102      	movs	r1, #2
    1c26:	4448      	add	r0, r9
    1c28:	4b35      	ldr	r3, [pc, #212]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c2a:	4798      	blx	r3
    1c2c:	63f8      	str	r0, [r7, #60]	; 0x3c
    1c2e:	b2c6      	uxtb	r6, r0
					uint8_t sys_value	    = grid_sys_read_hex_string_value(&temp[current_start+7], 2, &error_flag);
    1c30:	1de0      	adds	r0, r4, #7
    1c32:	f107 024f 	add.w	r2, r7, #79	; 0x4f
    1c36:	2102      	movs	r1, #2
    1c38:	4448      	add	r0, r9
    1c3a:	4b31      	ldr	r3, [pc, #196]	; (1d00 <grid_port_process_outbound_usb+0x4a0>)
    1c3c:	4798      	blx	r3
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c3e:	2d64      	cmp	r5, #100	; 0x64
    1c40:	d003      	beq.n	1c4a <grid_port_process_outbound_usb+0x3ea>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c42:	2d66      	cmp	r5, #102	; 0x66
    1c44:	d02a      	beq.n	1c9c <grid_port_process_outbound_usb+0x43c>
				current_start = 0;
    1c46:	2500      	movs	r5, #0
    1c48:	e65b      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c4a:	2e65      	cmp	r6, #101	; 0x65
    1c4c:	d001      	beq.n	1c52 <grid_port_process_outbound_usb+0x3f2>
				current_start = 0;
    1c4e:	2500      	movs	r5, #0
    1c50:	e657      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1c52:	b2c4      	uxtb	r4, r0
						grid_sys_bank_select(&grid_sys_state, sys_value);		
    1c54:	4621      	mov	r1, r4
    1c56:	4831      	ldr	r0, [pc, #196]	; (1d1c <grid_port_process_outbound_usb+0x4bc>)
    1c58:	4b31      	ldr	r3, [pc, #196]	; (1d20 <grid_port_process_outbound_usb+0x4c0>)
    1c5a:	4798      	blx	r3
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1c5c:	6c7e      	ldr	r6, [r7, #68]	; 0x44
    1c5e:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1c62:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1c64:	441d      	add	r5, r3
    1c66:	9404      	str	r4, [sp, #16]
    1c68:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1c6c:	9303      	str	r3, [sp, #12]
    1c6e:	fa5f f388 	uxtb.w	r3, r8
    1c72:	9302      	str	r3, [sp, #8]
    1c74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1c76:	9301      	str	r3, [sp, #4]
    1c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1c7a:	9300      	str	r3, [sp, #0]
    1c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1c80:	4928      	ldr	r1, [pc, #160]	; (1d24 <grid_port_process_outbound_usb+0x4c4>)
    1c82:	4628      	mov	r0, r5
    1c84:	4c21      	ldr	r4, [pc, #132]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1c86:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
    1c88:	4628      	mov	r0, r5
    1c8a:	4b21      	ldr	r3, [pc, #132]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1c8c:	4798      	blx	r3
    1c8e:	eb06 0800 	add.w	r8, r6, r0
    1c92:	fa5f f388 	uxtb.w	r3, r8
    1c96:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1c98:	2500      	movs	r5, #0
					if (sys_command == GRID_MSG_COMMAND_SYS_BANK && sys_subcommand == GRID_MSG_COMMAND_SYS_BANK_SELECT){
    1c9a:	e632      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
					else if (sys_command == GRID_MSG_COMMAND_SYS_HEARTBEAT && sys_subcommand == GRID_MSG_COMMAND_SYS_HEARTBEAT_ALIVE){
    1c9c:	2e67      	cmp	r6, #103	; 0x67
    1c9e:	d001      	beq.n	1ca4 <grid_port_process_outbound_usb+0x444>
				current_start = 0;
    1ca0:	2500      	movs	r5, #0
    1ca2:	e62e      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
						sprintf(&por->tx_double_buffer[output_cursor], "[GRID] %3d %4d %4d %d [SYS] %3d %3d %3d\n",
    1ca4:	6c7e      	ldr	r6, [r7, #68]	; 0x44
    1ca6:	f106 0528 	add.w	r5, r6, #40	; 0x28
    1caa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1cac:	441d      	add	r5, r3
    1cae:	b2c0      	uxtb	r0, r0
    1cb0:	9004      	str	r0, [sp, #16]
    1cb2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    1cb6:	9303      	str	r3, [sp, #12]
    1cb8:	fa5f f388 	uxtb.w	r3, r8
    1cbc:	9302      	str	r3, [sp, #8]
    1cbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1cc0:	9301      	str	r3, [sp, #4]
    1cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1cc4:	9300      	str	r3, [sp, #0]
    1cc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1cc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
    1cca:	4916      	ldr	r1, [pc, #88]	; (1d24 <grid_port_process_outbound_usb+0x4c4>)
    1ccc:	4628      	mov	r0, r5
    1cce:	4c0f      	ldr	r4, [pc, #60]	; (1d0c <grid_port_process_outbound_usb+0x4ac>)
    1cd0:	47a0      	blx	r4
						output_cursor += strlen(&por->tx_double_buffer[output_cursor]);
    1cd2:	4628      	mov	r0, r5
    1cd4:	4b0e      	ldr	r3, [pc, #56]	; (1d10 <grid_port_process_outbound_usb+0x4b0>)
    1cd6:	4798      	blx	r3
    1cd8:	eb06 0800 	add.w	r8, r6, r0
    1cdc:	fa5f f388 	uxtb.w	r3, r8
    1ce0:	647b      	str	r3, [r7, #68]	; 0x44
				current_start = 0;
    1ce2:	2500      	movs	r5, #0
    1ce4:	e60d      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1ce6:	2500      	movs	r5, #0
    1ce8:	e60b      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
    1cea:	2500      	movs	r5, #0
    1cec:	e609      	b.n	1902 <grid_port_process_outbound_usb+0xa2>
		cdcdf_acm_write(por->tx_double_buffer, output_cursor);
    1cee:	6c79      	ldr	r1, [r7, #68]	; 0x44
    1cf0:	6c38      	ldr	r0, [r7, #64]	; 0x40
    1cf2:	3028      	adds	r0, #40	; 0x28
    1cf4:	4b0c      	ldr	r3, [pc, #48]	; (1d28 <grid_port_process_outbound_usb+0x4c8>)
    1cf6:	4798      	blx	r3
}
    1cf8:	e5bd      	b.n	1876 <grid_port_process_outbound_usb+0x16>
    1cfa:	bf00      	nop
    1cfc:	2aaaaaab 	.word	0x2aaaaaab
    1d00:	00003839 	.word	0x00003839
    1d04:	000038b1 	.word	0x000038b1
    1d08:	0000caec 	.word	0x0000caec
    1d0c:	0000bc95 	.word	0x0000bc95
    1d10:	0000bcdd 	.word	0x0000bcdd
    1d14:	0000a185 	.word	0x0000a185
    1d18:	20003838 	.word	0x20003838
    1d1c:	20001d08 	.word	0x20001d08
    1d20:	000039a1 	.word	0x000039a1
    1d24:	0000cb34 	.word	0x0000cb34
    1d28:	00009f45 	.word	0x00009f45

00001d2c <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    1d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	// DUMMY HANDLER, DOES NOT DO ANYTHING  !!!!!!!!!!!!!!
	
	uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1d2e:	f500 659b 	add.w	r5, r0, #1240	; 0x4d8
    1d32:	4628      	mov	r0, r5
    1d34:	4b0a      	ldr	r3, [pc, #40]	; (1d60 <grid_port_process_outbound_ui+0x34>)
    1d36:	4798      	blx	r3
	
	if (!packet_size){
    1d38:	b900      	cbnz	r0, 1d3c <grid_port_process_outbound_ui+0x10>
		grid_buffer_read_acknowledge(&por->tx_buffer);
		
	}
	
	
}
    1d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1d3c:	4606      	mov	r6, r0
		grid_buffer_read_init(&por->tx_buffer);
    1d3e:	4628      	mov	r0, r5
    1d40:	4b08      	ldr	r3, [pc, #32]	; (1d64 <grid_port_process_outbound_ui+0x38>)
    1d42:	4798      	blx	r3
    1d44:	2400      	movs	r4, #0
			uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1d46:	4f08      	ldr	r7, [pc, #32]	; (1d68 <grid_port_process_outbound_ui+0x3c>)
    1d48:	4628      	mov	r0, r5
    1d4a:	47b8      	blx	r7
		for (uint8_t i = 0; i<packet_size; i++){
    1d4c:	3401      	adds	r4, #1
    1d4e:	b2e4      	uxtb	r4, r4
    1d50:	b2a3      	uxth	r3, r4
    1d52:	429e      	cmp	r6, r3
    1d54:	d8f8      	bhi.n	1d48 <grid_port_process_outbound_ui+0x1c>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    1d56:	4628      	mov	r0, r5
    1d58:	4b04      	ldr	r3, [pc, #16]	; (1d6c <grid_port_process_outbound_ui+0x40>)
    1d5a:	4798      	blx	r3
}
    1d5c:	e7ed      	b.n	1d3a <grid_port_process_outbound_ui+0xe>
    1d5e:	bf00      	nop
    1d60:	000013d1 	.word	0x000013d1
    1d64:	00001443 	.word	0x00001443
    1d68:	000014cd 	.word	0x000014cd
    1d6c:	000014f5 	.word	0x000014f5

00001d70 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    1d70:	8983      	ldrh	r3, [r0, #12]
    1d72:	b103      	cbz	r3, 1d76 <grid_port_process_outbound_usart+0x6>
    1d74:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    1d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1d7a:	4605      	mov	r5, r0
		
		uint32_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    1d7c:	f500 669b 	add.w	r6, r0, #1240	; 0x4d8
    1d80:	4630      	mov	r0, r6
    1d82:	4b11      	ldr	r3, [pc, #68]	; (1dc8 <grid_port_process_outbound_usart+0x58>)
    1d84:	4798      	blx	r3
    1d86:	4604      	mov	r4, r0
    1d88:	4607      	mov	r7, r0
		
		if (!packet_size){
    1d8a:	b910      	cbnz	r0, 1d92 <grid_port_process_outbound_usart+0x22>
			
			// NO PACKET IN RX BUFFER
			return 0;
    1d8c:	2000      	movs	r0, #0
    1d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    1d92:	4630      	mov	r0, r6
    1d94:	4b0d      	ldr	r3, [pc, #52]	; (1dcc <grid_port_process_outbound_usart+0x5c>)
    1d96:	4798      	blx	r3
			
			por->tx_double_buffer_status = packet_size;
    1d98:	81ac      	strh	r4, [r5, #12]
    1d9a:	2400      	movs	r4, #0
			
			for (uint8_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    1d9c:	f8df 8038 	ldr.w	r8, [pc, #56]	; 1dd8 <grid_port_process_outbound_usart+0x68>
    1da0:	4630      	mov	r0, r6
    1da2:	47c0      	blx	r8
				por->tx_double_buffer[i] = character;
    1da4:	192b      	adds	r3, r5, r4
    1da6:	f883 0028 	strb.w	r0, [r3, #40]	; 0x28
			for (uint8_t i = 0; i<packet_size; i++){
    1daa:	3401      	adds	r4, #1
    1dac:	b2e4      	uxtb	r4, r4
    1dae:	42a7      	cmp	r7, r4
    1db0:	d8f6      	bhi.n	1da0 <grid_port_process_outbound_usart+0x30>
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    1db2:	4630      	mov	r0, r6
    1db4:	4b06      	ldr	r3, [pc, #24]	; (1dd0 <grid_port_process_outbound_usart+0x60>)
    1db6:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    1db8:	89aa      	ldrh	r2, [r5, #12]
    1dba:	f105 0128 	add.w	r1, r5, #40	; 0x28
    1dbe:	6868      	ldr	r0, [r5, #4]
    1dc0:	4b04      	ldr	r3, [pc, #16]	; (1dd4 <grid_port_process_outbound_usart+0x64>)
    1dc2:	4798      	blx	r3
			
		}
		
	}
	
}
    1dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1dc8:	000013d1 	.word	0x000013d1
    1dcc:	00001443 	.word	0x00001443
    1dd0:	000014f5 	.word	0x000014f5
    1dd4:	00004601 	.word	0x00004601
    1dd8:	000014cd 	.word	0x000014cd

00001ddc <grid_led_hardware_transfer_complete_cb>:


static void grid_led_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    1ddc:	2201      	movs	r2, #1
    1dde:	4b01      	ldr	r3, [pc, #4]	; (1de4 <grid_led_hardware_transfer_complete_cb+0x8>)
    1de0:	701a      	strb	r2, [r3, #0]
    1de2:	4770      	bx	lr
    1de4:	20001294 	.word	0x20001294

00001de8 <grid_led_set_color>:
uint8_t grid_led_set_color(struct grid_led_model* mod, uint32_t led_index, uint8_t led_r, uint8_t led_g, uint8_t led_b){
    1de8:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    1dea:	7844      	ldrb	r4, [r0, #1]
    1dec:	428c      	cmp	r4, r1
    1dee:	d802      	bhi.n	1df6 <grid_led_set_color+0xe>
		return -1;		
    1df0:	20ff      	movs	r0, #255	; 0xff
}
    1df2:	bc30      	pop	{r4, r5}
    1df4:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    1df6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    1dfa:	0089      	lsls	r1, r1, #2
    1dfc:	4c09      	ldr	r4, [pc, #36]	; (1e24 <grid_led_set_color+0x3c>)
    1dfe:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    1e02:	68c3      	ldr	r3, [r0, #12]
    1e04:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    1e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    1e0a:	68c3      	ldr	r3, [r0, #12]
    1e0c:	440b      	add	r3, r1
    1e0e:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    1e10:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1e14:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    1e18:	68c3      	ldr	r3, [r0, #12]
    1e1a:	4419      	add	r1, r3
    1e1c:	608a      	str	r2, [r1, #8]
		return 0;
    1e1e:	2000      	movs	r0, #0
    1e20:	e7e7      	b.n	1df2 <grid_led_set_color+0xa>
    1e22:	bf00      	nop
    1e24:	20001da8 	.word	0x20001da8

00001e28 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    1e28:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    1e2a:	4c06      	ldr	r4, [pc, #24]	; (1e44 <grid_led_hardware_init+0x1c>)
    1e2c:	f100 0114 	add.w	r1, r0, #20
    1e30:	4620      	mov	r0, r4
    1e32:	4b05      	ldr	r3, [pc, #20]	; (1e48 <grid_led_hardware_init+0x20>)
    1e34:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_hardware_transfer_complete_cb);
    1e36:	4a05      	ldr	r2, [pc, #20]	; (1e4c <grid_led_hardware_init+0x24>)
    1e38:	2100      	movs	r1, #0
    1e3a:	4620      	mov	r0, r4
    1e3c:	4b04      	ldr	r3, [pc, #16]	; (1e50 <grid_led_hardware_init+0x28>)
    1e3e:	4798      	blx	r3
    1e40:	bd10      	pop	{r4, pc}
    1e42:	bf00      	nop
    1e44:	20001114 	.word	0x20001114
    1e48:	00004b59 	.word	0x00004b59
    1e4c:	00001ddd 	.word	0x00001ddd
    1e50:	00004b29 	.word	0x00004b29

00001e54 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    1e54:	7840      	ldrb	r0, [r0, #1]
    1e56:	4770      	bx	lr

00001e58 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    1e58:	7843      	ldrb	r3, [r0, #1]
    1e5a:	b1f3      	cbz	r3, 1e9a <grid_led_tick+0x42>
void grid_led_tick(struct grid_led_model* mod){
    1e5c:	b410      	push	{r4}
	for (uint8_t j=0; j<mod->led_number; j++){
    1e5e:	2300      	movs	r3, #0
					
		for(uint8_t i=0; i<2; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    1e60:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    1e64:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    1e68:	6902      	ldr	r2, [r0, #16]
    1e6a:	440a      	add	r2, r1
    1e6c:	7ad1      	ldrb	r1, [r2, #11]
    1e6e:	7b14      	ldrb	r4, [r2, #12]
    1e70:	4421      	add	r1, r4
    1e72:	72d1      	strb	r1, [r2, #11]
    1e74:	7842      	ldrb	r2, [r0, #1]
    1e76:	441a      	add	r2, r3
    1e78:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1e7c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1e80:	6901      	ldr	r1, [r0, #16]
    1e82:	440a      	add	r2, r1
    1e84:	7ad1      	ldrb	r1, [r2, #11]
    1e86:	7b14      	ldrb	r4, [r2, #12]
    1e88:	4421      	add	r1, r4
    1e8a:	72d1      	strb	r1, [r2, #11]
	for (uint8_t j=0; j<mod->led_number; j++){
    1e8c:	3301      	adds	r3, #1
    1e8e:	b2db      	uxtb	r3, r3
    1e90:	7842      	ldrb	r2, [r0, #1]
    1e92:	429a      	cmp	r2, r3
    1e94:	d8e4      	bhi.n	1e60 <grid_led_tick+0x8>
		}	
	}
	/** END */
	
}
    1e96:	f85d 4b04 	ldr.w	r4, [sp], #4
    1e9a:	4770      	bx	lr

00001e9c <grid_led_set_min>:


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1e9c:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    1e9e:	7844      	ldrb	r4, [r0, #1]
    1ea0:	fb02 1404 	mla	r4, r2, r4, r1
    1ea4:	6905      	ldr	r5, [r0, #16]
    1ea6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1eaa:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1eae:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    1eb0:	7843      	ldrb	r3, [r0, #1]
    1eb2:	fb02 1303 	mla	r3, r2, r3, r1
    1eb6:	6904      	ldr	r4, [r0, #16]
    1eb8:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1ebc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1ec0:	4423      	add	r3, r4
    1ec2:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1ec6:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    1ec8:	7843      	ldrb	r3, [r0, #1]
    1eca:	fb02 1203 	mla	r2, r2, r3, r1
    1ece:	6903      	ldr	r3, [r0, #16]
    1ed0:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1ed4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1ed8:	441a      	add	r2, r3
    1eda:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1ede:	7093      	strb	r3, [r2, #2]
}
    1ee0:	bc70      	pop	{r4, r5, r6}
    1ee2:	4770      	bx	lr

00001ee4 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1ee4:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    1ee6:	7844      	ldrb	r4, [r0, #1]
    1ee8:	fb02 1404 	mla	r4, r2, r4, r1
    1eec:	6905      	ldr	r5, [r0, #16]
    1eee:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1ef2:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1ef6:	442c      	add	r4, r5
    1ef8:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    1efa:	7843      	ldrb	r3, [r0, #1]
    1efc:	fb02 1303 	mla	r3, r2, r3, r1
    1f00:	6904      	ldr	r4, [r0, #16]
    1f02:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1f06:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1f0a:	4423      	add	r3, r4
    1f0c:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1f10:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    1f12:	7843      	ldrb	r3, [r0, #1]
    1f14:	fb02 1203 	mla	r2, r2, r3, r1
    1f18:	6903      	ldr	r3, [r0, #16]
    1f1a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1f1e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1f22:	441a      	add	r2, r3
    1f24:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1f28:	7153      	strb	r3, [r2, #5]
}
    1f2a:	bc70      	pop	{r4, r5, r6}
    1f2c:	4770      	bx	lr

00001f2e <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    1f2e:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    1f30:	7844      	ldrb	r4, [r0, #1]
    1f32:	fb02 1404 	mla	r4, r2, r4, r1
    1f36:	6905      	ldr	r5, [r0, #16]
    1f38:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    1f3c:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    1f40:	442c      	add	r4, r5
    1f42:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    1f44:	7843      	ldrb	r3, [r0, #1]
    1f46:	fb02 1303 	mla	r3, r2, r3, r1
    1f4a:	6904      	ldr	r4, [r0, #16]
    1f4c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    1f50:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    1f54:	4423      	add	r3, r4
    1f56:	f89d 400c 	ldrb.w	r4, [sp, #12]
    1f5a:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    1f5c:	7843      	ldrb	r3, [r0, #1]
    1f5e:	fb02 1203 	mla	r2, r2, r3, r1
    1f62:	6903      	ldr	r3, [r0, #16]
    1f64:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    1f68:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    1f6c:	441a      	add	r2, r3
    1f6e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    1f72:	7213      	strb	r3, [r2, #8]
}
    1f74:	bc70      	pop	{r4, r5, r6}
    1f76:	4770      	bx	lr

00001f78 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1f78:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    1f7a:	7844      	ldrb	r4, [r0, #1]
    1f7c:	fb02 1204 	mla	r2, r2, r4, r1
    1f80:	6901      	ldr	r1, [r0, #16]
    1f82:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1f86:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1f8a:	440a      	add	r2, r1
    1f8c:	72d3      	strb	r3, [r2, #11]
}
    1f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
    1f92:	4770      	bx	lr

00001f94 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    1f94:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    1f96:	7844      	ldrb	r4, [r0, #1]
    1f98:	fb02 1204 	mla	r2, r2, r4, r1
    1f9c:	6901      	ldr	r1, [r0, #16]
    1f9e:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    1fa2:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    1fa6:	440a      	add	r2, r1
    1fa8:	7313      	strb	r3, [r2, #12]
}
    1faa:	f85d 4b04 	ldr.w	r4, [sp], #4
    1fae:	4770      	bx	lr

00001fb0 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    1fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fb4:	b083      	sub	sp, #12
    1fb6:	4604      	mov	r4, r0
	mod->led_number = length;
    1fb8:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    1fba:	b2cd      	uxtb	r5, r1
    1fbc:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    1fc0:	0080      	lsls	r0, r0, #2
    1fc2:	3090      	adds	r0, #144	; 0x90
    1fc4:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    1fc6:	4f3e      	ldr	r7, [pc, #248]	; (20c0 <grid_led_buffer_init+0x110>)
    1fc8:	47b8      	blx	r7
    1fca:	4606      	mov	r6, r0
    1fcc:	60a0      	str	r0, [r4, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    1fce:	f100 0390 	add.w	r3, r0, #144	; 0x90
    1fd2:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1fd4:	201a      	movs	r0, #26
    1fd6:	fb00 f005 	mul.w	r0, r0, r5
    1fda:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    1fdc:	2e00      	cmp	r6, #0
    1fde:	d06e      	beq.n	20be <grid_led_buffer_init+0x10e>
    1fe0:	2800      	cmp	r0, #0
    1fe2:	d06c      	beq.n	20be <grid_led_buffer_init+0x10e>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * led_smart_buffer_layer_number * sizeof(struct LED_layer));
    1fe4:	6120      	str	r0, [r4, #16]
    1fe6:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    1fe8:	4619      	mov	r1, r3
    1fea:	68a2      	ldr	r2, [r4, #8]
    1fec:	54d1      	strb	r1, [r2, r3]
    1fee:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    1ff0:	2b90      	cmp	r3, #144	; 0x90
    1ff2:	d1fa      	bne.n	1fea <grid_led_buffer_init+0x3a>
	for (uint32_t i = 0; i<mod->led_number; i++){
    1ff4:	7863      	ldrb	r3, [r4, #1]
    1ff6:	2b00      	cmp	r3, #0
    1ff8:	d05e      	beq.n	20b8 <grid_led_buffer_init+0x108>
    1ffa:	2500      	movs	r5, #0
		grid_led_set_color(mod,i,0,0,0);
    1ffc:	462e      	mov	r6, r5
    1ffe:	4f31      	ldr	r7, [pc, #196]	; (20c4 <grid_led_buffer_init+0x114>)
    2000:	9600      	str	r6, [sp, #0]
    2002:	4633      	mov	r3, r6
    2004:	4632      	mov	r2, r6
    2006:	4629      	mov	r1, r5
    2008:	4620      	mov	r0, r4
    200a:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    200c:	3501      	adds	r5, #1
    200e:	7863      	ldrb	r3, [r4, #1]
    2010:	42ab      	cmp	r3, r5
    2012:	d8f5      	bhi.n	2000 <grid_led_buffer_init+0x50>
	for(uint8_t i = 0; i<mod->led_number; i++){
    2014:	2b00      	cmp	r3, #0
    2016:	d04f      	beq.n	20b8 <grid_led_buffer_init+0x108>
    2018:	2600      	movs	r6, #0
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    201a:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 20cc <grid_led_buffer_init+0x11c>
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    201e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 20d0 <grid_led_buffer_init+0x120>
		grid_led_set_min(mod,i, 0, 0x00, 0x00, 0x00);
    2022:	2500      	movs	r5, #0
    2024:	9501      	str	r5, [sp, #4]
    2026:	9500      	str	r5, [sp, #0]
    2028:	462b      	mov	r3, r5
    202a:	462a      	mov	r2, r5
    202c:	4631      	mov	r1, r6
    202e:	4620      	mov	r0, r4
    2030:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 0, 0x00, 0x7F, 0x00);
    2032:	9501      	str	r5, [sp, #4]
    2034:	237f      	movs	r3, #127	; 0x7f
    2036:	9300      	str	r3, [sp, #0]
    2038:	462b      	mov	r3, r5
    203a:	462a      	mov	r2, r5
    203c:	4631      	mov	r1, r6
    203e:	4620      	mov	r0, r4
    2040:	47d0      	blx	sl
		grid_led_set_max(mod,i, 0, 0x00, 0xFF, 0x00);
    2042:	9501      	str	r5, [sp, #4]
    2044:	23ff      	movs	r3, #255	; 0xff
    2046:	9300      	str	r3, [sp, #0]
    2048:	462b      	mov	r3, r5
    204a:	462a      	mov	r2, r5
    204c:	4631      	mov	r1, r6
    204e:	4620      	mov	r0, r4
    2050:	f8df 9080 	ldr.w	r9, [pc, #128]	; 20d4 <grid_led_buffer_init+0x124>
    2054:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 0, 0);
    2056:	462b      	mov	r3, r5
    2058:	462a      	mov	r2, r5
    205a:	4631      	mov	r1, r6
    205c:	4620      	mov	r0, r4
    205e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 20d8 <grid_led_buffer_init+0x128>
    2062:	47c0      	blx	r8
		grid_led_set_phase(mod,i, 0, 0);
    2064:	462b      	mov	r3, r5
    2066:	462a      	mov	r2, r5
    2068:	4631      	mov	r1, r6
    206a:	4620      	mov	r0, r4
    206c:	4f16      	ldr	r7, [pc, #88]	; (20c8 <grid_led_buffer_init+0x118>)
    206e:	47b8      	blx	r7
		grid_led_set_min(mod,i, 1, 0x00, 0x00, 0x00);
    2070:	9501      	str	r5, [sp, #4]
    2072:	9500      	str	r5, [sp, #0]
    2074:	462b      	mov	r3, r5
    2076:	2201      	movs	r2, #1
    2078:	4631      	mov	r1, r6
    207a:	4620      	mov	r0, r4
    207c:	47d8      	blx	fp
		grid_led_set_mid(mod,i, 1, 0x00, 0x00, 0x00);
    207e:	9501      	str	r5, [sp, #4]
    2080:	9500      	str	r5, [sp, #0]
    2082:	462b      	mov	r3, r5
    2084:	2201      	movs	r2, #1
    2086:	4631      	mov	r1, r6
    2088:	4620      	mov	r0, r4
    208a:	47d0      	blx	sl
		grid_led_set_max(mod,i, 1, 0x00, 0x00, 0x00);
    208c:	9501      	str	r5, [sp, #4]
    208e:	9500      	str	r5, [sp, #0]
    2090:	462b      	mov	r3, r5
    2092:	2201      	movs	r2, #1
    2094:	4631      	mov	r1, r6
    2096:	4620      	mov	r0, r4
    2098:	47c8      	blx	r9
		grid_led_set_frequency(mod,i, 1, 0);
    209a:	462b      	mov	r3, r5
    209c:	2201      	movs	r2, #1
    209e:	4631      	mov	r1, r6
    20a0:	4620      	mov	r0, r4
    20a2:	47c0      	blx	r8
		grid_led_set_phase(mod, i, 1, 0);
    20a4:	462b      	mov	r3, r5
    20a6:	2201      	movs	r2, #1
    20a8:	4631      	mov	r1, r6
    20aa:	4620      	mov	r0, r4
    20ac:	47b8      	blx	r7
	for(uint8_t i = 0; i<mod->led_number; i++){
    20ae:	3601      	adds	r6, #1
    20b0:	b2f6      	uxtb	r6, r6
    20b2:	7863      	ldrb	r3, [r4, #1]
    20b4:	42b3      	cmp	r3, r6
    20b6:	d8b4      	bhi.n	2022 <grid_led_buffer_init+0x72>
}
    20b8:	b003      	add	sp, #12
    20ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    20be:	e7fe      	b.n	20be <grid_led_buffer_init+0x10e>
    20c0:	0000b8b1 	.word	0x0000b8b1
    20c4:	00001de9 	.word	0x00001de9
    20c8:	00001f79 	.word	0x00001f79
    20cc:	00001e9d 	.word	0x00001e9d
    20d0:	00001ee5 	.word	0x00001ee5
    20d4:	00001f2f 	.word	0x00001f2f
    20d8:	00001f95 	.word	0x00001f95

000020dc <grid_led_render>:


void grid_led_render(struct grid_led_model* mod, uint32_t num){
    20dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    20e0:	b083      	sub	sp, #12
    20e2:	f890 c001 	ldrb.w	ip, [r0, #1]
    20e6:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    20ea:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    20ee:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    20f2:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    20f6:	6904      	ldr	r4, [r0, #16]
    20f8:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<2; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    20fa:	2702      	movs	r7, #2
	uint32_t mix_b = 0;
    20fc:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    2100:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    2102:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    2104:	f8df 8084 	ldr.w	r8, [pc, #132]	; 218c <grid_led_render+0xb0>
    2108:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    210a:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    210e:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    2110:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    2114:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    2118:	f894 a000 	ldrb.w	sl, [r4]
    211c:	f894 b003 	ldrb.w	fp, [r4, #3]
    2120:	fb05 fb0b 	mul.w	fp, r5, fp
    2124:	fb09 bb0a 	mla	fp, r9, sl, fp
    2128:	f894 a006 	ldrb.w	sl, [r4, #6]
    212c:	fb06 ba0a 	mla	sl, r6, sl, fp
    2130:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    2132:	f894 a001 	ldrb.w	sl, [r4, #1]
    2136:	f894 b004 	ldrb.w	fp, [r4, #4]
    213a:	fb05 fb0b 	mul.w	fp, r5, fp
    213e:	fb09 bb0a 	mla	fp, r9, sl, fp
    2142:	f894 a007 	ldrb.w	sl, [r4, #7]
    2146:	fb06 ba0a 	mla	sl, r6, sl, fp
    214a:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    214c:	f894 a002 	ldrb.w	sl, [r4, #2]
    2150:	f894 b005 	ldrb.w	fp, [r4, #5]
    2154:	fb05 f50b 	mul.w	r5, r5, fp
    2158:	fb09 590a 	mla	r9, r9, sl, r5
    215c:	7a25      	ldrb	r5, [r4, #8]
    215e:	fb06 9505 	mla	r5, r6, r5, r9
    2162:	44ae      	add	lr, r5
    2164:	3f01      	subs	r7, #1
    2166:	4464      	add	r4, ip
	for (uint8_t i = 0; i<2; i++){
    2168:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    216c:	d1cc      	bne.n	2108 <grid_led_render+0x2c>

mix_r = (mix_r)/2/256;
mix_g = (mix_g)/2/256;
mix_b = (mix_b)/2/256;
				
	grid_led_set_color(mod, num, mix_r, mix_g, mix_b);
    216e:	f3ce 2447 	ubfx	r4, lr, #9, #8
    2172:	9400      	str	r4, [sp, #0]
    2174:	f3c3 2347 	ubfx	r3, r3, #9, #8
    2178:	f3c2 2247 	ubfx	r2, r2, #9, #8
    217c:	4c02      	ldr	r4, [pc, #8]	; (2188 <grid_led_render+0xac>)
    217e:	47a0      	blx	r4
	
}
    2180:	b003      	add	sp, #12
    2182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2186:	bf00      	nop
    2188:	00001de9 	.word	0x00001de9
    218c:	20000000 	.word	0x20000000

00002190 <grid_led_render_all>:


void grid_led_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    2190:	7843      	ldrb	r3, [r0, #1]
    2192:	b15b      	cbz	r3, 21ac <grid_led_render_all+0x1c>
void grid_led_render_all(struct grid_led_model* mod){
    2194:	b570      	push	{r4, r5, r6, lr}
    2196:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    2198:	2400      	movs	r4, #0
		
		grid_led_render(mod, i);
    219a:	4e05      	ldr	r6, [pc, #20]	; (21b0 <grid_led_render_all+0x20>)
    219c:	4621      	mov	r1, r4
    219e:	4628      	mov	r0, r5
    21a0:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    21a2:	3401      	adds	r4, #1
    21a4:	786b      	ldrb	r3, [r5, #1]
    21a6:	42a3      	cmp	r3, r4
    21a8:	d8f8      	bhi.n	219c <grid_led_render_all+0xc>
    21aa:	bd70      	pop	{r4, r5, r6, pc}
    21ac:	4770      	bx	lr
    21ae:	bf00      	nop
    21b0:	000020dd 	.word	0x000020dd

000021b4 <grid_led_hardware_start_transfer_blocking>:
	}
	
}


void grid_led_hardware_start_transfer_blocking(struct grid_led_model* mod){
    21b4:	b510      	push	{r4, lr}
    21b6:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    21b8:	2200      	movs	r2, #0
    21ba:	4b08      	ldr	r3, [pc, #32]	; (21dc <grid_led_hardware_start_transfer_blocking+0x28>)
    21bc:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    21be:	4808      	ldr	r0, [pc, #32]	; (21e0 <grid_led_hardware_start_transfer_blocking+0x2c>)
    21c0:	4b08      	ldr	r3, [pc, #32]	; (21e4 <grid_led_hardware_start_transfer_blocking+0x30>)
    21c2:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    21c4:	88a2      	ldrh	r2, [r4, #4]
    21c6:	68a1      	ldr	r1, [r4, #8]
    21c8:	6960      	ldr	r0, [r4, #20]
    21ca:	4b07      	ldr	r3, [pc, #28]	; (21e8 <grid_led_hardware_start_transfer_blocking+0x34>)
    21cc:	4798      	blx	r3
	while(grid_led_hardware_transfer_done!=1){
    21ce:	4a03      	ldr	r2, [pc, #12]	; (21dc <grid_led_hardware_start_transfer_blocking+0x28>)
    21d0:	7813      	ldrb	r3, [r2, #0]
    21d2:	b2db      	uxtb	r3, r3
    21d4:	2b01      	cmp	r3, #1
    21d6:	d1fb      	bne.n	21d0 <grid_led_hardware_start_transfer_blocking+0x1c>
			
	}
	
}
    21d8:	bd10      	pop	{r4, pc}
    21da:	bf00      	nop
    21dc:	20001294 	.word	0x20001294
    21e0:	20001114 	.word	0x20001114
    21e4:	00004b01 	.word	0x00004b01
    21e8:	00004601 	.word	0x00004601

000021ec <grid_led_startup_animation>:
void grid_led_startup_animation(struct grid_led_model* mod){
    21ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    21f0:	b085      	sub	sp, #20
    21f2:	4606      	mov	r6, r0
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    21f4:	4b20      	ldr	r3, [pc, #128]	; (2278 <grid_led_startup_animation+0x8c>)
    21f6:	781b      	ldrb	r3, [r3, #0]
    21f8:	b2db      	uxtb	r3, r3
	if (grid_module_reset_cause == RESET_REASON_WDT){
    21fa:	2b20      	cmp	r3, #32
    21fc:	d00a      	beq.n	2214 <grid_led_startup_animation+0x28>
	uint8_t s		  = 1;
    21fe:	f04f 0b01 	mov.w	fp, #1
	uint8_t color_g   = 1;
    2202:	f8cd b00c 	str.w	fp, [sp, #12]
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2206:	f04f 0aff 	mov.w	sl, #255	; 0xff
	for (uint8_t i = 0; i<255; i++){
    220a:	f04f 0900 	mov.w	r9, #0
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    220e:	f8df 8074 	ldr.w	r8, [pc, #116]	; 2284 <grid_led_startup_animation+0x98>
    2212:	e01e      	b.n	2252 <grid_led_startup_animation+0x66>
		s= 2;
    2214:	f04f 0b02 	mov.w	fp, #2
		color_g = 0;
    2218:	2300      	movs	r3, #0
    221a:	9303      	str	r3, [sp, #12]
    221c:	e7f3      	b.n	2206 <grid_led_startup_animation+0x1a>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    221e:	9500      	str	r5, [sp, #0]
    2220:	462b      	mov	r3, r5
    2222:	463a      	mov	r2, r7
    2224:	4621      	mov	r1, r4
    2226:	4630      	mov	r0, r6
    2228:	47c0      	blx	r8
		for (uint8_t j=0; j<mod->led_number; j++){
    222a:	3401      	adds	r4, #1
    222c:	b2e4      	uxtb	r4, r4
    222e:	7873      	ldrb	r3, [r6, #1]
    2230:	42a3      	cmp	r3, r4
    2232:	d8f4      	bhi.n	221e <grid_led_startup_animation+0x32>
		grid_led_hardware_start_transfer_blocking(mod);
    2234:	4630      	mov	r0, r6
    2236:	4b11      	ldr	r3, [pc, #68]	; (227c <grid_led_startup_animation+0x90>)
    2238:	4798      	blx	r3
		delay_ms(1);
    223a:	2001      	movs	r0, #1
    223c:	4b10      	ldr	r3, [pc, #64]	; (2280 <grid_led_startup_animation+0x94>)
    223e:	4798      	blx	r3
	for (uint8_t i = 0; i<255; i++){
    2240:	f109 0901 	add.w	r9, r9, #1
    2244:	fa5f f989 	uxtb.w	r9, r9
    2248:	f10a 3aff 	add.w	sl, sl, #4294967295
    224c:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
    2250:	d00f      	beq.n	2272 <grid_led_startup_animation+0x86>
		for (uint8_t j=0; j<mod->led_number; j++){
    2252:	7873      	ldrb	r3, [r6, #1]
    2254:	2b00      	cmp	r3, #0
    2256:	d0ed      	beq.n	2234 <grid_led_startup_animation+0x48>
			grid_led_set_color(mod, j, color_r*i*s%256, color_g*i*s%256, color_b*i*s%256);
    2258:	fb0b f709 	mul.w	r7, fp, r9
    225c:	f007 07ff 	and.w	r7, r7, #255	; 0xff
    2260:	9b03      	ldr	r3, [sp, #12]
    2262:	fb09 f503 	mul.w	r5, r9, r3
    2266:	fb0b f505 	mul.w	r5, fp, r5
    226a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    226e:	2400      	movs	r4, #0
    2270:	e7d5      	b.n	221e <grid_led_startup_animation+0x32>
}
    2272:	b005      	add	sp, #20
    2274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2278:	40000c00 	.word	0x40000c00
    227c:	000021b5 	.word	0x000021b5
    2280:	00004475 	.word	0x00004475
    2284:	00001de9 	.word	0x00001de9

00002288 <grid_led_init>:
uint8_t grid_led_init(struct grid_led_model* mod, uint8_t num){
    2288:	b570      	push	{r4, r5, r6, lr}
    228a:	4604      	mov	r4, r0
    228c:	4e2b      	ldr	r6, [pc, #172]	; (233c <grid_led_init+0xb4>)
    228e:	2200      	movs	r2, #0
    2290:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    2292:	f003 0001 	and.w	r0, r3, #1
    2296:	2800      	cmp	r0, #0
    2298:	bf14      	ite	ne
    229a:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    229e:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    22a2:	f3c3 0540 	ubfx	r5, r3, #1, #1
    22a6:	2d00      	cmp	r5, #0
    22a8:	bf14      	ite	ne
    22aa:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    22ae:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    22b2:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    22b4:	f3c3 0080 	ubfx	r0, r3, #2, #1
    22b8:	2800      	cmp	r0, #0
    22ba:	bf14      	ite	ne
    22bc:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    22c0:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    22c4:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    22c6:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    22ca:	2d00      	cmp	r5, #0
    22cc:	bf14      	ite	ne
    22ce:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    22d2:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    22d6:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    22d8:	f3c3 1500 	ubfx	r5, r3, #4, #1
    22dc:	2d00      	cmp	r5, #0
    22de:	bf14      	ite	ne
    22e0:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    22e4:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    22e8:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    22ea:	f3c3 1040 	ubfx	r0, r3, #5, #1
    22ee:	2800      	cmp	r0, #0
    22f0:	bf14      	ite	ne
    22f2:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    22f6:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    22fa:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    22fc:	f3c3 1080 	ubfx	r0, r3, #6, #1
    2300:	2800      	cmp	r0, #0
    2302:	bf14      	ite	ne
    2304:	200e      	movne	r0, #14
    2306:	2008      	moveq	r0, #8
    2308:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    230a:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    230e:	2b00      	cmp	r3, #0
    2310:	bf14      	ite	ne
    2312:	23e0      	movne	r3, #224	; 0xe0
    2314:	2380      	moveq	r3, #128	; 0x80
    2316:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    2318:	f846 3f04 	str.w	r3, [r6, #4]!
    231c:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    231e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    2322:	d1b5      	bne.n	2290 <grid_led_init+0x8>
	grid_led_buffer_init(mod, num);		
    2324:	4620      	mov	r0, r4
    2326:	4b06      	ldr	r3, [pc, #24]	; (2340 <grid_led_init+0xb8>)
    2328:	4798      	blx	r3
	grid_led_hardware_init(mod);
    232a:	4620      	mov	r0, r4
    232c:	4b05      	ldr	r3, [pc, #20]	; (2344 <grid_led_init+0xbc>)
    232e:	4798      	blx	r3
	grid_led_startup_animation(mod);
    2330:	4620      	mov	r0, r4
    2332:	4b05      	ldr	r3, [pc, #20]	; (2348 <grid_led_init+0xc0>)
    2334:	4798      	blx	r3
}
    2336:	2000      	movs	r0, #0
    2338:	bd70      	pop	{r4, r5, r6, pc}
    233a:	bf00      	nop
    233c:	20001da4 	.word	0x20001da4
    2340:	00001fb1 	.word	0x00001fb1
    2344:	00001e29 	.word	0x00001e29
    2348:	000021ed 	.word	0x000021ed

0000234c <grid_led_hardware_start_transfer>:

void grid_led_hardware_start_transfer (struct grid_led_model* mod){
    234c:	b510      	push	{r4, lr}
    234e:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    2350:	2200      	movs	r2, #0
    2352:	4b05      	ldr	r3, [pc, #20]	; (2368 <grid_led_hardware_start_transfer+0x1c>)
    2354:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    2356:	4805      	ldr	r0, [pc, #20]	; (236c <grid_led_hardware_start_transfer+0x20>)
    2358:	4b05      	ldr	r3, [pc, #20]	; (2370 <grid_led_hardware_start_transfer+0x24>)
    235a:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_get_frame_buffer_pointer(mod), grid_led_get_frame_buffer_size(mod));
    235c:	88a2      	ldrh	r2, [r4, #4]
    235e:	68a1      	ldr	r1, [r4, #8]
    2360:	6960      	ldr	r0, [r4, #20]
    2362:	4b04      	ldr	r3, [pc, #16]	; (2374 <grid_led_hardware_start_transfer+0x28>)
    2364:	4798      	blx	r3
    2366:	bd10      	pop	{r4, pc}
    2368:	20001294 	.word	0x20001294
    236c:	20001114 	.word	0x20001114
    2370:	00004b01 	.word	0x00004b01
    2374:	00004601 	.word	0x00004601

00002378 <grid_led_hardware_is_transfer_completed>:
}

uint8_t grid_led_hardware_is_transfer_completed(struct grid_led_model* mod){
	

	return grid_led_hardware_transfer_done;
    2378:	4b01      	ldr	r3, [pc, #4]	; (2380 <grid_led_hardware_is_transfer_completed+0x8>)
    237a:	7818      	ldrb	r0, [r3, #0]
	
    237c:	4770      	bx	lr
    237e:	bf00      	nop
    2380:	20001294 	.word	0x20001294

00002384 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    2384:	b508      	push	{r3, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2386:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    238a:	4b13      	ldr	r3, [pc, #76]	; (23d8 <grid_module_common_init+0x54>)
    238c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	//enable pwr!
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_P16_RevB){					
    2390:	4b12      	ldr	r3, [pc, #72]	; (23dc <grid_module_common_init+0x58>)
    2392:	4798      	blx	r3
    2394:	b178      	cbz	r0, 23b6 <grid_module_common_init+0x32>
		grid_module_po16_revb_init(&grid_ui_state);	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_B16_RevB){	
    2396:	4b11      	ldr	r3, [pc, #68]	; (23dc <grid_module_common_init+0x58>)
    2398:	4798      	blx	r3
    239a:	2880      	cmp	r0, #128	; 0x80
    239c:	d00f      	beq.n	23be <grid_module_common_init+0x3a>
		grid_module_bu16_revb_init(&grid_ui_state);
	
	}	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){						
    239e:	4b0f      	ldr	r3, [pc, #60]	; (23dc <grid_module_common_init+0x58>)
    23a0:	4798      	blx	r3
    23a2:	2840      	cmp	r0, #64	; 0x40
    23a4:	d00f      	beq.n	23c6 <grid_module_common_init+0x42>
		grid_module_pbf4_reva_init(&grid_ui_state);			
	}
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){	
    23a6:	4b0d      	ldr	r3, [pc, #52]	; (23dc <grid_module_common_init+0x58>)
    23a8:	4798      	blx	r3
    23aa:	28c0      	cmp	r0, #192	; 0xc0
    23ac:	d00f      	beq.n	23ce <grid_module_common_init+0x4a>
		//grid_module_bu16_revb_init(&grid_ui_state);
		
	}	


	grid_sys_init(&grid_sys_state);
    23ae:	480c      	ldr	r0, [pc, #48]	; (23e0 <grid_module_common_init+0x5c>)
    23b0:	4b0c      	ldr	r3, [pc, #48]	; (23e4 <grid_module_common_init+0x60>)
    23b2:	4798      	blx	r3
    23b4:	bd08      	pop	{r3, pc}
		grid_module_po16_revb_init(&grid_ui_state);	
    23b6:	480c      	ldr	r0, [pc, #48]	; (23e8 <grid_module_common_init+0x64>)
    23b8:	4b0c      	ldr	r3, [pc, #48]	; (23ec <grid_module_common_init+0x68>)
    23ba:	4798      	blx	r3
    23bc:	e7eb      	b.n	2396 <grid_module_common_init+0x12>
		grid_module_bu16_revb_init(&grid_ui_state);
    23be:	480a      	ldr	r0, [pc, #40]	; (23e8 <grid_module_common_init+0x64>)
    23c0:	4b0b      	ldr	r3, [pc, #44]	; (23f0 <grid_module_common_init+0x6c>)
    23c2:	4798      	blx	r3
    23c4:	e7eb      	b.n	239e <grid_module_common_init+0x1a>
		grid_module_pbf4_reva_init(&grid_ui_state);			
    23c6:	4808      	ldr	r0, [pc, #32]	; (23e8 <grid_module_common_init+0x64>)
    23c8:	4b0a      	ldr	r3, [pc, #40]	; (23f4 <grid_module_common_init+0x70>)
    23ca:	4798      	blx	r3
    23cc:	e7eb      	b.n	23a6 <grid_module_common_init+0x22>
		grid_module_en16_reva_init(&grid_ui_state);
    23ce:	4806      	ldr	r0, [pc, #24]	; (23e8 <grid_module_common_init+0x64>)
    23d0:	4b09      	ldr	r3, [pc, #36]	; (23f8 <grid_module_common_init+0x74>)
    23d2:	4798      	blx	r3
    23d4:	e7eb      	b.n	23ae <grid_module_common_init+0x2a>
    23d6:	bf00      	nop
    23d8:	41008000 	.word	0x41008000
    23dc:	000038b1 	.word	0x000038b1
    23e0:	20001d08 	.word	0x20001d08
    23e4:	00003739 	.word	0x00003739
    23e8:	20001cf8 	.word	0x20001cf8
    23ec:	000033c5 	.word	0x000033c5
    23f0:	00002649 	.word	0x00002649
    23f4:	0000307d 	.word	0x0000307d
    23f8:	00002bb9 	.word	0x00002bb9

000023fc <grid_module_bu16_revb_hardware_start_transfer>:
//volatile uint8_t grid_module_bu16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};
	
volatile uint8_t grid_module_bu16_revb_mux_lookup[16] =       {12, 13, 8, 9, 4, 5, 0, 1, 14, 15, 10, 11, 6, 7, 2, 3};


void grid_module_bu16_revb_hardware_start_transfer(void){
    23fc:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    23fe:	4803      	ldr	r0, [pc, #12]	; (240c <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    2400:	4c03      	ldr	r4, [pc, #12]	; (2410 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    2402:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2404:	4803      	ldr	r0, [pc, #12]	; (2414 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    2406:	47a0      	blx	r4
    2408:	bd10      	pop	{r4, pc}
    240a:	bf00      	nop
    240c:	20001044 	.word	0x20001044
    2410:	000043cd 	.word	0x000043cd
    2414:	20001218 	.word	0x20001218

00002418 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    2418:	4b70      	ldr	r3, [pc, #448]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    241a:	781b      	ldrb	r3, [r3, #0]
    241c:	2b00      	cmp	r3, #0
    241e:	f000 80d6 	beq.w	25ce <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b6>
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    2422:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2426:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2428:	2300      	movs	r3, #0
    242a:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    242e:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    2432:	4b6a      	ldr	r3, [pc, #424]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2434:	785a      	ldrb	r2, [r3, #1]
    2436:	3208      	adds	r2, #8
    2438:	4969      	ldr	r1, [pc, #420]	; (25e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c8>)
    243a:	5c8d      	ldrb	r5, [r1, r2]
    243c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    243e:	785a      	ldrb	r2, [r3, #1]
    2440:	b2d2      	uxtb	r2, r2
    2442:	5c8c      	ldrb	r4, [r1, r2]
    2444:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    2446:	785a      	ldrb	r2, [r3, #1]
    2448:	3201      	adds	r2, #1
    244a:	b2d2      	uxtb	r2, r2
    244c:	705a      	strb	r2, [r3, #1]
	grid_module_bu16_revb_mux%=8;
    244e:	785a      	ldrb	r2, [r3, #1]
    2450:	f002 0207 	and.w	r2, r2, #7
    2454:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    2456:	785b      	ldrb	r3, [r3, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    2458:	f013 0f01 	tst.w	r3, #1
    245c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2460:	4b60      	ldr	r3, [pc, #384]	; (25e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    2462:	bf14      	ite	ne
    2464:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2468:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    246c:	4b5b      	ldr	r3, [pc, #364]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    246e:	785b      	ldrb	r3, [r3, #1]
    2470:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2474:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2478:	4b5a      	ldr	r3, [pc, #360]	; (25e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    247a:	bf14      	ite	ne
    247c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2480:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    2484:	4b55      	ldr	r3, [pc, #340]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    2486:	785b      	ldrb	r3, [r3, #1]
    2488:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    248c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2490:	4b54      	ldr	r3, [pc, #336]	; (25e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1cc>)
    2492:	bf14      	ite	ne
    2494:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2498:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    249c:	2302      	movs	r3, #2
    249e:	f10d 0206 	add.w	r2, sp, #6
    24a2:	2100      	movs	r1, #0
    24a4:	4850      	ldr	r0, [pc, #320]	; (25e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d0>)
    24a6:	4e51      	ldr	r6, [pc, #324]	; (25ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d4>)
    24a8:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    24aa:	2302      	movs	r3, #2
    24ac:	aa01      	add	r2, sp, #4
    24ae:	2100      	movs	r1, #0
    24b0:	484f      	ldr	r0, [pc, #316]	; (25f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1d8>)
    24b2:	47b0      	blx	r6
	

	
	if (adcresult_0>10000){
    24b4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    24b8:	f242 7310 	movw	r3, #10000	; 0x2710
    24bc:	429a      	cmp	r2, r3
		adcresult_0 = 0;
    24be:	bf8c      	ite	hi
    24c0:	2300      	movhi	r3, #0
	}
	else{
		adcresult_0 = 127;
    24c2:	237f      	movls	r3, #127	; 0x7f
    24c4:	f8ad 3006 	strh.w	r3, [sp, #6]
	}
	
	if (adcresult_1>10000){
    24c8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    24cc:	f242 7310 	movw	r3, #10000	; 0x2710
    24d0:	429a      	cmp	r2, r3
		adcresult_1 = 0;
    24d2:	bf8c      	ite	hi
    24d4:	2300      	movhi	r3, #0
	}
	else{
		adcresult_1 = 127;
    24d6:	237f      	movls	r3, #127	; 0x7f
    24d8:	f8ad 3004 	strh.w	r3, [sp, #4]
	}
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_0 != mod->report_ui_array[adc_index_0].helper[0]){
    24dc:	012e      	lsls	r6, r5, #4
    24de:	4b45      	ldr	r3, [pc, #276]	; (25f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    24e0:	689b      	ldr	r3, [r3, #8]
    24e2:	4433      	add	r3, r6
    24e4:	68da      	ldr	r2, [r3, #12]
    24e6:	7812      	ldrb	r2, [r2, #0]
    24e8:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    24ec:	4291      	cmp	r1, r2
    24ee:	d02e      	beq.n	254e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x136>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    24f0:	2a00      	cmp	r2, #0
    24f2:	bf0c      	ite	eq
    24f4:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    24f8:	f04f 0900 	movne.w	r9, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[5], 2, command);
    24fc:	6858      	ldr	r0, [r3, #4]
    24fe:	bf0c      	ite	eq
    2500:	2290      	moveq	r2, #144	; 0x90
    2502:	2280      	movne	r2, #128	; 0x80
    2504:	2102      	movs	r1, #2
    2506:	3005      	adds	r0, #5
    2508:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 25fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>
    250c:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    250e:	4f39      	ldr	r7, [pc, #228]	; (25f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2510:	68bb      	ldr	r3, [r7, #8]
    2512:	4433      	add	r3, r6
    2514:	6858      	ldr	r0, [r3, #4]
    2516:	462a      	mov	r2, r5
    2518:	2102      	movs	r1, #2
    251a:	3007      	adds	r0, #7
    251c:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, velocity);
    251e:	68bb      	ldr	r3, [r7, #8]
    2520:	4433      	add	r3, r6
    2522:	6858      	ldr	r0, [r3, #4]
    2524:	464a      	mov	r2, r9
    2526:	2102      	movs	r1, #2
    2528:	3009      	adds	r0, #9
    252a:	47c0      	blx	r8
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    252c:	68bb      	ldr	r3, [r7, #8]
    252e:	4433      	add	r3, r6
    2530:	6858      	ldr	r0, [r3, #4]
    2532:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2536:	2102      	movs	r1, #2
    2538:	3015      	adds	r0, #21
    253a:	47c0      	blx	r8
		mod->report_ui_array[adc_index_0].helper[0] = velocity;
    253c:	68bb      	ldr	r3, [r7, #8]
    253e:	441e      	add	r6, r3
    2540:	68f3      	ldr	r3, [r6, #12]
    2542:	f883 9000 	strb.w	r9, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    2546:	4629      	mov	r1, r5
    2548:	4638      	mov	r0, r7
    254a:	4b2b      	ldr	r3, [pc, #172]	; (25f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    254c:	4798      	blx	r3
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (adcresult_1 != mod->report_ui_array[adc_index_1].helper[0]){
    254e:	0125      	lsls	r5, r4, #4
    2550:	4b28      	ldr	r3, [pc, #160]	; (25f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2552:	689b      	ldr	r3, [r3, #8]
    2554:	442b      	add	r3, r5
    2556:	68da      	ldr	r2, [r3, #12]
    2558:	7812      	ldrb	r2, [r2, #0]
    255a:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    255e:	4291      	cmp	r1, r2
    2560:	d02d      	beq.n	25be <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1a6>
			velocity = 127;
		}
		else{
			
			command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
			velocity = 0;
    2562:	2a00      	cmp	r2, #0
    2564:	bf0c      	ite	eq
    2566:	f04f 087f 	moveq.w	r8, #127	; 0x7f
    256a:	f04f 0800 	movne.w	r8, #0
		}
		
		uint8_t actuator = 2*velocity;
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[5], 2, command);
    256e:	6858      	ldr	r0, [r3, #4]
    2570:	bf0c      	ite	eq
    2572:	2290      	moveq	r2, #144	; 0x90
    2574:	2280      	movne	r2, #128	; 0x80
    2576:	2102      	movs	r1, #2
    2578:	3005      	adds	r0, #5
    257a:	4f20      	ldr	r7, [pc, #128]	; (25fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e4>)
    257c:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    257e:	4e1d      	ldr	r6, [pc, #116]	; (25f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1dc>)
    2580:	68b3      	ldr	r3, [r6, #8]
    2582:	442b      	add	r3, r5
    2584:	6858      	ldr	r0, [r3, #4]
    2586:	4622      	mov	r2, r4
    2588:	2102      	movs	r1, #2
    258a:	3007      	adds	r0, #7
    258c:	47b8      	blx	r7
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, velocity);
    258e:	68b3      	ldr	r3, [r6, #8]
    2590:	442b      	add	r3, r5
    2592:	6858      	ldr	r0, [r3, #4]
    2594:	4642      	mov	r2, r8
    2596:	2102      	movs	r1, #2
    2598:	3009      	adds	r0, #9
    259a:	47b8      	blx	r7
		
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    259c:	68b3      	ldr	r3, [r6, #8]
    259e:	442b      	add	r3, r5
    25a0:	6858      	ldr	r0, [r3, #4]
    25a2:	ea4f 0248 	mov.w	r2, r8, lsl #1
    25a6:	2102      	movs	r1, #2
    25a8:	3015      	adds	r0, #21
    25aa:	47b8      	blx	r7
		
		mod->report_ui_array[adc_index_1].helper[0] = velocity;
    25ac:	68b3      	ldr	r3, [r6, #8]
    25ae:	441d      	add	r5, r3
    25b0:	68eb      	ldr	r3, [r5, #12]
    25b2:	f883 8000 	strb.w	r8, [r3]
		
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    25b6:	4621      	mov	r1, r4
    25b8:	4630      	mov	r0, r6
    25ba:	4b0f      	ldr	r3, [pc, #60]	; (25f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e0>)
    25bc:	4798      	blx	r3
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    25be:	2200      	movs	r2, #0
    25c0:	4b06      	ldr	r3, [pc, #24]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25c2:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    25c4:	4b0e      	ldr	r3, [pc, #56]	; (2600 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1e8>)
    25c6:	4798      	blx	r3
}
    25c8:	b003      	add	sp, #12
    25ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_module_bu16_revb_hardware_transfer_complete++;
    25ce:	4a03      	ldr	r2, [pc, #12]	; (25dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c4>)
    25d0:	7813      	ldrb	r3, [r2, #0]
    25d2:	3301      	adds	r3, #1
    25d4:	b2db      	uxtb	r3, r3
    25d6:	7013      	strb	r3, [r2, #0]
    25d8:	4770      	bx	lr
    25da:	bf00      	nop
    25dc:	20000644 	.word	0x20000644
    25e0:	20000300 	.word	0x20000300
    25e4:	41008000 	.word	0x41008000
    25e8:	20001044 	.word	0x20001044
    25ec:	000042ed 	.word	0x000042ed
    25f0:	20001218 	.word	0x20001218
    25f4:	20001cf8 	.word	0x20001cf8
    25f8:	00003eab 	.word	0x00003eab
    25fc:	00003879 	.word	0x00003879
    2600:	000023fd 	.word	0x000023fd

00002604 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    2604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    2606:	4f0b      	ldr	r7, [pc, #44]	; (2634 <grid_module_bu16_revb_hardware_init+0x30>)
    2608:	4c0b      	ldr	r4, [pc, #44]	; (2638 <grid_module_bu16_revb_hardware_init+0x34>)
    260a:	463b      	mov	r3, r7
    260c:	2200      	movs	r2, #0
    260e:	4611      	mov	r1, r2
    2610:	4620      	mov	r0, r4
    2612:	4e0a      	ldr	r6, [pc, #40]	; (263c <grid_module_bu16_revb_hardware_init+0x38>)
    2614:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    2616:	4d0a      	ldr	r5, [pc, #40]	; (2640 <grid_module_bu16_revb_hardware_init+0x3c>)
    2618:	463b      	mov	r3, r7
    261a:	2200      	movs	r2, #0
    261c:	4611      	mov	r1, r2
    261e:	4628      	mov	r0, r5
    2620:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    2622:	2100      	movs	r1, #0
    2624:	4620      	mov	r0, r4
    2626:	4c07      	ldr	r4, [pc, #28]	; (2644 <grid_module_bu16_revb_hardware_init+0x40>)
    2628:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    262a:	2100      	movs	r1, #0
    262c:	4628      	mov	r0, r5
    262e:	47a0      	blx	r4
    2630:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2632:	bf00      	nop
    2634:	00002419 	.word	0x00002419
    2638:	20001044 	.word	0x20001044
    263c:	0000426d 	.word	0x0000426d
    2640:	20001218 	.word	0x20001218
    2644:	0000422d 	.word	0x0000422d

00002648 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(struct grid_ui_model* mod){
    2648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    264c:	b09b      	sub	sp, #108	; 0x6c
    264e:	4680      	mov	r8, r0

	grid_led_init(&grid_led_state, 16);
    2650:	2110      	movs	r1, #16
    2652:	4826      	ldr	r0, [pc, #152]	; (26ec <grid_module_bu16_revb_init+0xa4>)
    2654:	4b26      	ldr	r3, [pc, #152]	; (26f0 <grid_module_bu16_revb_init+0xa8>)
    2656:	4798      	blx	r3
	grid_ui_model_init(mod, 16);
    2658:	2110      	movs	r1, #16
    265a:	4640      	mov	r0, r8
    265c:	4b25      	ldr	r3, [pc, #148]	; (26f4 <grid_module_bu16_revb_init+0xac>)
    265e:	4798      	blx	r3
    2660:	f10d 0737 	add.w	r7, sp, #55	; 0x37
    2664:	2500      	movs	r5, #0
		
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30];
			
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    2666:	4e24      	ldr	r6, [pc, #144]	; (26f8 <grid_module_bu16_revb_init+0xb0>)
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    2668:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 2710 <grid_module_bu16_revb_init+0xc8>
    266c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 2714 <grid_module_bu16_revb_init+0xcc>
		uint8_t grid_module_bu16_revb_mux_lookup_led[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    2670:	ac0e      	add	r4, sp, #56	; 0x38
    2672:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
    2676:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    267a:	2303      	movs	r3, #3
    267c:	930b      	str	r3, [sp, #44]	; 0x2c
    267e:	2400      	movs	r4, #0
    2680:	940a      	str	r4, [sp, #40]	; 0x28
    2682:	f817 2f01 	ldrb.w	r2, [r7, #1]!
    2686:	9209      	str	r2, [sp, #36]	; 0x24
    2688:	2263      	movs	r2, #99	; 0x63
    268a:	9208      	str	r2, [sp, #32]
    268c:	9407      	str	r4, [sp, #28]
    268e:	9306      	str	r3, [sp, #24]
    2690:	f04f 0b02 	mov.w	fp, #2
    2694:	f8cd b014 	str.w	fp, [sp, #20]
    2698:	9304      	str	r3, [sp, #16]
    269a:	9403      	str	r4, [sp, #12]
    269c:	9502      	str	r5, [sp, #8]
    269e:	2390      	movs	r3, #144	; 0x90
    26a0:	9301      	str	r3, [sp, #4]
    26a2:	9400      	str	r4, [sp, #0]
    26a4:	4623      	mov	r3, r4
    26a6:	465a      	mov	r2, fp
    26a8:	4651      	mov	r1, sl
    26aa:	a812      	add	r0, sp, #72	; 0x48
    26ac:	47c8      	blx	r9

		);
			
		
		
		uint8_t payload_length = strlen(payload_template);
    26ae:	a812      	add	r0, sp, #72	; 0x48
    26b0:	4b12      	ldr	r3, [pc, #72]	; (26fc <grid_module_bu16_revb_init+0xb4>)
    26b2:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    26b4:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    26b8:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		uint8_t error = grid_report_ui_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    26bc:	f8cd b004 	str.w	fp, [sp, #4]
    26c0:	ab0d      	add	r3, sp, #52	; 0x34
    26c2:	9300      	str	r3, [sp, #0]
    26c4:	b2c3      	uxtb	r3, r0
    26c6:	aa12      	add	r2, sp, #72	; 0x48
    26c8:	b2e9      	uxtb	r1, r5
    26ca:	4640      	mov	r0, r8
    26cc:	4c0c      	ldr	r4, [pc, #48]	; (2700 <grid_module_bu16_revb_init+0xb8>)
    26ce:	47a0      	blx	r4
    26d0:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    26d2:	2d10      	cmp	r5, #16
    26d4:	d1cc      	bne.n	2670 <grid_module_bu16_revb_init+0x28>
		

	}
	
	grid_report_sys_init(mod);
    26d6:	4640      	mov	r0, r8
    26d8:	4b0a      	ldr	r3, [pc, #40]	; (2704 <grid_module_bu16_revb_init+0xbc>)
    26da:	4798      	blx	r3
			
	grid_module_bu16_revb_hardware_init();
    26dc:	4b0a      	ldr	r3, [pc, #40]	; (2708 <grid_module_bu16_revb_init+0xc0>)
    26de:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    26e0:	4b0a      	ldr	r3, [pc, #40]	; (270c <grid_module_bu16_revb_init+0xc4>)
    26e2:	4798      	blx	r3

};
    26e4:	b01b      	add	sp, #108	; 0x6c
    26e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    26ea:	bf00      	nop
    26ec:	20003614 	.word	0x20003614
    26f0:	00002289 	.word	0x00002289
    26f4:	00003d0d 	.word	0x00003d0d
    26f8:	0000cb7c 	.word	0x0000cb7c
    26fc:	0000bcdd 	.word	0x0000bcdd
    2700:	00003dc9 	.word	0x00003dc9
    2704:	00003de9 	.word	0x00003de9
    2708:	00002605 	.word	0x00002605
    270c:	000023fd 	.word	0x000023fd
    2710:	0000cb8c 	.word	0x0000cb8c
    2714:	0000bc95 	.word	0x0000bc95

00002718 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    2718:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    271a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    271e:	4b06      	ldr	r3, [pc, #24]	; (2738 <grid_module_en16_reva_hardware_start_transfer+0x20>)
    2720:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    2722:	4c06      	ldr	r4, [pc, #24]	; (273c <grid_module_en16_reva_hardware_start_transfer+0x24>)
    2724:	4620      	mov	r0, r4
    2726:	4b06      	ldr	r3, [pc, #24]	; (2740 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    2728:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    272a:	2308      	movs	r3, #8
    272c:	4a05      	ldr	r2, [pc, #20]	; (2744 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    272e:	4906      	ldr	r1, [pc, #24]	; (2748 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    2730:	4620      	mov	r0, r4
    2732:	4c06      	ldr	r4, [pc, #24]	; (274c <grid_module_en16_reva_hardware_start_transfer+0x34>)
    2734:	47a0      	blx	r4
    2736:	bd10      	pop	{r4, pc}
    2738:	41008000 	.word	0x41008000
    273c:	20000f38 	.word	0x20000f38
    2740:	000048d5 	.word	0x000048d5
    2744:	200017d8 	.word	0x200017d8
    2748:	20000310 	.word	0x20000310
    274c:	00004975 	.word	0x00004975

00002750 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    2750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2754:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2756:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    275a:	4bad      	ldr	r3, [pc, #692]	; (2a10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    275c:	615a      	str	r2, [r3, #20]
    275e:	4ead      	ldr	r6, [pc, #692]	; (2a14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    2760:	f04f 0800 	mov.w	r8, #0
    2764:	e087      	b.n	2876 <grid_module_en16_reva_hardware_transfer_complete_cb+0x126>
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value + xi >= 0){
    2766:	7838      	ldrb	r0, [r7, #0]
    2768:	49ab      	ldr	r1, [pc, #684]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    276a:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    276e:	78c9      	ldrb	r1, [r1, #3]
    2770:	42d1      	cmn	r1, r2
    2772:	d405      	bmi.n	2780 <grid_module_en16_reva_hardware_transfer_complete_cb+0x30>
						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value += xi;
    2774:	4aa8      	ldr	r2, [pc, #672]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2776:	eb02 1000 	add.w	r0, r2, r0, lsl #4
    277a:	440b      	add	r3, r1
    277c:	70c3      	strb	r3, [r0, #3]
    277e:	e00a      	b.n	2796 <grid_module_en16_reva_hardware_transfer_complete_cb+0x46>
					}
					else{
						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value = 0;
    2780:	4ba5      	ldr	r3, [pc, #660]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2782:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    2786:	2300      	movs	r3, #0
    2788:	70c3      	strb	r3, [r0, #3]
    278a:	e004      	b.n	2796 <grid_module_en16_reva_hardware_transfer_complete_cb+0x46>
				else if (delta>0){
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value + xi <= 127){
						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value = 127;
    278c:	4ba2      	ldr	r3, [pc, #648]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    278e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    2792:	237f      	movs	r3, #127	; 0x7f
    2794:	70c3      	strb	r3, [r0, #3]
				
				uint8_t command = GRID_MSG_COMMAND_MIDI_CONTROLCHANGE;
				
				
				uint8_t value = 0;
				if (0 == grid_report_ui_get_changed_flag(mod, UI_ENCODER_LOOKUP[i]+16)){
    2796:	7839      	ldrb	r1, [r7, #0]
    2798:	3110      	adds	r1, #16
    279a:	b2c9      	uxtb	r1, r1
    279c:	489f      	ldr	r0, [pc, #636]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    279e:	4ba0      	ldr	r3, [pc, #640]	; (2a20 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
    27a0:	4798      	blx	r3
    27a2:	2800      	cmp	r0, #0
    27a4:	f040 8126 	bne.w	29f4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2a4>
					value = 64; //CENTER
					mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].helper[0] = 0;
    27a8:	783a      	ldrb	r2, [r7, #0]
    27aa:	4b9c      	ldr	r3, [pc, #624]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    27ac:	689b      	ldr	r3, [r3, #8]
    27ae:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    27b2:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    27b6:	2200      	movs	r2, #0
    27b8:	701a      	strb	r2, [r3, #0]
					value = 64; //CENTER
    27ba:	2340      	movs	r3, #64	; 0x40
				}
				else{
					value = mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].helper[0];
				}
				
				value +=  delta*velocityfactor;
    27bc:	fb09 3404 	mla	r4, r9, r4, r3
    27c0:	b2e4      	uxtb	r4, r4
				
				uint8_t actuator = 2*grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value;
    27c2:	783a      	ldrb	r2, [r7, #0]
				
				if (value != mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].helper[0]){
    27c4:	f102 0110 	add.w	r1, r2, #16
    27c8:	4b94      	ldr	r3, [pc, #592]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    27ca:	689b      	ldr	r3, [r3, #8]
    27cc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    27d0:	68d9      	ldr	r1, [r3, #12]
    27d2:	7809      	ldrb	r1, [r1, #0]
    27d4:	42a1      	cmp	r1, r4
    27d6:	d047      	beq.n	2868 <grid_module_en16_reva_hardware_transfer_complete_cb+0x118>
				uint8_t actuator = 2*grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value;
    27d8:	498f      	ldr	r1, [pc, #572]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    27da:	eb01 1202 	add.w	r2, r1, r2, lsl #4
    27de:	f892 9003 	ldrb.w	r9, [r2, #3]
    27e2:	ea4f 0949 	mov.w	r9, r9, lsl #1
    27e6:	fa5f f989 	uxtb.w	r9, r9
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].payload[5], 2, command);
    27ea:	6858      	ldr	r0, [r3, #4]
    27ec:	22b0      	movs	r2, #176	; 0xb0
    27ee:	2102      	movs	r1, #2
    27f0:	3005      	adds	r0, #5
    27f2:	f8df a260 	ldr.w	sl, [pc, #608]	; 2a54 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    27f6:	47d0      	blx	sl
					grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].payload[7], 2, UI_ENCODER_LOOKUP[i]);
    27f8:	783a      	ldrb	r2, [r7, #0]
    27fa:	4d88      	ldr	r5, [pc, #544]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    27fc:	68ab      	ldr	r3, [r5, #8]
    27fe:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2802:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    2806:	2102      	movs	r1, #2
    2808:	3007      	adds	r0, #7
    280a:	47d0      	blx	sl
					grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].payload[9], 2, value);
    280c:	783a      	ldrb	r2, [r7, #0]
    280e:	68ab      	ldr	r3, [r5, #8]
    2810:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2814:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    2818:	4622      	mov	r2, r4
    281a:	2102      	movs	r1, #2
    281c:	3009      	adds	r0, #9
    281e:	47d0      	blx	sl
					
					mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].helper[0] = value;
    2820:	783a      	ldrb	r2, [r7, #0]
    2822:	68ab      	ldr	r3, [r5, #8]
    2824:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2828:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    282c:	701c      	strb	r4, [r3, #0]
					grid_report_ui_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+16);
    282e:	7839      	ldrb	r1, [r7, #0]
    2830:	3110      	adds	r1, #16
    2832:	b2c9      	uxtb	r1, r1
    2834:	4628      	mov	r0, r5
    2836:	4c7b      	ldr	r4, [pc, #492]	; (2a24 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
    2838:	47a0      	blx	r4
					
					
					
					grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].payload[9], 2, actuator); // LED
    283a:	783a      	ldrb	r2, [r7, #0]
    283c:	68ab      	ldr	r3, [r5, #8]
    283e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2842:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
    2846:	464a      	mov	r2, r9
    2848:	2102      	movs	r1, #2
    284a:	3009      	adds	r0, #9
    284c:	47d0      	blx	sl
					mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].helper[0] = actuator;
    284e:	783a      	ldrb	r2, [r7, #0]
    2850:	68ab      	ldr	r3, [r5, #8]
    2852:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2856:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
    285a:	f883 9000 	strb.w	r9, [r3]
					grid_report_ui_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+16+16);
    285e:	7839      	ldrb	r1, [r7, #0]
    2860:	3120      	adds	r1, #32
    2862:	b2c9      	uxtb	r1, r1
    2864:	4628      	mov	r0, r5
    2866:	47a0      	blx	r4
    2868:	f108 0801 	add.w	r8, r8, #1
    286c:	3601      	adds	r6, #1
	for (uint8_t i=0; i<16; i++){
    286e:	f1b8 0f10 	cmp.w	r8, #16
    2872:	f000 8133 	beq.w	2adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x38c>
    2876:	fa5f f188 	uxtb.w	r1, r8
		uint8_t new_value = (UI_SPI_RX_BUFFER[i/2]>>(4*(i%2)))&0x0F;
    287a:	084b      	lsrs	r3, r1, #1
    287c:	4a6a      	ldr	r2, [pc, #424]	; (2a28 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d8>)
    287e:	5cd3      	ldrb	r3, [r2, r3]
    2880:	f001 0201 	and.w	r2, r1, #1
    2884:	0092      	lsls	r2, r2, #2
    2886:	4113      	asrs	r3, r2
    2888:	b2db      	uxtb	r3, r3
    288a:	f003 050f 	and.w	r5, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[i];
    288e:	4a67      	ldr	r2, [pc, #412]	; (2a2c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2dc>)
    2890:	f812 2008 	ldrb.w	r2, [r2, r8]
    2894:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    2896:	4295      	cmp	r5, r2
    2898:	d0e6      	beq.n	2868 <grid_module_en16_reva_hardware_transfer_complete_cb+0x118>
			UI_SPI_DEBUG = i;
    289a:	4a65      	ldr	r2, [pc, #404]	; (2a30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e0>)
    289c:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    289e:	08a9      	lsrs	r1, r5, #2
			uint8_t phase_a = (new_value>>1)&1;
    28a0:	f3c5 0540 	ubfx	r5, r5, #1, #1
			uint8_t phase_b = (new_value)&1;
    28a4:	f003 0401 	and.w	r4, r3, #1
    28a8:	4637      	mov	r7, r6
			if (button_value != grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_value){
    28aa:	7833      	ldrb	r3, [r6, #0]
    28ac:	4a5a      	ldr	r2, [pc, #360]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    28ae:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    28b2:	7852      	ldrb	r2, [r2, #1]
    28b4:	428a      	cmp	r2, r1
    28b6:	d040      	beq.n	293a <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ea>
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_changed = 1;
    28b8:	4a57      	ldr	r2, [pc, #348]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    28ba:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    28be:	2001      	movs	r0, #1
    28c0:	7090      	strb	r0, [r2, #2]
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].button_value = new_value>>2;
    28c2:	7051      	strb	r1, [r2, #1]
				if (mod->report_array[UI_ENCODER_LOOKUP[i]+1].helper[0] == 0){
    28c4:	4403      	add	r3, r0
    28c6:	011b      	lsls	r3, r3, #4
    28c8:	4a54      	ldr	r2, [pc, #336]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    28ca:	6852      	ldr	r2, [r2, #4]
    28cc:	441a      	add	r2, r3
    28ce:	68d2      	ldr	r2, [r2, #12]
    28d0:	7812      	ldrb	r2, [r2, #0]
					velocity = 0;
    28d2:	2a00      	cmp	r2, #0
    28d4:	bf0c      	ite	eq
    28d6:	f04f 0a7f 	moveq.w	sl, #127	; 0x7f
    28da:	f04f 0a00 	movne.w	sl, #0
				grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]].payload[5], 2, command);
    28de:	f8df 913c 	ldr.w	r9, [pc, #316]	; 2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>
    28e2:	f8d9 2008 	ldr.w	r2, [r9, #8]
    28e6:	4413      	add	r3, r2
    28e8:	f853 0c0c 	ldr.w	r0, [r3, #-12]
    28ec:	bf0c      	ite	eq
    28ee:	2290      	moveq	r2, #144	; 0x90
    28f0:	2280      	movne	r2, #128	; 0x80
    28f2:	2102      	movs	r1, #2
    28f4:	3005      	adds	r0, #5
    28f6:	f8df b15c 	ldr.w	fp, [pc, #348]	; 2a54 <grid_module_en16_reva_hardware_transfer_complete_cb+0x304>
    28fa:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]].payload[7], 2, UI_ENCODER_LOOKUP[i]);
    28fc:	7832      	ldrb	r2, [r6, #0]
    28fe:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2902:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2906:	6858      	ldr	r0, [r3, #4]
    2908:	2102      	movs	r1, #2
    290a:	3007      	adds	r0, #7
    290c:	47d8      	blx	fp
				grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]].payload[9], 2, velocity);
    290e:	7832      	ldrb	r2, [r6, #0]
    2910:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2914:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2918:	6858      	ldr	r0, [r3, #4]
    291a:	4652      	mov	r2, sl
    291c:	2102      	movs	r1, #2
    291e:	3009      	adds	r0, #9
    2920:	47d8      	blx	fp
				mod->report_ui_array[UI_ENCODER_LOOKUP[i]].helper[0] = velocity;
    2922:	7832      	ldrb	r2, [r6, #0]
    2924:	f8d9 3008 	ldr.w	r3, [r9, #8]
    2928:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    292c:	68db      	ldr	r3, [r3, #12]
    292e:	f883 a000 	strb.w	sl, [r3]
				grid_report_ui_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]);
    2932:	7831      	ldrb	r1, [r6, #0]
    2934:	4648      	mov	r0, r9
    2936:	4b3b      	ldr	r3, [pc, #236]	; (2a24 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
    2938:	4798      	blx	r3
			uint8_t a_prev = grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].phase_a_previous;
    293a:	783a      	ldrb	r2, [r7, #0]
    293c:	4b36      	ldr	r3, [pc, #216]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    293e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
			if (a_now != a_prev){
    2942:	7b5b      	ldrb	r3, [r3, #13]
    2944:	42ab      	cmp	r3, r5
    2946:	f000 80d1 	beq.w	2aec <grid_module_en16_reva_hardware_transfer_complete_cb+0x39c>
					delta = +1;
    294a:	42a5      	cmp	r5, r4
    294c:	bf14      	ite	ne
    294e:	f04f 39ff 	movne.w	r9, #4294967295
    2952:	f04f 0901 	moveq.w	r9, #1
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].phase_a_previous = a_now;
    2956:	4b30      	ldr	r3, [pc, #192]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    2958:	eb03 1102 	add.w	r1, r3, r2, lsl #4
    295c:	734d      	strb	r5, [r1, #13]
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].phase_b_previous = b_now;
    295e:	738c      	strb	r4, [r1, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]+1].last_real_time);
    2960:	6989      	ldr	r1, [r1, #24]
    2962:	4834      	ldr	r0, [pc, #208]	; (2a34 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    2964:	4b34      	ldr	r3, [pc, #208]	; (2a38 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e8>)
    2966:	4798      	blx	r3
    2968:	9001      	str	r0, [sp, #4]
				if (elapsed_time>400){
    296a:	9b01      	ldr	r3, [sp, #4]
    296c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    2970:	bf84      	itt	hi
    2972:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    2976:	9301      	strhi	r3, [sp, #4]
				if (elapsed_time<20){
    2978:	9b01      	ldr	r3, [sp, #4]
    297a:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    297c:	bf9c      	itt	ls
    297e:	2314      	movls	r3, #20
    2980:	9301      	strls	r3, [sp, #4]
				uint8_t velocityfactor = (160000-elapsed_time*elapsed_time)/40000.0 + 1;
    2982:	9b01      	ldr	r3, [sp, #4]
    2984:	9801      	ldr	r0, [sp, #4]
    2986:	fb00 f003 	mul.w	r0, r0, r3
    298a:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    298e:	f500 7080 	add.w	r0, r0, #256	; 0x100
    2992:	4b2a      	ldr	r3, [pc, #168]	; (2a3c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ec>)
    2994:	4798      	blx	r3
    2996:	a31c      	add	r3, pc, #112	; (adr r3, 2a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b8>)
    2998:	e9d3 2300 	ldrd	r2, r3, [r3]
    299c:	4c28      	ldr	r4, [pc, #160]	; (2a40 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f0>)
    299e:	47a0      	blx	r4
    29a0:	2200      	movs	r2, #0
    29a2:	4b28      	ldr	r3, [pc, #160]	; (2a44 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f4>)
    29a4:	4c28      	ldr	r4, [pc, #160]	; (2a48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f8>)
    29a6:	47a0      	blx	r4
    29a8:	4b28      	ldr	r3, [pc, #160]	; (2a4c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2fc>)
    29aa:	4798      	blx	r3
    29ac:	b2c4      	uxtb	r4, r0
				grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    29ae:	783d      	ldrb	r5, [r7, #0]
    29b0:	4820      	ldr	r0, [pc, #128]	; (2a34 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>)
    29b2:	4b27      	ldr	r3, [pc, #156]	; (2a50 <grid_module_en16_reva_hardware_transfer_complete_cb+0x300>)
    29b4:	4798      	blx	r3
    29b6:	4b18      	ldr	r3, [pc, #96]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    29b8:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    29bc:	6098      	str	r0, [r3, #8]
				int16_t xi = delta + delta * velocityfactor;
    29be:	fb04 9309 	mla	r3, r4, r9, r9
    29c2:	b29b      	uxth	r3, r3
    29c4:	b21a      	sxth	r2, r3
				if (delta<0){
    29c6:	f1b9 0f00 	cmp.w	r9, #0
    29ca:	f6ff aecc 	blt.w	2766 <grid_module_en16_reva_hardware_transfer_complete_cb+0x16>
				else if (delta>0){
    29ce:	f1b9 0f00 	cmp.w	r9, #0
    29d2:	f77f aee0 	ble.w	2796 <grid_module_en16_reva_hardware_transfer_complete_cb+0x46>
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value + xi <= 127){
    29d6:	7838      	ldrb	r0, [r7, #0]
    29d8:	490f      	ldr	r1, [pc, #60]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    29da:	eb01 1100 	add.w	r1, r1, r0, lsl #4
    29de:	78c9      	ldrb	r1, [r1, #3]
    29e0:	440a      	add	r2, r1
    29e2:	2a7f      	cmp	r2, #127	; 0x7f
    29e4:	f73f aed2 	bgt.w	278c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c>
						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value += xi;
    29e8:	4a0b      	ldr	r2, [pc, #44]	; (2a18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    29ea:	eb02 1000 	add.w	r0, r2, r0, lsl #4
    29ee:	440b      	add	r3, r1
    29f0:	70c3      	strb	r3, [r0, #3]
    29f2:	e6d0      	b.n	2796 <grid_module_en16_reva_hardware_transfer_complete_cb+0x46>
					value = mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16].helper[0];
    29f4:	783a      	ldrb	r2, [r7, #0]
    29f6:	4b09      	ldr	r3, [pc, #36]	; (2a1c <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
    29f8:	689b      	ldr	r3, [r3, #8]
    29fa:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    29fe:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
    2a02:	781b      	ldrb	r3, [r3, #0]
    2a04:	e6da      	b.n	27bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x6c>
    2a06:	bf00      	nop
    2a08:	00000000 	.word	0x00000000
    2a0c:	40e38800 	.word	0x40e38800
    2a10:	41008000 	.word	0x41008000
    2a14:	20000320 	.word	0x20000320
    2a18:	20003844 	.word	0x20003844
    2a1c:	20001cf8 	.word	0x20001cf8
    2a20:	00003e9f 	.word	0x00003e9f
    2a24:	00003eab 	.word	0x00003eab
    2a28:	200017d8 	.word	0x200017d8
    2a2c:	200017c0 	.word	0x200017c0
    2a30:	200017a8 	.word	0x200017a8
    2a34:	20001d08 	.word	0x20001d08
    2a38:	0000377d 	.word	0x0000377d
    2a3c:	0000b319 	.word	0x0000b319
    2a40:	0000b659 	.word	0x0000b659
    2a44:	3ff00000 	.word	0x3ff00000
    2a48:	0000b0a1 	.word	0x0000b0a1
    2a4c:	0000b829 	.word	0x0000b829
    2a50:	00003779 	.word	0x00003779
    2a54:	00003879 	.word	0x00003879
			else{ //DELTA==0

				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].last_real_time)>200){
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value > 64){

						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value--;
    2a58:	3b01      	subs	r3, #1
    2a5a:	b2db      	uxtb	r3, r3
    2a5c:	4934      	ldr	r1, [pc, #208]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2a5e:	eb01 1102 	add.w	r1, r1, r2, lsl #4
    2a62:	70cb      	strb	r3, [r1, #3]
						uint8_t v = 2 * grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value;
    2a64:	005b      	lsls	r3, r3, #1
    2a66:	b2dc      	uxtb	r4, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].payload[9], 2, v); // LED
    2a68:	4d32      	ldr	r5, [pc, #200]	; (2b34 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>)
    2a6a:	68ab      	ldr	r3, [r5, #8]
    2a6c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    2a70:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
    2a74:	4622      	mov	r2, r4
    2a76:	2102      	movs	r1, #2
    2a78:	3009      	adds	r0, #9
    2a7a:	4b2f      	ldr	r3, [pc, #188]	; (2b38 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e8>)
    2a7c:	4798      	blx	r3
						mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].helper[0] = v;
    2a7e:	783a      	ldrb	r2, [r7, #0]
    2a80:	68ab      	ldr	r3, [r5, #8]
    2a82:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2a86:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
    2a8a:	701c      	strb	r4, [r3, #0]
						grid_report_ui_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+16+16);
    2a8c:	7839      	ldrb	r1, [r7, #0]
    2a8e:	3120      	adds	r1, #32
    2a90:	b2c9      	uxtb	r1, r1
    2a92:	4628      	mov	r0, r5
    2a94:	4b29      	ldr	r3, [pc, #164]	; (2b3c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ec>)
    2a96:	4798      	blx	r3
    2a98:	e03a      	b.n	2b10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c0>

					}
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value < 64){

						grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value++;
    2a9a:	3301      	adds	r3, #1
    2a9c:	b2db      	uxtb	r3, r3
    2a9e:	4924      	ldr	r1, [pc, #144]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2aa0:	eb01 1102 	add.w	r1, r1, r2, lsl #4
    2aa4:	70cb      	strb	r3, [r1, #3]
						uint8_t v = 2 * grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value;
    2aa6:	005b      	lsls	r3, r3, #1
    2aa8:	b2dc      	uxtb	r4, r3

						grid_sys_write_hex_string_value(&mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].payload[9], 2, v); // LED
    2aaa:	4d22      	ldr	r5, [pc, #136]	; (2b34 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>)
    2aac:	68ab      	ldr	r3, [r5, #8]
    2aae:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    2ab2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
    2ab6:	4622      	mov	r2, r4
    2ab8:	2102      	movs	r1, #2
    2aba:	3009      	adds	r0, #9
    2abc:	4b1e      	ldr	r3, [pc, #120]	; (2b38 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e8>)
    2abe:	4798      	blx	r3
						mod->report_ui_array[UI_ENCODER_LOOKUP[i]+16+16].helper[0] = v;
    2ac0:	783a      	ldrb	r2, [r7, #0]
    2ac2:	68ab      	ldr	r3, [r5, #8]
    2ac4:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2ac8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
    2acc:	701c      	strb	r4, [r3, #0]
						grid_report_ui_set_changed_flag(mod, UI_ENCODER_LOOKUP[i]+16+16);
    2ace:	7839      	ldrb	r1, [r7, #0]
    2ad0:	3120      	adds	r1, #32
    2ad2:	b2c9      	uxtb	r1, r1
    2ad4:	4628      	mov	r0, r5
    2ad6:	4b19      	ldr	r3, [pc, #100]	; (2b3c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ec>)
    2ad8:	4798      	blx	r3
    2ada:	e020      	b.n	2b1e <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ce>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    2adc:	2200      	movs	r2, #0
    2ade:	4b18      	ldr	r3, [pc, #96]	; (2b40 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f0>)
    2ae0:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    2ae2:	4b18      	ldr	r3, [pc, #96]	; (2b44 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f4>)
    2ae4:	4798      	blx	r3
}
    2ae6:	b003      	add	sp, #12
    2ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].phase_b_previous = b_now;
    2aec:	4b10      	ldr	r3, [pc, #64]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2aee:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    2af2:	7394      	strb	r4, [r2, #14]
				if (grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].last_real_time)>200){
    2af4:	6891      	ldr	r1, [r2, #8]
    2af6:	4814      	ldr	r0, [pc, #80]	; (2b48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f8>)
    2af8:	4b14      	ldr	r3, [pc, #80]	; (2b4c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3fc>)
    2afa:	4798      	blx	r3
    2afc:	28c8      	cmp	r0, #200	; 0xc8
    2afe:	f67f aeb3 	bls.w	2868 <grid_module_en16_reva_hardware_transfer_complete_cb+0x118>
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value > 64){
    2b02:	783a      	ldrb	r2, [r7, #0]
    2b04:	4b0a      	ldr	r3, [pc, #40]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2b06:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2b0a:	78db      	ldrb	r3, [r3, #3]
    2b0c:	2b40      	cmp	r3, #64	; 0x40
    2b0e:	d8a3      	bhi.n	2a58 <grid_module_en16_reva_hardware_transfer_complete_cb+0x308>
					if (grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].rotation_value < 64){
    2b10:	783a      	ldrb	r2, [r7, #0]
    2b12:	4b07      	ldr	r3, [pc, #28]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2b14:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    2b18:	78db      	ldrb	r3, [r3, #3]
    2b1a:	2b3f      	cmp	r3, #63	; 0x3f
    2b1c:	d9bd      	bls.n	2a9a <grid_module_en16_reva_hardware_transfer_complete_cb+0x34a>
					grid_ui_encoder_array[UI_ENCODER_LOOKUP[i]].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    2b1e:	783c      	ldrb	r4, [r7, #0]
    2b20:	4809      	ldr	r0, [pc, #36]	; (2b48 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f8>)
    2b22:	4b0b      	ldr	r3, [pc, #44]	; (2b50 <grid_module_en16_reva_hardware_transfer_complete_cb+0x400>)
    2b24:	4798      	blx	r3
    2b26:	4b02      	ldr	r3, [pc, #8]	; (2b30 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    2b28:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2b2c:	6098      	str	r0, [r3, #8]
    2b2e:	e69b      	b.n	2868 <grid_module_en16_reva_hardware_transfer_complete_cb+0x118>
    2b30:	20003844 	.word	0x20003844
    2b34:	20001cf8 	.word	0x20001cf8
    2b38:	00003879 	.word	0x00003879
    2b3c:	00003eab 	.word	0x00003eab
    2b40:	20003640 	.word	0x20003640
    2b44:	00002719 	.word	0x00002719
    2b48:	20001d08 	.word	0x20001d08
    2b4c:	0000377d 	.word	0x0000377d
    2b50:	00003779 	.word	0x00003779

00002b54 <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    2b54:	b510      	push	{r4, lr}
    2b56:	4b0e      	ldr	r3, [pc, #56]	; (2b90 <grid_module_en16_reva_hardware_init+0x3c>)
    2b58:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2b5c:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    2b5e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    2b60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2b64:	629a      	str	r2, [r3, #40]	; 0x28
    2b66:	4a0b      	ldr	r2, [pc, #44]	; (2b94 <grid_module_en16_reva_hardware_init+0x40>)
    2b68:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    2b6a:	4c0b      	ldr	r4, [pc, #44]	; (2b98 <grid_module_en16_reva_hardware_init+0x44>)
    2b6c:	2103      	movs	r1, #3
    2b6e:	4620      	mov	r0, r4
    2b70:	4b0a      	ldr	r3, [pc, #40]	; (2b9c <grid_module_en16_reva_hardware_init+0x48>)
    2b72:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    2b74:	490a      	ldr	r1, [pc, #40]	; (2ba0 <grid_module_en16_reva_hardware_init+0x4c>)
    2b76:	4620      	mov	r0, r4
    2b78:	4b0a      	ldr	r3, [pc, #40]	; (2ba4 <grid_module_en16_reva_hardware_init+0x50>)
    2b7a:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    2b7c:	490a      	ldr	r1, [pc, #40]	; (2ba8 <grid_module_en16_reva_hardware_init+0x54>)
    2b7e:	4620      	mov	r0, r4
    2b80:	4b0a      	ldr	r3, [pc, #40]	; (2bac <grid_module_en16_reva_hardware_init+0x58>)
    2b82:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    2b84:	4a0a      	ldr	r2, [pc, #40]	; (2bb0 <grid_module_en16_reva_hardware_init+0x5c>)
    2b86:	2100      	movs	r1, #0
    2b88:	4620      	mov	r0, r4
    2b8a:	4b0a      	ldr	r3, [pc, #40]	; (2bb4 <grid_module_en16_reva_hardware_init+0x60>)
    2b8c:	4798      	blx	r3
    2b8e:	bd10      	pop	{r4, pc}
    2b90:	41008000 	.word	0x41008000
    2b94:	c0000020 	.word	0xc0000020
    2b98:	20000f38 	.word	0x20000f38
    2b9c:	00004939 	.word	0x00004939
    2ba0:	00061a80 	.word	0x00061a80
    2ba4:	000048fd 	.word	0x000048fd
    2ba8:	200017bc 	.word	0x200017bc
    2bac:	00004a21 	.word	0x00004a21
    2bb0:	00002751 	.word	0x00002751
    2bb4:	000049dd 	.word	0x000049dd

00002bb8 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(struct grid_ui_model* mod){
    2bb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2bbc:	b091      	sub	sp, #68	; 0x44
    2bbe:	4681      	mov	r9, r0
	
	
	grid_led_init(&grid_led_state, 16);
    2bc0:	2110      	movs	r1, #16
    2bc2:	4830      	ldr	r0, [pc, #192]	; (2c84 <grid_module_en16_reva_init+0xcc>)
    2bc4:	4b30      	ldr	r3, [pc, #192]	; (2c88 <grid_module_en16_reva_init+0xd0>)
    2bc6:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16+16+16);
    2bc8:	2130      	movs	r1, #48	; 0x30
    2bca:	4648      	mov	r0, r9
    2bcc:	4b2f      	ldr	r3, [pc, #188]	; (2c8c <grid_module_en16_reva_init+0xd4>)
    2bce:	4798      	blx	r3
    2bd0:	2400      	movs	r4, #0
			);
		
		}
		else{ // LED
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2bd2:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 2cac <grid_module_en16_reva_init+0xf4>
    2bd6:	4625      	mov	r5, r4
    2bd8:	e02f      	b.n	2c3a <grid_module_en16_reva_init+0x82>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2bda:	2303      	movs	r3, #3
    2bdc:	9304      	str	r3, [sp, #16]
    2bde:	9503      	str	r5, [sp, #12]
    2be0:	9402      	str	r4, [sp, #8]
    2be2:	2390      	movs	r3, #144	; 0x90
    2be4:	9301      	str	r3, [sp, #4]
    2be6:	9500      	str	r5, [sp, #0]
    2be8:	462b      	mov	r3, r5
    2bea:	2202      	movs	r2, #2
    2bec:	4641      	mov	r1, r8
    2bee:	a808      	add	r0, sp, #32
    2bf0:	4f27      	ldr	r7, [pc, #156]	; (2c90 <grid_module_en16_reva_init+0xd8>)
    2bf2:	47b8      	blx	r7
    2bf4:	e00d      	b.n	2c12 <grid_module_en16_reva_init+0x5a>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2bf6:	2303      	movs	r3, #3
    2bf8:	9304      	str	r3, [sp, #16]
    2bfa:	9503      	str	r5, [sp, #12]
    2bfc:	f1a4 0220 	sub.w	r2, r4, #32
    2c00:	9202      	str	r2, [sp, #8]
    2c02:	2263      	movs	r2, #99	; 0x63
    2c04:	9201      	str	r2, [sp, #4]
    2c06:	9500      	str	r5, [sp, #0]
    2c08:	2202      	movs	r2, #2
    2c0a:	4641      	mov	r1, r8
    2c0c:	a808      	add	r0, sp, #32
    2c0e:	4f20      	ldr	r7, [pc, #128]	; (2c90 <grid_module_en16_reva_init+0xd8>)
    2c10:	47b8      	blx	r7
			);
				
		}

		
		uint32_t payload_length = strlen(payload_template);
    2c12:	a808      	add	r0, sp, #32
    2c14:	4b1f      	ldr	r3, [pc, #124]	; (2c94 <grid_module_en16_reva_init+0xdc>)
    2c16:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    2c18:	f88d 501c 	strb.w	r5, [sp, #28]
		helper_template[1] = 0;
    2c1c:	f88d 501d 	strb.w	r5, [sp, #29]
		
		uint8_t helper_length = 2;

		grid_report_ui_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    2c20:	2302      	movs	r3, #2
    2c22:	9301      	str	r3, [sp, #4]
    2c24:	ab07      	add	r3, sp, #28
    2c26:	9300      	str	r3, [sp, #0]
    2c28:	4603      	mov	r3, r0
    2c2a:	aa08      	add	r2, sp, #32
    2c2c:	4631      	mov	r1, r6
    2c2e:	4648      	mov	r0, r9
    2c30:	4e19      	ldr	r6, [pc, #100]	; (2c98 <grid_module_en16_reva_init+0xe0>)
    2c32:	47b0      	blx	r6
    2c34:	3401      	adds	r4, #1
	for(uint8_t i=0; i<16+16+16; i++){
    2c36:	2c30      	cmp	r4, #48	; 0x30
    2c38:	d012      	beq.n	2c60 <grid_module_en16_reva_init+0xa8>
    2c3a:	b2e6      	uxtb	r6, r4
		if (i<16){ // ROTATION
    2c3c:	2e0f      	cmp	r6, #15
    2c3e:	d9cc      	bls.n	2bda <grid_module_en16_reva_init+0x22>
		else if (i<16+16){ // BUTTON
    2c40:	2e1f      	cmp	r6, #31
    2c42:	d8d8      	bhi.n	2bf6 <grid_module_en16_reva_init+0x3e>
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c",
    2c44:	2303      	movs	r3, #3
    2c46:	9304      	str	r3, [sp, #16]
    2c48:	9503      	str	r5, [sp, #12]
    2c4a:	9402      	str	r4, [sp, #8]
    2c4c:	2390      	movs	r3, #144	; 0x90
    2c4e:	9301      	str	r3, [sp, #4]
    2c50:	9500      	str	r5, [sp, #0]
    2c52:	462b      	mov	r3, r5
    2c54:	2202      	movs	r2, #2
    2c56:	4641      	mov	r1, r8
    2c58:	a808      	add	r0, sp, #32
    2c5a:	4f0d      	ldr	r7, [pc, #52]	; (2c90 <grid_module_en16_reva_init+0xd8>)
    2c5c:	47b8      	blx	r7
    2c5e:	e7d8      	b.n	2c12 <grid_module_en16_reva_init+0x5a>
		
	}
	
	grid_report_sys_init(mod);
    2c60:	4648      	mov	r0, r9
    2c62:	4b0e      	ldr	r3, [pc, #56]	; (2c9c <grid_module_en16_reva_init+0xe4>)
    2c64:	4798      	blx	r3
    2c66:	2300      	movs	r3, #0

	for (uint8_t i = 0; i<16; i++)
	{
		grid_ui_encoder_array[i].controller_number = i;
    2c68:	490d      	ldr	r1, [pc, #52]	; (2ca0 <grid_module_en16_reva_init+0xe8>)
    2c6a:	011a      	lsls	r2, r3, #4
    2c6c:	5453      	strb	r3, [r2, r1]
    2c6e:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<16; i++)
    2c70:	2b10      	cmp	r3, #16
    2c72:	d1fa      	bne.n	2c6a <grid_module_en16_reva_init+0xb2>
	}
	
	
	grid_module_en16_reva_hardware_init();
    2c74:	4b0b      	ldr	r3, [pc, #44]	; (2ca4 <grid_module_en16_reva_init+0xec>)
    2c76:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    2c78:	4b0b      	ldr	r3, [pc, #44]	; (2ca8 <grid_module_en16_reva_init+0xf0>)
    2c7a:	4798      	blx	r3
	
}
    2c7c:	b011      	add	sp, #68	; 0x44
    2c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    2c82:	bf00      	nop
    2c84:	20003614 	.word	0x20003614
    2c88:	00002289 	.word	0x00002289
    2c8c:	00003d0d 	.word	0x00003d0d
    2c90:	0000bc95 	.word	0x0000bc95
    2c94:	0000bcdd 	.word	0x0000bcdd
    2c98:	00003dc9 	.word	0x00003dc9
    2c9c:	00003de9 	.word	0x00003de9
    2ca0:	20003844 	.word	0x20003844
    2ca4:	00002b55 	.word	0x00002b55
    2ca8:	00002719 	.word	0x00002719
    2cac:	0000cba4 	.word	0x0000cba4

00002cb0 <grid_module_pbf4_reva_hardware_start_transfer>:

volatile uint8_t grid_module_pbf4_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_pbf4_revb_mux =0;
volatile uint8_t grid_module_pbf4_reva_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    2cb0:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    2cb2:	4803      	ldr	r0, [pc, #12]	; (2cc0 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    2cb4:	4c03      	ldr	r4, [pc, #12]	; (2cc4 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    2cb6:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    2cb8:	4803      	ldr	r0, [pc, #12]	; (2cc8 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    2cba:	47a0      	blx	r4
    2cbc:	bd10      	pop	{r4, pc}
    2cbe:	bf00      	nop
    2cc0:	20001044 	.word	0x20001044
    2cc4:	000043cd 	.word	0x000043cd
    2cc8:	20001218 	.word	0x20001218
    2ccc:	00000000 	.word	0x00000000

00002cd0 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    2cd0:	4bb1      	ldr	r3, [pc, #708]	; (2f98 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2cd2:	781b      	ldrb	r3, [r3, #0]
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	f000 810a 	beq.w	2eee <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x21e>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    2cda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2cde:	b083      	sub	sp, #12
	struct grid_ui_model* mod = &grid_ui_state;
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    2ce0:	2300      	movs	r3, #0
    2ce2:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    2ce6:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    2cea:	4bac      	ldr	r3, [pc, #688]	; (2f9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2cec:	781a      	ldrb	r2, [r3, #0]
    2cee:	3208      	adds	r2, #8
    2cf0:	49ab      	ldr	r1, [pc, #684]	; (2fa0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    2cf2:	5c8e      	ldrb	r6, [r1, r2]
    2cf4:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    2cf6:	781a      	ldrb	r2, [r3, #0]
    2cf8:	b2d2      	uxtb	r2, r2
    2cfa:	5c8d      	ldrb	r5, [r1, r2]
    2cfc:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    2cfe:	781a      	ldrb	r2, [r3, #0]
    2d00:	3201      	adds	r2, #1
    2d02:	b2d2      	uxtb	r2, r2
    2d04:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    2d06:	781a      	ldrb	r2, [r3, #0]
    2d08:	f002 0207 	and.w	r2, r2, #7
    2d0c:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    2d0e:	781b      	ldrb	r3, [r3, #0]
    2d10:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2d14:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    2d18:	4ba2      	ldr	r3, [pc, #648]	; (2fa4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2d1a:	bf14      	ite	ne
    2d1c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2d20:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    2d24:	4b9d      	ldr	r3, [pc, #628]	; (2f9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2d26:	781b      	ldrb	r3, [r3, #0]
    2d28:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2d2c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2d30:	4b9c      	ldr	r3, [pc, #624]	; (2fa4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2d32:	bf14      	ite	ne
    2d34:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2d38:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    2d3c:	4b97      	ldr	r3, [pc, #604]	; (2f9c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    2d3e:	781b      	ldrb	r3, [r3, #0]
    2d40:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    2d44:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    2d48:	4b96      	ldr	r3, [pc, #600]	; (2fa4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    2d4a:	bf14      	ite	ne
    2d4c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    2d50:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    2d54:	2302      	movs	r3, #2
    2d56:	f10d 0206 	add.w	r2, sp, #6
    2d5a:	2100      	movs	r1, #0
    2d5c:	4892      	ldr	r0, [pc, #584]	; (2fa8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    2d5e:	4c93      	ldr	r4, [pc, #588]	; (2fac <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    2d60:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    2d62:	2302      	movs	r3, #2
    2d64:	aa01      	add	r2, sp, #4
    2d66:	2100      	movs	r1, #0
    2d68:	4891      	ldr	r0, [pc, #580]	; (2fb0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    2d6a:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    2d6c:	f8df b260 	ldr.w	fp, [pc, #608]	; 2fd0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    2d70:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    2d74:	47d8      	blx	fp
    2d76:	f8df a25c 	ldr.w	sl, [pc, #604]	; 2fd4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    2d7a:	a385      	add	r3, pc, #532	; (adr r3, 2f90 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    2d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
    2d80:	47d0      	blx	sl
    2d82:	f8df 9254 	ldr.w	r9, [pc, #596]	; 2fd8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    2d86:	47c8      	blx	r9
    2d88:	f64f 74ff 	movw	r4, #65535	; 0xffff
    2d8c:	42a0      	cmp	r0, r4
    2d8e:	bf28      	it	cs
    2d90:	4620      	movcs	r0, r4
    2d92:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    2d94:	fa1f f880 	uxth.w	r8, r0
    2d98:	f8ad 8006 	strh.w	r8, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;
    2d9c:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    2da0:	47d8      	blx	fp
    2da2:	a37b      	add	r3, pc, #492	; (adr r3, 2f90 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    2da4:	e9d3 2300 	ldrd	r2, r3, [r3]
    2da8:	47d0      	blx	sl
    2daa:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    2dac:	42a0      	cmp	r0, r4
    2dae:	bf28      	it	cs
    2db0:	4620      	movcs	r0, r4
    2db2:	b280      	uxth	r0, r0
    2db4:	f8ad 0004 	strh.w	r0, [sp, #4]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    2db8:	f1a5 0308 	sub.w	r3, r5, #8
    2dbc:	b2db      	uxtb	r3, r3
    2dbe:	2b01      	cmp	r3, #1
    2dc0:	f240 808d 	bls.w	2ede <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    2dc4:	2e0d      	cmp	r6, #13
    2dc6:	f240 8098 	bls.w	2efa <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22a>
		
		if (adcresult_0>10000){
    2dca:	f242 7310 	movw	r3, #10000	; 0x2710
    2dce:	4598      	cmp	r8, r3
			adcresult_0 = 0;
    2dd0:	bf8c      	ite	hi
    2dd2:	2300      	movhi	r3, #0
		}
		else{
			adcresult_0 = 127;
    2dd4:	237f      	movls	r3, #127	; 0x7f
    2dd6:	f8ad 3006 	strh.w	r3, [sp, #6]
		}
			
		if (adcresult_1>10000){
    2dda:	f242 7310 	movw	r3, #10000	; 0x2710
    2dde:	4298      	cmp	r0, r3
			adcresult_1 = 0;
    2de0:	bf8c      	ite	hi
    2de2:	2300      	movhi	r3, #0
		}
		else{
			adcresult_1 = 127;
    2de4:	237f      	movls	r3, #127	; 0x7f
    2de6:	f8ad 3004 	strh.w	r3, [sp, #4]
		}
		
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_0 != mod->report_ui_array[adc_index_0-4].helper[0]){
    2dea:	f106 5480 	add.w	r4, r6, #268435456	; 0x10000000
    2dee:	3c04      	subs	r4, #4
    2df0:	0124      	lsls	r4, r4, #4
    2df2:	4b70      	ldr	r3, [pc, #448]	; (2fb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2df4:	689b      	ldr	r3, [r3, #8]
    2df6:	4423      	add	r3, r4
    2df8:	68da      	ldr	r2, [r3, #12]
    2dfa:	7812      	ldrb	r2, [r2, #0]
    2dfc:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    2e00:	4291      	cmp	r1, r2
    2e02:	d02f      	beq.n	2e64 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2e04:	2a00      	cmp	r2, #0
    2e06:	bf0c      	ite	eq
    2e08:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2e0c:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[5], 2, command);
    2e10:	6858      	ldr	r0, [r3, #4]
    2e12:	bf0c      	ite	eq
    2e14:	2290      	moveq	r2, #144	; 0x90
    2e16:	2280      	movne	r2, #128	; 0x80
    2e18:	2102      	movs	r1, #2
    2e1a:	3005      	adds	r0, #5
    2e1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 2fcc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    2e20:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[7], 2, adc_index_0);
    2e22:	4f64      	ldr	r7, [pc, #400]	; (2fb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2e24:	68bb      	ldr	r3, [r7, #8]
    2e26:	4423      	add	r3, r4
    2e28:	6858      	ldr	r0, [r3, #4]
    2e2a:	4632      	mov	r2, r6
    2e2c:	2102      	movs	r1, #2
    2e2e:	3007      	adds	r0, #7
    2e30:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[9], 2, velocity);
    2e32:	68bb      	ldr	r3, [r7, #8]
    2e34:	4423      	add	r3, r4
    2e36:	6858      	ldr	r0, [r3, #4]
    2e38:	464a      	mov	r2, r9
    2e3a:	2102      	movs	r1, #2
    2e3c:	3009      	adds	r0, #9
    2e3e:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0-4].payload[21], 2, actuator);
    2e40:	68bb      	ldr	r3, [r7, #8]
    2e42:	4423      	add	r3, r4
    2e44:	6858      	ldr	r0, [r3, #4]
    2e46:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2e4a:	2102      	movs	r1, #2
    2e4c:	3015      	adds	r0, #21
    2e4e:	47c0      	blx	r8
			mod->report_ui_array[adc_index_0-4].helper[0] = velocity;
    2e50:	68bb      	ldr	r3, [r7, #8]
    2e52:	441c      	add	r4, r3
    2e54:	68e3      	ldr	r3, [r4, #12]
    2e56:	f883 9000 	strb.w	r9, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_0-4);
    2e5a:	1f31      	subs	r1, r6, #4
    2e5c:	b2c9      	uxtb	r1, r1
    2e5e:	4638      	mov	r0, r7
    2e60:	4b55      	ldr	r3, [pc, #340]	; (2fb8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2e62:	4798      	blx	r3
		
		//CRITICAL_SECTION_LEAVE()
		
		//CRITICAL_SECTION_ENTER()

		if (adcresult_1 != mod->report_ui_array[adc_index_1-4].helper[0]){
    2e64:	f105 5480 	add.w	r4, r5, #268435456	; 0x10000000
    2e68:	3c04      	subs	r4, #4
    2e6a:	0124      	lsls	r4, r4, #4
    2e6c:	4b51      	ldr	r3, [pc, #324]	; (2fb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2e6e:	689b      	ldr	r3, [r3, #8]
    2e70:	4423      	add	r3, r4
    2e72:	68da      	ldr	r2, [r3, #12]
    2e74:	7812      	ldrb	r2, [r2, #0]
    2e76:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2e7a:	4291      	cmp	r1, r2
    2e7c:	d02f      	beq.n	2ede <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
				velocity = 127;
			}
			else{
				
				command = GRID_MSG_COMMAND_MIDI_NOTEOFF;
				velocity = 0;
    2e7e:	2a00      	cmp	r2, #0
    2e80:	bf0c      	ite	eq
    2e82:	f04f 097f 	moveq.w	r9, #127	; 0x7f
    2e86:	f04f 0900 	movne.w	r9, #0
			}
			
			uint8_t actuator = 2*velocity;
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[5], 2, command);
    2e8a:	6858      	ldr	r0, [r3, #4]
    2e8c:	bf0c      	ite	eq
    2e8e:	2290      	moveq	r2, #144	; 0x90
    2e90:	2280      	movne	r2, #128	; 0x80
    2e92:	2102      	movs	r1, #2
    2e94:	3005      	adds	r0, #5
    2e96:	f8df 8134 	ldr.w	r8, [pc, #308]	; 2fcc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    2e9a:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[7], 2, adc_index_0);
    2e9c:	4f45      	ldr	r7, [pc, #276]	; (2fb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2e9e:	68bb      	ldr	r3, [r7, #8]
    2ea0:	4423      	add	r3, r4
    2ea2:	6858      	ldr	r0, [r3, #4]
    2ea4:	4632      	mov	r2, r6
    2ea6:	2102      	movs	r1, #2
    2ea8:	3007      	adds	r0, #7
    2eaa:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[9], 2, velocity);
    2eac:	68bb      	ldr	r3, [r7, #8]
    2eae:	4423      	add	r3, r4
    2eb0:	6858      	ldr	r0, [r3, #4]
    2eb2:	464a      	mov	r2, r9
    2eb4:	2102      	movs	r1, #2
    2eb6:	3009      	adds	r0, #9
    2eb8:	47c0      	blx	r8
			
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1-4].payload[21], 2, actuator);
    2eba:	68bb      	ldr	r3, [r7, #8]
    2ebc:	4423      	add	r3, r4
    2ebe:	6858      	ldr	r0, [r3, #4]
    2ec0:	ea4f 0249 	mov.w	r2, r9, lsl #1
    2ec4:	2102      	movs	r1, #2
    2ec6:	3015      	adds	r0, #21
    2ec8:	47c0      	blx	r8
			mod->report_ui_array[adc_index_1-4].helper[0] = velocity;
    2eca:	68bb      	ldr	r3, [r7, #8]
    2ecc:	441c      	add	r4, r3
    2ece:	68e3      	ldr	r3, [r4, #12]
    2ed0:	f883 9000 	strb.w	r9, [r3]
			
			grid_report_ui_set_changed_flag(mod, adc_index_1-4);
    2ed4:	1f29      	subs	r1, r5, #4
    2ed6:	b2c9      	uxtb	r1, r1
    2ed8:	4638      	mov	r0, r7
    2eda:	4b37      	ldr	r3, [pc, #220]	; (2fb8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2edc:	4798      	blx	r3
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    2ede:	2200      	movs	r2, #0
    2ee0:	4b2d      	ldr	r3, [pc, #180]	; (2f98 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2ee2:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    2ee4:	4b35      	ldr	r3, [pc, #212]	; (2fbc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    2ee6:	4798      	blx	r3
}
    2ee8:	b003      	add	sp, #12
    2eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_pbf4_reva_hardware_transfer_complete++;
    2eee:	4a2a      	ldr	r2, [pc, #168]	; (2f98 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    2ef0:	7813      	ldrb	r3, [r2, #0]
    2ef2:	3301      	adds	r3, #1
    2ef4:	b2db      	uxtb	r3, r3
    2ef6:	7013      	strb	r3, [r2, #0]
    2ef8:	4770      	bx	lr
		if (adc_index_1 == 0 || adc_index_1 == 1){
    2efa:	2d01      	cmp	r5, #1
    2efc:	d936      	bls.n	2f6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x29c>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    2efe:	b2b9      	uxth	r1, r7
    2f00:	4630      	mov	r0, r6
    2f02:	4c2f      	ldr	r4, [pc, #188]	; (2fc0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    2f04:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    2f06:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2f0a:	4628      	mov	r0, r5
    2f0c:	47a0      	blx	r4
		if (grid_ain_get_changed(adc_index_0)){
    2f0e:	4630      	mov	r0, r6
    2f10:	4b2c      	ldr	r3, [pc, #176]	; (2fc4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    2f12:	4798      	blx	r3
    2f14:	2800      	cmp	r0, #0
    2f16:	d161      	bne.n	2fdc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
		if (grid_ain_get_changed(adc_index_1)){
    2f18:	4628      	mov	r0, r5
    2f1a:	4b2a      	ldr	r3, [pc, #168]	; (2fc4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    2f1c:	4798      	blx	r3
    2f1e:	2800      	cmp	r0, #0
    2f20:	d0dd      	beq.n	2ede <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
			uint8_t value = grid_ain_get_average(adc_index_1, 7);
    2f22:	2107      	movs	r1, #7
    2f24:	4628      	mov	r0, r5
    2f26:	4b28      	ldr	r3, [pc, #160]	; (2fc8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    2f28:	4798      	blx	r3
    2f2a:	4606      	mov	r6, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    2f2c:	ea4f 1805 	mov.w	r8, r5, lsl #4
    2f30:	4c20      	ldr	r4, [pc, #128]	; (2fb4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    2f32:	68a3      	ldr	r3, [r4, #8]
    2f34:	4443      	add	r3, r8
    2f36:	6858      	ldr	r0, [r3, #4]
    2f38:	462a      	mov	r2, r5
    2f3a:	2102      	movs	r1, #2
    2f3c:	3007      	adds	r0, #7
    2f3e:	4f23      	ldr	r7, [pc, #140]	; (2fcc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>)
    2f40:	47b8      	blx	r7
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);
    2f42:	68a3      	ldr	r3, [r4, #8]
    2f44:	4443      	add	r3, r8
    2f46:	6858      	ldr	r0, [r3, #4]
    2f48:	b2f2      	uxtb	r2, r6
    2f4a:	2102      	movs	r1, #2
    2f4c:	3009      	adds	r0, #9
    2f4e:	47b8      	blx	r7
			uint8_t actuator = 2*value;
    2f50:	0072      	lsls	r2, r6, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    2f52:	68a3      	ldr	r3, [r4, #8]
    2f54:	4443      	add	r3, r8
    2f56:	6858      	ldr	r0, [r3, #4]
    2f58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    2f5c:	2102      	movs	r1, #2
    2f5e:	3015      	adds	r0, #21
    2f60:	47b8      	blx	r7
			grid_report_ui_set_changed_flag(mod, adc_index_1);
    2f62:	4629      	mov	r1, r5
    2f64:	4620      	mov	r0, r4
    2f66:	4b14      	ldr	r3, [pc, #80]	; (2fb8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    2f68:	4798      	blx	r3
    2f6a:	e7b8      	b.n	2ede <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x20e>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    2f6c:	b2b9      	uxth	r1, r7
    2f6e:	f64f 78ff 	movw	r8, #65535	; 0xffff
    2f72:	eba8 0101 	sub.w	r1, r8, r1
    2f76:	4630      	mov	r0, r6
    2f78:	4c11      	ldr	r4, [pc, #68]	; (2fc0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    2f7a:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    2f7c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    2f80:	eba8 0101 	sub.w	r1, r8, r1
    2f84:	4628      	mov	r0, r5
    2f86:	47a0      	blx	r4
    2f88:	e7c1      	b.n	2f0e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23e>
    2f8a:	bf00      	nop
    2f8c:	f3af 8000 	nop.w
    2f90:	47ae147b 	.word	0x47ae147b
    2f94:	3ff07ae1 	.word	0x3ff07ae1
    2f98:	200017d4 	.word	0x200017d4
    2f9c:	20003610 	.word	0x20003610
    2fa0:	20000334 	.word	0x20000334
    2fa4:	41008000 	.word	0x41008000
    2fa8:	20001044 	.word	0x20001044
    2fac:	000042ed 	.word	0x000042ed
    2fb0:	20001218 	.word	0x20001218
    2fb4:	20001cf8 	.word	0x20001cf8
    2fb8:	00003eab 	.word	0x00003eab
    2fbc:	00002cb1 	.word	0x00002cb1
    2fc0:	000011e9 	.word	0x000011e9
    2fc4:	000012e5 	.word	0x000012e5
    2fc8:	000012f5 	.word	0x000012f5
    2fcc:	00003879 	.word	0x00003879
    2fd0:	0000b339 	.word	0x0000b339
    2fd4:	0000b405 	.word	0x0000b405
    2fd8:	0000b829 	.word	0x0000b829
			uint8_t value = grid_ain_get_average(adc_index_0, 7);
    2fdc:	2107      	movs	r1, #7
    2fde:	4630      	mov	r0, r6
    2fe0:	4b11      	ldr	r3, [pc, #68]	; (3028 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x358>)
    2fe2:	4798      	blx	r3
    2fe4:	4607      	mov	r7, r0
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    2fe6:	ea4f 1906 	mov.w	r9, r6, lsl #4
    2fea:	4c10      	ldr	r4, [pc, #64]	; (302c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x35c>)
    2fec:	68a3      	ldr	r3, [r4, #8]
    2fee:	444b      	add	r3, r9
    2ff0:	6858      	ldr	r0, [r3, #4]
    2ff2:	4632      	mov	r2, r6
    2ff4:	2102      	movs	r1, #2
    2ff6:	3007      	adds	r0, #7
    2ff8:	f8df 8038 	ldr.w	r8, [pc, #56]	; 3034 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x364>
    2ffc:	47c0      	blx	r8
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);
    2ffe:	68a3      	ldr	r3, [r4, #8]
    3000:	444b      	add	r3, r9
    3002:	6858      	ldr	r0, [r3, #4]
    3004:	b2fa      	uxtb	r2, r7
    3006:	2102      	movs	r1, #2
    3008:	3009      	adds	r0, #9
    300a:	47c0      	blx	r8
			uint8_t actuator = 2*value;
    300c:	007a      	lsls	r2, r7, #1
			grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    300e:	68a3      	ldr	r3, [r4, #8]
    3010:	444b      	add	r3, r9
    3012:	6858      	ldr	r0, [r3, #4]
    3014:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    3018:	2102      	movs	r1, #2
    301a:	3015      	adds	r0, #21
    301c:	47c0      	blx	r8
			grid_report_ui_set_changed_flag(mod, adc_index_0);
    301e:	4631      	mov	r1, r6
    3020:	4620      	mov	r0, r4
    3022:	4b03      	ldr	r3, [pc, #12]	; (3030 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x360>)
    3024:	4798      	blx	r3
    3026:	e777      	b.n	2f18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x248>
    3028:	000012f5 	.word	0x000012f5
    302c:	20001cf8 	.word	0x20001cf8
    3030:	00003eab 	.word	0x00003eab
    3034:	00003879 	.word	0x00003879

00003038 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    3038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    303a:	4f0b      	ldr	r7, [pc, #44]	; (3068 <grid_module_pbf4_reva_hardware_init+0x30>)
    303c:	4c0b      	ldr	r4, [pc, #44]	; (306c <grid_module_pbf4_reva_hardware_init+0x34>)
    303e:	463b      	mov	r3, r7
    3040:	2200      	movs	r2, #0
    3042:	4611      	mov	r1, r2
    3044:	4620      	mov	r0, r4
    3046:	4e0a      	ldr	r6, [pc, #40]	; (3070 <grid_module_pbf4_reva_hardware_init+0x38>)
    3048:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    304a:	4d0a      	ldr	r5, [pc, #40]	; (3074 <grid_module_pbf4_reva_hardware_init+0x3c>)
    304c:	463b      	mov	r3, r7
    304e:	2200      	movs	r2, #0
    3050:	4611      	mov	r1, r2
    3052:	4628      	mov	r0, r5
    3054:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    3056:	2100      	movs	r1, #0
    3058:	4620      	mov	r0, r4
    305a:	4c07      	ldr	r4, [pc, #28]	; (3078 <grid_module_pbf4_reva_hardware_init+0x40>)
    305c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    305e:	2100      	movs	r1, #0
    3060:	4628      	mov	r0, r5
    3062:	47a0      	blx	r4
    3064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3066:	bf00      	nop
    3068:	00002cd1 	.word	0x00002cd1
    306c:	20001044 	.word	0x20001044
    3070:	0000426d 	.word	0x0000426d
    3074:	20001218 	.word	0x20001218
    3078:	0000422d 	.word	0x0000422d

0000307c <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(struct grid_ui_model* mod){
    307c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    3080:	b097      	sub	sp, #92	; 0x5c
    3082:	4681      	mov	r9, r0
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    3084:	2307      	movs	r3, #7
    3086:	220e      	movs	r2, #14
    3088:	2105      	movs	r1, #5
    308a:	2010      	movs	r0, #16
    308c:	4c23      	ldr	r4, [pc, #140]	; (311c <grid_module_pbf4_reva_init+0xa0>)
    308e:	47a0      	blx	r4

	grid_led_init(&grid_led_state, 12);
    3090:	210c      	movs	r1, #12
    3092:	4823      	ldr	r0, [pc, #140]	; (3120 <grid_module_pbf4_reva_init+0xa4>)
    3094:	4b23      	ldr	r3, [pc, #140]	; (3124 <grid_module_pbf4_reva_init+0xa8>)
    3096:	4798      	blx	r3
	
	grid_ui_model_init(mod, 12);
    3098:	210c      	movs	r1, #12
    309a:	4648      	mov	r0, r9
    309c:	4b22      	ldr	r3, [pc, #136]	; (3128 <grid_module_pbf4_reva_init+0xac>)
    309e:	4798      	blx	r3
    30a0:	2500      	movs	r5, #0
			);
			
		}
		else{ // BUTTONS
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    30a2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 3144 <grid_module_pbf4_reva_init+0xc8>
    30a6:	462c      	mov	r4, r5
    30a8:	b2ee      	uxtb	r6, r5
		if (i<8){ // PORENTIOMETERS & FADERS
    30aa:	2e07      	cmp	r6, #7
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    30ac:	f04f 0303 	mov.w	r3, #3
    30b0:	930b      	str	r3, [sp, #44]	; 0x2c
    30b2:	940a      	str	r4, [sp, #40]	; 0x28
    30b4:	9509      	str	r5, [sp, #36]	; 0x24
    30b6:	f04f 0263 	mov.w	r2, #99	; 0x63
    30ba:	9208      	str	r2, [sp, #32]
    30bc:	9407      	str	r4, [sp, #28]
    30be:	9306      	str	r3, [sp, #24]
    30c0:	f04f 0202 	mov.w	r2, #2
    30c4:	9205      	str	r2, [sp, #20]
    30c6:	9304      	str	r3, [sp, #16]
    30c8:	9403      	str	r4, [sp, #12]
    30ca:	9502      	str	r5, [sp, #8]
    30cc:	bf94      	ite	ls
    30ce:	23b0      	movls	r3, #176	; 0xb0
			sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    30d0:	2390      	movhi	r3, #144	; 0x90
    30d2:	9301      	str	r3, [sp, #4]
    30d4:	9400      	str	r4, [sp, #0]
    30d6:	4623      	mov	r3, r4
    30d8:	4641      	mov	r1, r8
    30da:	a80e      	add	r0, sp, #56	; 0x38
    30dc:	4f13      	ldr	r7, [pc, #76]	; (312c <grid_module_pbf4_reva_init+0xb0>)
    30de:	47b8      	blx	r7
			);
			
		}

		
		uint8_t payload_length = strlen(payload_template);
    30e0:	a80e      	add	r0, sp, #56	; 0x38
    30e2:	4b13      	ldr	r3, [pc, #76]	; (3130 <grid_module_pbf4_reva_init+0xb4>)
    30e4:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    30e6:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    30ea:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
			
		grid_report_ui_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    30ee:	2302      	movs	r3, #2
    30f0:	9301      	str	r3, [sp, #4]
    30f2:	ab0d      	add	r3, sp, #52	; 0x34
    30f4:	9300      	str	r3, [sp, #0]
    30f6:	b2c3      	uxtb	r3, r0
    30f8:	aa0e      	add	r2, sp, #56	; 0x38
    30fa:	4631      	mov	r1, r6
    30fc:	4648      	mov	r0, r9
    30fe:	4e0d      	ldr	r6, [pc, #52]	; (3134 <grid_module_pbf4_reva_init+0xb8>)
    3100:	47b0      	blx	r6
    3102:	3501      	adds	r5, #1
	for(uint8_t i=0; i<12; i++){
    3104:	2d0c      	cmp	r5, #12
    3106:	d1cf      	bne.n	30a8 <grid_module_pbf4_reva_init+0x2c>
		
	}
	
	grid_report_sys_init(mod);
    3108:	4648      	mov	r0, r9
    310a:	4b0b      	ldr	r3, [pc, #44]	; (3138 <grid_module_pbf4_reva_init+0xbc>)
    310c:	4798      	blx	r3
		
	grid_module_pbf4_reva_hardware_init();
    310e:	4b0b      	ldr	r3, [pc, #44]	; (313c <grid_module_pbf4_reva_init+0xc0>)
    3110:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    3112:	4b0b      	ldr	r3, [pc, #44]	; (3140 <grid_module_pbf4_reva_init+0xc4>)
    3114:	4798      	blx	r3
	
    3116:	b017      	add	sp, #92	; 0x5c
    3118:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    311c:	0000119d 	.word	0x0000119d
    3120:	20003614 	.word	0x20003614
    3124:	00002289 	.word	0x00002289
    3128:	00003d0d 	.word	0x00003d0d
    312c:	0000bc95 	.word	0x0000bc95
    3130:	0000bcdd 	.word	0x0000bcdd
    3134:	00003dc9 	.word	0x00003dc9
    3138:	00003de9 	.word	0x00003de9
    313c:	00003039 	.word	0x00003039
    3140:	00002cb1 	.word	0x00002cb1
    3144:	0000cb8c 	.word	0x0000cb8c

00003148 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    3148:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    314a:	4803      	ldr	r0, [pc, #12]	; (3158 <grid_module_po16_revb_hardware_start_transfer+0x10>)
    314c:	4c03      	ldr	r4, [pc, #12]	; (315c <grid_module_po16_revb_hardware_start_transfer+0x14>)
    314e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    3150:	4803      	ldr	r0, [pc, #12]	; (3160 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    3152:	47a0      	blx	r4
    3154:	bd10      	pop	{r4, pc}
    3156:	bf00      	nop
    3158:	20001044 	.word	0x20001044
    315c:	000043cd 	.word	0x000043cd
    3160:	20001218 	.word	0x20001218
    3164:	00000000 	.word	0x00000000

00003168 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    3168:	4b75      	ldr	r3, [pc, #468]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    316a:	781b      	ldrb	r3, [r3, #0]
    316c:	2b00      	cmp	r3, #0
    316e:	f000 8085 	beq.w	327c <grid_module_po16_revb_hardware_transfer_complete_cb+0x114>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    3172:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3176:	b082      	sub	sp, #8
	
	struct grid_ui_model* mod = &grid_ui_state;
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    3178:	2300      	movs	r3, #0
    317a:	f8ad 3006 	strh.w	r3, [sp, #6]
	uint16_t adcresult_1 = 0;
    317e:	f8ad 3004 	strh.w	r3, [sp, #4]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    3182:	4b6f      	ldr	r3, [pc, #444]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3184:	785a      	ldrb	r2, [r3, #1]
    3186:	3208      	adds	r2, #8
    3188:	496e      	ldr	r1, [pc, #440]	; (3344 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1dc>)
    318a:	5c8d      	ldrb	r5, [r1, r2]
    318c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    318e:	785a      	ldrb	r2, [r3, #1]
    3190:	b2d2      	uxtb	r2, r2
    3192:	5c8c      	ldrb	r4, [r1, r2]
    3194:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    3196:	785a      	ldrb	r2, [r3, #1]
    3198:	3201      	adds	r2, #1
    319a:	b2d2      	uxtb	r2, r2
    319c:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    319e:	785a      	ldrb	r2, [r3, #1]
    31a0:	f002 0207 	and.w	r2, r2, #7
    31a4:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    31a6:	785b      	ldrb	r3, [r3, #1]
    31a8:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    31ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    31b0:	4b65      	ldr	r3, [pc, #404]	; (3348 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    31b2:	bf14      	ite	ne
    31b4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    31b8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    31bc:	4b60      	ldr	r3, [pc, #384]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    31be:	785b      	ldrb	r3, [r3, #1]
    31c0:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    31c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    31c8:	4b5f      	ldr	r3, [pc, #380]	; (3348 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    31ca:	bf14      	ite	ne
    31cc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    31d0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    31d4:	4b5a      	ldr	r3, [pc, #360]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    31d6:	785b      	ldrb	r3, [r3, #1]
    31d8:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    31dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    31e0:	4b59      	ldr	r3, [pc, #356]	; (3348 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e0>)
    31e2:	bf14      	ite	ne
    31e4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    31e8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    31ec:	2302      	movs	r3, #2
    31ee:	f10d 0206 	add.w	r2, sp, #6
    31f2:	2100      	movs	r1, #0
    31f4:	4855      	ldr	r0, [pc, #340]	; (334c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e4>)
    31f6:	4e56      	ldr	r6, [pc, #344]	; (3350 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1e8>)
    31f8:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    31fa:	2302      	movs	r3, #2
    31fc:	aa01      	add	r2, sp, #4
    31fe:	2100      	movs	r1, #0
    3200:	4854      	ldr	r0, [pc, #336]	; (3354 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1ec>)
    3202:	47b0      	blx	r6
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    3204:	f8df a168 	ldr.w	sl, [pc, #360]	; 3370 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>
    3208:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    320c:	47d0      	blx	sl
    320e:	f8df 9164 	ldr.w	r9, [pc, #356]	; 3374 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>
    3212:	a349      	add	r3, pc, #292	; (adr r3, 3338 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    3214:	e9d3 2300 	ldrd	r2, r3, [r3]
    3218:	47c8      	blx	r9
    321a:	f8df 815c 	ldr.w	r8, [pc, #348]	; 3378 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>
    321e:	47c0      	blx	r8
    3220:	f64f 76ff 	movw	r6, #65535	; 0xffff
    3224:	42b0      	cmp	r0, r6
    3226:	bf28      	it	cs
    3228:	4630      	movcs	r0, r6
    322a:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    322c:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	uint32_t input_1 = adcresult_1*1.03;	
    3230:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    3234:	47d0      	blx	sl
    3236:	a340      	add	r3, pc, #256	; (adr r3, 3338 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d0>)
    3238:	e9d3 2300 	ldrd	r2, r3, [r3]
    323c:	47c8      	blx	r9
    323e:	47c0      	blx	r8
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    3240:	42b0      	cmp	r0, r6
    3242:	bf28      	it	cs
    3244:	4630      	movcs	r0, r6
    3246:	f8ad 0004 	strh.w	r0, [sp, #4]


	grid_ain_add_sample(adc_index_0, adcresult_0);
    324a:	b2b9      	uxth	r1, r7
    324c:	4628      	mov	r0, r5
    324e:	4e42      	ldr	r6, [pc, #264]	; (3358 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f0>)
    3250:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    3252:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    3256:	4620      	mov	r0, r4
    3258:	47b0      	blx	r6

	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_0)){
    325a:	4628      	mov	r0, r5
    325c:	4b3f      	ldr	r3, [pc, #252]	; (335c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    325e:	4798      	blx	r3
    3260:	b990      	cbnz	r0, 3288 <grid_module_po16_revb_hardware_transfer_complete_cb+0x120>
	//CRITICAL_SECTION_LEAVE()
	
	
	//CRITICAL_SECTION_ENTER()

	if (grid_ain_get_changed(adc_index_1)){
    3262:	4620      	mov	r0, r4
    3264:	4b3d      	ldr	r3, [pc, #244]	; (335c <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f4>)
    3266:	4798      	blx	r3
    3268:	2800      	cmp	r0, #0
    326a:	d139      	bne.n	32e0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x178>
	}
	
	//CRITICAL_SECTION_LEAVE()
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    326c:	2200      	movs	r2, #0
    326e:	4b34      	ldr	r3, [pc, #208]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    3270:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    3272:	4b3b      	ldr	r3, [pc, #236]	; (3360 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    3274:	4798      	blx	r3
}
    3276:	b002      	add	sp, #8
    3278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    327c:	4a30      	ldr	r2, [pc, #192]	; (3340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1d8>)
    327e:	7813      	ldrb	r3, [r2, #0]
    3280:	3301      	adds	r3, #1
    3282:	b2db      	uxtb	r3, r3
    3284:	7013      	strb	r3, [r2, #0]
    3286:	4770      	bx	lr
		uint8_t value = grid_ain_get_average(adc_index_0, 7);	
    3288:	2107      	movs	r1, #7
    328a:	4628      	mov	r0, r5
    328c:	4b35      	ldr	r3, [pc, #212]	; (3364 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    328e:	4798      	blx	r3
    3290:	fa5f f880 	uxtb.w	r8, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[7], 2, adc_index_0);
    3294:	012f      	lsls	r7, r5, #4
    3296:	4e34      	ldr	r6, [pc, #208]	; (3368 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    3298:	68b3      	ldr	r3, [r6, #8]
    329a:	443b      	add	r3, r7
    329c:	6858      	ldr	r0, [r3, #4]
    329e:	462a      	mov	r2, r5
    32a0:	2102      	movs	r1, #2
    32a2:	3007      	adds	r0, #7
    32a4:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 337c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    32a8:	47c8      	blx	r9
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[9], 2, value);	
    32aa:	68b3      	ldr	r3, [r6, #8]
    32ac:	443b      	add	r3, r7
    32ae:	6858      	ldr	r0, [r3, #4]
    32b0:	4642      	mov	r2, r8
    32b2:	2102      	movs	r1, #2
    32b4:	3009      	adds	r0, #9
    32b6:	47c8      	blx	r9
		uint8_t actuator = 2*value;
    32b8:	ea4f 0248 	mov.w	r2, r8, lsl #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_0].payload[21], 2, actuator);
    32bc:	68b3      	ldr	r3, [r6, #8]
    32be:	443b      	add	r3, r7
    32c0:	6858      	ldr	r0, [r3, #4]
    32c2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    32c6:	2102      	movs	r1, #2
    32c8:	3015      	adds	r0, #21
    32ca:	47c8      	blx	r9
		mod->report_ui_array[adc_index_0].helper[0] = value;
    32cc:	68b3      	ldr	r3, [r6, #8]
    32ce:	441f      	add	r7, r3
    32d0:	68fb      	ldr	r3, [r7, #12]
    32d2:	f883 8000 	strb.w	r8, [r3]
		grid_report_ui_set_changed_flag(mod, adc_index_0);
    32d6:	4629      	mov	r1, r5
    32d8:	4630      	mov	r0, r6
    32da:	4b24      	ldr	r3, [pc, #144]	; (336c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    32dc:	4798      	blx	r3
    32de:	e7c0      	b.n	3262 <grid_module_po16_revb_hardware_transfer_complete_cb+0xfa>
		uint8_t value = grid_ain_get_average(adc_index_1, 7);
    32e0:	2107      	movs	r1, #7
    32e2:	4620      	mov	r0, r4
    32e4:	4b1f      	ldr	r3, [pc, #124]	; (3364 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1fc>)
    32e6:	4798      	blx	r3
    32e8:	b2c7      	uxtb	r7, r0
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[7], 2, adc_index_1);
    32ea:	0126      	lsls	r6, r4, #4
    32ec:	4d1e      	ldr	r5, [pc, #120]	; (3368 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    32ee:	68ab      	ldr	r3, [r5, #8]
    32f0:	4433      	add	r3, r6
    32f2:	6858      	ldr	r0, [r3, #4]
    32f4:	4622      	mov	r2, r4
    32f6:	2102      	movs	r1, #2
    32f8:	3007      	adds	r0, #7
    32fa:	f8df 8080 	ldr.w	r8, [pc, #128]	; 337c <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>
    32fe:	47c0      	blx	r8
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[9], 2, value);		
    3300:	68ab      	ldr	r3, [r5, #8]
    3302:	4433      	add	r3, r6
    3304:	6858      	ldr	r0, [r3, #4]
    3306:	463a      	mov	r2, r7
    3308:	2102      	movs	r1, #2
    330a:	3009      	adds	r0, #9
    330c:	47c0      	blx	r8
		uint8_t actuator = 2*value;
    330e:	007a      	lsls	r2, r7, #1
		grid_sys_write_hex_string_value(&mod->report_ui_array[adc_index_1].payload[21], 2, actuator);
    3310:	68ab      	ldr	r3, [r5, #8]
    3312:	4433      	add	r3, r6
    3314:	6858      	ldr	r0, [r3, #4]
    3316:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    331a:	2102      	movs	r1, #2
    331c:	3015      	adds	r0, #21
    331e:	47c0      	blx	r8
		mod->report_ui_array[adc_index_1].helper[0] = value;
    3320:	68ab      	ldr	r3, [r5, #8]
    3322:	441e      	add	r6, r3
    3324:	68f3      	ldr	r3, [r6, #12]
    3326:	701f      	strb	r7, [r3, #0]
		grid_report_ui_set_changed_flag(mod, adc_index_1);
    3328:	4621      	mov	r1, r4
    332a:	4628      	mov	r0, r5
    332c:	4b0f      	ldr	r3, [pc, #60]	; (336c <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    332e:	4798      	blx	r3
    3330:	e79c      	b.n	326c <grid_module_po16_revb_hardware_transfer_complete_cb+0x104>
    3332:	bf00      	nop
    3334:	f3af 8000 	nop.w
    3338:	47ae147b 	.word	0x47ae147b
    333c:	3ff07ae1 	.word	0x3ff07ae1
    3340:	20000646 	.word	0x20000646
    3344:	20000344 	.word	0x20000344
    3348:	41008000 	.word	0x41008000
    334c:	20001044 	.word	0x20001044
    3350:	000042ed 	.word	0x000042ed
    3354:	20001218 	.word	0x20001218
    3358:	000011e9 	.word	0x000011e9
    335c:	000012e5 	.word	0x000012e5
    3360:	00003149 	.word	0x00003149
    3364:	000012f5 	.word	0x000012f5
    3368:	20001cf8 	.word	0x20001cf8
    336c:	00003eab 	.word	0x00003eab
    3370:	0000b339 	.word	0x0000b339
    3374:	0000b405 	.word	0x0000b405
    3378:	0000b829 	.word	0x0000b829
    337c:	00003879 	.word	0x00003879

00003380 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    3380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    3382:	4f0b      	ldr	r7, [pc, #44]	; (33b0 <grid_module_po16_revb_hardware_init+0x30>)
    3384:	4c0b      	ldr	r4, [pc, #44]	; (33b4 <grid_module_po16_revb_hardware_init+0x34>)
    3386:	463b      	mov	r3, r7
    3388:	2200      	movs	r2, #0
    338a:	4611      	mov	r1, r2
    338c:	4620      	mov	r0, r4
    338e:	4e0a      	ldr	r6, [pc, #40]	; (33b8 <grid_module_po16_revb_hardware_init+0x38>)
    3390:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    3392:	4d0a      	ldr	r5, [pc, #40]	; (33bc <grid_module_po16_revb_hardware_init+0x3c>)
    3394:	463b      	mov	r3, r7
    3396:	2200      	movs	r2, #0
    3398:	4611      	mov	r1, r2
    339a:	4628      	mov	r0, r5
    339c:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    339e:	2100      	movs	r1, #0
    33a0:	4620      	mov	r0, r4
    33a2:	4c07      	ldr	r4, [pc, #28]	; (33c0 <grid_module_po16_revb_hardware_init+0x40>)
    33a4:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    33a6:	2100      	movs	r1, #0
    33a8:	4628      	mov	r0, r5
    33aa:	47a0      	blx	r4
    33ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    33ae:	bf00      	nop
    33b0:	00003169 	.word	0x00003169
    33b4:	20001044 	.word	0x20001044
    33b8:	0000426d 	.word	0x0000426d
    33bc:	20001218 	.word	0x20001218
    33c0:	0000422d 	.word	0x0000422d

000033c4 <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(struct grid_ui_model* mod){
    33c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    33c8:	b096      	sub	sp, #88	; 0x58
    33ca:	4680      	mov	r8, r0
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    33cc:	2307      	movs	r3, #7
    33ce:	220e      	movs	r2, #14
    33d0:	2105      	movs	r1, #5
    33d2:	2010      	movs	r0, #16
    33d4:	4c20      	ldr	r4, [pc, #128]	; (3458 <grid_module_po16_revb_init+0x94>)
    33d6:	47a0      	blx	r4
	grid_led_init(&grid_led_state, 16);
    33d8:	2110      	movs	r1, #16
    33da:	4820      	ldr	r0, [pc, #128]	; (345c <grid_module_po16_revb_init+0x98>)
    33dc:	4b20      	ldr	r3, [pc, #128]	; (3460 <grid_module_po16_revb_init+0x9c>)
    33de:	4798      	blx	r3
	
	grid_ui_model_init(mod, 16);
    33e0:	2110      	movs	r1, #16
    33e2:	4640      	mov	r0, r8
    33e4:	4b1f      	ldr	r3, [pc, #124]	; (3464 <grid_module_po16_revb_init+0xa0>)
    33e6:	4798      	blx	r3
    33e8:	2500      	movs	r5, #0
	for(uint8_t i=0; i<16; i++){
		
		uint8_t payload_template[30];
		

		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    33ea:	f8df a090 	ldr.w	sl, [pc, #144]	; 347c <grid_module_po16_revb_init+0xb8>
    33ee:	f8df 9090 	ldr.w	r9, [pc, #144]	; 3480 <grid_module_po16_revb_init+0xbc>
		);
			
		

		
		uint8_t payload_length = strlen(payload_template);
    33f2:	4f1d      	ldr	r7, [pc, #116]	; (3468 <grid_module_po16_revb_init+0xa4>)
		sprintf(payload_template, "%c%02x%02x%02x%02x%02x%c%c%02x%02x%02x%02x%02x%c",
    33f4:	2303      	movs	r3, #3
    33f6:	930b      	str	r3, [sp, #44]	; 0x2c
    33f8:	2400      	movs	r4, #0
    33fa:	940a      	str	r4, [sp, #40]	; 0x28
    33fc:	9509      	str	r5, [sp, #36]	; 0x24
    33fe:	2263      	movs	r2, #99	; 0x63
    3400:	9208      	str	r2, [sp, #32]
    3402:	9407      	str	r4, [sp, #28]
    3404:	9306      	str	r3, [sp, #24]
    3406:	2602      	movs	r6, #2
    3408:	9605      	str	r6, [sp, #20]
    340a:	9304      	str	r3, [sp, #16]
    340c:	9403      	str	r4, [sp, #12]
    340e:	9502      	str	r5, [sp, #8]
    3410:	23b0      	movs	r3, #176	; 0xb0
    3412:	9301      	str	r3, [sp, #4]
    3414:	9400      	str	r4, [sp, #0]
    3416:	4623      	mov	r3, r4
    3418:	4632      	mov	r2, r6
    341a:	4651      	mov	r1, sl
    341c:	a80e      	add	r0, sp, #56	; 0x38
    341e:	47c8      	blx	r9
		uint8_t payload_length = strlen(payload_template);
    3420:	a80e      	add	r0, sp, #56	; 0x38
    3422:	47b8      	blx	r7

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3424:	f88d 4034 	strb.w	r4, [sp, #52]	; 0x34
		helper_template[1] = 0;
    3428:	f88d 4035 	strb.w	r4, [sp, #53]	; 0x35
		
		uint8_t helper_length = 2;
		
		grid_report_ui_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    342c:	9601      	str	r6, [sp, #4]
    342e:	ab0d      	add	r3, sp, #52	; 0x34
    3430:	9300      	str	r3, [sp, #0]
    3432:	b2c3      	uxtb	r3, r0
    3434:	aa0e      	add	r2, sp, #56	; 0x38
    3436:	b2e9      	uxtb	r1, r5
    3438:	4640      	mov	r0, r8
    343a:	4c0c      	ldr	r4, [pc, #48]	; (346c <grid_module_po16_revb_init+0xa8>)
    343c:	47a0      	blx	r4
    343e:	3501      	adds	r5, #1
	for(uint8_t i=0; i<16; i++){
    3440:	2d10      	cmp	r5, #16
    3442:	d1d7      	bne.n	33f4 <grid_module_po16_revb_init+0x30>
		
	}
	
	grid_report_sys_init(mod);
    3444:	4640      	mov	r0, r8
    3446:	4b0a      	ldr	r3, [pc, #40]	; (3470 <grid_module_po16_revb_init+0xac>)
    3448:	4798      	blx	r3
		
	

	
	grid_module_po16_revb_hardware_init();
    344a:	4b0a      	ldr	r3, [pc, #40]	; (3474 <grid_module_po16_revb_init+0xb0>)
    344c:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    344e:	4b0a      	ldr	r3, [pc, #40]	; (3478 <grid_module_po16_revb_init+0xb4>)
    3450:	4798      	blx	r3
	
    3452:	b016      	add	sp, #88	; 0x58
    3454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3458:	0000119d 	.word	0x0000119d
    345c:	20003614 	.word	0x20003614
    3460:	00002289 	.word	0x00002289
    3464:	00003d0d 	.word	0x00003d0d
    3468:	0000bcdd 	.word	0x0000bcdd
    346c:	00003dc9 	.word	0x00003dc9
    3470:	00003de9 	.word	0x00003de9
    3474:	00003381 	.word	0x00003381
    3478:	00003149 	.word	0x00003149
    347c:	0000cb8c 	.word	0x0000cb8c
    3480:	0000bc95 	.word	0x0000bc95

00003484 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    3484:	8982      	ldrh	r2, [r0, #12]
    3486:	b142      	cbz	r2, 349a <tx_cb_USART_GRID+0x16>
    3488:	f100 0327 	add.w	r3, r0, #39	; 0x27
    348c:	3227      	adds	r2, #39	; 0x27
    348e:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    3490:	2100      	movs	r1, #0
    3492:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    3496:	4293      	cmp	r3, r2
    3498:	d1fb      	bne.n	3492 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    349a:	2300      	movs	r3, #0
    349c:	8183      	strh	r3, [r0, #12]
    349e:	4770      	bx	lr

000034a0 <tx_cb_USART_GRID_W>:
{
    34a0:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    34a2:	4802      	ldr	r0, [pc, #8]	; (34ac <tx_cb_USART_GRID_W+0xc>)
    34a4:	4b02      	ldr	r3, [pc, #8]	; (34b0 <tx_cb_USART_GRID_W+0x10>)
    34a6:	4798      	blx	r3
    34a8:	bd08      	pop	{r3, pc}
    34aa:	bf00      	nop
    34ac:	200021b8 	.word	0x200021b8
    34b0:	00003485 	.word	0x00003485

000034b4 <tx_cb_USART_GRID_S>:
{
    34b4:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    34b6:	4802      	ldr	r0, [pc, #8]	; (34c0 <tx_cb_USART_GRID_S+0xc>)
    34b8:	4b02      	ldr	r3, [pc, #8]	; (34c4 <tx_cb_USART_GRID_S+0x10>)
    34ba:	4798      	blx	r3
    34bc:	bd08      	pop	{r3, pc}
    34be:	bf00      	nop
    34c0:	200026dc 	.word	0x200026dc
    34c4:	00003485 	.word	0x00003485

000034c8 <tx_cb_USART_GRID_E>:
{
    34c8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    34ca:	4802      	ldr	r0, [pc, #8]	; (34d4 <tx_cb_USART_GRID_E+0xc>)
    34cc:	4b02      	ldr	r3, [pc, #8]	; (34d8 <tx_cb_USART_GRID_E+0x10>)
    34ce:	4798      	blx	r3
    34d0:	bd08      	pop	{r3, pc}
    34d2:	bf00      	nop
    34d4:	20003100 	.word	0x20003100
    34d8:	00003485 	.word	0x00003485

000034dc <tx_cb_USART_GRID_N>:
{
    34dc:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    34de:	4802      	ldr	r0, [pc, #8]	; (34e8 <tx_cb_USART_GRID_N+0xc>)
    34e0:	4b02      	ldr	r3, [pc, #8]	; (34ec <tx_cb_USART_GRID_N+0x10>)
    34e2:	4798      	blx	r3
    34e4:	bd08      	pop	{r3, pc}
    34e6:	bf00      	nop
    34e8:	20001298 	.word	0x20001298
    34ec:	00003485 	.word	0x00003485

000034f0 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    34f0:	b508      	push	{r3, lr}
    34f2:	7a83      	ldrb	r3, [r0, #10]
    34f4:	011b      	lsls	r3, r3, #4
    34f6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    34fa:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    34fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    3500:	f022 0202 	bic.w	r2, r2, #2
    3504:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    3506:	2100      	movs	r1, #0
    3508:	7a80      	ldrb	r0, [r0, #10]
    350a:	4b01      	ldr	r3, [pc, #4]	; (3510 <grid_sys_port_reset_dma+0x20>)
    350c:	4798      	blx	r3
    350e:	bd08      	pop	{r3, pc}
    3510:	00005fe9 	.word	0x00005fe9

00003514 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    3514:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3516:	4802      	ldr	r0, [pc, #8]	; (3520 <dma_transfer_complete_w_cb+0xc>)
    3518:	4b02      	ldr	r3, [pc, #8]	; (3524 <dma_transfer_complete_w_cb+0x10>)
    351a:	4798      	blx	r3
    351c:	bd08      	pop	{r3, pc}
    351e:	bf00      	nop
    3520:	200021b8 	.word	0x200021b8
    3524:	000034f1 	.word	0x000034f1

00003528 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    3528:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    352a:	4802      	ldr	r0, [pc, #8]	; (3534 <dma_transfer_complete_s_cb+0xc>)
    352c:	4b02      	ldr	r3, [pc, #8]	; (3538 <dma_transfer_complete_s_cb+0x10>)
    352e:	4798      	blx	r3
    3530:	bd08      	pop	{r3, pc}
    3532:	bf00      	nop
    3534:	200026dc 	.word	0x200026dc
    3538:	000034f1 	.word	0x000034f1

0000353c <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    353c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    353e:	4802      	ldr	r0, [pc, #8]	; (3548 <dma_transfer_complete_e_cb+0xc>)
    3540:	4b02      	ldr	r3, [pc, #8]	; (354c <dma_transfer_complete_e_cb+0x10>)
    3542:	4798      	blx	r3
    3544:	bd08      	pop	{r3, pc}
    3546:	bf00      	nop
    3548:	20003100 	.word	0x20003100
    354c:	000034f1 	.word	0x000034f1

00003550 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    3550:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    3552:	4802      	ldr	r0, [pc, #8]	; (355c <dma_transfer_complete_n_cb+0xc>)
    3554:	4b02      	ldr	r3, [pc, #8]	; (3560 <dma_transfer_complete_n_cb+0x10>)
    3556:	4798      	blx	r3
    3558:	bd08      	pop	{r3, pc}
    355a:	bf00      	nop
    355c:	20001298 	.word	0x20001298
    3560:	000034f1 	.word	0x000034f1

00003564 <grid_sys_uart_init>:

}

void grid_sys_uart_init(){
    3564:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3568:	4b2f      	ldr	r3, [pc, #188]	; (3628 <grid_sys_uart_init+0xc4>)
    356a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    356e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    3572:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    3576:	f042 0204 	orr.w	r2, r2, #4
    357a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    357e:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    3582:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    3586:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    358a:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    358e:	f042 0204 	orr.w	r2, r2, #4
    3592:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3596:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    359a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    359e:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    35a2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    35a6:	f042 0204 	orr.w	r2, r2, #4
    35aa:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    35ae:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    35b2:	f44f 7100 	mov.w	r1, #512	; 0x200
    35b6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    35ba:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    35be:	f042 0204 	orr.w	r2, r2, #4
    35c2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    35c6:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	


	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    35ca:	f8df 8098 	ldr.w	r8, [pc, #152]	; 3664 <grid_sys_uart_init+0x100>
    35ce:	4a17      	ldr	r2, [pc, #92]	; (362c <grid_sys_uart_init+0xc8>)
    35d0:	2101      	movs	r1, #1
    35d2:	4640      	mov	r0, r8
    35d4:	4c16      	ldr	r4, [pc, #88]	; (3630 <grid_sys_uart_init+0xcc>)
    35d6:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    35d8:	4f16      	ldr	r7, [pc, #88]	; (3634 <grid_sys_uart_init+0xd0>)
    35da:	4a17      	ldr	r2, [pc, #92]	; (3638 <grid_sys_uart_init+0xd4>)
    35dc:	2101      	movs	r1, #1
    35de:	4638      	mov	r0, r7
    35e0:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    35e2:	4e16      	ldr	r6, [pc, #88]	; (363c <grid_sys_uart_init+0xd8>)
    35e4:	4a16      	ldr	r2, [pc, #88]	; (3640 <grid_sys_uart_init+0xdc>)
    35e6:	2101      	movs	r1, #1
    35e8:	4630      	mov	r0, r6
    35ea:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    35ec:	4d15      	ldr	r5, [pc, #84]	; (3644 <grid_sys_uart_init+0xe0>)
    35ee:	4a16      	ldr	r2, [pc, #88]	; (3648 <grid_sys_uart_init+0xe4>)
    35f0:	2101      	movs	r1, #1
    35f2:	4628      	mov	r0, r5
    35f4:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_NORTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_N);
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);
	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    35f6:	4915      	ldr	r1, [pc, #84]	; (364c <grid_sys_uart_init+0xe8>)
    35f8:	4640      	mov	r0, r8
    35fa:	4c15      	ldr	r4, [pc, #84]	; (3650 <grid_sys_uart_init+0xec>)
    35fc:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    35fe:	4915      	ldr	r1, [pc, #84]	; (3654 <grid_sys_uart_init+0xf0>)
    3600:	4638      	mov	r0, r7
    3602:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    3604:	4914      	ldr	r1, [pc, #80]	; (3658 <grid_sys_uart_init+0xf4>)
    3606:	4630      	mov	r0, r6
    3608:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    360a:	4914      	ldr	r1, [pc, #80]	; (365c <grid_sys_uart_init+0xf8>)
    360c:	4628      	mov	r0, r5
    360e:	47a0      	blx	r4
	
	usart_async_enable(&USART_NORTH);
    3610:	4640      	mov	r0, r8
    3612:	4c13      	ldr	r4, [pc, #76]	; (3660 <grid_sys_uart_init+0xfc>)
    3614:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    3616:	4638      	mov	r0, r7
    3618:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    361a:	4630      	mov	r0, r6
    361c:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    361e:	4628      	mov	r0, r5
    3620:	47a0      	blx	r4
    3622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3626:	bf00      	nop
    3628:	41008000 	.word	0x41008000
    362c:	000034dd 	.word	0x000034dd
    3630:	00005025 	.word	0x00005025
    3634:	20001070 	.word	0x20001070
    3638:	000034c9 	.word	0x000034c9
    363c:	200011c8 	.word	0x200011c8
    3640:	000034b5 	.word	0x000034b5
    3644:	20001178 	.word	0x20001178
    3648:	000034a1 	.word	0x000034a1
    364c:	20001d04 	.word	0x20001d04
    3650:	00004ffd 	.word	0x00004ffd
    3654:	200026c8 	.word	0x200026c8
    3658:	20002bec 	.word	0x20002bec
    365c:	2000363c 	.word	0x2000363c
    3660:	00004fd1 	.word	0x00004fd1
    3664:	200010c4 	.word	0x200010c4

00003668 <grid_sys_dma_rx_init_one>:



}

void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    3668:	b5f0      	push	{r4, r5, r6, r7, lr}
    366a:	b083      	sub	sp, #12
    366c:	4605      	mov	r5, r0
    366e:	460f      	mov	r7, r1
    3670:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    3672:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    3674:	6843      	ldr	r3, [r0, #4]
    3676:	6a19      	ldr	r1, [r3, #32]
    3678:	3128      	adds	r1, #40	; 0x28
    367a:	4620      	mov	r0, r4
    367c:	4b0d      	ldr	r3, [pc, #52]	; (36b4 <grid_sys_dma_rx_init_one+0x4c>)
    367e:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    3680:	f505 7120 	add.w	r1, r5, #640	; 0x280
    3684:	4620      	mov	r0, r4
    3686:	4b0c      	ldr	r3, [pc, #48]	; (36b8 <grid_sys_dma_rx_init_one+0x50>)
    3688:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    368a:	4639      	mov	r1, r7
    368c:	4620      	mov	r0, r4
    368e:	4b0b      	ldr	r3, [pc, #44]	; (36bc <grid_sys_dma_rx_init_one+0x54>)
    3690:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    3692:	4621      	mov	r1, r4
    3694:	a801      	add	r0, sp, #4
    3696:	4b0a      	ldr	r3, [pc, #40]	; (36c0 <grid_sys_dma_rx_init_one+0x58>)
    3698:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    369a:	9b01      	ldr	r3, [sp, #4]
    369c:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    369e:	2201      	movs	r2, #1
    36a0:	2100      	movs	r1, #0
    36a2:	4620      	mov	r0, r4
    36a4:	4b07      	ldr	r3, [pc, #28]	; (36c4 <grid_sys_dma_rx_init_one+0x5c>)
    36a6:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    36a8:	2100      	movs	r1, #0
    36aa:	4620      	mov	r0, r4
    36ac:	4b06      	ldr	r3, [pc, #24]	; (36c8 <grid_sys_dma_rx_init_one+0x60>)
    36ae:	4798      	blx	r3
	

}
    36b0:	b003      	add	sp, #12
    36b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b4:	00005f65 	.word	0x00005f65
    36b8:	00005f55 	.word	0x00005f55
    36bc:	00005f91 	.word	0x00005f91
    36c0:	00006029 	.word	0x00006029
    36c4:	00005f01 	.word	0x00005f01
    36c8:	00005fe9 	.word	0x00005fe9

000036cc <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    36cc:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    36ce:	4a10      	ldr	r2, [pc, #64]	; (3710 <grid_sys_dma_rx_init+0x44>)
    36d0:	f44f 7116 	mov.w	r1, #600	; 0x258
    36d4:	480f      	ldr	r0, [pc, #60]	; (3714 <grid_sys_dma_rx_init+0x48>)
    36d6:	4c10      	ldr	r4, [pc, #64]	; (3718 <grid_sys_dma_rx_init+0x4c>)
    36d8:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    36da:	4a10      	ldr	r2, [pc, #64]	; (371c <grid_sys_dma_rx_init+0x50>)
    36dc:	f44f 7116 	mov.w	r1, #600	; 0x258
    36e0:	480f      	ldr	r0, [pc, #60]	; (3720 <grid_sys_dma_rx_init+0x54>)
    36e2:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    36e4:	4a0f      	ldr	r2, [pc, #60]	; (3724 <grid_sys_dma_rx_init+0x58>)
    36e6:	f44f 7116 	mov.w	r1, #600	; 0x258
    36ea:	480f      	ldr	r0, [pc, #60]	; (3728 <grid_sys_dma_rx_init+0x5c>)
    36ec:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    36ee:	4a0f      	ldr	r2, [pc, #60]	; (372c <grid_sys_dma_rx_init+0x60>)
    36f0:	f44f 7116 	mov.w	r1, #600	; 0x258
    36f4:	480e      	ldr	r0, [pc, #56]	; (3730 <grid_sys_dma_rx_init+0x64>)
    36f6:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    36f8:	4b0e      	ldr	r3, [pc, #56]	; (3734 <grid_sys_dma_rx_init+0x68>)
    36fa:	2200      	movs	r2, #0
    36fc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    3700:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    3704:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    3708:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    370c:	bd10      	pop	{r4, pc}
    370e:	bf00      	nop
    3710:	00003551 	.word	0x00003551
    3714:	20001298 	.word	0x20001298
    3718:	00003669 	.word	0x00003669
    371c:	0000353d 	.word	0x0000353d
    3720:	20003100 	.word	0x20003100
    3724:	00003529 	.word	0x00003529
    3728:	200026dc 	.word	0x200026dc
    372c:	00003515 	.word	0x00003515
    3730:	200021b8 	.word	0x200021b8
    3734:	e000e100 	.word	0xe000e100

00003738 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    3738:	b510      	push	{r4, lr}
	
	mod->bank_select = 0;
    373a:	2200      	movs	r2, #0
    373c:	7242      	strb	r2, [r0, #9]
	
	mod->bank_color_r[0] = 200;
    373e:	23c8      	movs	r3, #200	; 0xc8
    3740:	7283      	strb	r3, [r0, #10]
	mod->bank_color_g[0] = 100;
    3742:	2164      	movs	r1, #100	; 0x64
    3744:	7381      	strb	r1, [r0, #14]
	mod->bank_color_b[0] = 0;
    3746:	7482      	strb	r2, [r0, #18]
	
	mod->bank_color_r[1] = 0;
    3748:	72c2      	strb	r2, [r0, #11]
	mod->bank_color_g[1] = 100;
    374a:	73c1      	strb	r1, [r0, #15]
	mod->bank_color_b[1] = 200;
    374c:	74c3      	strb	r3, [r0, #19]
	
	mod->bank_color_r[2] = 50;
    374e:	2432      	movs	r4, #50	; 0x32
    3750:	7304      	strb	r4, [r0, #12]
	mod->bank_color_g[2] = 200;
    3752:	7403      	strb	r3, [r0, #16]
	mod->bank_color_b[2] = 50;
    3754:	7504      	strb	r4, [r0, #20]
	
	mod->bank_color_r[3] = 100;
    3756:	7341      	strb	r1, [r0, #13]
	mod->bank_color_g[3] = 0;
    3758:	7442      	strb	r2, [r0, #17]
	mod->bank_color_b[3] = 200;
    375a:	7543      	strb	r3, [r0, #21]
	
	
	grid_port_init_all();
    375c:	4b03      	ldr	r3, [pc, #12]	; (376c <grid_sys_init+0x34>)
    375e:	4798      	blx	r3
	
	grid_sys_uart_init();
    3760:	4b03      	ldr	r3, [pc, #12]	; (3770 <grid_sys_init+0x38>)
    3762:	4798      	blx	r3
	grid_sys_dma_rx_init();
    3764:	4b03      	ldr	r3, [pc, #12]	; (3774 <grid_sys_init+0x3c>)
    3766:	4798      	blx	r3
    3768:	bd10      	pop	{r4, pc}
    376a:	bf00      	nop
    376c:	000015e9 	.word	0x000015e9
    3770:	00003565 	.word	0x00003565
    3774:	000036cd 	.word	0x000036cd

00003778 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    3778:	6980      	ldr	r0, [r0, #24]
    377a:	4770      	bx	lr

0000377c <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t told){
	
	if (mod->realtime>told){
    377c:	6980      	ldr	r0, [r0, #24]
    377e:	4288      	cmp	r0, r1
		return mod->realtime-told;
    3780:	bf8e      	itee	hi
    3782:	1a40      	subhi	r0, r0, r1
	}
	else{
		return (1<<32)-1 - told + mod->realtime;
    3784:	43c9      	mvnls	r1, r1
    3786:	1840      	addls	r0, r0, r1
	}
	

}
    3788:	4770      	bx	lr

0000378a <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	mod->realtime++;
    378a:	6983      	ldr	r3, [r0, #24]
    378c:	3301      	adds	r3, #1
    378e:	6183      	str	r3, [r0, #24]
    3790:	4770      	bx	lr

00003792 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    3792:	7a00      	ldrb	r0, [r0, #8]
    3794:	4770      	bx	lr

00003796 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    3796:	2300      	movs	r3, #0
    3798:	7203      	strb	r3, [r0, #8]
    379a:	4770      	bx	lr

0000379c <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    379c:	7983      	ldrb	r3, [r0, #6]
    379e:	b123      	cbz	r3, 37aa <grid_sys_alert_get_color_intensity+0xe>
		
		return (125-abs(mod->alert_state/2-125))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    37a0:	2b01      	cmp	r3, #1
    37a2:	d00f      	beq.n	37c4 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    37a4:	2b02      	cmp	r3, #2
    37a6:	d015      	beq.n	37d4 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    37a8:	4770      	bx	lr
		return (125-abs(mod->alert_state/2-125))/2;
    37aa:	8880      	ldrh	r0, [r0, #4]
    37ac:	0840      	lsrs	r0, r0, #1
    37ae:	387d      	subs	r0, #125	; 0x7d
    37b0:	2800      	cmp	r0, #0
    37b2:	bfb8      	it	lt
    37b4:	4240      	neglt	r0, r0
    37b6:	f1c0 007d 	rsb	r0, r0, #125	; 0x7d
    37ba:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    37be:	f3c0 0047 	ubfx	r0, r0, #1, #8
    37c2:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    37c4:	8880      	ldrh	r0, [r0, #4]
    37c6:	4b06      	ldr	r3, [pc, #24]	; (37e0 <grid_sys_alert_get_color_intensity+0x44>)
    37c8:	fba3 3000 	umull	r3, r0, r3, r0
    37cc:	f340 1000 	sbfx	r0, r0, #4, #1
    37d0:	b2c0      	uxtb	r0, r0
    37d2:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    37d4:	8880      	ldrh	r0, [r0, #4]
    37d6:	2864      	cmp	r0, #100	; 0x64
    37d8:	bf8c      	ite	hi
    37da:	20ff      	movhi	r0, #255	; 0xff
    37dc:	2000      	movls	r0, #0
    37de:	4770      	bx	lr
    37e0:	10624dd3 	.word	0x10624dd3

000037e4 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    37e4:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    37e6:	2401      	movs	r4, #1
    37e8:	7204      	strb	r4, [r0, #8]
	mod->alert_color_red = red;
    37ea:	7041      	strb	r1, [r0, #1]
	mod->alert_color_green = green;
    37ec:	7082      	strb	r2, [r0, #2]
	mod->alert_color_blue = blue;
    37ee:	70c3      	strb	r3, [r0, #3]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    37f0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    37f4:	8083      	strh	r3, [r0, #4]
	mod->alert_style = style;
    37f6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    37fa:	7183      	strb	r3, [r0, #6]
	
}
    37fc:	f85d 4b04 	ldr.w	r4, [sp], #4
    3800:	4770      	bx	lr

00003802 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    3802:	7840      	ldrb	r0, [r0, #1]
    3804:	4770      	bx	lr

00003806 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    3806:	7880      	ldrb	r0, [r0, #2]
    3808:	4770      	bx	lr

0000380a <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    380a:	78c0      	ldrb	r0, [r0, #3]
    380c:	4770      	bx	lr

0000380e <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    380e:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    3810:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    3814:	b2d8      	uxtb	r0, r3
    3816:	2809      	cmp	r0, #9
    3818:	d90d      	bls.n	3836 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    381a:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    381e:	b2db      	uxtb	r3, r3
    3820:	2b05      	cmp	r3, #5
    3822:	d903      	bls.n	382c <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    3824:	b131      	cbz	r1, 3834 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    3826:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    3828:	2000      	movs	r0, #0
    382a:	4770      	bx	lr
		result = ascii - 97 + 10;
    382c:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    3830:	b2c0      	uxtb	r0, r0
    3832:	4770      	bx	lr
	uint8_t result = 0;
    3834:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    3836:	4770      	bx	lr

00003838 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    3838:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    383c:	b1c1      	cbz	r1, 3870 <grid_sys_read_hex_string_value+0x38>
    383e:	4690      	mov	r8, r2
    3840:	1e45      	subs	r5, r0, #1
    3842:	1e4b      	subs	r3, r1, #1
    3844:	009c      	lsls	r4, r3, #2
    3846:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    384a:	3f02      	subs	r7, #2
    384c:	b2db      	uxtb	r3, r3
    384e:	1aff      	subs	r7, r7, r3
    3850:	00bf      	lsls	r7, r7, #2
    3852:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    3854:	f8df 901c 	ldr.w	r9, [pc, #28]	; 3874 <grid_sys_read_hex_string_value+0x3c>
    3858:	4641      	mov	r1, r8
    385a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    385e:	47c8      	blx	r9
    3860:	40a0      	lsls	r0, r4
    3862:	4406      	add	r6, r0
    3864:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    3866:	42bc      	cmp	r4, r7
    3868:	d1f6      	bne.n	3858 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    386a:	4630      	mov	r0, r6
    386c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    3870:	2600      	movs	r6, #0
	return result;
    3872:	e7fa      	b.n	386a <grid_sys_read_hex_string_value+0x32>
    3874:	0000380f 	.word	0x0000380f

00003878 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    3878:	b530      	push	{r4, r5, lr}
    387a:	b085      	sub	sp, #20
    387c:	4605      	mov	r5, r0
    387e:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    3880:	4909      	ldr	r1, [pc, #36]	; (38a8 <grid_sys_write_hex_string_value+0x30>)
    3882:	a801      	add	r0, sp, #4
    3884:	4b09      	ldr	r3, [pc, #36]	; (38ac <grid_sys_write_hex_string_value+0x34>)
    3886:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    3888:	b164      	cbz	r4, 38a4 <grid_sys_write_hex_string_value+0x2c>
    388a:	ab04      	add	r3, sp, #16
    388c:	1b1a      	subs	r2, r3, r4
    388e:	3a05      	subs	r2, #5
    3890:	1e6b      	subs	r3, r5, #1
    3892:	1e60      	subs	r0, r4, #1
    3894:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    3898:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    389c:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    38a0:	4283      	cmp	r3, r0
    38a2:	d1f9      	bne.n	3898 <grid_sys_write_hex_string_value+0x20>
	}

}
    38a4:	b005      	add	sp, #20
    38a6:	bd30      	pop	{r4, r5, pc}
    38a8:	0000cbc0 	.word	0x0000cbc0
    38ac:	0000bc95 	.word	0x0000bc95

000038b0 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    38b0:	4b34      	ldr	r3, [pc, #208]	; (3984 <grid_sys_get_hwcfg+0xd4>)
    38b2:	681b      	ldr	r3, [r3, #0]
    38b4:	f1b3 3fff 	cmp.w	r3, #4294967295
    38b8:	d002      	beq.n	38c0 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    38ba:	4b32      	ldr	r3, [pc, #200]	; (3984 <grid_sys_get_hwcfg+0xd4>)
    38bc:	6818      	ldr	r0, [r3, #0]
    38be:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    38c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    38c4:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    38c6:	4b30      	ldr	r3, [pc, #192]	; (3988 <grid_sys_get_hwcfg+0xd8>)
    38c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    38cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    38d0:	492e      	ldr	r1, [pc, #184]	; (398c <grid_sys_get_hwcfg+0xdc>)
    38d2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    38d6:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    38da:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    38de:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    38e2:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    38e6:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    38ea:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    38ee:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    38f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    38f6:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    38fa:	4925      	ldr	r1, [pc, #148]	; (3990 <grid_sys_get_hwcfg+0xe0>)
    38fc:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    3900:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    3904:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3908:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    390c:	2001      	movs	r0, #1
    390e:	4b21      	ldr	r3, [pc, #132]	; (3994 <grid_sys_get_hwcfg+0xe4>)
    3910:	4798      	blx	r3
    3912:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    3914:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3916:	4d1c      	ldr	r5, [pc, #112]	; (3988 <grid_sys_get_hwcfg+0xd8>)
    3918:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    391c:	4f1d      	ldr	r7, [pc, #116]	; (3994 <grid_sys_get_hwcfg+0xe4>)
    391e:	e00c      	b.n	393a <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    3920:	2e07      	cmp	r6, #7
    3922:	d027      	beq.n	3974 <grid_sys_get_hwcfg+0xc4>
    3924:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    3928:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    392c:	2001      	movs	r0, #1
    392e:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3930:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    3934:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    3936:	2e08      	cmp	r6, #8
    3938:	d01c      	beq.n	3974 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    393a:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    393e:	2001      	movs	r0, #1
    3940:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    3942:	a801      	add	r0, sp, #4
    3944:	4b14      	ldr	r3, [pc, #80]	; (3998 <grid_sys_get_hwcfg+0xe8>)
    3946:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3948:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    394c:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3950:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    3954:	405c      	eors	r4, r3
    3956:	4014      	ands	r4, r2
    3958:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    395a:	a801      	add	r0, sp, #4
    395c:	4b0f      	ldr	r3, [pc, #60]	; (399c <grid_sys_get_hwcfg+0xec>)
    395e:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    3960:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    3964:	d0dc      	beq.n	3920 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    3966:	2301      	movs	r3, #1
    3968:	40b3      	lsls	r3, r6
    396a:	ea43 0808 	orr.w	r8, r3, r8
    396e:	fa5f f888 	uxtb.w	r8, r8
    3972:	e7d5      	b.n	3920 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    3974:	4b03      	ldr	r3, [pc, #12]	; (3984 <grid_sys_get_hwcfg+0xd4>)
    3976:	f8c3 8000 	str.w	r8, [r3]
}
    397a:	4b02      	ldr	r3, [pc, #8]	; (3984 <grid_sys_get_hwcfg+0xd4>)
    397c:	6818      	ldr	r0, [r3, #0]
    397e:	b003      	add	sp, #12
    3980:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    3984:	20000354 	.word	0x20000354
    3988:	41008000 	.word	0x41008000
    398c:	40002000 	.word	0x40002000
    3990:	40028000 	.word	0x40028000
    3994:	00004475 	.word	0x00004475
    3998:	000043f5 	.word	0x000043f5
    399c:	00004403 	.word	0x00004403

000039a0 <grid_sys_bank_select>:
void grid_sys_bank_select(struct grid_sys_model* mod, uint8_t banknumber){
    39a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    39a4:	b085      	sub	sp, #20
    39a6:	4681      	mov	r9, r0
    39a8:	460c      	mov	r4, r1
	uint32_t hwtype = grid_sys_get_hwcfg();
    39aa:	4b53      	ldr	r3, [pc, #332]	; (3af8 <grid_sys_bank_select+0x158>)
    39ac:	4798      	blx	r3
    39ae:	4682      	mov	sl, r0
	if (banknumber == 255){
    39b0:	2cff      	cmp	r4, #255	; 0xff
    39b2:	d008      	beq.n	39c6 <grid_sys_bank_select+0x26>
		mod->bank_select = banknumber%4;
    39b4:	f004 0403 	and.w	r4, r4, #3
    39b8:	f889 4009 	strb.w	r4, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    39bc:	2500      	movs	r5, #0
				grid_led_set_min(&grid_led_state, i, 0, r/32, g/32, b/32);
    39be:	f8df b14c 	ldr.w	fp, [pc, #332]	; 3b0c <grid_sys_bank_select+0x16c>
    39c2:	9503      	str	r5, [sp, #12]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    39c4:	e064      	b.n	3a90 <grid_sys_bank_select+0xf0>
		mod->bank_select = 255;
    39c6:	23ff      	movs	r3, #255	; 0xff
    39c8:	f889 3009 	strb.w	r3, [r9, #9]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    39cc:	2500      	movs	r5, #0
    39ce:	f8df b138 	ldr.w	fp, [pc, #312]	; 3b08 <grid_sys_bank_select+0x168>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    39d2:	f8df 8138 	ldr.w	r8, [pc, #312]	; 3b0c <grid_sys_bank_select+0x16c>
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    39d6:	e01c      	b.n	3a12 <grid_sys_bank_select+0x72>
				grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    39d8:	f04f 09ff 	mov.w	r9, #255	; 0xff
    39dc:	f8cd 9004 	str.w	r9, [sp, #4]
    39e0:	2600      	movs	r6, #0
    39e2:	9600      	str	r6, [sp, #0]
    39e4:	4633      	mov	r3, r6
    39e6:	4632      	mov	r2, r6
    39e8:	4621      	mov	r1, r4
    39ea:	4658      	mov	r0, fp
    39ec:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    39ee:	9601      	str	r6, [sp, #4]
    39f0:	2305      	movs	r3, #5
    39f2:	9300      	str	r3, [sp, #0]
    39f4:	4633      	mov	r3, r6
    39f6:	4632      	mov	r2, r6
    39f8:	4621      	mov	r1, r4
    39fa:	4658      	mov	r0, fp
    39fc:	4f3f      	ldr	r7, [pc, #252]	; (3afc <grid_sys_bank_select+0x15c>)
    39fe:	47b8      	blx	r7
				grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    3a00:	9601      	str	r6, [sp, #4]
    3a02:	9600      	str	r6, [sp, #0]
    3a04:	464b      	mov	r3, r9
    3a06:	4632      	mov	r2, r6
    3a08:	4621      	mov	r1, r4
    3a0a:	4658      	mov	r0, fp
    3a0c:	4c3c      	ldr	r4, [pc, #240]	; (3b00 <grid_sys_bank_select+0x160>)
    3a0e:	47a0      	blx	r4
    3a10:	3501      	adds	r5, #1
    3a12:	b2ec      	uxtb	r4, r5
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3a14:	4658      	mov	r0, fp
    3a16:	4b3b      	ldr	r3, [pc, #236]	; (3b04 <grid_sys_bank_select+0x164>)
    3a18:	4798      	blx	r3
    3a1a:	42a0      	cmp	r0, r4
    3a1c:	d968      	bls.n	3af0 <grid_sys_bank_select+0x150>
			if (hwtype == GRID_MODULE_EN16_RevA){
    3a1e:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    3a22:	d0d9      	beq.n	39d8 <grid_sys_bank_select+0x38>
				grid_led_set_min(&grid_led_state, i, 0, r/20, g/20, b/20);
    3a24:	2306      	movs	r3, #6
    3a26:	9301      	str	r3, [sp, #4]
    3a28:	9300      	str	r3, [sp, #0]
    3a2a:	2200      	movs	r2, #0
    3a2c:	4621      	mov	r1, r4
    3a2e:	4658      	mov	r0, fp
    3a30:	47c0      	blx	r8
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    3a32:	233f      	movs	r3, #63	; 0x3f
    3a34:	9301      	str	r3, [sp, #4]
    3a36:	9300      	str	r3, [sp, #0]
    3a38:	2200      	movs	r2, #0
    3a3a:	4621      	mov	r1, r4
    3a3c:	4658      	mov	r0, fp
    3a3e:	4e2f      	ldr	r6, [pc, #188]	; (3afc <grid_sys_bank_select+0x15c>)
    3a40:	47b0      	blx	r6
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    3a42:	237f      	movs	r3, #127	; 0x7f
    3a44:	9301      	str	r3, [sp, #4]
    3a46:	9300      	str	r3, [sp, #0]
    3a48:	2200      	movs	r2, #0
    3a4a:	4621      	mov	r1, r4
    3a4c:	4658      	mov	r0, fp
    3a4e:	4c2c      	ldr	r4, [pc, #176]	; (3b00 <grid_sys_bank_select+0x160>)
    3a50:	47a0      	blx	r4
    3a52:	e7dd      	b.n	3a10 <grid_sys_bank_select+0x70>
				grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    3a54:	27ff      	movs	r7, #255	; 0xff
    3a56:	9701      	str	r7, [sp, #4]
    3a58:	2600      	movs	r6, #0
    3a5a:	9600      	str	r6, [sp, #0]
    3a5c:	4633      	mov	r3, r6
    3a5e:	4632      	mov	r2, r6
    3a60:	4621      	mov	r1, r4
    3a62:	4829      	ldr	r0, [pc, #164]	; (3b08 <grid_sys_bank_select+0x168>)
    3a64:	47d8      	blx	fp
				grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    3a66:	9601      	str	r6, [sp, #4]
    3a68:	2305      	movs	r3, #5
    3a6a:	9300      	str	r3, [sp, #0]
    3a6c:	4633      	mov	r3, r6
    3a6e:	4632      	mov	r2, r6
    3a70:	4621      	mov	r1, r4
    3a72:	4825      	ldr	r0, [pc, #148]	; (3b08 <grid_sys_bank_select+0x168>)
    3a74:	f8df 8084 	ldr.w	r8, [pc, #132]	; 3afc <grid_sys_bank_select+0x15c>
    3a78:	47c0      	blx	r8
				grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    3a7a:	9601      	str	r6, [sp, #4]
    3a7c:	9600      	str	r6, [sp, #0]
    3a7e:	463b      	mov	r3, r7
    3a80:	4632      	mov	r2, r6
    3a82:	4621      	mov	r1, r4
    3a84:	4820      	ldr	r0, [pc, #128]	; (3b08 <grid_sys_bank_select+0x168>)
    3a86:	4c1e      	ldr	r4, [pc, #120]	; (3b00 <grid_sys_bank_select+0x160>)
    3a88:	47a0      	blx	r4
    3a8a:	9b03      	ldr	r3, [sp, #12]
    3a8c:	3301      	adds	r3, #1
    3a8e:	9303      	str	r3, [sp, #12]
    3a90:	f89d 400c 	ldrb.w	r4, [sp, #12]
		for(uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    3a94:	481c      	ldr	r0, [pc, #112]	; (3b08 <grid_sys_bank_select+0x168>)
    3a96:	4b1b      	ldr	r3, [pc, #108]	; (3b04 <grid_sys_bank_select+0x164>)
    3a98:	4798      	blx	r3
    3a9a:	4284      	cmp	r4, r0
    3a9c:	d228      	bcs.n	3af0 <grid_sys_bank_select+0x150>
			if (hwtype == GRID_MODULE_EN16_RevA){
    3a9e:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    3aa2:	d0d7      	beq.n	3a54 <grid_sys_bank_select+0xb4>
				uint8_t r = mod->bank_color_r[mod->bank_select];
    3aa4:	f899 3009 	ldrb.w	r3, [r9, #9]
    3aa8:	444b      	add	r3, r9
    3aaa:	7a9e      	ldrb	r6, [r3, #10]
				uint8_t g = mod->bank_color_g[mod->bank_select];
    3aac:	7b9f      	ldrb	r7, [r3, #14]
				uint8_t b = mod->bank_color_b[mod->bank_select];
    3aae:	f893 8012 	ldrb.w	r8, [r3, #18]
				grid_led_set_min(&grid_led_state, i, 0, r/32, g/32, b/32);
    3ab2:	ea4f 1358 	mov.w	r3, r8, lsr #5
    3ab6:	9301      	str	r3, [sp, #4]
    3ab8:	097b      	lsrs	r3, r7, #5
    3aba:	9300      	str	r3, [sp, #0]
    3abc:	0973      	lsrs	r3, r6, #5
    3abe:	2200      	movs	r2, #0
    3ac0:	4621      	mov	r1, r4
    3ac2:	4811      	ldr	r0, [pc, #68]	; (3b08 <grid_sys_bank_select+0x168>)
    3ac4:	47d8      	blx	fp
				grid_led_set_mid(&grid_led_state, i, 0, r/2, g/2, b/2);
    3ac6:	ea4f 0358 	mov.w	r3, r8, lsr #1
    3aca:	9301      	str	r3, [sp, #4]
    3acc:	087b      	lsrs	r3, r7, #1
    3ace:	9300      	str	r3, [sp, #0]
    3ad0:	0873      	lsrs	r3, r6, #1
    3ad2:	2200      	movs	r2, #0
    3ad4:	4621      	mov	r1, r4
    3ad6:	480c      	ldr	r0, [pc, #48]	; (3b08 <grid_sys_bank_select+0x168>)
    3ad8:	4d08      	ldr	r5, [pc, #32]	; (3afc <grid_sys_bank_select+0x15c>)
    3ada:	47a8      	blx	r5
				grid_led_set_max(&grid_led_state, i, 0, r, g, b);
    3adc:	f8cd 8004 	str.w	r8, [sp, #4]
    3ae0:	9700      	str	r7, [sp, #0]
    3ae2:	4633      	mov	r3, r6
    3ae4:	2200      	movs	r2, #0
    3ae6:	4621      	mov	r1, r4
    3ae8:	4807      	ldr	r0, [pc, #28]	; (3b08 <grid_sys_bank_select+0x168>)
    3aea:	4c05      	ldr	r4, [pc, #20]	; (3b00 <grid_sys_bank_select+0x160>)
    3aec:	47a0      	blx	r4
    3aee:	e7cc      	b.n	3a8a <grid_sys_bank_select+0xea>
}
    3af0:	b005      	add	sp, #20
    3af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3af6:	bf00      	nop
    3af8:	000038b1 	.word	0x000038b1
    3afc:	00001ee5 	.word	0x00001ee5
    3b00:	00001f2f 	.word	0x00001f2f
    3b04:	00001e55 	.word	0x00001e55
    3b08:	20003614 	.word	0x20003614
    3b0c:	00001e9d 	.word	0x00001e9d

00003b10 <grid_msg_get_checksum>:
}

uint8_t grid_msg_get_checksum(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    3b10:	2903      	cmp	r1, #3
    3b12:	d009      	beq.n	3b28 <grid_msg_get_checksum+0x18>
    3b14:	1e43      	subs	r3, r0, #1
    3b16:	3904      	subs	r1, #4
    3b18:	4401      	add	r1, r0
    3b1a:	2000      	movs	r0, #0
		checksum ^= str[i];
    3b1c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    3b20:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    3b22:	428b      	cmp	r3, r1
    3b24:	d1fa      	bne.n	3b1c <grid_msg_get_checksum+0xc>
    3b26:	4770      	bx	lr
	uint8_t checksum = 0;
    3b28:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    3b2a:	4770      	bx	lr

00003b2c <grid_msg_set_checksum>:

void grid_msg_set_checksum(uint8_t* message, uint32_t length, uint8_t checksum){
    3b2c:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    3b2e:	1ecb      	subs	r3, r1, #3
    3b30:	2102      	movs	r1, #2
    3b32:	4418      	add	r0, r3
    3b34:	4b01      	ldr	r3, [pc, #4]	; (3b3c <grid_msg_set_checksum+0x10>)
    3b36:	4798      	blx	r3
    3b38:	bd08      	pop	{r3, pc}
    3b3a:	bf00      	nop
    3b3c:	00003879 	.word	0x00003879

00003b40 <grid_msg_get_id>:
}


// MESSAGE PARAMETER FUNCTIONS

uint8_t grid_msg_get_id(uint8_t* message){
    3b40:	b500      	push	{lr}
    3b42:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b44:	aa02      	add	r2, sp, #8
    3b46:	2300      	movs	r3, #0
    3b48:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[4], 2, &error);
    3b4c:	2102      	movs	r1, #2
    3b4e:	3004      	adds	r0, #4
    3b50:	4b02      	ldr	r3, [pc, #8]	; (3b5c <grid_msg_get_id+0x1c>)
    3b52:	4798      	blx	r3
	
}
    3b54:	b2c0      	uxtb	r0, r0
    3b56:	b003      	add	sp, #12
    3b58:	f85d fb04 	ldr.w	pc, [sp], #4
    3b5c:	00003839 	.word	0x00003839

00003b60 <grid_msg_get_dx>:
uint8_t grid_msg_get_dx(uint8_t* message){
    3b60:	b500      	push	{lr}
    3b62:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b64:	aa02      	add	r2, sp, #8
    3b66:	2300      	movs	r3, #0
    3b68:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[6], 2, &error);	
    3b6c:	2102      	movs	r1, #2
    3b6e:	3006      	adds	r0, #6
    3b70:	4b02      	ldr	r3, [pc, #8]	; (3b7c <grid_msg_get_dx+0x1c>)
    3b72:	4798      	blx	r3
	
}
    3b74:	b2c0      	uxtb	r0, r0
    3b76:	b003      	add	sp, #12
    3b78:	f85d fb04 	ldr.w	pc, [sp], #4
    3b7c:	00003839 	.word	0x00003839

00003b80 <grid_msg_get_dy>:
uint8_t grid_msg_get_dy(uint8_t* message){
    3b80:	b500      	push	{lr}
    3b82:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3b84:	aa02      	add	r2, sp, #8
    3b86:	2300      	movs	r3, #0
    3b88:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[8], 2, &error);	
    3b8c:	2102      	movs	r1, #2
    3b8e:	3008      	adds	r0, #8
    3b90:	4b02      	ldr	r3, [pc, #8]	; (3b9c <grid_msg_get_dy+0x1c>)
    3b92:	4798      	blx	r3

}
    3b94:	b2c0      	uxtb	r0, r0
    3b96:	b003      	add	sp, #12
    3b98:	f85d fb04 	ldr.w	pc, [sp], #4
    3b9c:	00003839 	.word	0x00003839

00003ba0 <grid_msg_get_age>:
uint8_t grid_msg_get_age(uint8_t* message){
    3ba0:	b500      	push	{lr}
    3ba2:	b083      	sub	sp, #12
	
	uint8_t error = 0;
    3ba4:	aa02      	add	r2, sp, #8
    3ba6:	2300      	movs	r3, #0
    3ba8:	f802 3d01 	strb.w	r3, [r2, #-1]!
	return grid_sys_read_hex_string_value(&message[10], 2, &error);	
    3bac:	2102      	movs	r1, #2
    3bae:	300a      	adds	r0, #10
    3bb0:	4b02      	ldr	r3, [pc, #8]	; (3bbc <grid_msg_get_age+0x1c>)
    3bb2:	4798      	blx	r3
	
}
    3bb4:	b2c0      	uxtb	r0, r0
    3bb6:	b003      	add	sp, #12
    3bb8:	f85d fb04 	ldr.w	pc, [sp], #4
    3bbc:	00003839 	.word	0x00003839

00003bc0 <grid_msg_set_id>:

void grid_msg_set_id(uint8_t* message, uint8_t param){
    3bc0:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[4], 2, param);
    3bc2:	460a      	mov	r2, r1
    3bc4:	2102      	movs	r1, #2
    3bc6:	3004      	adds	r0, #4
    3bc8:	4b01      	ldr	r3, [pc, #4]	; (3bd0 <grid_msg_set_id+0x10>)
    3bca:	4798      	blx	r3
    3bcc:	bd08      	pop	{r3, pc}
    3bce:	bf00      	nop
    3bd0:	00003879 	.word	0x00003879

00003bd4 <grid_msg_set_dx>:
	
}
void grid_msg_set_dx(uint8_t* message, uint8_t param){
    3bd4:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[6], 2, param);
    3bd6:	460a      	mov	r2, r1
    3bd8:	2102      	movs	r1, #2
    3bda:	3006      	adds	r0, #6
    3bdc:	4b01      	ldr	r3, [pc, #4]	; (3be4 <grid_msg_set_dx+0x10>)
    3bde:	4798      	blx	r3
    3be0:	bd08      	pop	{r3, pc}
    3be2:	bf00      	nop
    3be4:	00003879 	.word	0x00003879

00003be8 <grid_msg_set_dy>:
	
}
void grid_msg_set_dy(uint8_t* message, uint8_t param){
    3be8:	b508      	push	{r3, lr}

	grid_sys_write_hex_string_value(&message[8], 2, param);
    3bea:	460a      	mov	r2, r1
    3bec:	2102      	movs	r1, #2
    3bee:	3008      	adds	r0, #8
    3bf0:	4b01      	ldr	r3, [pc, #4]	; (3bf8 <grid_msg_set_dy+0x10>)
    3bf2:	4798      	blx	r3
    3bf4:	bd08      	pop	{r3, pc}
    3bf6:	bf00      	nop
    3bf8:	00003879 	.word	0x00003879

00003bfc <grid_msg_set_age>:

}
void grid_msg_set_age(uint8_t* message, uint8_t param){
    3bfc:	b508      	push	{r3, lr}
	
	grid_sys_write_hex_string_value(&message[10], 2, param);
    3bfe:	460a      	mov	r2, r1
    3c00:	2102      	movs	r1, #2
    3c02:	300a      	adds	r0, #10
    3c04:	4b01      	ldr	r3, [pc, #4]	; (3c0c <grid_msg_set_age+0x10>)
    3c06:	4798      	blx	r3
    3c08:	bd08      	pop	{r3, pc}
    3c0a:	bf00      	nop
    3c0c:	00003879 	.word	0x00003879

00003c10 <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    3c10:	69c3      	ldr	r3, [r0, #28]
    3c12:	4299      	cmp	r1, r3
    3c14:	d00d      	beq.n	3c32 <grid_msg_find_recent+0x22>
    3c16:	2301      	movs	r3, #1
    3c18:	f003 021f 	and.w	r2, r3, #31
    3c1c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    3c20:	69d2      	ldr	r2, [r2, #28]
    3c22:	428a      	cmp	r2, r1
    3c24:	d007      	beq.n	3c36 <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    3c26:	3301      	adds	r3, #1
    3c28:	b2db      	uxtb	r3, r3
    3c2a:	2b20      	cmp	r3, #32
    3c2c:	d1f4      	bne.n	3c18 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    3c2e:	2000      	movs	r0, #0
    3c30:	4770      	bx	lr
			return 1;
    3c32:	2001      	movs	r0, #1
    3c34:	4770      	bx	lr
    3c36:	2001      	movs	r0, #1
}
    3c38:	4770      	bx	lr

00003c3a <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    3c3a:	f890 309c 	ldrb.w	r3, [r0, #156]	; 0x9c
    3c3e:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    3c40:	f003 031f 	and.w	r3, r3, #31
    3c44:	f880 309c 	strb.w	r3, [r0, #156]	; 0x9c
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    3c48:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    3c4c:	61c1      	str	r1, [r0, #28]
    3c4e:	4770      	bx	lr

00003c50 <grid_sys_ping>:
	
}


void grid_sys_ping(struct grid_port* por){
    3c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c52:	b085      	sub	sp, #20
    3c54:	4605      	mov	r5, r0
		
		
	uint8_t length = 16;
	uint32_t hwcfg = grid_sys_get_hwcfg();
    3c56:	4b27      	ldr	r3, [pc, #156]	; (3cf4 <grid_sys_ping+0xa4>)
    3c58:	4798      	blx	r3
	char message[16] = {GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, por->direction, '0','0','0','0','0','0','0','0',GRID_MSG_END_OF_TRANSMISSION,'0','0','\n'};
    3c5a:	2301      	movs	r3, #1
    3c5c:	f88d 3000 	strb.w	r3, [sp]
    3c60:	230e      	movs	r3, #14
    3c62:	f88d 3001 	strb.w	r3, [sp, #1]
    3c66:	2307      	movs	r3, #7
    3c68:	f88d 3002 	strb.w	r3, [sp, #2]
    3c6c:	7a6b      	ldrb	r3, [r5, #9]
    3c6e:	f88d 3003 	strb.w	r3, [sp, #3]
    3c72:	2330      	movs	r3, #48	; 0x30
    3c74:	f88d 3004 	strb.w	r3, [sp, #4]
    3c78:	f88d 3005 	strb.w	r3, [sp, #5]
    3c7c:	f88d 3006 	strb.w	r3, [sp, #6]
    3c80:	f88d 3007 	strb.w	r3, [sp, #7]
    3c84:	f88d 3008 	strb.w	r3, [sp, #8]
    3c88:	f88d 3009 	strb.w	r3, [sp, #9]
    3c8c:	f88d 300a 	strb.w	r3, [sp, #10]
    3c90:	f88d 300b 	strb.w	r3, [sp, #11]
    3c94:	2204      	movs	r2, #4
    3c96:	f88d 200c 	strb.w	r2, [sp, #12]
    3c9a:	f88d 300d 	strb.w	r3, [sp, #13]
    3c9e:	f88d 300e 	strb.w	r3, [sp, #14]
    3ca2:	230a      	movs	r3, #10
    3ca4:	f88d 300f 	strb.w	r3, [sp, #15]
	// Create the packet
	//sprintf(message, "%c%c%c%c%08x%c00\n", GRID_MSG_START_OF_HEADING, GRID_MSG_DIRECT, GRID_MSG_BELL, por->direction ,hwcfg, GRID_MSG_END_OF_TRANSMISSION);
	//length = strlen(message);
	

	grid_sys_write_hex_string_value(&message[4], 8, hwcfg);
    3ca8:	4602      	mov	r2, r0
    3caa:	2108      	movs	r1, #8
    3cac:	a801      	add	r0, sp, #4
    3cae:	4c12      	ldr	r4, [pc, #72]	; (3cf8 <grid_sys_ping+0xa8>)
    3cb0:	47a0      	blx	r4
	

	
 	grid_msg_set_checksum(message, length, grid_msg_get_checksum(message, length));
    3cb2:	2110      	movs	r1, #16
    3cb4:	4668      	mov	r0, sp
    3cb6:	4b11      	ldr	r3, [pc, #68]	; (3cfc <grid_sys_ping+0xac>)
    3cb8:	4798      	blx	r3
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    3cba:	4602      	mov	r2, r0
    3cbc:	2102      	movs	r1, #2
    3cbe:	f10d 000d 	add.w	r0, sp, #13
    3cc2:	47a0      	blx	r4
		
	// Put the packet into the tx_buffer
	if (grid_buffer_write_init(&por->tx_buffer, length)){
    3cc4:	f505 659b 	add.w	r5, r5, #1240	; 0x4d8
    3cc8:	2110      	movs	r1, #16
    3cca:	4628      	mov	r0, r5
    3ccc:	4b0c      	ldr	r3, [pc, #48]	; (3d00 <grid_sys_ping+0xb0>)
    3cce:	4798      	blx	r3
    3cd0:	b168      	cbz	r0, 3cee <grid_sys_ping+0x9e>
    3cd2:	f10d 34ff 	add.w	r4, sp, #4294967295
    3cd6:	f10d 070f 	add.w	r7, sp, #15
		
		for(uint16_t i = 0; i<length; i++){
			
			grid_buffer_write_character(&por->tx_buffer, message[i]);
    3cda:	4e0a      	ldr	r6, [pc, #40]	; (3d04 <grid_sys_ping+0xb4>)
    3cdc:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    3ce0:	4628      	mov	r0, r5
    3ce2:	47b0      	blx	r6
		for(uint16_t i = 0; i<length; i++){
    3ce4:	42bc      	cmp	r4, r7
    3ce6:	d1f9      	bne.n	3cdc <grid_sys_ping+0x8c>
		}
		
		grid_buffer_write_acknowledge(&por->tx_buffer);
    3ce8:	4628      	mov	r0, r5
    3cea:	4b07      	ldr	r3, [pc, #28]	; (3d08 <grid_sys_ping+0xb8>)
    3cec:	4798      	blx	r3
	}
				
}
    3cee:	b005      	add	sp, #20
    3cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3cf2:	bf00      	nop
    3cf4:	000038b1 	.word	0x000038b1
    3cf8:	00003879 	.word	0x00003879
    3cfc:	00003b11 	.word	0x00003b11
    3d00:	00001375 	.word	0x00001375
    3d04:	000013a5 	.word	0x000013a5
    3d08:	000013c1 	.word	0x000013c1

00003d0c <grid_ui_model_init>:
	}
	
	
}

uint8_t grid_ui_model_init(struct grid_ui_model* mod, uint8_t len){
    3d0c:	b510      	push	{r4, lr}
    3d0e:	4604      	mov	r4, r0
	
	
	mod->report_offset = 2; // System Reserved Report Elements
    3d10:	2302      	movs	r3, #2
    3d12:	7043      	strb	r3, [r0, #1]
	
	mod->report_length = len + mod->report_offset;
    3d14:	4419      	add	r1, r3
    3d16:	b2c8      	uxtb	r0, r1
    3d18:	7020      	strb	r0, [r4, #0]
	
	mod->report_array = malloc(mod->report_length*sizeof(struct grid_ui_report));
    3d1a:	0100      	lsls	r0, r0, #4
    3d1c:	4b02      	ldr	r3, [pc, #8]	; (3d28 <grid_ui_model_init+0x1c>)
    3d1e:	4798      	blx	r3
    3d20:	6060      	str	r0, [r4, #4]
	
	mod->report_ui_array = &mod->report_array[mod->report_offset];
    3d22:	3020      	adds	r0, #32
    3d24:	60a0      	str	r0, [r4, #8]
		
}
    3d26:	bd10      	pop	{r4, pc}
    3d28:	0000b8b1 	.word	0x0000b8b1

00003d2c <grid_report_init>:





uint8_t grid_report_init(struct grid_ui_model* mod, uint8_t index, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3d2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3d30:	4605      	mov	r5, r0
    3d32:	4690      	mov	r8, r2
    3d34:	9e08      	ldr	r6, [sp, #32]

	mod->report_array[index].changed = 0;
    3d36:	010c      	lsls	r4, r1, #4
    3d38:	6842      	ldr	r2, [r0, #4]
    3d3a:	2100      	movs	r1, #0
    3d3c:	5511      	strb	r1, [r2, r4]
	mod->report_array[index].payload_length = p_len;
    3d3e:	6842      	ldr	r2, [r0, #4]
    3d40:	4422      	add	r2, r4
    3d42:	7053      	strb	r3, [r2, #1]
	mod->report_array[index].helper_length = h_len;
    3d44:	6842      	ldr	r2, [r0, #4]
    3d46:	4422      	add	r2, r4
    3d48:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
    3d4c:	7211      	strb	r1, [r2, #8]
	
	mod->report_array[index].payload = malloc(p_len*sizeof(uint8_t));
    3d4e:	6842      	ldr	r2, [r0, #4]
    3d50:	eb02 0904 	add.w	r9, r2, r4
    3d54:	4618      	mov	r0, r3
    3d56:	4f1b      	ldr	r7, [pc, #108]	; (3dc4 <grid_report_init+0x98>)
    3d58:	47b8      	blx	r7
    3d5a:	f8c9 0004 	str.w	r0, [r9, #4]
	mod->report_array[index].helper = malloc(h_len*sizeof(uint8_t));
    3d5e:	686b      	ldr	r3, [r5, #4]
    3d60:	eb03 0904 	add.w	r9, r3, r4
    3d64:	9809      	ldr	r0, [sp, #36]	; 0x24
    3d66:	47b8      	blx	r7
    3d68:	f8c9 000c 	str.w	r0, [r9, #12]
	
	
	if (mod->report_array[index].payload == NULL || mod->report_array[index].helper == NULL){
    3d6c:	686a      	ldr	r2, [r5, #4]
    3d6e:	4422      	add	r2, r4
    3d70:	6853      	ldr	r3, [r2, #4]
    3d72:	b30b      	cbz	r3, 3db8 <grid_report_init+0x8c>
    3d74:	68d3      	ldr	r3, [r2, #12]
    3d76:	b313      	cbz	r3, 3dbe <grid_report_init+0x92>
		return -1;
	}
	
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3d78:	7853      	ldrb	r3, [r2, #1]
    3d7a:	b15b      	cbz	r3, 3d94 <grid_report_init+0x68>
    3d7c:	2300      	movs	r3, #0
		mod->report_array[index].payload[i] = p[i];
    3d7e:	f818 1003 	ldrb.w	r1, [r8, r3]
    3d82:	6852      	ldr	r2, [r2, #4]
    3d84:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].payload_length; i++){
    3d86:	3301      	adds	r3, #1
    3d88:	b2db      	uxtb	r3, r3
    3d8a:	686a      	ldr	r2, [r5, #4]
    3d8c:	4422      	add	r2, r4
    3d8e:	7851      	ldrb	r1, [r2, #1]
    3d90:	4299      	cmp	r1, r3
    3d92:	d8f4      	bhi.n	3d7e <grid_report_init+0x52>
	}
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3d94:	686a      	ldr	r2, [r5, #4]
    3d96:	4422      	add	r2, r4
    3d98:	7a10      	ldrb	r0, [r2, #8]
    3d9a:	b188      	cbz	r0, 3dc0 <grid_report_init+0x94>
    3d9c:	2300      	movs	r3, #0
		mod->report_array[index].helper[i] = h[i];
    3d9e:	5cf1      	ldrb	r1, [r6, r3]
    3da0:	68d2      	ldr	r2, [r2, #12]
    3da2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i=0; i<mod->report_array[index].helper_length; i++){
    3da4:	3301      	adds	r3, #1
    3da6:	b2db      	uxtb	r3, r3
    3da8:	686a      	ldr	r2, [r5, #4]
    3daa:	4422      	add	r2, r4
    3dac:	7a11      	ldrb	r1, [r2, #8]
    3dae:	4299      	cmp	r1, r3
    3db0:	d8f5      	bhi.n	3d9e <grid_report_init+0x72>
	}
	
	return 0;
    3db2:	2000      	movs	r0, #0
    3db4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return -1;
    3db8:	20ff      	movs	r0, #255	; 0xff
    3dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3dbe:	20ff      	movs	r0, #255	; 0xff
	
}
    3dc0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    3dc4:	0000b8b1 	.word	0x0000b8b1

00003dc8 <grid_report_ui_init>:

uint8_t grid_report_ui_init(struct grid_ui_model* mod, uint8_t index, uint8_t* p, uint32_t p_len, uint8_t* h, uint32_t h_len){
    3dc8:	b510      	push	{r4, lr}
    3dca:	b082      	sub	sp, #8
	
	grid_report_init(mod, index+mod->report_offset, p, p_len, h, h_len);
    3dcc:	7844      	ldrb	r4, [r0, #1]
    3dce:	4421      	add	r1, r4
    3dd0:	9c05      	ldr	r4, [sp, #20]
    3dd2:	9401      	str	r4, [sp, #4]
    3dd4:	9c04      	ldr	r4, [sp, #16]
    3dd6:	9400      	str	r4, [sp, #0]
    3dd8:	b2c9      	uxtb	r1, r1
    3dda:	4c02      	ldr	r4, [pc, #8]	; (3de4 <grid_report_ui_init+0x1c>)
    3ddc:	47a0      	blx	r4
}
    3dde:	b002      	add	sp, #8
    3de0:	bd10      	pop	{r4, pc}
    3de2:	bf00      	nop
    3de4:	00003d2d 	.word	0x00003d2d

00003de8 <grid_report_sys_init>:

uint8_t grid_report_sys_init(struct grid_ui_model* mod){
	
	for(uint8_t i=0; i<mod->report_offset; i++){
    3de8:	7843      	ldrb	r3, [r0, #1]
    3dea:	2b00      	cmp	r3, #0
    3dec:	d03f      	beq.n	3e6e <grid_report_sys_init+0x86>
uint8_t grid_report_sys_init(struct grid_ui_model* mod){
    3dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3df2:	b08e      	sub	sp, #56	; 0x38
    3df4:	4606      	mov	r6, r0
	for(uint8_t i=0; i<mod->report_offset; i++){
    3df6:	2400      	movs	r4, #0
			);

		}
		else{ // HEARTBEAT 	
			
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    3df8:	f8df 8080 	ldr.w	r8, [pc, #128]	; 3e7c <grid_report_sys_init+0x94>
    3dfc:	4625      	mov	r5, r4
    3dfe:	e023      	b.n	3e48 <grid_report_sys_init+0x60>
    3e00:	2303      	movs	r3, #3
    3e02:	9303      	str	r3, [sp, #12]
    3e04:	9502      	str	r5, [sp, #8]
    3e06:	2367      	movs	r3, #103	; 0x67
    3e08:	9301      	str	r3, [sp, #4]
    3e0a:	2366      	movs	r3, #102	; 0x66
    3e0c:	9300      	str	r3, [sp, #0]
    3e0e:	2304      	movs	r3, #4
    3e10:	2202      	movs	r2, #2
    3e12:	4641      	mov	r1, r8
    3e14:	a806      	add	r0, sp, #24
    3e16:	4f16      	ldr	r7, [pc, #88]	; (3e70 <grid_report_sys_init+0x88>)
    3e18:	47b8      	blx	r7
			);
			
		}
		
				
		uint8_t payload_length = strlen(payload_template);
    3e1a:	a806      	add	r0, sp, #24
    3e1c:	4b15      	ldr	r3, [pc, #84]	; (3e74 <grid_report_sys_init+0x8c>)
    3e1e:	4798      	blx	r3

		uint8_t helper_template[2];
		
		helper_template[0] = 0;
    3e20:	f88d 5014 	strb.w	r5, [sp, #20]
		helper_template[1] = 0;
    3e24:	f88d 5015 	strb.w	r5, [sp, #21]
		
		uint8_t helper_length = 2;
		
		uint8_t error = grid_report_init(mod, i, payload_template, payload_length, helper_template, helper_length);
    3e28:	2302      	movs	r3, #2
    3e2a:	9301      	str	r3, [sp, #4]
    3e2c:	ab05      	add	r3, sp, #20
    3e2e:	9300      	str	r3, [sp, #0]
    3e30:	b2c3      	uxtb	r3, r0
    3e32:	aa06      	add	r2, sp, #24
    3e34:	4621      	mov	r1, r4
    3e36:	4630      	mov	r0, r6
    3e38:	4f0f      	ldr	r7, [pc, #60]	; (3e78 <grid_report_sys_init+0x90>)
    3e3a:	47b8      	blx	r7
		
		if (error != 0){
    3e3c:	b9a0      	cbnz	r0, 3e68 <grid_report_sys_init+0x80>
	for(uint8_t i=0; i<mod->report_offset; i++){
    3e3e:	3401      	adds	r4, #1
    3e40:	b2e4      	uxtb	r4, r4
    3e42:	7873      	ldrb	r3, [r6, #1]
    3e44:	42a3      	cmp	r3, r4
    3e46:	d90f      	bls.n	3e68 <grid_report_sys_init+0x80>
		if (i == 0){ // MAPMODE
    3e48:	2c00      	cmp	r4, #0
    3e4a:	d1d9      	bne.n	3e00 <grid_report_sys_init+0x18>
			sprintf(payload_template, "%c%02x%02x%02x%02x%c",
    3e4c:	2303      	movs	r3, #3
    3e4e:	9303      	str	r3, [sp, #12]
    3e50:	9502      	str	r5, [sp, #8]
    3e52:	2365      	movs	r3, #101	; 0x65
    3e54:	9301      	str	r3, [sp, #4]
    3e56:	2364      	movs	r3, #100	; 0x64
    3e58:	9300      	str	r3, [sp, #0]
    3e5a:	2304      	movs	r3, #4
    3e5c:	2202      	movs	r2, #2
    3e5e:	4641      	mov	r1, r8
    3e60:	a806      	add	r0, sp, #24
    3e62:	4f03      	ldr	r7, [pc, #12]	; (3e70 <grid_report_sys_init+0x88>)
    3e64:	47b8      	blx	r7
    3e66:	e7d8      	b.n	3e1a <grid_report_sys_init+0x32>
			}
			
		}
	
	}
}
    3e68:	b00e      	add	sp, #56	; 0x38
    3e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3e6e:	4770      	bx	lr
    3e70:	0000bc95 	.word	0x0000bc95
    3e74:	0000bcdd 	.word	0x0000bcdd
    3e78:	00003d2d 	.word	0x00003d2d
    3e7c:	0000cbc8 	.word	0x0000cbc8

00003e80 <grid_report_render>:



uint8_t grid_report_render(struct grid_ui_model* mod, uint8_t index, uint8_t* target){
	
	struct grid_ui_report* rep = &mod->report_array[index];
    3e80:	6843      	ldr	r3, [r0, #4]
    3e82:	eb03 1101 	add.w	r1, r3, r1, lsl #4
	
	for(uint8_t i=0; i<rep->payload_length; i++){
    3e86:	7848      	ldrb	r0, [r1, #1]
    3e88:	b140      	cbz	r0, 3e9c <grid_report_render+0x1c>
    3e8a:	2300      	movs	r3, #0
		target[i] = rep->payload[i];
    3e8c:	6848      	ldr	r0, [r1, #4]
    3e8e:	5cc0      	ldrb	r0, [r0, r3]
    3e90:	54d0      	strb	r0, [r2, r3]
	for(uint8_t i=0; i<rep->payload_length; i++){
    3e92:	3301      	adds	r3, #1
    3e94:	b2db      	uxtb	r3, r3
    3e96:	7848      	ldrb	r0, [r1, #1]
    3e98:	4298      	cmp	r0, r3
    3e9a:	d8f7      	bhi.n	3e8c <grid_report_render+0xc>
	}
	
	return rep->payload_length;
}
    3e9c:	4770      	bx	lr

00003e9e <grid_report_ui_get_changed_flag>:

// UI REPORT FLAGS

uint8_t grid_report_ui_get_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	return mod->report_array[index+mod->report_offset].changed;
    3e9e:	7843      	ldrb	r3, [r0, #1]
    3ea0:	4419      	add	r1, r3
    3ea2:	6843      	ldr	r3, [r0, #4]
    3ea4:	0109      	lsls	r1, r1, #4
}
    3ea6:	5c58      	ldrb	r0, [r3, r1]
    3ea8:	4770      	bx	lr

00003eaa <grid_report_ui_set_changed_flag>:

void grid_report_ui_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index+mod->report_offset].changed = 1;
    3eaa:	7843      	ldrb	r3, [r0, #1]
    3eac:	4419      	add	r1, r3
    3eae:	6843      	ldr	r3, [r0, #4]
    3eb0:	0109      	lsls	r1, r1, #4
    3eb2:	2201      	movs	r2, #1
    3eb4:	545a      	strb	r2, [r3, r1]
    3eb6:	4770      	bx	lr

00003eb8 <grid_report_sys_set_changed_flag>:
	return mod->report_array[index].changed;
}

void grid_report_sys_set_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 1;
    3eb8:	6843      	ldr	r3, [r0, #4]
    3eba:	0109      	lsls	r1, r1, #4
    3ebc:	2201      	movs	r2, #1
    3ebe:	545a      	strb	r2, [r3, r1]
    3ec0:	4770      	bx	lr

00003ec2 <grid_report_sys_clear_changed_flag>:
}

void grid_report_sys_clear_changed_flag(struct grid_ui_model* mod, uint8_t index){
	
	mod->report_array[index].changed = 0;
    3ec2:	6843      	ldr	r3, [r0, #4]
    3ec4:	0109      	lsls	r1, r1, #4
    3ec6:	2200      	movs	r2, #0
    3ec8:	545a      	strb	r2, [r3, r1]
    3eca:	4770      	bx	lr

00003ecc <grid_port_process_ui>:
	if (por->cooldown > 15){
    3ecc:	6803      	ldr	r3, [r0, #0]
    3ece:	2b0f      	cmp	r3, #15
    3ed0:	d829      	bhi.n	3f26 <grid_port_process_ui+0x5a>
void grid_port_process_ui(struct grid_port* por){
    3ed2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ed6:	b0cb      	sub	sp, #300	; 0x12c
	else if (por->cooldown>0){
    3ed8:	b10b      	cbz	r3, 3ede <grid_port_process_ui+0x12>
		por->cooldown--;
    3eda:	3b01      	subs	r3, #1
    3edc:	6003      	str	r3, [r0, #0]
    3ede:	4607      	mov	r7, r0
	uint8_t id = grid_sys_state.next_broadcast_message_id;
    3ee0:	4b4c      	ldr	r3, [pc, #304]	; (4014 <grid_port_process_ui+0x148>)
    3ee2:	f893 209d 	ldrb.w	r2, [r3, #157]	; 0x9d
	uint8_t age = grid_sys_state.age;
    3ee6:	781b      	ldrb	r3, [r3, #0]
	sprintf(&message[length],
    3ee8:	2117      	movs	r1, #23
    3eea:	9105      	str	r1, [sp, #20]
    3eec:	9304      	str	r3, [sp, #16]
    3eee:	237f      	movs	r3, #127	; 0x7f
    3ef0:	9303      	str	r3, [sp, #12]
    3ef2:	9302      	str	r3, [sp, #8]
    3ef4:	9201      	str	r2, [sp, #4]
    3ef6:	2300      	movs	r3, #0
    3ef8:	9300      	str	r3, [sp, #0]
    3efa:	230f      	movs	r3, #15
    3efc:	2201      	movs	r2, #1
    3efe:	4946      	ldr	r1, [pc, #280]	; (4018 <grid_port_process_ui+0x14c>)
    3f00:	a80a      	add	r0, sp, #40	; 0x28
    3f02:	4c46      	ldr	r4, [pc, #280]	; (401c <grid_port_process_ui+0x150>)
    3f04:	47a0      	blx	r4
	length += strlen(&message[length]);
    3f06:	a80a      	add	r0, sp, #40	; 0x28
    3f08:	4b45      	ldr	r3, [pc, #276]	; (4020 <grid_port_process_ui+0x154>)
    3f0a:	4798      	blx	r3
	for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    3f0c:	4b45      	ldr	r3, [pc, #276]	; (4024 <grid_port_process_ui+0x158>)
    3f0e:	781b      	ldrb	r3, [r3, #0]
    3f10:	2b00      	cmp	r3, #0
    3f12:	d034      	beq.n	3f7e <grid_port_process_ui+0xb2>
    3f14:	4605      	mov	r5, r0
    3f16:	2400      	movs	r4, #0
    3f18:	46a0      	mov	r8, r4
		CRITICAL_SECTION_ENTER()
    3f1a:	f8df a138 	ldr.w	sl, [pc, #312]	; 4054 <grid_port_process_ui+0x188>
	return mod->report_array[index].changed;
    3f1e:	4e41      	ldr	r6, [pc, #260]	; (4024 <grid_port_process_ui+0x158>)
		CRITICAL_SECTION_LEAVE()
    3f20:	f8df 9134 	ldr.w	r9, [pc, #308]	; 4058 <grid_port_process_ui+0x18c>
    3f24:	e00a      	b.n	3f3c <grid_port_process_ui+0x70>
		por->cooldown--;
    3f26:	3b01      	subs	r3, #1
    3f28:	6003      	str	r3, [r0, #0]
    3f2a:	4770      	bx	lr
		CRITICAL_SECTION_LEAVE()
    3f2c:	a807      	add	r0, sp, #28
    3f2e:	47c8      	blx	r9
	for (uint8_t i = 0; i<grid_ui_state.report_length; i++)
    3f30:	3401      	adds	r4, #1
    3f32:	b2e4      	uxtb	r4, r4
    3f34:	7833      	ldrb	r3, [r6, #0]
    3f36:	b2db      	uxtb	r3, r3
    3f38:	42a3      	cmp	r3, r4
    3f3a:	d91d      	bls.n	3f78 <grid_port_process_ui+0xac>
		if (length>200){
    3f3c:	2dc8      	cmp	r5, #200	; 0xc8
    3f3e:	d8f7      	bhi.n	3f30 <grid_port_process_ui+0x64>
		CRITICAL_SECTION_ENTER()
    3f40:	a807      	add	r0, sp, #28
    3f42:	47d0      	blx	sl
	return mod->report_array[index].changed;
    3f44:	6872      	ldr	r2, [r6, #4]
    3f46:	0123      	lsls	r3, r4, #4
		if (grid_report_sys_get_changed_flag(&grid_ui_state, i)){
    3f48:	5cd3      	ldrb	r3, [r2, r3]
    3f4a:	2b00      	cmp	r3, #0
    3f4c:	d0ee      	beq.n	3f2c <grid_port_process_ui+0x60>
			packetvalid++;
    3f4e:	f108 0801 	add.w	r8, r8, #1
    3f52:	fa5f f888 	uxtb.w	r8, r8
			grid_report_render(&grid_ui_state, i, &message[length]);
    3f56:	ab0a      	add	r3, sp, #40	; 0x28
    3f58:	eb03 0b05 	add.w	fp, r3, r5
    3f5c:	465a      	mov	r2, fp
    3f5e:	4621      	mov	r1, r4
    3f60:	4630      	mov	r0, r6
    3f62:	4b31      	ldr	r3, [pc, #196]	; (4028 <grid_port_process_ui+0x15c>)
    3f64:	4798      	blx	r3
			grid_report_sys_clear_changed_flag(&grid_ui_state, i);
    3f66:	4621      	mov	r1, r4
    3f68:	4630      	mov	r0, r6
    3f6a:	4b30      	ldr	r3, [pc, #192]	; (402c <grid_port_process_ui+0x160>)
    3f6c:	4798      	blx	r3
			length += strlen(&message[length]);
    3f6e:	4658      	mov	r0, fp
    3f70:	4b2b      	ldr	r3, [pc, #172]	; (4020 <grid_port_process_ui+0x154>)
    3f72:	4798      	blx	r3
    3f74:	4405      	add	r5, r0
    3f76:	e7d9      	b.n	3f2c <grid_port_process_ui+0x60>
	if (packetvalid){
    3f78:	f1b8 0f00 	cmp.w	r8, #0
    3f7c:	d102      	bne.n	3f84 <grid_port_process_ui+0xb8>
}
    3f7e:	b04b      	add	sp, #300	; 0x12c
    3f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		por->cooldown += (10+por->cooldown);
    3f84:	683b      	ldr	r3, [r7, #0]
    3f86:	005b      	lsls	r3, r3, #1
    3f88:	330a      	adds	r3, #10
    3f8a:	603b      	str	r3, [r7, #0]
		grid_sys_state.next_broadcast_message_id++;
    3f8c:	4a21      	ldr	r2, [pc, #132]	; (4014 <grid_port_process_ui+0x148>)
    3f8e:	f892 309d 	ldrb.w	r3, [r2, #157]	; 0x9d
    3f92:	3301      	adds	r3, #1
    3f94:	b2db      	uxtb	r3, r3
    3f96:	f882 309d 	strb.w	r3, [r2, #157]	; 0x9d
		sprintf(&message[length], "%c", GRID_MSG_END_OF_TRANSMISSION); // CALCULATE AND ADD CRC HERE
    3f9a:	ac0a      	add	r4, sp, #40	; 0x28
    3f9c:	1966      	adds	r6, r4, r5
    3f9e:	2204      	movs	r2, #4
    3fa0:	4923      	ldr	r1, [pc, #140]	; (4030 <grid_port_process_ui+0x164>)
    3fa2:	4630      	mov	r0, r6
    3fa4:	4f1d      	ldr	r7, [pc, #116]	; (401c <grid_port_process_ui+0x150>)
    3fa6:	47b8      	blx	r7
		length += strlen(&message[length]);
    3fa8:	4630      	mov	r0, r6
    3faa:	4e1d      	ldr	r6, [pc, #116]	; (4020 <grid_port_process_ui+0x154>)
    3fac:	47b0      	blx	r6
    3fae:	4405      	add	r5, r0
		sprintf(length_string, "%02x", length);
    3fb0:	462a      	mov	r2, r5
    3fb2:	4920      	ldr	r1, [pc, #128]	; (4034 <grid_port_process_ui+0x168>)
    3fb4:	a808      	add	r0, sp, #32
    3fb6:	47b8      	blx	r7
		message[2] = length_string[0];
    3fb8:	f89d 3020 	ldrb.w	r3, [sp, #32]
    3fbc:	70a3      	strb	r3, [r4, #2]
		message[3] = length_string[1];
    3fbe:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
    3fc2:	70e3      	strb	r3, [r4, #3]
		sprintf(&message[length], "00\n");
    3fc4:	4b1c      	ldr	r3, [pc, #112]	; (4038 <grid_port_process_ui+0x16c>)
    3fc6:	6818      	ldr	r0, [r3, #0]
    3fc8:	5160      	str	r0, [r4, r5]
		length += strlen(&message[length]);
    3fca:	1960      	adds	r0, r4, r5
    3fcc:	47b0      	blx	r6
    3fce:	4405      	add	r5, r0
		uint8_t checksum = grid_msg_get_checksum(message, length);
    3fd0:	4629      	mov	r1, r5
    3fd2:	4620      	mov	r0, r4
    3fd4:	4b19      	ldr	r3, [pc, #100]	; (403c <grid_port_process_ui+0x170>)
    3fd6:	4798      	blx	r3
		grid_msg_set_checksum(message, length, checksum);
    3fd8:	b2c2      	uxtb	r2, r0
    3fda:	4629      	mov	r1, r5
    3fdc:	4620      	mov	r0, r4
    3fde:	4b18      	ldr	r3, [pc, #96]	; (4040 <grid_port_process_ui+0x174>)
    3fe0:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    3fe2:	b2a9      	uxth	r1, r5
    3fe4:	4817      	ldr	r0, [pc, #92]	; (4044 <grid_port_process_ui+0x178>)
    3fe6:	4b18      	ldr	r3, [pc, #96]	; (4048 <grid_port_process_ui+0x17c>)
    3fe8:	4798      	blx	r3
    3fea:	2800      	cmp	r0, #0
    3fec:	d0c7      	beq.n	3f7e <grid_port_process_ui+0xb2>
			for(uint32_t i = 0; i<length; i++){
    3fee:	b16d      	cbz	r5, 400c <grid_port_process_ui+0x140>
    3ff0:	f10d 0427 	add.w	r4, sp, #39	; 0x27
    3ff4:	ab4a      	add	r3, sp, #296	; 0x128
    3ff6:	441d      	add	r5, r3
    3ff8:	f2a5 1501 	subw	r5, r5, #257	; 0x101
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, message[i]);
    3ffc:	4f11      	ldr	r7, [pc, #68]	; (4044 <grid_port_process_ui+0x178>)
    3ffe:	4e13      	ldr	r6, [pc, #76]	; (404c <grid_port_process_ui+0x180>)
    4000:	f814 1f01 	ldrb.w	r1, [r4, #1]!
    4004:	4638      	mov	r0, r7
    4006:	47b0      	blx	r6
			for(uint32_t i = 0; i<length; i++){
    4008:	42a5      	cmp	r5, r4
    400a:	d1f9      	bne.n	4000 <grid_port_process_ui+0x134>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    400c:	480d      	ldr	r0, [pc, #52]	; (4044 <grid_port_process_ui+0x178>)
    400e:	4b10      	ldr	r3, [pc, #64]	; (4050 <grid_port_process_ui+0x184>)
    4010:	4798      	blx	r3
    4012:	e7b4      	b.n	3f7e <grid_port_process_ui+0xb2>
    4014:	20001d08 	.word	0x20001d08
    4018:	0000cbe0 	.word	0x0000cbe0
    401c:	0000bc95 	.word	0x0000bc95
    4020:	0000bcdd 	.word	0x0000bcdd
    4024:	20001cf8 	.word	0x20001cf8
    4028:	00003e81 	.word	0x00003e81
    402c:	00003ec3 	.word	0x00003ec3
    4030:	0000cbf8 	.word	0x0000cbf8
    4034:	0000cbfc 	.word	0x0000cbfc
    4038:	0000cc04 	.word	0x0000cc04
    403c:	00003b11 	.word	0x00003b11
    4040:	00003b2d 	.word	0x00003b2d
    4044:	20001cd8 	.word	0x20001cd8
    4048:	00001375 	.word	0x00001375
    404c:	000013a5 	.word	0x000013a5
    4050:	000013c1 	.word	0x000013c1
    4054:	000043f5 	.word	0x000043f5
    4058:	00004403 	.word	0x00004403

0000405c <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    405c:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    405e:	6983      	ldr	r3, [r0, #24]
    4060:	b103      	cbz	r3, 4064 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    4062:	4798      	blx	r3
    4064:	bd08      	pop	{r3, pc}

00004066 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    4066:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    4068:	69c3      	ldr	r3, [r0, #28]
    406a:	b103      	cbz	r3, 406e <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    406c:	4798      	blx	r3
    406e:	bd08      	pop	{r3, pc}

00004070 <adc_async_channel_conversion_done>:
{
    4070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4074:	4606      	mov	r6, r0
    4076:	460f      	mov	r7, r1
    4078:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    407a:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    407c:	5c5c      	ldrb	r4, [r3, r1]
    407e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    4082:	00e4      	lsls	r4, r4, #3
    4084:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    4088:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    408c:	f105 0a04 	add.w	sl, r5, #4
    4090:	b2d1      	uxtb	r1, r2
    4092:	4650      	mov	r0, sl
    4094:	4b0c      	ldr	r3, [pc, #48]	; (40c8 <adc_async_channel_conversion_done+0x58>)
    4096:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    4098:	4630      	mov	r0, r6
    409a:	4b0c      	ldr	r3, [pc, #48]	; (40cc <adc_async_channel_conversion_done+0x5c>)
    409c:	4798      	blx	r3
    409e:	2801      	cmp	r0, #1
    40a0:	d907      	bls.n	40b2 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    40a2:	ea4f 2119 	mov.w	r1, r9, lsr #8
    40a6:	4650      	mov	r0, sl
    40a8:	4b07      	ldr	r3, [pc, #28]	; (40c8 <adc_async_channel_conversion_done+0x58>)
    40aa:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    40ac:	8aab      	ldrh	r3, [r5, #20]
    40ae:	3301      	adds	r3, #1
    40b0:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    40b2:	8aab      	ldrh	r3, [r5, #20]
    40b4:	3301      	adds	r3, #1
    40b6:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    40b8:	f858 3004 	ldr.w	r3, [r8, r4]
    40bc:	b113      	cbz	r3, 40c4 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    40be:	4639      	mov	r1, r7
    40c0:	4630      	mov	r0, r6
    40c2:	4798      	blx	r3
    40c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    40c8:	000058c9 	.word	0x000058c9
    40cc:	00005c67 	.word	0x00005c67

000040d0 <adc_async_init>:
{
    40d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    40d4:	4689      	mov	r9, r1
    40d6:	4616      	mov	r6, r2
    40d8:	461c      	mov	r4, r3
    40da:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    40de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    40e0:	4607      	mov	r7, r0
    40e2:	b140      	cbz	r0, 40f6 <adc_async_init+0x26>
    40e4:	b149      	cbz	r1, 40fa <adc_async_init+0x2a>
    40e6:	b152      	cbz	r2, 40fe <adc_async_init+0x2e>
    40e8:	f1b8 0f00 	cmp.w	r8, #0
    40ec:	d009      	beq.n	4102 <adc_async_init+0x32>
    40ee:	1c28      	adds	r0, r5, #0
    40f0:	bf18      	it	ne
    40f2:	2001      	movne	r0, #1
    40f4:	e006      	b.n	4104 <adc_async_init+0x34>
    40f6:	2000      	movs	r0, #0
    40f8:	e004      	b.n	4104 <adc_async_init+0x34>
    40fa:	2000      	movs	r0, #0
    40fc:	e002      	b.n	4104 <adc_async_init+0x34>
    40fe:	2000      	movs	r0, #0
    4100:	e000      	b.n	4104 <adc_async_init+0x34>
    4102:	2000      	movs	r0, #0
    4104:	f8df b064 	ldr.w	fp, [pc, #100]	; 416c <adc_async_init+0x9c>
    4108:	223f      	movs	r2, #63	; 0x3f
    410a:	4659      	mov	r1, fp
    410c:	f8df a060 	ldr.w	sl, [pc, #96]	; 4170 <adc_async_init+0xa0>
    4110:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    4112:	1c60      	adds	r0, r4, #1
    4114:	2240      	movs	r2, #64	; 0x40
    4116:	4659      	mov	r1, fp
    4118:	4580      	cmp	r8, r0
    411a:	bfcc      	ite	gt
    411c:	2000      	movgt	r0, #0
    411e:	2001      	movle	r0, #1
    4120:	47d0      	blx	sl
	device = &descr->device;
    4122:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    4124:	21ff      	movs	r1, #255	; 0xff
    4126:	b2da      	uxtb	r2, r3
    4128:	54b1      	strb	r1, [r6, r2]
    412a:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    412c:	b2da      	uxtb	r2, r3
    412e:	42a2      	cmp	r2, r4
    4130:	d9f9      	bls.n	4126 <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    4132:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    4134:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    4138:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    413c:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    413e:	4649      	mov	r1, r9
    4140:	4638      	mov	r0, r7
    4142:	4b06      	ldr	r3, [pc, #24]	; (415c <adc_async_init+0x8c>)
    4144:	4798      	blx	r3
	if (init_status) {
    4146:	4603      	mov	r3, r0
    4148:	b928      	cbnz	r0, 4156 <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    414a:	4a05      	ldr	r2, [pc, #20]	; (4160 <adc_async_init+0x90>)
    414c:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    414e:	4a05      	ldr	r2, [pc, #20]	; (4164 <adc_async_init+0x94>)
    4150:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    4152:	4a05      	ldr	r2, [pc, #20]	; (4168 <adc_async_init+0x98>)
    4154:	607a      	str	r2, [r7, #4]
}
    4156:	4618      	mov	r0, r3
    4158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    415c:	00005b35 	.word	0x00005b35
    4160:	00004071 	.word	0x00004071
    4164:	0000405d 	.word	0x0000405d
    4168:	00004067 	.word	0x00004067
    416c:	0000cc08 	.word	0x0000cc08
    4170:	0000578d 	.word	0x0000578d

00004174 <adc_async_register_channel_buffer>:
{
    4174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4178:	460e      	mov	r6, r1
    417a:	4617      	mov	r7, r2
    417c:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    417e:	4605      	mov	r5, r0
    4180:	2800      	cmp	r0, #0
    4182:	d040      	beq.n	4206 <adc_async_register_channel_buffer+0x92>
    4184:	2a00      	cmp	r2, #0
    4186:	d040      	beq.n	420a <adc_async_register_channel_buffer+0x96>
    4188:	1c18      	adds	r0, r3, #0
    418a:	bf18      	it	ne
    418c:	2001      	movne	r0, #1
    418e:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4228 <adc_async_register_channel_buffer+0xb4>
    4192:	2266      	movs	r2, #102	; 0x66
    4194:	4649      	mov	r1, r9
    4196:	4c22      	ldr	r4, [pc, #136]	; (4220 <adc_async_register_channel_buffer+0xac>)
    4198:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    419a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    419e:	2267      	movs	r2, #103	; 0x67
    41a0:	4649      	mov	r1, r9
    41a2:	42b0      	cmp	r0, r6
    41a4:	bf34      	ite	cc
    41a6:	2000      	movcc	r0, #0
    41a8:	2001      	movcs	r0, #1
    41aa:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    41ac:	6a29      	ldr	r1, [r5, #32]
    41ae:	5d8b      	ldrb	r3, [r1, r6]
    41b0:	2bff      	cmp	r3, #255	; 0xff
    41b2:	d12c      	bne.n	420e <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    41b4:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    41b8:	2300      	movs	r3, #0
    41ba:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    41bc:	b2da      	uxtb	r2, r3
    41be:	5c8a      	ldrb	r2, [r1, r2]
    41c0:	2aff      	cmp	r2, #255	; 0xff
			index++;
    41c2:	bf1c      	itt	ne
    41c4:	3401      	addne	r4, #1
    41c6:	b2e4      	uxtbne	r4, r4
    41c8:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    41ca:	b2da      	uxtb	r2, r3
    41cc:	4282      	cmp	r2, r0
    41ce:	d9f5      	bls.n	41bc <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    41d0:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    41d4:	42a3      	cmp	r3, r4
    41d6:	d31d      	bcc.n	4214 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    41d8:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    41dc:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    41e0:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    41e2:	4448      	add	r0, r9
    41e4:	4642      	mov	r2, r8
    41e6:	4639      	mov	r1, r7
    41e8:	3004      	adds	r0, #4
    41ea:	4b0e      	ldr	r3, [pc, #56]	; (4224 <adc_async_register_channel_buffer+0xb0>)
    41ec:	4798      	blx	r3
    41ee:	4602      	mov	r2, r0
    41f0:	b998      	cbnz	r0, 421a <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    41f2:	6a2b      	ldr	r3, [r5, #32]
    41f4:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    41f6:	6aab      	ldr	r3, [r5, #40]	; 0x28
    41f8:	4499      	add	r9, r3
    41fa:	2300      	movs	r3, #0
    41fc:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    4200:	4610      	mov	r0, r2
    4202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    4206:	2000      	movs	r0, #0
    4208:	e7c1      	b.n	418e <adc_async_register_channel_buffer+0x1a>
    420a:	2000      	movs	r0, #0
    420c:	e7bf      	b.n	418e <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    420e:	f06f 020c 	mvn.w	r2, #12
    4212:	e7f5      	b.n	4200 <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    4214:	f06f 021b 	mvn.w	r2, #27
    4218:	e7f2      	b.n	4200 <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    421a:	f06f 020c 	mvn.w	r2, #12
    421e:	e7ef      	b.n	4200 <adc_async_register_channel_buffer+0x8c>
    4220:	0000578d 	.word	0x0000578d
    4224:	00005835 	.word	0x00005835
    4228:	0000cc08 	.word	0x0000cc08

0000422c <adc_async_enable_channel>:
{
    422c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    422e:	460d      	mov	r5, r1
	ASSERT(descr);
    4230:	4f0b      	ldr	r7, [pc, #44]	; (4260 <adc_async_enable_channel+0x34>)
    4232:	4604      	mov	r4, r0
    4234:	2283      	movs	r2, #131	; 0x83
    4236:	4639      	mov	r1, r7
    4238:	3000      	adds	r0, #0
    423a:	bf18      	it	ne
    423c:	2001      	movne	r0, #1
    423e:	4e09      	ldr	r6, [pc, #36]	; (4264 <adc_async_enable_channel+0x38>)
    4240:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    4242:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    4246:	2284      	movs	r2, #132	; 0x84
    4248:	4639      	mov	r1, r7
    424a:	42a8      	cmp	r0, r5
    424c:	bf34      	ite	cc
    424e:	2000      	movcc	r0, #0
    4250:	2001      	movcs	r0, #1
    4252:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    4254:	4629      	mov	r1, r5
    4256:	4620      	mov	r0, r4
    4258:	4b03      	ldr	r3, [pc, #12]	; (4268 <adc_async_enable_channel+0x3c>)
    425a:	4798      	blx	r3
}
    425c:	2000      	movs	r0, #0
    425e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4260:	0000cc08 	.word	0x0000cc08
    4264:	0000578d 	.word	0x0000578d
    4268:	00005c51 	.word	0x00005c51

0000426c <adc_async_register_callback>:
{
    426c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4270:	460e      	mov	r6, r1
    4272:	4614      	mov	r4, r2
    4274:	4699      	mov	r9, r3
	ASSERT(descr);
    4276:	f8df 8070 	ldr.w	r8, [pc, #112]	; 42e8 <adc_async_register_callback+0x7c>
    427a:	4605      	mov	r5, r0
    427c:	229c      	movs	r2, #156	; 0x9c
    427e:	4641      	mov	r1, r8
    4280:	3000      	adds	r0, #0
    4282:	bf18      	it	ne
    4284:	2001      	movne	r0, #1
    4286:	4f16      	ldr	r7, [pc, #88]	; (42e0 <adc_async_register_callback+0x74>)
    4288:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    428a:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    428e:	229d      	movs	r2, #157	; 0x9d
    4290:	4641      	mov	r1, r8
    4292:	42b0      	cmp	r0, r6
    4294:	bf34      	ite	cc
    4296:	2000      	movcc	r0, #0
    4298:	2001      	movcs	r0, #1
    429a:	47b8      	blx	r7
	switch (type) {
    429c:	2c01      	cmp	r4, #1
    429e:	d019      	beq.n	42d4 <adc_async_register_callback+0x68>
    42a0:	b12c      	cbz	r4, 42ae <adc_async_register_callback+0x42>
    42a2:	2c02      	cmp	r4, #2
    42a4:	d019      	beq.n	42da <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    42a6:	f06f 000c 	mvn.w	r0, #12
}
    42aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    42ae:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    42b0:	5d9b      	ldrb	r3, [r3, r6]
    42b2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    42b4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    42b8:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    42bc:	f119 0300 	adds.w	r3, r9, #0
    42c0:	bf18      	it	ne
    42c2:	2301      	movne	r3, #1
    42c4:	4622      	mov	r2, r4
    42c6:	4631      	mov	r1, r6
    42c8:	4628      	mov	r0, r5
    42ca:	4c06      	ldr	r4, [pc, #24]	; (42e4 <adc_async_register_callback+0x78>)
    42cc:	47a0      	blx	r4
	return ERR_NONE;
    42ce:	2000      	movs	r0, #0
    42d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    42d4:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    42d8:	e7f0      	b.n	42bc <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    42da:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    42de:	e7ed      	b.n	42bc <adc_async_register_callback+0x50>
    42e0:	0000578d 	.word	0x0000578d
    42e4:	00005c8f 	.word	0x00005c8f
    42e8:	0000cc08 	.word	0x0000cc08

000042ec <adc_async_read_channel>:
{
    42ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    42f0:	b083      	sub	sp, #12
    42f2:	4688      	mov	r8, r1
    42f4:	4691      	mov	r9, r2
    42f6:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    42f8:	4604      	mov	r4, r0
    42fa:	2800      	cmp	r0, #0
    42fc:	d04f      	beq.n	439e <adc_async_read_channel+0xb2>
    42fe:	2a00      	cmp	r2, #0
    4300:	d04f      	beq.n	43a2 <adc_async_read_channel+0xb6>
    4302:	1c18      	adds	r0, r3, #0
    4304:	bf18      	it	ne
    4306:	2001      	movne	r0, #1
    4308:	4f29      	ldr	r7, [pc, #164]	; (43b0 <adc_async_read_channel+0xc4>)
    430a:	22bc      	movs	r2, #188	; 0xbc
    430c:	4639      	mov	r1, r7
    430e:	4e29      	ldr	r6, [pc, #164]	; (43b4 <adc_async_read_channel+0xc8>)
    4310:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    4312:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    4316:	22bd      	movs	r2, #189	; 0xbd
    4318:	4639      	mov	r1, r7
    431a:	4540      	cmp	r0, r8
    431c:	bf34      	ite	cc
    431e:	2000      	movcc	r0, #0
    4320:	2001      	movcs	r0, #1
    4322:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    4324:	4620      	mov	r0, r4
    4326:	4b24      	ldr	r3, [pc, #144]	; (43b8 <adc_async_read_channel+0xcc>)
    4328:	4798      	blx	r3
	ASSERT(!(length % data_size));
    432a:	fb95 f3f0 	sdiv	r3, r5, r0
    432e:	fb03 5010 	mls	r0, r3, r0, r5
    4332:	22bf      	movs	r2, #191	; 0xbf
    4334:	4639      	mov	r1, r7
    4336:	fab0 f080 	clz	r0, r0
    433a:	0940      	lsrs	r0, r0, #5
    433c:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    433e:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    4340:	f813 b008 	ldrb.w	fp, [r3, r8]
    4344:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    4348:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    434a:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    434e:	a801      	add	r0, sp, #4
    4350:	4b1a      	ldr	r3, [pc, #104]	; (43bc <adc_async_read_channel+0xd0>)
    4352:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    4354:	f10b 0a04 	add.w	sl, fp, #4
    4358:	4650      	mov	r0, sl
    435a:	4b19      	ldr	r3, [pc, #100]	; (43c0 <adc_async_read_channel+0xd4>)
    435c:	4798      	blx	r3
    435e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    4360:	a801      	add	r0, sp, #4
    4362:	4b18      	ldr	r3, [pc, #96]	; (43c4 <adc_async_read_channel+0xd8>)
    4364:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    4366:	f1b8 0f00 	cmp.w	r8, #0
    436a:	d01c      	beq.n	43a6 <adc_async_read_channel+0xba>
    436c:	b1ed      	cbz	r5, 43aa <adc_async_read_channel+0xbe>
    436e:	3d01      	subs	r5, #1
    4370:	b2ad      	uxth	r5, r5
    4372:	3502      	adds	r5, #2
    4374:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    4376:	4f14      	ldr	r7, [pc, #80]	; (43c8 <adc_async_read_channel+0xdc>)
    4378:	b2a6      	uxth	r6, r4
    437a:	1e61      	subs	r1, r4, #1
    437c:	4449      	add	r1, r9
    437e:	4650      	mov	r0, sl
    4380:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    4382:	4544      	cmp	r4, r8
    4384:	d002      	beq.n	438c <adc_async_read_channel+0xa0>
    4386:	3401      	adds	r4, #1
    4388:	42ac      	cmp	r4, r5
    438a:	d1f5      	bne.n	4378 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    438c:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    4390:	1b9b      	subs	r3, r3, r6
    4392:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    4396:	4630      	mov	r0, r6
    4398:	b003      	add	sp, #12
    439a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    439e:	2000      	movs	r0, #0
    43a0:	e7b2      	b.n	4308 <adc_async_read_channel+0x1c>
    43a2:	2000      	movs	r0, #0
    43a4:	e7b0      	b.n	4308 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    43a6:	2600      	movs	r6, #0
    43a8:	e7f0      	b.n	438c <adc_async_read_channel+0xa0>
    43aa:	2600      	movs	r6, #0
    43ac:	e7ee      	b.n	438c <adc_async_read_channel+0xa0>
    43ae:	bf00      	nop
    43b0:	0000cc08 	.word	0x0000cc08
    43b4:	0000578d 	.word	0x0000578d
    43b8:	00005c67 	.word	0x00005c67
    43bc:	000043f5 	.word	0x000043f5
    43c0:	00005909 	.word	0x00005909
    43c4:	00004403 	.word	0x00004403
    43c8:	00005885 	.word	0x00005885

000043cc <adc_async_start_conversion>:
{
    43cc:	b510      	push	{r4, lr}
	ASSERT(descr);
    43ce:	4604      	mov	r4, r0
    43d0:	22d6      	movs	r2, #214	; 0xd6
    43d2:	4905      	ldr	r1, [pc, #20]	; (43e8 <adc_async_start_conversion+0x1c>)
    43d4:	3000      	adds	r0, #0
    43d6:	bf18      	it	ne
    43d8:	2001      	movne	r0, #1
    43da:	4b04      	ldr	r3, [pc, #16]	; (43ec <adc_async_start_conversion+0x20>)
    43dc:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    43de:	4620      	mov	r0, r4
    43e0:	4b03      	ldr	r3, [pc, #12]	; (43f0 <adc_async_start_conversion+0x24>)
    43e2:	4798      	blx	r3
}
    43e4:	2000      	movs	r0, #0
    43e6:	bd10      	pop	{r4, pc}
    43e8:	0000cc08 	.word	0x0000cc08
    43ec:	0000578d 	.word	0x0000578d
    43f0:	00005c79 	.word	0x00005c79

000043f4 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    43f4:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    43f8:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    43fa:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    43fc:	f3bf 8f5f 	dmb	sy
    4400:	4770      	bx	lr

00004402 <atomic_leave_critical>:
    4402:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    4406:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    4408:	f383 8810 	msr	PRIMASK, r3
    440c:	4770      	bx	lr
	...

00004410 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    4410:	b538      	push	{r3, r4, r5, lr}
    4412:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    4414:	4605      	mov	r5, r0
    4416:	b158      	cbz	r0, 4430 <crc_sync_init+0x20>
    4418:	1c08      	adds	r0, r1, #0
    441a:	bf18      	it	ne
    441c:	2001      	movne	r0, #1
    441e:	222b      	movs	r2, #43	; 0x2b
    4420:	4904      	ldr	r1, [pc, #16]	; (4434 <crc_sync_init+0x24>)
    4422:	4b05      	ldr	r3, [pc, #20]	; (4438 <crc_sync_init+0x28>)
    4424:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    4426:	4621      	mov	r1, r4
    4428:	4628      	mov	r0, r5
    442a:	4b04      	ldr	r3, [pc, #16]	; (443c <crc_sync_init+0x2c>)
    442c:	4798      	blx	r3
}
    442e:	bd38      	pop	{r3, r4, r5, pc}
    4430:	2000      	movs	r0, #0
    4432:	e7f4      	b.n	441e <crc_sync_init+0xe>
    4434:	0000cc24 	.word	0x0000cc24
    4438:	0000578d 	.word	0x0000578d
    443c:	00006079 	.word	0x00006079

00004440 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    4440:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    4442:	4b02      	ldr	r3, [pc, #8]	; (444c <delay_init+0xc>)
    4444:	6018      	str	r0, [r3, #0]
    4446:	4b02      	ldr	r3, [pc, #8]	; (4450 <delay_init+0x10>)
    4448:	4798      	blx	r3
    444a:	bd08      	pop	{r3, pc}
    444c:	20000648 	.word	0x20000648
    4450:	000079b9 	.word	0x000079b9

00004454 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    4454:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    4456:	4b04      	ldr	r3, [pc, #16]	; (4468 <delay_us+0x14>)
    4458:	681c      	ldr	r4, [r3, #0]
    445a:	4b04      	ldr	r3, [pc, #16]	; (446c <delay_us+0x18>)
    445c:	4798      	blx	r3
    445e:	4601      	mov	r1, r0
    4460:	4620      	mov	r0, r4
    4462:	4b03      	ldr	r3, [pc, #12]	; (4470 <delay_us+0x1c>)
    4464:	4798      	blx	r3
    4466:	bd10      	pop	{r4, pc}
    4468:	20000648 	.word	0x20000648
    446c:	00005d3d 	.word	0x00005d3d
    4470:	000079cd 	.word	0x000079cd

00004474 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    4474:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    4476:	4b04      	ldr	r3, [pc, #16]	; (4488 <delay_ms+0x14>)
    4478:	681c      	ldr	r4, [r3, #0]
    447a:	4b04      	ldr	r3, [pc, #16]	; (448c <delay_ms+0x18>)
    447c:	4798      	blx	r3
    447e:	4601      	mov	r1, r0
    4480:	4620      	mov	r0, r4
    4482:	4b03      	ldr	r3, [pc, #12]	; (4490 <delay_ms+0x1c>)
    4484:	4798      	blx	r3
    4486:	bd10      	pop	{r4, pc}
    4488:	20000648 	.word	0x20000648
    448c:	00005d45 	.word	0x00005d45
    4490:	000079cd 	.word	0x000079cd

00004494 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    4494:	b508      	push	{r3, lr}
	return _event_system_init();
    4496:	4b01      	ldr	r3, [pc, #4]	; (449c <event_system_init+0x8>)
    4498:	4798      	blx	r3
}
    449a:	bd08      	pop	{r3, pc}
    449c:	00006081 	.word	0x00006081

000044a0 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    44a0:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    44a2:	6943      	ldr	r3, [r0, #20]
    44a4:	b103      	cbz	r3, 44a8 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    44a6:	4798      	blx	r3
    44a8:	bd08      	pop	{r3, pc}

000044aa <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    44aa:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    44ac:	6983      	ldr	r3, [r0, #24]
    44ae:	b103      	cbz	r3, 44b2 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    44b0:	4798      	blx	r3
    44b2:	bd08      	pop	{r3, pc}

000044b4 <flash_init>:
{
    44b4:	b538      	push	{r3, r4, r5, lr}
    44b6:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    44b8:	4604      	mov	r4, r0
    44ba:	b190      	cbz	r0, 44e2 <flash_init+0x2e>
    44bc:	1c08      	adds	r0, r1, #0
    44be:	bf18      	it	ne
    44c0:	2001      	movne	r0, #1
    44c2:	2238      	movs	r2, #56	; 0x38
    44c4:	4908      	ldr	r1, [pc, #32]	; (44e8 <flash_init+0x34>)
    44c6:	4b09      	ldr	r3, [pc, #36]	; (44ec <flash_init+0x38>)
    44c8:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    44ca:	4629      	mov	r1, r5
    44cc:	4620      	mov	r0, r4
    44ce:	4b08      	ldr	r3, [pc, #32]	; (44f0 <flash_init+0x3c>)
    44d0:	4798      	blx	r3
	if (rc) {
    44d2:	4603      	mov	r3, r0
    44d4:	b918      	cbnz	r0, 44de <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    44d6:	4a07      	ldr	r2, [pc, #28]	; (44f4 <flash_init+0x40>)
    44d8:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    44da:	4a07      	ldr	r2, [pc, #28]	; (44f8 <flash_init+0x44>)
    44dc:	6062      	str	r2, [r4, #4]
}
    44de:	4618      	mov	r0, r3
    44e0:	bd38      	pop	{r3, r4, r5, pc}
    44e2:	2000      	movs	r0, #0
    44e4:	e7ed      	b.n	44c2 <flash_init+0xe>
    44e6:	bf00      	nop
    44e8:	0000cc40 	.word	0x0000cc40
    44ec:	0000578d 	.word	0x0000578d
    44f0:	0000618d 	.word	0x0000618d
    44f4:	000044a1 	.word	0x000044a1
    44f8:	000044ab 	.word	0x000044ab

000044fc <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    44fc:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    44fe:	8843      	ldrh	r3, [r0, #2]
    4500:	f413 7f80 	tst.w	r3, #256	; 0x100
    4504:	d102      	bne.n	450c <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    4506:	6b43      	ldr	r3, [r0, #52]	; 0x34
    4508:	b103      	cbz	r3, 450c <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    450a:	4798      	blx	r3
    450c:	bd08      	pop	{r3, pc}

0000450e <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    450e:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4510:	8843      	ldrh	r3, [r0, #2]
    4512:	f413 7f80 	tst.w	r3, #256	; 0x100
    4516:	d102      	bne.n	451e <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    4518:	6b83      	ldr	r3, [r0, #56]	; 0x38
    451a:	b103      	cbz	r3, 451e <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    451c:	4798      	blx	r3
    451e:	bd08      	pop	{r3, pc}

00004520 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    4520:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    4522:	8843      	ldrh	r3, [r0, #2]
    4524:	f413 7f80 	tst.w	r3, #256	; 0x100
    4528:	d102      	bne.n	4530 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    452a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    452c:	b103      	cbz	r3, 4530 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    452e:	4798      	blx	r3
    4530:	bd08      	pop	{r3, pc}
	...

00004534 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    4534:	b510      	push	{r4, lr}
    4536:	b084      	sub	sp, #16
    4538:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    453a:	8a83      	ldrh	r3, [r0, #20]
    453c:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4540:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    4542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    4546:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    454a:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    454c:	a901      	add	r1, sp, #4
    454e:	3828      	subs	r0, #40	; 0x28
    4550:	4b03      	ldr	r3, [pc, #12]	; (4560 <i2c_m_async_write+0x2c>)
    4552:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    4554:	2800      	cmp	r0, #0
    4556:	bf08      	it	eq
    4558:	4620      	moveq	r0, r4
    455a:	b004      	add	sp, #16
    455c:	bd10      	pop	{r4, pc}
    455e:	bf00      	nop
    4560:	00006f09 	.word	0x00006f09

00004564 <i2c_m_async_read>:
{
    4564:	b510      	push	{r4, lr}
    4566:	b084      	sub	sp, #16
    4568:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    456a:	8a83      	ldrh	r3, [r0, #20]
    456c:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    4570:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    4572:	f248 0301 	movw	r3, #32769	; 0x8001
    4576:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    457a:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    457c:	a901      	add	r1, sp, #4
    457e:	3828      	subs	r0, #40	; 0x28
    4580:	4b03      	ldr	r3, [pc, #12]	; (4590 <i2c_m_async_read+0x2c>)
    4582:	4798      	blx	r3
}
    4584:	2800      	cmp	r0, #0
    4586:	bf08      	it	eq
    4588:	4620      	moveq	r0, r4
    458a:	b004      	add	sp, #16
    458c:	bd10      	pop	{r4, pc}
    458e:	bf00      	nop
    4590:	00006f09 	.word	0x00006f09

00004594 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    4594:	b570      	push	{r4, r5, r6, lr}
    4596:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    4598:	4604      	mov	r4, r0
    459a:	2289      	movs	r2, #137	; 0x89
    459c:	490f      	ldr	r1, [pc, #60]	; (45dc <i2c_m_async_init+0x48>)
    459e:	3000      	adds	r0, #0
    45a0:	bf18      	it	ne
    45a2:	2001      	movne	r0, #1
    45a4:	4b0e      	ldr	r3, [pc, #56]	; (45e0 <i2c_m_async_init+0x4c>)
    45a6:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    45a8:	4629      	mov	r1, r5
    45aa:	4620      	mov	r0, r4
    45ac:	4b0d      	ldr	r3, [pc, #52]	; (45e4 <i2c_m_async_init+0x50>)
    45ae:	4798      	blx	r3
	if (init_status) {
    45b0:	4605      	mov	r5, r0
    45b2:	b108      	cbz	r0, 45b8 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    45b4:	4628      	mov	r0, r5
    45b6:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    45b8:	4b0b      	ldr	r3, [pc, #44]	; (45e8 <i2c_m_async_init+0x54>)
    45ba:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    45bc:	4b0b      	ldr	r3, [pc, #44]	; (45ec <i2c_m_async_init+0x58>)
    45be:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    45c0:	4a0b      	ldr	r2, [pc, #44]	; (45f0 <i2c_m_async_init+0x5c>)
    45c2:	2101      	movs	r1, #1
    45c4:	4620      	mov	r0, r4
    45c6:	4e0b      	ldr	r6, [pc, #44]	; (45f4 <i2c_m_async_init+0x60>)
    45c8:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    45ca:	4a0b      	ldr	r2, [pc, #44]	; (45f8 <i2c_m_async_init+0x64>)
    45cc:	2102      	movs	r1, #2
    45ce:	4620      	mov	r0, r4
    45d0:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    45d2:	4a0a      	ldr	r2, [pc, #40]	; (45fc <i2c_m_async_init+0x68>)
    45d4:	2100      	movs	r1, #0
    45d6:	4620      	mov	r0, r4
    45d8:	47b0      	blx	r6
	return ERR_NONE;
    45da:	e7eb      	b.n	45b4 <i2c_m_async_init+0x20>
    45dc:	0000cc58 	.word	0x0000cc58
    45e0:	0000578d 	.word	0x0000578d
    45e4:	00006e89 	.word	0x00006e89
    45e8:	00004565 	.word	0x00004565
    45ec:	00004535 	.word	0x00004535
    45f0:	000044fd 	.word	0x000044fd
    45f4:	00007039 	.word	0x00007039
    45f8:	0000450f 	.word	0x0000450f
    45fc:	00004521 	.word	0x00004521

00004600 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    4600:	b570      	push	{r4, r5, r6, lr}
    4602:	460d      	mov	r5, r1
    4604:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4606:	4604      	mov	r4, r0
    4608:	b160      	cbz	r0, 4624 <io_write+0x24>
    460a:	1c08      	adds	r0, r1, #0
    460c:	bf18      	it	ne
    460e:	2001      	movne	r0, #1
    4610:	2234      	movs	r2, #52	; 0x34
    4612:	4905      	ldr	r1, [pc, #20]	; (4628 <io_write+0x28>)
    4614:	4b05      	ldr	r3, [pc, #20]	; (462c <io_write+0x2c>)
    4616:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    4618:	6823      	ldr	r3, [r4, #0]
    461a:	4632      	mov	r2, r6
    461c:	4629      	mov	r1, r5
    461e:	4620      	mov	r0, r4
    4620:	4798      	blx	r3
}
    4622:	bd70      	pop	{r4, r5, r6, pc}
    4624:	2000      	movs	r0, #0
    4626:	e7f3      	b.n	4610 <io_write+0x10>
    4628:	0000cc78 	.word	0x0000cc78
    462c:	0000578d 	.word	0x0000578d

00004630 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    4630:	b570      	push	{r4, r5, r6, lr}
    4632:	460d      	mov	r5, r1
    4634:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    4636:	4604      	mov	r4, r0
    4638:	b160      	cbz	r0, 4654 <io_read+0x24>
    463a:	1c08      	adds	r0, r1, #0
    463c:	bf18      	it	ne
    463e:	2001      	movne	r0, #1
    4640:	223d      	movs	r2, #61	; 0x3d
    4642:	4905      	ldr	r1, [pc, #20]	; (4658 <io_read+0x28>)
    4644:	4b05      	ldr	r3, [pc, #20]	; (465c <io_read+0x2c>)
    4646:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    4648:	6863      	ldr	r3, [r4, #4]
    464a:	4632      	mov	r2, r6
    464c:	4629      	mov	r1, r5
    464e:	4620      	mov	r0, r4
    4650:	4798      	blx	r3
}
    4652:	bd70      	pop	{r4, r5, r6, pc}
    4654:	2000      	movs	r0, #0
    4656:	e7f3      	b.n	4640 <io_read+0x10>
    4658:	0000cc78 	.word	0x0000cc78
    465c:	0000578d 	.word	0x0000578d

00004660 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    4660:	b538      	push	{r3, r4, r5, lr}
    4662:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    4664:	4605      	mov	r5, r0
    4666:	b158      	cbz	r0, 4680 <qspi_dma_init+0x20>
    4668:	1c08      	adds	r0, r1, #0
    466a:	bf18      	it	ne
    466c:	2001      	movne	r0, #1
    466e:	2231      	movs	r2, #49	; 0x31
    4670:	4904      	ldr	r1, [pc, #16]	; (4684 <qspi_dma_init+0x24>)
    4672:	4b05      	ldr	r3, [pc, #20]	; (4688 <qspi_dma_init+0x28>)
    4674:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    4676:	4621      	mov	r1, r4
    4678:	4628      	mov	r0, r5
    467a:	4b04      	ldr	r3, [pc, #16]	; (468c <qspi_dma_init+0x2c>)
    467c:	4798      	blx	r3
}
    467e:	bd38      	pop	{r3, r4, r5, pc}
    4680:	2000      	movs	r0, #0
    4682:	e7f4      	b.n	466e <qspi_dma_init+0xe>
    4684:	0000cc8c 	.word	0x0000cc8c
    4688:	0000578d 	.word	0x0000578d
    468c:	000063ad 	.word	0x000063ad

00004690 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4692:	460f      	mov	r7, r1
    4694:	4616      	mov	r6, r2
	ASSERT(io);
    4696:	4604      	mov	r4, r0
    4698:	f240 1227 	movw	r2, #295	; 0x127
    469c:	4909      	ldr	r1, [pc, #36]	; (46c4 <_spi_m_async_io_write+0x34>)
    469e:	3000      	adds	r0, #0
    46a0:	bf18      	it	ne
    46a2:	2001      	movne	r0, #1
    46a4:	4b08      	ldr	r3, [pc, #32]	; (46c8 <_spi_m_async_io_write+0x38>)
    46a6:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    46a8:	2500      	movs	r5, #0
    46aa:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    46ac:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    46ae:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    46b0:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    46b2:	2310      	movs	r3, #16
    46b4:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    46b6:	2101      	movs	r1, #1
    46b8:	f1a4 0020 	sub.w	r0, r4, #32
    46bc:	4b03      	ldr	r3, [pc, #12]	; (46cc <_spi_m_async_io_write+0x3c>)
    46be:	4798      	blx	r3

	return ERR_NONE;
}
    46c0:	4628      	mov	r0, r5
    46c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    46c4:	0000cca8 	.word	0x0000cca8
    46c8:	0000578d 	.word	0x0000578d
    46cc:	000074cd 	.word	0x000074cd

000046d0 <_spi_m_async_io_read>:
{
    46d0:	b570      	push	{r4, r5, r6, lr}
    46d2:	460d      	mov	r5, r1
    46d4:	4616      	mov	r6, r2
	ASSERT(io);
    46d6:	4604      	mov	r4, r0
    46d8:	f240 1205 	movw	r2, #261	; 0x105
    46dc:	490c      	ldr	r1, [pc, #48]	; (4710 <_spi_m_async_io_read+0x40>)
    46de:	3000      	adds	r0, #0
    46e0:	bf18      	it	ne
    46e2:	2001      	movne	r0, #1
    46e4:	4b0b      	ldr	r3, [pc, #44]	; (4714 <_spi_m_async_io_read+0x44>)
    46e6:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    46e8:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    46ea:	2500      	movs	r5, #0
    46ec:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    46ee:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    46f0:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    46f2:	2310      	movs	r3, #16
    46f4:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    46f6:	3c20      	subs	r4, #32
    46f8:	2101      	movs	r1, #1
    46fa:	4620      	mov	r0, r4
    46fc:	4b06      	ldr	r3, [pc, #24]	; (4718 <_spi_m_async_io_read+0x48>)
    46fe:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    4700:	f240 11ff 	movw	r1, #511	; 0x1ff
    4704:	4620      	mov	r0, r4
    4706:	4b05      	ldr	r3, [pc, #20]	; (471c <_spi_m_async_io_read+0x4c>)
    4708:	4798      	blx	r3
}
    470a:	4628      	mov	r0, r5
    470c:	bd70      	pop	{r4, r5, r6, pc}
    470e:	bf00      	nop
    4710:	0000cca8 	.word	0x0000cca8
    4714:	0000578d 	.word	0x0000578d
    4718:	00007501 	.word	0x00007501
    471c:	0000757d 	.word	0x0000757d

00004720 <_spi_dev_error>:
{
    4720:	b570      	push	{r4, r5, r6, lr}
    4722:	4604      	mov	r4, r0
    4724:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    4726:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    4728:	2100      	movs	r1, #0
    472a:	4b09      	ldr	r3, [pc, #36]	; (4750 <_spi_dev_error+0x30>)
    472c:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    472e:	2100      	movs	r1, #0
    4730:	4620      	mov	r0, r4
    4732:	4b08      	ldr	r3, [pc, #32]	; (4754 <_spi_dev_error+0x34>)
    4734:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    4736:	2100      	movs	r1, #0
    4738:	4620      	mov	r0, r4
    473a:	4b07      	ldr	r3, [pc, #28]	; (4758 <_spi_dev_error+0x38>)
    473c:	4798      	blx	r3
	spi->stat = 0;
    473e:	2300      	movs	r3, #0
    4740:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    4744:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4746:	b113      	cbz	r3, 474e <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    4748:	4631      	mov	r1, r6
    474a:	4628      	mov	r0, r5
    474c:	4798      	blx	r3
    474e:	bd70      	pop	{r4, r5, r6, pc}
    4750:	000074cd 	.word	0x000074cd
    4754:	00007501 	.word	0x00007501
    4758:	00007541 	.word	0x00007541

0000475c <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    475c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    475e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    4760:	429a      	cmp	r2, r3
    4762:	d200      	bcs.n	4766 <_spi_dev_complete+0xa>
    4764:	4770      	bx	lr
{
    4766:	b510      	push	{r4, lr}
    4768:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    476a:	2100      	movs	r1, #0
    476c:	4b04      	ldr	r3, [pc, #16]	; (4780 <_spi_dev_complete+0x24>)
    476e:	4798      	blx	r3
		spi->stat = 0;
    4770:	2300      	movs	r3, #0
    4772:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    4776:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4778:	b10b      	cbz	r3, 477e <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    477a:	1f20      	subs	r0, r4, #4
    477c:	4798      	blx	r3
    477e:	bd10      	pop	{r4, pc}
    4780:	00007541 	.word	0x00007541

00004784 <_spi_dev_tx>:
{
    4784:	b510      	push	{r4, lr}
    4786:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    4788:	7903      	ldrb	r3, [r0, #4]
    478a:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    478c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    478e:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4790:	f103 0101 	add.w	r1, r3, #1
    4794:	6401      	str	r1, [r0, #64]	; 0x40
    4796:	bf94      	ite	ls
    4798:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    479a:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    479e:	4b08      	ldr	r3, [pc, #32]	; (47c0 <_spi_dev_tx+0x3c>)
    47a0:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    47a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
    47a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    47a6:	429a      	cmp	r2, r3
    47a8:	d000      	beq.n	47ac <_spi_dev_tx+0x28>
    47aa:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    47ac:	2100      	movs	r1, #0
    47ae:	4620      	mov	r0, r4
    47b0:	4b04      	ldr	r3, [pc, #16]	; (47c4 <_spi_dev_tx+0x40>)
    47b2:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    47b4:	2101      	movs	r1, #1
    47b6:	4620      	mov	r0, r4
    47b8:	4b03      	ldr	r3, [pc, #12]	; (47c8 <_spi_dev_tx+0x44>)
    47ba:	4798      	blx	r3
}
    47bc:	e7f5      	b.n	47aa <_spi_dev_tx+0x26>
    47be:	bf00      	nop
    47c0:	0000757d 	.word	0x0000757d
    47c4:	000074cd 	.word	0x000074cd
    47c8:	00007541 	.word	0x00007541

000047cc <_spi_dev_rx>:
{
    47cc:	b570      	push	{r4, r5, r6, lr}
    47ce:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    47d0:	6b85      	ldr	r5, [r0, #56]	; 0x38
    47d2:	b305      	cbz	r5, 4816 <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    47d4:	7903      	ldrb	r3, [r0, #4]
    47d6:	2b01      	cmp	r3, #1
    47d8:	d916      	bls.n	4808 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    47da:	6c06      	ldr	r6, [r0, #64]	; 0x40
    47dc:	1c73      	adds	r3, r6, #1
    47de:	6403      	str	r3, [r0, #64]	; 0x40
    47e0:	4b18      	ldr	r3, [pc, #96]	; (4844 <_spi_dev_rx+0x78>)
    47e2:	4798      	blx	r3
    47e4:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    47e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    47ea:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    47ec:	4293      	cmp	r3, r2
    47ee:	d21d      	bcs.n	482c <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    47f0:	6b62      	ldr	r2, [r4, #52]	; 0x34
    47f2:	b1b2      	cbz	r2, 4822 <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    47f4:	7921      	ldrb	r1, [r4, #4]
    47f6:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    47f8:	bf94      	ite	ls
    47fa:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    47fc:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    4800:	4620      	mov	r0, r4
    4802:	4b11      	ldr	r3, [pc, #68]	; (4848 <_spi_dev_rx+0x7c>)
    4804:	4798      	blx	r3
    4806:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    4808:	6c06      	ldr	r6, [r0, #64]	; 0x40
    480a:	1c73      	adds	r3, r6, #1
    480c:	6403      	str	r3, [r0, #64]	; 0x40
    480e:	4b0d      	ldr	r3, [pc, #52]	; (4844 <_spi_dev_rx+0x78>)
    4810:	4798      	blx	r3
    4812:	55a8      	strb	r0, [r5, r6]
    4814:	e7e8      	b.n	47e8 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    4816:	4b0b      	ldr	r3, [pc, #44]	; (4844 <_spi_dev_rx+0x78>)
    4818:	4798      	blx	r3
		spi->xfercnt++;
    481a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    481c:	3301      	adds	r3, #1
    481e:	6423      	str	r3, [r4, #64]	; 0x40
    4820:	e7e2      	b.n	47e8 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    4822:	88e1      	ldrh	r1, [r4, #6]
    4824:	4620      	mov	r0, r4
    4826:	4b08      	ldr	r3, [pc, #32]	; (4848 <_spi_dev_rx+0x7c>)
    4828:	4798      	blx	r3
    482a:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    482c:	2100      	movs	r1, #0
    482e:	4620      	mov	r0, r4
    4830:	4b06      	ldr	r3, [pc, #24]	; (484c <_spi_dev_rx+0x80>)
    4832:	4798      	blx	r3
		spi->stat = 0;
    4834:	2300      	movs	r3, #0
    4836:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    483a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    483c:	b10b      	cbz	r3, 4842 <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    483e:	1f20      	subs	r0, r4, #4
    4840:	4798      	blx	r3
    4842:	bd70      	pop	{r4, r5, r6, pc}
    4844:	000075ad 	.word	0x000075ad
    4848:	0000757d 	.word	0x0000757d
    484c:	00007501 	.word	0x00007501

00004850 <spi_m_async_init>:
{
    4850:	b570      	push	{r4, r5, r6, lr}
    4852:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    4854:	4606      	mov	r6, r0
    4856:	b330      	cbz	r0, 48a6 <spi_m_async_init+0x56>
    4858:	1c08      	adds	r0, r1, #0
    485a:	bf18      	it	ne
    485c:	2001      	movne	r0, #1
    485e:	22a5      	movs	r2, #165	; 0xa5
    4860:	4912      	ldr	r1, [pc, #72]	; (48ac <spi_m_async_init+0x5c>)
    4862:	4b13      	ldr	r3, [pc, #76]	; (48b0 <spi_m_async_init+0x60>)
    4864:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4866:	4634      	mov	r4, r6
    4868:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    486c:	4629      	mov	r1, r5
    486e:	4620      	mov	r0, r4
    4870:	4b10      	ldr	r3, [pc, #64]	; (48b4 <spi_m_async_init+0x64>)
    4872:	4798      	blx	r3
	if (rc >= 0) {
    4874:	2800      	cmp	r0, #0
    4876:	db15      	blt.n	48a4 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    4878:	4a0f      	ldr	r2, [pc, #60]	; (48b8 <spi_m_async_init+0x68>)
    487a:	2100      	movs	r1, #0
    487c:	4620      	mov	r0, r4
    487e:	4d0f      	ldr	r5, [pc, #60]	; (48bc <spi_m_async_init+0x6c>)
    4880:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    4882:	4a0f      	ldr	r2, [pc, #60]	; (48c0 <spi_m_async_init+0x70>)
    4884:	2101      	movs	r1, #1
    4886:	4620      	mov	r0, r4
    4888:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    488a:	4a0e      	ldr	r2, [pc, #56]	; (48c4 <spi_m_async_init+0x74>)
    488c:	2102      	movs	r1, #2
    488e:	4620      	mov	r0, r4
    4890:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    4892:	4a0d      	ldr	r2, [pc, #52]	; (48c8 <spi_m_async_init+0x78>)
    4894:	2103      	movs	r1, #3
    4896:	4620      	mov	r0, r4
    4898:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    489a:	4b0c      	ldr	r3, [pc, #48]	; (48cc <spi_m_async_init+0x7c>)
    489c:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    489e:	4b0c      	ldr	r3, [pc, #48]	; (48d0 <spi_m_async_init+0x80>)
    48a0:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    48a2:	2000      	movs	r0, #0
}
    48a4:	bd70      	pop	{r4, r5, r6, pc}
    48a6:	2000      	movs	r0, #0
    48a8:	e7d9      	b.n	485e <spi_m_async_init+0xe>
    48aa:	bf00      	nop
    48ac:	0000cca8 	.word	0x0000cca8
    48b0:	0000578d 	.word	0x0000578d
    48b4:	000073c5 	.word	0x000073c5
    48b8:	00004785 	.word	0x00004785
    48bc:	000075d9 	.word	0x000075d9
    48c0:	000047cd 	.word	0x000047cd
    48c4:	0000475d 	.word	0x0000475d
    48c8:	00004721 	.word	0x00004721
    48cc:	000046d1 	.word	0x000046d1
    48d0:	00004691 	.word	0x00004691

000048d4 <spi_m_async_enable>:
{
    48d4:	b510      	push	{r4, lr}
	ASSERT(spi);
    48d6:	4604      	mov	r4, r0
    48d8:	22c1      	movs	r2, #193	; 0xc1
    48da:	4905      	ldr	r1, [pc, #20]	; (48f0 <spi_m_async_enable+0x1c>)
    48dc:	3000      	adds	r0, #0
    48de:	bf18      	it	ne
    48e0:	2001      	movne	r0, #1
    48e2:	4b04      	ldr	r3, [pc, #16]	; (48f4 <spi_m_async_enable+0x20>)
    48e4:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    48e6:	1d20      	adds	r0, r4, #4
    48e8:	4b03      	ldr	r3, [pc, #12]	; (48f8 <spi_m_async_enable+0x24>)
    48ea:	4798      	blx	r3
    48ec:	bd10      	pop	{r4, pc}
    48ee:	bf00      	nop
    48f0:	0000cca8 	.word	0x0000cca8
    48f4:	0000578d 	.word	0x0000578d
    48f8:	0000742d 	.word	0x0000742d

000048fc <spi_m_async_set_baudrate>:
{
    48fc:	b538      	push	{r3, r4, r5, lr}
    48fe:	460d      	mov	r5, r1
	ASSERT(spi);
    4900:	4604      	mov	r4, r0
    4902:	22cf      	movs	r2, #207	; 0xcf
    4904:	4909      	ldr	r1, [pc, #36]	; (492c <spi_m_async_set_baudrate+0x30>)
    4906:	3000      	adds	r0, #0
    4908:	bf18      	it	ne
    490a:	2001      	movne	r0, #1
    490c:	4b08      	ldr	r3, [pc, #32]	; (4930 <spi_m_async_set_baudrate+0x34>)
    490e:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    4910:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4914:	f013 0f10 	tst.w	r3, #16
    4918:	d104      	bne.n	4924 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    491a:	4629      	mov	r1, r5
    491c:	1d20      	adds	r0, r4, #4
    491e:	4b05      	ldr	r3, [pc, #20]	; (4934 <spi_m_async_set_baudrate+0x38>)
    4920:	4798      	blx	r3
    4922:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4924:	f06f 0003 	mvn.w	r0, #3
}
    4928:	bd38      	pop	{r3, r4, r5, pc}
    492a:	bf00      	nop
    492c:	0000cca8 	.word	0x0000cca8
    4930:	0000578d 	.word	0x0000578d
    4934:	00007491 	.word	0x00007491

00004938 <spi_m_async_set_mode>:
{
    4938:	b538      	push	{r3, r4, r5, lr}
    493a:	460d      	mov	r5, r1
	ASSERT(spi);
    493c:	4604      	mov	r4, r0
    493e:	22d9      	movs	r2, #217	; 0xd9
    4940:	4909      	ldr	r1, [pc, #36]	; (4968 <spi_m_async_set_mode+0x30>)
    4942:	3000      	adds	r0, #0
    4944:	bf18      	it	ne
    4946:	2001      	movne	r0, #1
    4948:	4b08      	ldr	r3, [pc, #32]	; (496c <spi_m_async_set_mode+0x34>)
    494a:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    494c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    4950:	f013 0f10 	tst.w	r3, #16
    4954:	d104      	bne.n	4960 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    4956:	4629      	mov	r1, r5
    4958:	1d20      	adds	r0, r4, #4
    495a:	4b05      	ldr	r3, [pc, #20]	; (4970 <spi_m_async_set_mode+0x38>)
    495c:	4798      	blx	r3
    495e:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    4960:	f06f 0003 	mvn.w	r0, #3
}
    4964:	bd38      	pop	{r3, r4, r5, pc}
    4966:	bf00      	nop
    4968:	0000cca8 	.word	0x0000cca8
    496c:	0000578d 	.word	0x0000578d
    4970:	0000745d 	.word	0x0000745d

00004974 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    4974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4976:	460d      	mov	r5, r1
    4978:	4617      	mov	r7, r2
    497a:	461e      	mov	r6, r3
	ASSERT(spi);
    497c:	4604      	mov	r4, r0
    497e:	f44f 729c 	mov.w	r2, #312	; 0x138
    4982:	4912      	ldr	r1, [pc, #72]	; (49cc <spi_m_async_transfer+0x58>)
    4984:	3000      	adds	r0, #0
    4986:	bf18      	it	ne
    4988:	2001      	movne	r0, #1
    498a:	4b11      	ldr	r3, [pc, #68]	; (49d0 <spi_m_async_transfer+0x5c>)
    498c:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    498e:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    4990:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    4992:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    4994:	2300      	movs	r3, #0
    4996:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    4998:	2310      	movs	r3, #16
    499a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    499e:	1d26      	adds	r6, r4, #4
    49a0:	2101      	movs	r1, #1
    49a2:	4630      	mov	r0, r6
    49a4:	4b0b      	ldr	r3, [pc, #44]	; (49d4 <spi_m_async_transfer+0x60>)
    49a6:	4798      	blx	r3
	if (txbuf) {
    49a8:	b15d      	cbz	r5, 49c2 <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    49aa:	7a23      	ldrb	r3, [r4, #8]
    49ac:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    49ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
    49b0:	bf94      	ite	ls
    49b2:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    49b4:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    49b8:	4630      	mov	r0, r6
    49ba:	4b07      	ldr	r3, [pc, #28]	; (49d8 <spi_m_async_transfer+0x64>)
    49bc:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    49be:	2000      	movs	r0, #0
    49c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    49c2:	8961      	ldrh	r1, [r4, #10]
    49c4:	4630      	mov	r0, r6
    49c6:	4b04      	ldr	r3, [pc, #16]	; (49d8 <spi_m_async_transfer+0x64>)
    49c8:	4798      	blx	r3
    49ca:	e7f8      	b.n	49be <spi_m_async_transfer+0x4a>
    49cc:	0000cca8 	.word	0x0000cca8
    49d0:	0000578d 	.word	0x0000578d
    49d4:	00007501 	.word	0x00007501
    49d8:	0000757d 	.word	0x0000757d

000049dc <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    49dc:	b570      	push	{r4, r5, r6, lr}
    49de:	460c      	mov	r4, r1
    49e0:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    49e2:	4605      	mov	r5, r0
    49e4:	b158      	cbz	r0, 49fe <spi_m_async_register_callback+0x22>
    49e6:	2901      	cmp	r1, #1
    49e8:	bf8c      	ite	hi
    49ea:	2000      	movhi	r0, #0
    49ec:	2001      	movls	r0, #1
    49ee:	f240 1263 	movw	r2, #355	; 0x163
    49f2:	4908      	ldr	r1, [pc, #32]	; (4a14 <spi_m_async_register_callback+0x38>)
    49f4:	4b08      	ldr	r3, [pc, #32]	; (4a18 <spi_m_async_register_callback+0x3c>)
    49f6:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    49f8:	b91c      	cbnz	r4, 4a02 <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    49fa:	632e      	str	r6, [r5, #48]	; 0x30
    49fc:	bd70      	pop	{r4, r5, r6, pc}
    49fe:	2000      	movs	r0, #0
    4a00:	e7f5      	b.n	49ee <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    4a02:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    4a04:	1c32      	adds	r2, r6, #0
    4a06:	bf18      	it	ne
    4a08:	2201      	movne	r2, #1
    4a0a:	2103      	movs	r1, #3
    4a0c:	1d28      	adds	r0, r5, #4
    4a0e:	4b03      	ldr	r3, [pc, #12]	; (4a1c <spi_m_async_register_callback+0x40>)
    4a10:	4798      	blx	r3
    4a12:	bd70      	pop	{r4, r5, r6, pc}
    4a14:	0000cca8 	.word	0x0000cca8
    4a18:	0000578d 	.word	0x0000578d
    4a1c:	0000760d 	.word	0x0000760d

00004a20 <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    4a20:	b538      	push	{r3, r4, r5, lr}
    4a22:	460d      	mov	r5, r1
	ASSERT(spi && io);
    4a24:	4604      	mov	r4, r0
    4a26:	b158      	cbz	r0, 4a40 <spi_m_async_get_io_descriptor+0x20>
    4a28:	1c08      	adds	r0, r1, #0
    4a2a:	bf18      	it	ne
    4a2c:	2001      	movne	r0, #1
    4a2e:	f240 126f 	movw	r2, #367	; 0x16f
    4a32:	4904      	ldr	r1, [pc, #16]	; (4a44 <spi_m_async_get_io_descriptor+0x24>)
    4a34:	4b04      	ldr	r3, [pc, #16]	; (4a48 <spi_m_async_get_io_descriptor+0x28>)
    4a36:	4798      	blx	r3
	*io = &spi->io;
    4a38:	3424      	adds	r4, #36	; 0x24
    4a3a:	602c      	str	r4, [r5, #0]
	return 0;
}
    4a3c:	2000      	movs	r0, #0
    4a3e:	bd38      	pop	{r3, r4, r5, pc}
    4a40:	2000      	movs	r0, #0
    4a42:	e7f4      	b.n	4a2e <spi_m_async_get_io_descriptor+0xe>
    4a44:	0000cca8 	.word	0x0000cca8
    4a48:	0000578d 	.word	0x0000578d

00004a4c <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    4a4c:	b570      	push	{r4, r5, r6, lr}
    4a4e:	460d      	mov	r5, r1
    4a50:	4616      	mov	r6, r2
	ASSERT(io);
    4a52:	4604      	mov	r4, r0
    4a54:	2298      	movs	r2, #152	; 0x98
    4a56:	4907      	ldr	r1, [pc, #28]	; (4a74 <_spi_m_dma_io_write+0x28>)
    4a58:	3000      	adds	r0, #0
    4a5a:	bf18      	it	ne
    4a5c:	2001      	movne	r0, #1
    4a5e:	4b06      	ldr	r3, [pc, #24]	; (4a78 <_spi_m_dma_io_write+0x2c>)
    4a60:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    4a62:	4633      	mov	r3, r6
    4a64:	2200      	movs	r2, #0
    4a66:	4629      	mov	r1, r5
    4a68:	f1a4 001c 	sub.w	r0, r4, #28
    4a6c:	4c03      	ldr	r4, [pc, #12]	; (4a7c <_spi_m_dma_io_write+0x30>)
    4a6e:	47a0      	blx	r4
}
    4a70:	bd70      	pop	{r4, r5, r6, pc}
    4a72:	bf00      	nop
    4a74:	0000ccc8 	.word	0x0000ccc8
    4a78:	0000578d 	.word	0x0000578d
    4a7c:	00007861 	.word	0x00007861

00004a80 <_spi_m_dma_io_read>:
{
    4a80:	b570      	push	{r4, r5, r6, lr}
    4a82:	460d      	mov	r5, r1
    4a84:	4616      	mov	r6, r2
	ASSERT(io);
    4a86:	4604      	mov	r4, r0
    4a88:	2281      	movs	r2, #129	; 0x81
    4a8a:	4907      	ldr	r1, [pc, #28]	; (4aa8 <_spi_m_dma_io_read+0x28>)
    4a8c:	3000      	adds	r0, #0
    4a8e:	bf18      	it	ne
    4a90:	2001      	movne	r0, #1
    4a92:	4b06      	ldr	r3, [pc, #24]	; (4aac <_spi_m_dma_io_read+0x2c>)
    4a94:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    4a96:	4633      	mov	r3, r6
    4a98:	462a      	mov	r2, r5
    4a9a:	2100      	movs	r1, #0
    4a9c:	f1a4 001c 	sub.w	r0, r4, #28
    4aa0:	4c03      	ldr	r4, [pc, #12]	; (4ab0 <_spi_m_dma_io_read+0x30>)
    4aa2:	47a0      	blx	r4
}
    4aa4:	bd70      	pop	{r4, r5, r6, pc}
    4aa6:	bf00      	nop
    4aa8:	0000ccc8 	.word	0x0000ccc8
    4aac:	0000578d 	.word	0x0000578d
    4ab0:	00007861 	.word	0x00007861

00004ab4 <spi_m_dma_init>:
{
    4ab4:	b538      	push	{r3, r4, r5, lr}
    4ab6:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    4ab8:	4605      	mov	r5, r0
    4aba:	b1a0      	cbz	r0, 4ae6 <spi_m_dma_init+0x32>
    4abc:	1c08      	adds	r0, r1, #0
    4abe:	bf18      	it	ne
    4ac0:	2001      	movne	r0, #1
    4ac2:	223b      	movs	r2, #59	; 0x3b
    4ac4:	4909      	ldr	r1, [pc, #36]	; (4aec <spi_m_dma_init+0x38>)
    4ac6:	4b0a      	ldr	r3, [pc, #40]	; (4af0 <spi_m_dma_init+0x3c>)
    4ac8:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    4aca:	4628      	mov	r0, r5
    4acc:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    4ad0:	4621      	mov	r1, r4
    4ad2:	4b08      	ldr	r3, [pc, #32]	; (4af4 <spi_m_dma_init+0x40>)
    4ad4:	4798      	blx	r3
	if (rc) {
    4ad6:	4603      	mov	r3, r0
    4ad8:	b918      	cbnz	r0, 4ae2 <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    4ada:	4a07      	ldr	r2, [pc, #28]	; (4af8 <spi_m_dma_init+0x44>)
    4adc:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    4ade:	4a07      	ldr	r2, [pc, #28]	; (4afc <spi_m_dma_init+0x48>)
    4ae0:	622a      	str	r2, [r5, #32]
}
    4ae2:	4618      	mov	r0, r3
    4ae4:	bd38      	pop	{r3, r4, r5, pc}
    4ae6:	2000      	movs	r0, #0
    4ae8:	e7eb      	b.n	4ac2 <spi_m_dma_init+0xe>
    4aea:	bf00      	nop
    4aec:	0000ccc8 	.word	0x0000ccc8
    4af0:	0000578d 	.word	0x0000578d
    4af4:	00007645 	.word	0x00007645
    4af8:	00004a81 	.word	0x00004a81
    4afc:	00004a4d 	.word	0x00004a4d

00004b00 <spi_m_dma_enable>:
{
    4b00:	b510      	push	{r4, lr}
	ASSERT(spi);
    4b02:	4604      	mov	r4, r0
    4b04:	2251      	movs	r2, #81	; 0x51
    4b06:	4905      	ldr	r1, [pc, #20]	; (4b1c <spi_m_dma_enable+0x1c>)
    4b08:	3000      	adds	r0, #0
    4b0a:	bf18      	it	ne
    4b0c:	2001      	movne	r0, #1
    4b0e:	4b04      	ldr	r3, [pc, #16]	; (4b20 <spi_m_dma_enable+0x20>)
    4b10:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    4b12:	1d20      	adds	r0, r4, #4
    4b14:	4b03      	ldr	r3, [pc, #12]	; (4b24 <spi_m_dma_enable+0x24>)
    4b16:	4798      	blx	r3
    4b18:	bd10      	pop	{r4, pc}
    4b1a:	bf00      	nop
    4b1c:	0000ccc8 	.word	0x0000ccc8
    4b20:	0000578d 	.word	0x0000578d
    4b24:	000077c1 	.word	0x000077c1

00004b28 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    4b28:	b570      	push	{r4, r5, r6, lr}
    4b2a:	460d      	mov	r5, r1
    4b2c:	4616      	mov	r6, r2
	ASSERT(spi);
    4b2e:	4604      	mov	r4, r0
    4b30:	22a8      	movs	r2, #168	; 0xa8
    4b32:	4906      	ldr	r1, [pc, #24]	; (4b4c <spi_m_dma_register_callback+0x24>)
    4b34:	3000      	adds	r0, #0
    4b36:	bf18      	it	ne
    4b38:	2001      	movne	r0, #1
    4b3a:	4b05      	ldr	r3, [pc, #20]	; (4b50 <spi_m_dma_register_callback+0x28>)
    4b3c:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    4b3e:	4632      	mov	r2, r6
    4b40:	4629      	mov	r1, r5
    4b42:	1d20      	adds	r0, r4, #4
    4b44:	4b03      	ldr	r3, [pc, #12]	; (4b54 <spi_m_dma_register_callback+0x2c>)
    4b46:	4798      	blx	r3
    4b48:	bd70      	pop	{r4, r5, r6, pc}
    4b4a:	bf00      	nop
    4b4c:	0000ccc8 	.word	0x0000ccc8
    4b50:	0000578d 	.word	0x0000578d
    4b54:	000077f1 	.word	0x000077f1

00004b58 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    4b58:	b538      	push	{r3, r4, r5, lr}
    4b5a:	460d      	mov	r5, r1
	ASSERT(spi && io);
    4b5c:	4604      	mov	r4, r0
    4b5e:	b150      	cbz	r0, 4b76 <spi_m_dma_get_io_descriptor+0x1e>
    4b60:	1c08      	adds	r0, r1, #0
    4b62:	bf18      	it	ne
    4b64:	2001      	movne	r0, #1
    4b66:	22ae      	movs	r2, #174	; 0xae
    4b68:	4904      	ldr	r1, [pc, #16]	; (4b7c <spi_m_dma_get_io_descriptor+0x24>)
    4b6a:	4b05      	ldr	r3, [pc, #20]	; (4b80 <spi_m_dma_get_io_descriptor+0x28>)
    4b6c:	4798      	blx	r3
	*io = &spi->io;
    4b6e:	3420      	adds	r4, #32
    4b70:	602c      	str	r4, [r5, #0]

	return 0;
}
    4b72:	2000      	movs	r0, #0
    4b74:	bd38      	pop	{r3, r4, r5, pc}
    4b76:	2000      	movs	r0, #0
    4b78:	e7f5      	b.n	4b66 <spi_m_dma_get_io_descriptor+0xe>
    4b7a:	bf00      	nop
    4b7c:	0000ccc8 	.word	0x0000ccc8
    4b80:	0000578d 	.word	0x0000578d

00004b84 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    4b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b86:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    4b88:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    4b8a:	b12f      	cbz	r7, 4b98 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    4b8c:	688d      	ldr	r5, [r1, #8]
    4b8e:	463c      	mov	r4, r7
    4b90:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    4b92:	f1c2 0e01 	rsb	lr, r2, #1
    4b96:	e00b      	b.n	4bb0 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    4b98:	4b0e      	ldr	r3, [pc, #56]	; (4bd4 <timer_add_timer_task+0x50>)
    4b9a:	4798      	blx	r3
		return;
    4b9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    4b9e:	4473      	add	r3, lr
    4ba0:	68a0      	ldr	r0, [r4, #8]
    4ba2:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    4ba4:	42ab      	cmp	r3, r5
    4ba6:	d20a      	bcs.n	4bbe <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    4ba8:	6823      	ldr	r3, [r4, #0]
    4baa:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    4bac:	b153      	cbz	r3, 4bc4 <timer_add_timer_task+0x40>
    4bae:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    4bb0:	6863      	ldr	r3, [r4, #4]
    4bb2:	4293      	cmp	r3, r2
    4bb4:	d8f3      	bhi.n	4b9e <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    4bb6:	68a0      	ldr	r0, [r4, #8]
    4bb8:	4403      	add	r3, r0
    4bba:	1a9b      	subs	r3, r3, r2
    4bbc:	e7f2      	b.n	4ba4 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    4bbe:	42a7      	cmp	r7, r4
    4bc0:	d004      	beq.n	4bcc <timer_add_timer_task+0x48>
    4bc2:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    4bc4:	4620      	mov	r0, r4
    4bc6:	4b04      	ldr	r3, [pc, #16]	; (4bd8 <timer_add_timer_task+0x54>)
    4bc8:	4798      	blx	r3
    4bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    4bcc:	4660      	mov	r0, ip
    4bce:	4b01      	ldr	r3, [pc, #4]	; (4bd4 <timer_add_timer_task+0x50>)
    4bd0:	4798      	blx	r3
    4bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4bd4:	000057b5 	.word	0x000057b5
    4bd8:	000057e1 	.word	0x000057e1

00004bdc <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    4bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    4be0:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    4be2:	6907      	ldr	r7, [r0, #16]
    4be4:	3701      	adds	r7, #1
    4be6:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    4be8:	7e03      	ldrb	r3, [r0, #24]
    4bea:	f013 0f01 	tst.w	r3, #1
    4bee:	d113      	bne.n	4c18 <timer_process_counted+0x3c>
    4bf0:	7e03      	ldrb	r3, [r0, #24]
    4bf2:	f013 0f02 	tst.w	r3, #2
    4bf6:	d10f      	bne.n	4c18 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    4bf8:	b354      	cbz	r4, 4c50 <timer_process_counted+0x74>
    4bfa:	6863      	ldr	r3, [r4, #4]
    4bfc:	1afb      	subs	r3, r7, r3
    4bfe:	68a2      	ldr	r2, [r4, #8]
    4c00:	4293      	cmp	r3, r2
    4c02:	d307      	bcc.n	4c14 <timer_process_counted+0x38>
    4c04:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    4c06:	f100 0814 	add.w	r8, r0, #20
    4c0a:	f8df 9048 	ldr.w	r9, [pc, #72]	; 4c54 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    4c0e:	f8df a048 	ldr.w	sl, [pc, #72]	; 4c58 <timer_process_counted+0x7c>
    4c12:	e012      	b.n	4c3a <timer_process_counted+0x5e>
    4c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    4c18:	7e03      	ldrb	r3, [r0, #24]
    4c1a:	f043 0302 	orr.w	r3, r3, #2
    4c1e:	7603      	strb	r3, [r0, #24]
		return;
    4c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4c24:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    4c26:	68e3      	ldr	r3, [r4, #12]
    4c28:	4620      	mov	r0, r4
    4c2a:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    4c2c:	b185      	cbz	r5, 4c50 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    4c2e:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    4c30:	686b      	ldr	r3, [r5, #4]
    4c32:	1afb      	subs	r3, r7, r3
    4c34:	68aa      	ldr	r2, [r5, #8]
    4c36:	4293      	cmp	r3, r2
    4c38:	d30a      	bcc.n	4c50 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    4c3a:	4640      	mov	r0, r8
    4c3c:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    4c3e:	7c23      	ldrb	r3, [r4, #16]
    4c40:	2b01      	cmp	r3, #1
    4c42:	d1ef      	bne.n	4c24 <timer_process_counted+0x48>
			tmp->time_label = time;
    4c44:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    4c46:	463a      	mov	r2, r7
    4c48:	4621      	mov	r1, r4
    4c4a:	4640      	mov	r0, r8
    4c4c:	47d0      	blx	sl
    4c4e:	e7e9      	b.n	4c24 <timer_process_counted+0x48>
    4c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4c54:	00005829 	.word	0x00005829
    4c58:	00004b85 	.word	0x00004b85

00004c5c <timer_init>:
{
    4c5c:	b570      	push	{r4, r5, r6, lr}
    4c5e:	460e      	mov	r6, r1
    4c60:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    4c62:	4604      	mov	r4, r0
    4c64:	b190      	cbz	r0, 4c8c <timer_init+0x30>
    4c66:	b199      	cbz	r1, 4c90 <timer_init+0x34>
    4c68:	1c10      	adds	r0, r2, #0
    4c6a:	bf18      	it	ne
    4c6c:	2001      	movne	r0, #1
    4c6e:	223b      	movs	r2, #59	; 0x3b
    4c70:	4908      	ldr	r1, [pc, #32]	; (4c94 <timer_init+0x38>)
    4c72:	4b09      	ldr	r3, [pc, #36]	; (4c98 <timer_init+0x3c>)
    4c74:	4798      	blx	r3
	descr->func = func;
    4c76:	4620      	mov	r0, r4
    4c78:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    4c7c:	682b      	ldr	r3, [r5, #0]
    4c7e:	4631      	mov	r1, r6
    4c80:	4798      	blx	r3
	descr->time                           = 0;
    4c82:	2000      	movs	r0, #0
    4c84:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    4c86:	4b05      	ldr	r3, [pc, #20]	; (4c9c <timer_init+0x40>)
    4c88:	6063      	str	r3, [r4, #4]
}
    4c8a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    4c8c:	2000      	movs	r0, #0
    4c8e:	e7ee      	b.n	4c6e <timer_init+0x12>
    4c90:	2000      	movs	r0, #0
    4c92:	e7ec      	b.n	4c6e <timer_init+0x12>
    4c94:	0000cce4 	.word	0x0000cce4
    4c98:	0000578d 	.word	0x0000578d
    4c9c:	00004bdd 	.word	0x00004bdd

00004ca0 <timer_start>:
{
    4ca0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    4ca2:	4604      	mov	r4, r0
    4ca4:	b198      	cbz	r0, 4cce <timer_start+0x2e>
    4ca6:	6800      	ldr	r0, [r0, #0]
    4ca8:	3000      	adds	r0, #0
    4caa:	bf18      	it	ne
    4cac:	2001      	movne	r0, #1
    4cae:	2254      	movs	r2, #84	; 0x54
    4cb0:	4909      	ldr	r1, [pc, #36]	; (4cd8 <timer_start+0x38>)
    4cb2:	4b0a      	ldr	r3, [pc, #40]	; (4cdc <timer_start+0x3c>)
    4cb4:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    4cb6:	1d25      	adds	r5, r4, #4
    4cb8:	6823      	ldr	r3, [r4, #0]
    4cba:	699b      	ldr	r3, [r3, #24]
    4cbc:	4628      	mov	r0, r5
    4cbe:	4798      	blx	r3
    4cc0:	b938      	cbnz	r0, 4cd2 <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    4cc2:	6823      	ldr	r3, [r4, #0]
    4cc4:	689b      	ldr	r3, [r3, #8]
    4cc6:	4628      	mov	r0, r5
    4cc8:	4798      	blx	r3
	return ERR_NONE;
    4cca:	2000      	movs	r0, #0
    4ccc:	bd38      	pop	{r3, r4, r5, pc}
    4cce:	2000      	movs	r0, #0
    4cd0:	e7ed      	b.n	4cae <timer_start+0xe>
		return ERR_DENIED;
    4cd2:	f06f 0010 	mvn.w	r0, #16
}
    4cd6:	bd38      	pop	{r3, r4, r5, pc}
    4cd8:	0000cce4 	.word	0x0000cce4
    4cdc:	0000578d 	.word	0x0000578d

00004ce0 <timer_add_task>:
{
    4ce0:	b570      	push	{r4, r5, r6, lr}
    4ce2:	b082      	sub	sp, #8
    4ce4:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    4ce6:	4604      	mov	r4, r0
    4ce8:	b328      	cbz	r0, 4d36 <timer_add_task+0x56>
    4cea:	b331      	cbz	r1, 4d3a <timer_add_task+0x5a>
    4cec:	6800      	ldr	r0, [r0, #0]
    4cee:	3000      	adds	r0, #0
    4cf0:	bf18      	it	ne
    4cf2:	2001      	movne	r0, #1
    4cf4:	227b      	movs	r2, #123	; 0x7b
    4cf6:	4920      	ldr	r1, [pc, #128]	; (4d78 <timer_add_task+0x98>)
    4cf8:	4b20      	ldr	r3, [pc, #128]	; (4d7c <timer_add_task+0x9c>)
    4cfa:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    4cfc:	7f23      	ldrb	r3, [r4, #28]
    4cfe:	f043 0301 	orr.w	r3, r3, #1
    4d02:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    4d04:	f104 0618 	add.w	r6, r4, #24
    4d08:	4629      	mov	r1, r5
    4d0a:	4630      	mov	r0, r6
    4d0c:	4b1c      	ldr	r3, [pc, #112]	; (4d80 <timer_add_task+0xa0>)
    4d0e:	4798      	blx	r3
    4d10:	b9a8      	cbnz	r0, 4d3e <timer_add_task+0x5e>
	task->time_label = descr->time;
    4d12:	6963      	ldr	r3, [r4, #20]
    4d14:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    4d16:	6962      	ldr	r2, [r4, #20]
    4d18:	4629      	mov	r1, r5
    4d1a:	4630      	mov	r0, r6
    4d1c:	4b19      	ldr	r3, [pc, #100]	; (4d84 <timer_add_task+0xa4>)
    4d1e:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    4d20:	7f23      	ldrb	r3, [r4, #28]
    4d22:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4d26:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    4d28:	7f23      	ldrb	r3, [r4, #28]
    4d2a:	f013 0f02 	tst.w	r3, #2
    4d2e:	d112      	bne.n	4d56 <timer_add_task+0x76>
	return ERR_NONE;
    4d30:	2000      	movs	r0, #0
}
    4d32:	b002      	add	sp, #8
    4d34:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    4d36:	2000      	movs	r0, #0
    4d38:	e7dc      	b.n	4cf4 <timer_add_task+0x14>
    4d3a:	2000      	movs	r0, #0
    4d3c:	e7da      	b.n	4cf4 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    4d3e:	7f23      	ldrb	r3, [r4, #28]
    4d40:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    4d44:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    4d46:	2280      	movs	r2, #128	; 0x80
    4d48:	490b      	ldr	r1, [pc, #44]	; (4d78 <timer_add_task+0x98>)
    4d4a:	2000      	movs	r0, #0
    4d4c:	4b0b      	ldr	r3, [pc, #44]	; (4d7c <timer_add_task+0x9c>)
    4d4e:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    4d50:	f06f 0011 	mvn.w	r0, #17
    4d54:	e7ed      	b.n	4d32 <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    4d56:	a801      	add	r0, sp, #4
    4d58:	4b0b      	ldr	r3, [pc, #44]	; (4d88 <timer_add_task+0xa8>)
    4d5a:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    4d5c:	7f23      	ldrb	r3, [r4, #28]
    4d5e:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4d62:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    4d64:	6823      	ldr	r3, [r4, #0]
    4d66:	69db      	ldr	r3, [r3, #28]
    4d68:	1d20      	adds	r0, r4, #4
    4d6a:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    4d6c:	a801      	add	r0, sp, #4
    4d6e:	4b07      	ldr	r3, [pc, #28]	; (4d8c <timer_add_task+0xac>)
    4d70:	4798      	blx	r3
	return ERR_NONE;
    4d72:	2000      	movs	r0, #0
    4d74:	e7dd      	b.n	4d32 <timer_add_task+0x52>
    4d76:	bf00      	nop
    4d78:	0000cce4 	.word	0x0000cce4
    4d7c:	0000578d 	.word	0x0000578d
    4d80:	00005793 	.word	0x00005793
    4d84:	00004b85 	.word	0x00004b85
    4d88:	000043f5 	.word	0x000043f5
    4d8c:	00004403 	.word	0x00004403

00004d90 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    4d90:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    4d92:	2300      	movs	r3, #0
    4d94:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    4d96:	69c3      	ldr	r3, [r0, #28]
    4d98:	b11b      	cbz	r3, 4da2 <usart_transmission_complete+0x12>
    4d9a:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    4d9e:	4610      	mov	r0, r2
    4da0:	4798      	blx	r3
    4da2:	bd08      	pop	{r3, pc}

00004da4 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    4da4:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    4da6:	2300      	movs	r3, #0
    4da8:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    4daa:	6a43      	ldr	r3, [r0, #36]	; 0x24
    4dac:	b11b      	cbz	r3, 4db6 <usart_error+0x12>
    4dae:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    4db2:	4610      	mov	r0, r2
    4db4:	4798      	blx	r3
    4db6:	bd08      	pop	{r3, pc}

00004db8 <usart_fill_rx_buffer>:
{
    4db8:	b538      	push	{r3, r4, r5, lr}
    4dba:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    4dbc:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    4dc0:	302c      	adds	r0, #44	; 0x2c
    4dc2:	4b03      	ldr	r3, [pc, #12]	; (4dd0 <usart_fill_rx_buffer+0x18>)
    4dc4:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    4dc6:	6a23      	ldr	r3, [r4, #32]
    4dc8:	b10b      	cbz	r3, 4dce <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    4dca:	4628      	mov	r0, r5
    4dcc:	4798      	blx	r3
    4dce:	bd38      	pop	{r3, r4, r5, pc}
    4dd0:	000058c9 	.word	0x000058c9

00004dd4 <usart_async_write>:
{
    4dd4:	b570      	push	{r4, r5, r6, lr}
    4dd6:	460e      	mov	r6, r1
    4dd8:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    4dda:	4604      	mov	r4, r0
    4ddc:	b1e0      	cbz	r0, 4e18 <usart_async_write+0x44>
    4dde:	b1e9      	cbz	r1, 4e1c <usart_async_write+0x48>
    4de0:	1c10      	adds	r0, r2, #0
    4de2:	bf18      	it	ne
    4de4:	2001      	movne	r0, #1
    4de6:	f240 123b 	movw	r2, #315	; 0x13b
    4dea:	490f      	ldr	r1, [pc, #60]	; (4e28 <usart_async_write+0x54>)
    4dec:	4b0f      	ldr	r3, [pc, #60]	; (4e2c <usart_async_write+0x58>)
    4dee:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    4df0:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    4df4:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    4df8:	429a      	cmp	r2, r3
    4dfa:	d111      	bne.n	4e20 <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    4dfc:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    4dfe:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    4e02:	2300      	movs	r3, #0
    4e04:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    4e08:	2301      	movs	r3, #1
    4e0a:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    4e0c:	f104 0008 	add.w	r0, r4, #8
    4e10:	4b07      	ldr	r3, [pc, #28]	; (4e30 <usart_async_write+0x5c>)
    4e12:	4798      	blx	r3
	return (int32_t)length;
    4e14:	4628      	mov	r0, r5
    4e16:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    4e18:	2000      	movs	r0, #0
    4e1a:	e7e4      	b.n	4de6 <usart_async_write+0x12>
    4e1c:	2000      	movs	r0, #0
    4e1e:	e7e2      	b.n	4de6 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    4e20:	f06f 001b 	mvn.w	r0, #27
}
    4e24:	bd70      	pop	{r4, r5, r6, pc}
    4e26:	bf00      	nop
    4e28:	0000ccfc 	.word	0x0000ccfc
    4e2c:	0000578d 	.word	0x0000578d
    4e30:	00006e0b 	.word	0x00006e0b

00004e34 <usart_process_byte_sent>:
{
    4e34:	b510      	push	{r4, lr}
    4e36:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    4e38:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    4e3a:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    4e3e:	429a      	cmp	r2, r3
    4e40:	d009      	beq.n	4e56 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    4e42:	6c02      	ldr	r2, [r0, #64]	; 0x40
    4e44:	1c59      	adds	r1, r3, #1
    4e46:	8781      	strh	r1, [r0, #60]	; 0x3c
    4e48:	5cd1      	ldrb	r1, [r2, r3]
    4e4a:	4b04      	ldr	r3, [pc, #16]	; (4e5c <usart_process_byte_sent+0x28>)
    4e4c:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    4e4e:	4620      	mov	r0, r4
    4e50:	4b03      	ldr	r3, [pc, #12]	; (4e60 <usart_process_byte_sent+0x2c>)
    4e52:	4798      	blx	r3
    4e54:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    4e56:	4b03      	ldr	r3, [pc, #12]	; (4e64 <usart_process_byte_sent+0x30>)
    4e58:	4798      	blx	r3
    4e5a:	bd10      	pop	{r4, pc}
    4e5c:	00006ddf 	.word	0x00006ddf
    4e60:	00006e0b 	.word	0x00006e0b
    4e64:	00006e13 	.word	0x00006e13

00004e68 <usart_async_read>:
{
    4e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4e6c:	b082      	sub	sp, #8
    4e6e:	460f      	mov	r7, r1
    4e70:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    4e72:	4606      	mov	r6, r0
    4e74:	b1a0      	cbz	r0, 4ea0 <usart_async_read+0x38>
    4e76:	b199      	cbz	r1, 4ea0 <usart_async_read+0x38>
    4e78:	2a00      	cmp	r2, #0
    4e7a:	d12d      	bne.n	4ed8 <usart_async_read+0x70>
    4e7c:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4e80:	4929      	ldr	r1, [pc, #164]	; (4f28 <usart_async_read+0xc0>)
    4e82:	2000      	movs	r0, #0
    4e84:	4b29      	ldr	r3, [pc, #164]	; (4f2c <usart_async_read+0xc4>)
    4e86:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4e88:	a801      	add	r0, sp, #4
    4e8a:	4b29      	ldr	r3, [pc, #164]	; (4f30 <usart_async_read+0xc8>)
    4e8c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4e8e:	f106 0034 	add.w	r0, r6, #52	; 0x34
    4e92:	4b28      	ldr	r3, [pc, #160]	; (4f34 <usart_async_read+0xcc>)
    4e94:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    4e96:	a801      	add	r0, sp, #4
    4e98:	4b27      	ldr	r3, [pc, #156]	; (4f38 <usart_async_read+0xd0>)
    4e9a:	4798      	blx	r3
	uint16_t                       was_read = 0;
    4e9c:	2500      	movs	r5, #0
	return (int32_t)was_read;
    4e9e:	e03e      	b.n	4f1e <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    4ea0:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4ea4:	4920      	ldr	r1, [pc, #128]	; (4f28 <usart_async_read+0xc0>)
    4ea6:	2000      	movs	r0, #0
    4ea8:	4b20      	ldr	r3, [pc, #128]	; (4f2c <usart_async_read+0xc4>)
    4eaa:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4eac:	a801      	add	r0, sp, #4
    4eae:	4b20      	ldr	r3, [pc, #128]	; (4f30 <usart_async_read+0xc8>)
    4eb0:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4eb2:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    4eb6:	4650      	mov	r0, sl
    4eb8:	4b1e      	ldr	r3, [pc, #120]	; (4f34 <usart_async_read+0xcc>)
    4eba:	4798      	blx	r3
    4ebc:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    4ebe:	a801      	add	r0, sp, #4
    4ec0:	4b1d      	ldr	r3, [pc, #116]	; (4f38 <usart_async_read+0xd0>)
    4ec2:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    4ec4:	f1b9 0f00 	cmp.w	r9, #0
    4ec8:	d004      	beq.n	4ed4 <usart_async_read+0x6c>
    4eca:	f1b8 0f00 	cmp.w	r8, #0
    4ece:	d119      	bne.n	4f04 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    4ed0:	2500      	movs	r5, #0
    4ed2:	e024      	b.n	4f1e <usart_async_read+0xb6>
    4ed4:	2500      	movs	r5, #0
    4ed6:	e022      	b.n	4f1e <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    4ed8:	f44f 72ac 	mov.w	r2, #344	; 0x158
    4edc:	4912      	ldr	r1, [pc, #72]	; (4f28 <usart_async_read+0xc0>)
    4ede:	2001      	movs	r0, #1
    4ee0:	4b12      	ldr	r3, [pc, #72]	; (4f2c <usart_async_read+0xc4>)
    4ee2:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    4ee4:	a801      	add	r0, sp, #4
    4ee6:	4b12      	ldr	r3, [pc, #72]	; (4f30 <usart_async_read+0xc8>)
    4ee8:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    4eea:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    4eee:	4650      	mov	r0, sl
    4ef0:	4b10      	ldr	r3, [pc, #64]	; (4f34 <usart_async_read+0xcc>)
    4ef2:	4798      	blx	r3
    4ef4:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    4ef6:	a801      	add	r0, sp, #4
    4ef8:	4b0f      	ldr	r3, [pc, #60]	; (4f38 <usart_async_read+0xd0>)
    4efa:	4798      	blx	r3
	uint16_t                       was_read = 0;
    4efc:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    4efe:	f1b9 0f00 	cmp.w	r9, #0
    4f02:	d00c      	beq.n	4f1e <usart_async_read+0xb6>
{
    4f04:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    4f06:	4e0d      	ldr	r6, [pc, #52]	; (4f3c <usart_async_read+0xd4>)
    4f08:	1c60      	adds	r0, r4, #1
    4f0a:	b285      	uxth	r5, r0
    4f0c:	1939      	adds	r1, r7, r4
    4f0e:	4650      	mov	r0, sl
    4f10:	47b0      	blx	r6
    4f12:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    4f14:	454c      	cmp	r4, r9
    4f16:	d202      	bcs.n	4f1e <usart_async_read+0xb6>
    4f18:	b2a3      	uxth	r3, r4
    4f1a:	4598      	cmp	r8, r3
    4f1c:	d8f4      	bhi.n	4f08 <usart_async_read+0xa0>
}
    4f1e:	4628      	mov	r0, r5
    4f20:	b002      	add	sp, #8
    4f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4f26:	bf00      	nop
    4f28:	0000ccfc 	.word	0x0000ccfc
    4f2c:	0000578d 	.word	0x0000578d
    4f30:	000043f5 	.word	0x000043f5
    4f34:	00005909 	.word	0x00005909
    4f38:	00004403 	.word	0x00004403
    4f3c:	00005885 	.word	0x00005885

00004f40 <usart_async_init>:
{
    4f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f42:	460d      	mov	r5, r1
    4f44:	4616      	mov	r6, r2
    4f46:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    4f48:	4604      	mov	r4, r0
    4f4a:	b320      	cbz	r0, 4f96 <usart_async_init+0x56>
    4f4c:	b329      	cbz	r1, 4f9a <usart_async_init+0x5a>
    4f4e:	b332      	cbz	r2, 4f9e <usart_async_init+0x5e>
    4f50:	1c18      	adds	r0, r3, #0
    4f52:	bf18      	it	ne
    4f54:	2001      	movne	r0, #1
    4f56:	223a      	movs	r2, #58	; 0x3a
    4f58:	4913      	ldr	r1, [pc, #76]	; (4fa8 <usart_async_init+0x68>)
    4f5a:	4b14      	ldr	r3, [pc, #80]	; (4fac <usart_async_init+0x6c>)
    4f5c:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    4f5e:	463a      	mov	r2, r7
    4f60:	4631      	mov	r1, r6
    4f62:	f104 0034 	add.w	r0, r4, #52	; 0x34
    4f66:	4b12      	ldr	r3, [pc, #72]	; (4fb0 <usart_async_init+0x70>)
    4f68:	4798      	blx	r3
    4f6a:	b9d0      	cbnz	r0, 4fa2 <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    4f6c:	4629      	mov	r1, r5
    4f6e:	f104 0008 	add.w	r0, r4, #8
    4f72:	4b10      	ldr	r3, [pc, #64]	; (4fb4 <usart_async_init+0x74>)
    4f74:	4798      	blx	r3
	if (init_status) {
    4f76:	4603      	mov	r3, r0
    4f78:	b958      	cbnz	r0, 4f92 <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    4f7a:	4a0f      	ldr	r2, [pc, #60]	; (4fb8 <usart_async_init+0x78>)
    4f7c:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    4f7e:	4a0f      	ldr	r2, [pc, #60]	; (4fbc <usart_async_init+0x7c>)
    4f80:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    4f82:	4a0f      	ldr	r2, [pc, #60]	; (4fc0 <usart_async_init+0x80>)
    4f84:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    4f86:	4a0f      	ldr	r2, [pc, #60]	; (4fc4 <usart_async_init+0x84>)
    4f88:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    4f8a:	4a0f      	ldr	r2, [pc, #60]	; (4fc8 <usart_async_init+0x88>)
    4f8c:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    4f8e:	4a0f      	ldr	r2, [pc, #60]	; (4fcc <usart_async_init+0x8c>)
    4f90:	6162      	str	r2, [r4, #20]
}
    4f92:	4618      	mov	r0, r3
    4f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    4f96:	2000      	movs	r0, #0
    4f98:	e7dd      	b.n	4f56 <usart_async_init+0x16>
    4f9a:	2000      	movs	r0, #0
    4f9c:	e7db      	b.n	4f56 <usart_async_init+0x16>
    4f9e:	2000      	movs	r0, #0
    4fa0:	e7d9      	b.n	4f56 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    4fa2:	f06f 030c 	mvn.w	r3, #12
    4fa6:	e7f4      	b.n	4f92 <usart_async_init+0x52>
    4fa8:	0000ccfc 	.word	0x0000ccfc
    4fac:	0000578d 	.word	0x0000578d
    4fb0:	00005835 	.word	0x00005835
    4fb4:	00006d35 	.word	0x00006d35
    4fb8:	00004e69 	.word	0x00004e69
    4fbc:	00004dd5 	.word	0x00004dd5
    4fc0:	00004e35 	.word	0x00004e35
    4fc4:	00004db9 	.word	0x00004db9
    4fc8:	00004d91 	.word	0x00004d91
    4fcc:	00004da5 	.word	0x00004da5

00004fd0 <usart_async_enable>:
{
    4fd0:	b510      	push	{r4, lr}
	ASSERT(descr);
    4fd2:	4604      	mov	r4, r0
    4fd4:	2261      	movs	r2, #97	; 0x61
    4fd6:	4906      	ldr	r1, [pc, #24]	; (4ff0 <usart_async_enable+0x20>)
    4fd8:	3000      	adds	r0, #0
    4fda:	bf18      	it	ne
    4fdc:	2001      	movne	r0, #1
    4fde:	4b05      	ldr	r3, [pc, #20]	; (4ff4 <usart_async_enable+0x24>)
    4fe0:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    4fe2:	f104 0008 	add.w	r0, r4, #8
    4fe6:	4b04      	ldr	r3, [pc, #16]	; (4ff8 <usart_async_enable+0x28>)
    4fe8:	4798      	blx	r3
}
    4fea:	2000      	movs	r0, #0
    4fec:	bd10      	pop	{r4, pc}
    4fee:	bf00      	nop
    4ff0:	0000ccfc 	.word	0x0000ccfc
    4ff4:	0000578d 	.word	0x0000578d
    4ff8:	00006dc5 	.word	0x00006dc5

00004ffc <usart_async_get_io_descriptor>:
{
    4ffc:	b538      	push	{r3, r4, r5, lr}
    4ffe:	460c      	mov	r4, r1
	ASSERT(descr && io);
    5000:	4605      	mov	r5, r0
    5002:	b148      	cbz	r0, 5018 <usart_async_get_io_descriptor+0x1c>
    5004:	1c08      	adds	r0, r1, #0
    5006:	bf18      	it	ne
    5008:	2001      	movne	r0, #1
    500a:	2277      	movs	r2, #119	; 0x77
    500c:	4903      	ldr	r1, [pc, #12]	; (501c <usart_async_get_io_descriptor+0x20>)
    500e:	4b04      	ldr	r3, [pc, #16]	; (5020 <usart_async_get_io_descriptor+0x24>)
    5010:	4798      	blx	r3
	*io = &descr->io;
    5012:	6025      	str	r5, [r4, #0]
}
    5014:	2000      	movs	r0, #0
    5016:	bd38      	pop	{r3, r4, r5, pc}
    5018:	2000      	movs	r0, #0
    501a:	e7f6      	b.n	500a <usart_async_get_io_descriptor+0xe>
    501c:	0000ccfc 	.word	0x0000ccfc
    5020:	0000578d 	.word	0x0000578d

00005024 <usart_async_register_callback>:
{
    5024:	b570      	push	{r4, r5, r6, lr}
    5026:	460c      	mov	r4, r1
    5028:	4616      	mov	r6, r2
	ASSERT(descr);
    502a:	4605      	mov	r5, r0
    502c:	2283      	movs	r2, #131	; 0x83
    502e:	4917      	ldr	r1, [pc, #92]	; (508c <usart_async_register_callback+0x68>)
    5030:	3000      	adds	r0, #0
    5032:	bf18      	it	ne
    5034:	2001      	movne	r0, #1
    5036:	4b16      	ldr	r3, [pc, #88]	; (5090 <usart_async_register_callback+0x6c>)
    5038:	4798      	blx	r3
	switch (type) {
    503a:	2c01      	cmp	r4, #1
    503c:	d010      	beq.n	5060 <usart_async_register_callback+0x3c>
    503e:	b124      	cbz	r4, 504a <usart_async_register_callback+0x26>
    5040:	2c02      	cmp	r4, #2
    5042:	d018      	beq.n	5076 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    5044:	f06f 000c 	mvn.w	r0, #12
}
    5048:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    504a:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    504c:	1c32      	adds	r2, r6, #0
    504e:	bf18      	it	ne
    5050:	2201      	movne	r2, #1
    5052:	2101      	movs	r1, #1
    5054:	f105 0008 	add.w	r0, r5, #8
    5058:	4b0e      	ldr	r3, [pc, #56]	; (5094 <usart_async_register_callback+0x70>)
    505a:	4798      	blx	r3
	return ERR_NONE;
    505c:	2000      	movs	r0, #0
		break;
    505e:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    5060:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    5062:	1c32      	adds	r2, r6, #0
    5064:	bf18      	it	ne
    5066:	2201      	movne	r2, #1
    5068:	2102      	movs	r1, #2
    506a:	f105 0008 	add.w	r0, r5, #8
    506e:	4b09      	ldr	r3, [pc, #36]	; (5094 <usart_async_register_callback+0x70>)
    5070:	4798      	blx	r3
	return ERR_NONE;
    5072:	2000      	movs	r0, #0
		break;
    5074:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    5076:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    5078:	1c32      	adds	r2, r6, #0
    507a:	bf18      	it	ne
    507c:	2201      	movne	r2, #1
    507e:	2103      	movs	r1, #3
    5080:	f105 0008 	add.w	r0, r5, #8
    5084:	4b03      	ldr	r3, [pc, #12]	; (5094 <usart_async_register_callback+0x70>)
    5086:	4798      	blx	r3
	return ERR_NONE;
    5088:	2000      	movs	r0, #0
		break;
    508a:	bd70      	pop	{r4, r5, r6, pc}
    508c:	0000ccfc 	.word	0x0000ccfc
    5090:	0000578d 	.word	0x0000578d
    5094:	00006e1d 	.word	0x00006e1d

00005098 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    5098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    509c:	460f      	mov	r7, r1
    509e:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    50a0:	4604      	mov	r4, r0
    50a2:	b328      	cbz	r0, 50f0 <usart_sync_write+0x58>
    50a4:	b331      	cbz	r1, 50f4 <usart_sync_write+0x5c>
    50a6:	1c10      	adds	r0, r2, #0
    50a8:	bf18      	it	ne
    50aa:	2001      	movne	r0, #1
    50ac:	22f1      	movs	r2, #241	; 0xf1
    50ae:	4912      	ldr	r1, [pc, #72]	; (50f8 <usart_sync_write+0x60>)
    50b0:	4b12      	ldr	r3, [pc, #72]	; (50fc <usart_sync_write+0x64>)
    50b2:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    50b4:	3408      	adds	r4, #8
    50b6:	4d12      	ldr	r5, [pc, #72]	; (5100 <usart_sync_write+0x68>)
    50b8:	4620      	mov	r0, r4
    50ba:	47a8      	blx	r5
    50bc:	2800      	cmp	r0, #0
    50be:	d0fb      	beq.n	50b8 <usart_sync_write+0x20>
    50c0:	3f01      	subs	r7, #1
    50c2:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    50c4:	f8df 9040 	ldr.w	r9, [pc, #64]	; 5108 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    50c8:	4d0d      	ldr	r5, [pc, #52]	; (5100 <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    50ca:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    50ce:	4620      	mov	r0, r4
    50d0:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    50d2:	4620      	mov	r0, r4
    50d4:	47a8      	blx	r5
    50d6:	2800      	cmp	r0, #0
    50d8:	d0fb      	beq.n	50d2 <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    50da:	3601      	adds	r6, #1
    50dc:	4546      	cmp	r6, r8
    50de:	d3f4      	bcc.n	50ca <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    50e0:	4d08      	ldr	r5, [pc, #32]	; (5104 <usart_sync_write+0x6c>)
    50e2:	4620      	mov	r0, r4
    50e4:	47a8      	blx	r5
    50e6:	2800      	cmp	r0, #0
    50e8:	d0fb      	beq.n	50e2 <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    50ea:	4630      	mov	r0, r6
    50ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    50f0:	2000      	movs	r0, #0
    50f2:	e7db      	b.n	50ac <usart_sync_write+0x14>
    50f4:	2000      	movs	r0, #0
    50f6:	e7d9      	b.n	50ac <usart_sync_write+0x14>
    50f8:	0000cd1c 	.word	0x0000cd1c
    50fc:	0000578d 	.word	0x0000578d
    5100:	00006ded 	.word	0x00006ded
    5104:	00006df7 	.word	0x00006df7
    5108:	00006dd9 	.word	0x00006dd9

0000510c <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    510c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5110:	460f      	mov	r7, r1
    5112:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    5114:	4604      	mov	r4, r0
    5116:	b1e0      	cbz	r0, 5152 <usart_sync_read+0x46>
    5118:	b1e9      	cbz	r1, 5156 <usart_sync_read+0x4a>
    511a:	1c10      	adds	r0, r2, #0
    511c:	bf18      	it	ne
    511e:	2001      	movne	r0, #1
    5120:	f44f 7286 	mov.w	r2, #268	; 0x10c
    5124:	490d      	ldr	r1, [pc, #52]	; (515c <usart_sync_read+0x50>)
    5126:	4b0e      	ldr	r3, [pc, #56]	; (5160 <usart_sync_read+0x54>)
    5128:	4798      	blx	r3
    512a:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    512c:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    512e:	3408      	adds	r4, #8
    5130:	4d0c      	ldr	r5, [pc, #48]	; (5164 <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    5132:	f8df 9034 	ldr.w	r9, [pc, #52]	; 5168 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    5136:	4620      	mov	r0, r4
    5138:	47a8      	blx	r5
    513a:	2800      	cmp	r0, #0
    513c:	d0fb      	beq.n	5136 <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    513e:	4620      	mov	r0, r4
    5140:	47c8      	blx	r9
    5142:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    5146:	3601      	adds	r6, #1
    5148:	4546      	cmp	r6, r8
    514a:	d3f4      	bcc.n	5136 <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    514c:	4630      	mov	r0, r6
    514e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    5152:	2000      	movs	r0, #0
    5154:	e7e4      	b.n	5120 <usart_sync_read+0x14>
    5156:	2000      	movs	r0, #0
    5158:	e7e2      	b.n	5120 <usart_sync_read+0x14>
    515a:	bf00      	nop
    515c:	0000cd1c 	.word	0x0000cd1c
    5160:	0000578d 	.word	0x0000578d
    5164:	00006e01 	.word	0x00006e01
    5168:	00006de5 	.word	0x00006de5

0000516c <usart_sync_init>:
{
    516c:	b538      	push	{r3, r4, r5, lr}
    516e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    5170:	4604      	mov	r4, r0
    5172:	b198      	cbz	r0, 519c <usart_sync_init+0x30>
    5174:	1c08      	adds	r0, r1, #0
    5176:	bf18      	it	ne
    5178:	2001      	movne	r0, #1
    517a:	2234      	movs	r2, #52	; 0x34
    517c:	4908      	ldr	r1, [pc, #32]	; (51a0 <usart_sync_init+0x34>)
    517e:	4b09      	ldr	r3, [pc, #36]	; (51a4 <usart_sync_init+0x38>)
    5180:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    5182:	4629      	mov	r1, r5
    5184:	f104 0008 	add.w	r0, r4, #8
    5188:	4b07      	ldr	r3, [pc, #28]	; (51a8 <usart_sync_init+0x3c>)
    518a:	4798      	blx	r3
	if (init_status) {
    518c:	4603      	mov	r3, r0
    518e:	b918      	cbnz	r0, 5198 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    5190:	4a06      	ldr	r2, [pc, #24]	; (51ac <usart_sync_init+0x40>)
    5192:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    5194:	4a06      	ldr	r2, [pc, #24]	; (51b0 <usart_sync_init+0x44>)
    5196:	6022      	str	r2, [r4, #0]
}
    5198:	4618      	mov	r0, r3
    519a:	bd38      	pop	{r3, r4, r5, pc}
    519c:	2000      	movs	r0, #0
    519e:	e7ec      	b.n	517a <usart_sync_init+0xe>
    51a0:	0000cd1c 	.word	0x0000cd1c
    51a4:	0000578d 	.word	0x0000578d
    51a8:	00006d09 	.word	0x00006d09
    51ac:	0000510d 	.word	0x0000510d
    51b0:	00005099 	.word	0x00005099

000051b4 <usart_sync_enable>:
{
    51b4:	b510      	push	{r4, lr}
	ASSERT(descr);
    51b6:	4604      	mov	r4, r0
    51b8:	2253      	movs	r2, #83	; 0x53
    51ba:	4906      	ldr	r1, [pc, #24]	; (51d4 <usart_sync_enable+0x20>)
    51bc:	3000      	adds	r0, #0
    51be:	bf18      	it	ne
    51c0:	2001      	movne	r0, #1
    51c2:	4b05      	ldr	r3, [pc, #20]	; (51d8 <usart_sync_enable+0x24>)
    51c4:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    51c6:	f104 0008 	add.w	r0, r4, #8
    51ca:	4b04      	ldr	r3, [pc, #16]	; (51dc <usart_sync_enable+0x28>)
    51cc:	4798      	blx	r3
}
    51ce:	2000      	movs	r0, #0
    51d0:	bd10      	pop	{r4, pc}
    51d2:	bf00      	nop
    51d4:	0000cd1c 	.word	0x0000cd1c
    51d8:	0000578d 	.word	0x0000578d
    51dc:	00006db1 	.word	0x00006db1

000051e0 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    51e0:	4b0f      	ldr	r3, [pc, #60]	; (5220 <_usb_d_find_ep+0x40>)
    51e2:	7859      	ldrb	r1, [r3, #1]
    51e4:	4288      	cmp	r0, r1
    51e6:	d018      	beq.n	521a <_usb_d_find_ep+0x3a>
{
    51e8:	b430      	push	{r4, r5}
    51ea:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    51ec:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    51ee:	f000 050f 	and.w	r5, r0, #15
    51f2:	e007      	b.n	5204 <_usb_d_find_ep+0x24>
    51f4:	3301      	adds	r3, #1
    51f6:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    51f8:	2b0d      	cmp	r3, #13
    51fa:	d009      	beq.n	5210 <_usb_d_find_ep+0x30>
    51fc:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    51fe:	7851      	ldrb	r1, [r2, #1]
    5200:	4281      	cmp	r1, r0
    5202:	d007      	beq.n	5214 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    5204:	7814      	ldrb	r4, [r2, #0]
    5206:	2c00      	cmp	r4, #0
    5208:	d1f4      	bne.n	51f4 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    520a:	428d      	cmp	r5, r1
    520c:	d1f2      	bne.n	51f4 <_usb_d_find_ep+0x14>
    520e:	e001      	b.n	5214 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    5210:	f04f 33ff 	mov.w	r3, #4294967295
}
    5214:	4618      	mov	r0, r3
    5216:	bc30      	pop	{r4, r5}
    5218:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    521a:	2300      	movs	r3, #0
}
    521c:	4618      	mov	r0, r3
    521e:	4770      	bx	lr
    5220:	2000064c 	.word	0x2000064c

00005224 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    5224:	2000      	movs	r0, #0
    5226:	4770      	bx	lr

00005228 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    5228:	b538      	push	{r3, r4, r5, lr}
    522a:	4604      	mov	r4, r0
    522c:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    522e:	4b09      	ldr	r3, [pc, #36]	; (5254 <usb_d_cb_trans_more+0x2c>)
    5230:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    5232:	4b09      	ldr	r3, [pc, #36]	; (5258 <usb_d_cb_trans_more+0x30>)
    5234:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5238:	789b      	ldrb	r3, [r3, #2]
    523a:	2b03      	cmp	r3, #3
    523c:	d001      	beq.n	5242 <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    523e:	2000      	movs	r0, #0
}
    5240:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    5242:	4b05      	ldr	r3, [pc, #20]	; (5258 <usb_d_cb_trans_more+0x30>)
    5244:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5248:	6983      	ldr	r3, [r0, #24]
    524a:	4629      	mov	r1, r5
    524c:	4620      	mov	r0, r4
    524e:	4798      	blx	r3
    5250:	bd38      	pop	{r3, r4, r5, pc}
    5252:	bf00      	nop
    5254:	000051e1 	.word	0x000051e1
    5258:	2000064c 	.word	0x2000064c

0000525c <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    525c:	b5f0      	push	{r4, r5, r6, r7, lr}
    525e:	b085      	sub	sp, #20
    5260:	4606      	mov	r6, r0
    5262:	460d      	mov	r5, r1
    5264:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    5266:	4b4d      	ldr	r3, [pc, #308]	; (539c <_usb_d_cb_trans_done+0x140>)
    5268:	4798      	blx	r3
    526a:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    526c:	2d00      	cmp	r5, #0
    526e:	d15b      	bne.n	5328 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    5270:	4a4b      	ldr	r2, [pc, #300]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    5272:	0143      	lsls	r3, r0, #5
    5274:	18d1      	adds	r1, r2, r3
    5276:	2000      	movs	r0, #0
    5278:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    527a:	5cd3      	ldrb	r3, [r2, r3]
    527c:	b173      	cbz	r3, 529c <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    527e:	4b48      	ldr	r3, [pc, #288]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    5280:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5284:	2201      	movs	r2, #1
    5286:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    5288:	4845      	ldr	r0, [pc, #276]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    528a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    528e:	69c3      	ldr	r3, [r0, #28]
    5290:	463a      	mov	r2, r7
    5292:	78c1      	ldrb	r1, [r0, #3]
    5294:	4630      	mov	r0, r6
    5296:	4798      	blx	r3
}
    5298:	b005      	add	sp, #20
    529a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    529c:	788b      	ldrb	r3, [r1, #2]
    529e:	2b03      	cmp	r3, #3
    52a0:	d00b      	beq.n	52ba <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    52a2:	483f      	ldr	r0, [pc, #252]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    52a4:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    52a8:	4614      	mov	r4, r2
    52aa:	69d3      	ldr	r3, [r2, #28]
    52ac:	320c      	adds	r2, #12
    52ae:	2100      	movs	r1, #0
    52b0:	7860      	ldrb	r0, [r4, #1]
    52b2:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    52b4:	2302      	movs	r3, #2
    52b6:	70a3      	strb	r3, [r4, #2]
    52b8:	e7ee      	b.n	5298 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    52ba:	460b      	mov	r3, r1
    52bc:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    52c0:	460a      	mov	r2, r1
    52c2:	69ce      	ldr	r6, [r1, #28]
    52c4:	320c      	adds	r2, #12
    52c6:	2101      	movs	r1, #1
    52c8:	7858      	ldrb	r0, [r3, #1]
    52ca:	47b0      	blx	r6
		if (err) {
    52cc:	b1a0      	cbz	r0, 52f8 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    52ce:	4b34      	ldr	r3, [pc, #208]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    52d0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    52d4:	2205      	movs	r2, #5
    52d6:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    52d8:	2202      	movs	r2, #2
    52da:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    52dc:	2d00      	cmp	r5, #0
    52de:	db09      	blt.n	52f4 <_usb_d_cb_trans_done+0x98>
    52e0:	482f      	ldr	r0, [pc, #188]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    52e2:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    52e6:	7840      	ldrb	r0, [r0, #1]
    52e8:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    52ec:	2101      	movs	r1, #1
    52ee:	4b2d      	ldr	r3, [pc, #180]	; (53a4 <_usb_d_cb_trans_done+0x148>)
    52f0:	4798      	blx	r3
    52f2:	e7d1      	b.n	5298 <_usb_d_cb_trans_done+0x3c>
    52f4:	7858      	ldrb	r0, [r3, #1]
    52f6:	e7f9      	b.n	52ec <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    52f8:	4829      	ldr	r0, [pc, #164]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    52fa:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    52fe:	2304      	movs	r3, #4
    5300:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    5302:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    5304:	2200      	movs	r2, #0
    5306:	9201      	str	r2, [sp, #4]
    5308:	9202      	str	r2, [sp, #8]
    530a:	4295      	cmp	r5, r2
    530c:	bfac      	ite	ge
    530e:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    5312:	f003 030f 	andlt.w	r3, r3, #15
    5316:	f88d 300c 	strb.w	r3, [sp, #12]
    531a:	2301      	movs	r3, #1
    531c:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5320:	a801      	add	r0, sp, #4
    5322:	4b21      	ldr	r3, [pc, #132]	; (53a8 <_usb_d_cb_trans_done+0x14c>)
    5324:	4798      	blx	r3
    5326:	e7b7      	b.n	5298 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    5328:	2d01      	cmp	r5, #1
    532a:	d00a      	beq.n	5342 <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    532c:	2d02      	cmp	r5, #2
    532e:	d01c      	beq.n	536a <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    5330:	2d03      	cmp	r5, #3
    5332:	d02a      	beq.n	538a <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    5334:	4b1a      	ldr	r3, [pc, #104]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    5336:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    533a:	2206      	movs	r2, #6
    533c:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    533e:	70da      	strb	r2, [r3, #3]
    5340:	e7a2      	b.n	5288 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    5342:	4a17      	ldr	r2, [pc, #92]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    5344:	0143      	lsls	r3, r0, #5
    5346:	18d1      	adds	r1, r2, r3
    5348:	2002      	movs	r0, #2
    534a:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    534c:	5cd3      	ldrb	r3, [r2, r3]
    534e:	b12b      	cbz	r3, 535c <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    5350:	4b13      	ldr	r3, [pc, #76]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    5352:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    5356:	2205      	movs	r2, #5
    5358:	709a      	strb	r2, [r3, #2]
    535a:	e795      	b.n	5288 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    535c:	460b      	mov	r3, r1
    535e:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5360:	2100      	movs	r1, #0
    5362:	4630      	mov	r0, r6
    5364:	4b0f      	ldr	r3, [pc, #60]	; (53a4 <_usb_d_cb_trans_done+0x148>)
    5366:	4798      	blx	r3
    5368:	e78e      	b.n	5288 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    536a:	4a0d      	ldr	r2, [pc, #52]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    536c:	0143      	lsls	r3, r0, #5
    536e:	18d1      	adds	r1, r2, r3
    5370:	2004      	movs	r0, #4
    5372:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5374:	5cd3      	ldrb	r3, [r2, r3]
    5376:	b12b      	cbz	r3, 5384 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    5378:	4b09      	ldr	r3, [pc, #36]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    537a:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    537e:	2201      	movs	r2, #1
    5380:	709a      	strb	r2, [r3, #2]
    5382:	e781      	b.n	5288 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    5384:	2302      	movs	r3, #2
    5386:	708b      	strb	r3, [r1, #2]
			return;
    5388:	e786      	b.n	5298 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    538a:	4b05      	ldr	r3, [pc, #20]	; (53a0 <_usb_d_cb_trans_done+0x144>)
    538c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5390:	2200      	movs	r2, #0
    5392:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    5394:	2205      	movs	r2, #5
    5396:	70da      	strb	r2, [r3, #3]
    5398:	e776      	b.n	5288 <_usb_d_cb_trans_done+0x2c>
    539a:	bf00      	nop
    539c:	000051e1 	.word	0x000051e1
    53a0:	2000064c 	.word	0x2000064c
    53a4:	00008d59 	.word	0x00008d59
    53a8:	00008f01 	.word	0x00008f01

000053ac <usb_d_cb_trans_setup>:
{
    53ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    53b0:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    53b2:	4b1c      	ldr	r3, [pc, #112]	; (5424 <usb_d_cb_trans_setup+0x78>)
    53b4:	4798      	blx	r3
    53b6:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    53b8:	4c1b      	ldr	r4, [pc, #108]	; (5428 <usb_d_cb_trans_setup+0x7c>)
    53ba:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    53be:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    53c0:	4621      	mov	r1, r4
    53c2:	4628      	mov	r0, r5
    53c4:	4b19      	ldr	r3, [pc, #100]	; (542c <usb_d_cb_trans_setup+0x80>)
    53c6:	4798      	blx	r3
	if (n != 8) {
    53c8:	b2c0      	uxtb	r0, r0
    53ca:	2808      	cmp	r0, #8
    53cc:	d009      	beq.n	53e2 <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    53ce:	2101      	movs	r1, #1
    53d0:	4628      	mov	r0, r5
    53d2:	4c17      	ldr	r4, [pc, #92]	; (5430 <usb_d_cb_trans_setup+0x84>)
    53d4:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    53d6:	2101      	movs	r1, #1
    53d8:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    53dc:	47a0      	blx	r4
		return;
    53de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    53e2:	2100      	movs	r1, #0
    53e4:	4628      	mov	r0, r5
    53e6:	4f12      	ldr	r7, [pc, #72]	; (5430 <usb_d_cb_trans_setup+0x84>)
    53e8:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    53ea:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    53ee:	2100      	movs	r1, #0
    53f0:	4640      	mov	r0, r8
    53f2:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    53f4:	4b0c      	ldr	r3, [pc, #48]	; (5428 <usb_d_cb_trans_setup+0x7c>)
    53f6:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    53fa:	2201      	movs	r2, #1
    53fc:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    53fe:	695b      	ldr	r3, [r3, #20]
    5400:	4621      	mov	r1, r4
    5402:	4628      	mov	r0, r5
    5404:	4798      	blx	r3
    5406:	b108      	cbz	r0, 540c <usb_d_cb_trans_setup+0x60>
    5408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    540c:	4b06      	ldr	r3, [pc, #24]	; (5428 <usb_d_cb_trans_setup+0x7c>)
    540e:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5412:	2305      	movs	r3, #5
    5414:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    5416:	2101      	movs	r1, #1
    5418:	4628      	mov	r0, r5
    541a:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    541c:	2101      	movs	r1, #1
    541e:	4640      	mov	r0, r8
    5420:	47b8      	blx	r7
    5422:	e7f1      	b.n	5408 <usb_d_cb_trans_setup+0x5c>
    5424:	000051e1 	.word	0x000051e1
    5428:	2000064c 	.word	0x2000064c
    542c:	00008ea1 	.word	0x00008ea1
    5430:	00008d59 	.word	0x00008d59

00005434 <usb_d_init>:

int32_t usb_d_init(void)
{
    5434:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    5436:	4b11      	ldr	r3, [pc, #68]	; (547c <usb_d_init+0x48>)
    5438:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    543a:	2800      	cmp	r0, #0
    543c:	db1d      	blt.n	547a <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    543e:	4c10      	ldr	r4, [pc, #64]	; (5480 <usb_d_init+0x4c>)
    5440:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    5444:	2100      	movs	r1, #0
    5446:	4620      	mov	r0, r4
    5448:	4b0e      	ldr	r3, [pc, #56]	; (5484 <usb_d_init+0x50>)
    544a:	4798      	blx	r3
    544c:	4623      	mov	r3, r4
    544e:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5452:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5454:	4a0c      	ldr	r2, [pc, #48]	; (5488 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    5456:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    5458:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    545a:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    545c:	61da      	str	r2, [r3, #28]
    545e:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    5460:	4283      	cmp	r3, r0
    5462:	d1f8      	bne.n	5456 <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    5464:	4909      	ldr	r1, [pc, #36]	; (548c <usb_d_init+0x58>)
    5466:	2000      	movs	r0, #0
    5468:	4c09      	ldr	r4, [pc, #36]	; (5490 <usb_d_init+0x5c>)
    546a:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    546c:	4909      	ldr	r1, [pc, #36]	; (5494 <usb_d_init+0x60>)
    546e:	2001      	movs	r0, #1
    5470:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    5472:	4909      	ldr	r1, [pc, #36]	; (5498 <usb_d_init+0x64>)
    5474:	2002      	movs	r0, #2
    5476:	47a0      	blx	r4
	return ERR_NONE;
    5478:	2000      	movs	r0, #0
}
    547a:	bd10      	pop	{r4, pc}
    547c:	00008725 	.word	0x00008725
    5480:	2000064c 	.word	0x2000064c
    5484:	0000b8d7 	.word	0x0000b8d7
    5488:	00005225 	.word	0x00005225
    548c:	000053ad 	.word	0x000053ad
    5490:	00009109 	.word	0x00009109
    5494:	00005229 	.word	0x00005229
    5498:	0000525d 	.word	0x0000525d

0000549c <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    549c:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    549e:	4b01      	ldr	r3, [pc, #4]	; (54a4 <usb_d_register_callback+0x8>)
    54a0:	4798      	blx	r3
    54a2:	bd08      	pop	{r3, pc}
    54a4:	000090e1 	.word	0x000090e1

000054a8 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    54a8:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    54aa:	4b01      	ldr	r3, [pc, #4]	; (54b0 <usb_d_enable+0x8>)
    54ac:	4798      	blx	r3
}
    54ae:	bd08      	pop	{r3, pc}
    54b0:	0000882d 	.word	0x0000882d

000054b4 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    54b4:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    54b6:	4b01      	ldr	r3, [pc, #4]	; (54bc <usb_d_attach+0x8>)
    54b8:	4798      	blx	r3
    54ba:	bd08      	pop	{r3, pc}
    54bc:	00008899 	.word	0x00008899

000054c0 <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    54c0:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    54c2:	4b01      	ldr	r3, [pc, #4]	; (54c8 <usb_d_get_frame_num+0x8>)
    54c4:	4798      	blx	r3
}
    54c6:	bd08      	pop	{r3, pc}
    54c8:	000088b7 	.word	0x000088b7

000054cc <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    54cc:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    54ce:	4b01      	ldr	r3, [pc, #4]	; (54d4 <usb_d_set_address+0x8>)
    54d0:	4798      	blx	r3
    54d2:	bd08      	pop	{r3, pc}
    54d4:	000088ab 	.word	0x000088ab

000054d8 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    54d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54da:	4606      	mov	r6, r0
    54dc:	460c      	mov	r4, r1
    54de:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    54e0:	4b0f      	ldr	r3, [pc, #60]	; (5520 <usb_d_ep_init+0x48>)
    54e2:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    54e4:	2800      	cmp	r0, #0
    54e6:	da14      	bge.n	5512 <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    54e8:	20ff      	movs	r0, #255	; 0xff
    54ea:	4b0d      	ldr	r3, [pc, #52]	; (5520 <usb_d_ep_init+0x48>)
    54ec:	4798      	blx	r3
		if (ep_index < 0) {
    54ee:	1e05      	subs	r5, r0, #0
    54f0:	db12      	blt.n	5518 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    54f2:	463a      	mov	r2, r7
    54f4:	4621      	mov	r1, r4
    54f6:	4630      	mov	r0, r6
    54f8:	4b0a      	ldr	r3, [pc, #40]	; (5524 <usb_d_ep_init+0x4c>)
    54fa:	4798      	blx	r3
	if (rc < 0) {
    54fc:	2800      	cmp	r0, #0
    54fe:	db0d      	blt.n	551c <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    5500:	4b09      	ldr	r3, [pc, #36]	; (5528 <usb_d_ep_init+0x50>)
    5502:	0168      	lsls	r0, r5, #5
    5504:	181a      	adds	r2, r3, r0
    5506:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    5508:	f004 0403 	and.w	r4, r4, #3
    550c:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    550e:	2000      	movs	r0, #0
    5510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    5512:	f06f 0013 	mvn.w	r0, #19
    5516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    5518:	f06f 0014 	mvn.w	r0, #20
}
    551c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    551e:	bf00      	nop
    5520:	000051e1 	.word	0x000051e1
    5524:	000088c5 	.word	0x000088c5
    5528:	2000064c 	.word	0x2000064c

0000552c <usb_d_ep0_init>:
{
    552c:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    552e:	4602      	mov	r2, r0
    5530:	2100      	movs	r1, #0
    5532:	4608      	mov	r0, r1
    5534:	4b01      	ldr	r3, [pc, #4]	; (553c <usb_d_ep0_init+0x10>)
    5536:	4798      	blx	r3
}
    5538:	bd08      	pop	{r3, pc}
    553a:	bf00      	nop
    553c:	000054d9 	.word	0x000054d9

00005540 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    5540:	b538      	push	{r3, r4, r5, lr}
    5542:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5544:	4b06      	ldr	r3, [pc, #24]	; (5560 <usb_d_ep_deinit+0x20>)
    5546:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    5548:	1e04      	subs	r4, r0, #0
    554a:	db07      	blt.n	555c <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    554c:	4628      	mov	r0, r5
    554e:	4b05      	ldr	r3, [pc, #20]	; (5564 <usb_d_ep_deinit+0x24>)
    5550:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    5552:	4805      	ldr	r0, [pc, #20]	; (5568 <usb_d_ep_deinit+0x28>)
    5554:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    5558:	23ff      	movs	r3, #255	; 0xff
    555a:	7043      	strb	r3, [r0, #1]
    555c:	bd38      	pop	{r3, r4, r5, pc}
    555e:	bf00      	nop
    5560:	000051e1 	.word	0x000051e1
    5564:	000089dd 	.word	0x000089dd
    5568:	2000064c 	.word	0x2000064c

0000556c <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    556c:	b538      	push	{r3, r4, r5, lr}
    556e:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    5570:	4b0e      	ldr	r3, [pc, #56]	; (55ac <usb_d_ep_enable+0x40>)
    5572:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    5574:	1e04      	subs	r4, r0, #0
    5576:	db16      	blt.n	55a6 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    5578:	0163      	lsls	r3, r4, #5
    557a:	4a0d      	ldr	r2, [pc, #52]	; (55b0 <usb_d_ep_enable+0x44>)
    557c:	5cd3      	ldrb	r3, [r2, r3]
    557e:	2b00      	cmp	r3, #0
    5580:	bf0c      	ite	eq
    5582:	2202      	moveq	r2, #2
    5584:	2201      	movne	r2, #1
    5586:	4b0a      	ldr	r3, [pc, #40]	; (55b0 <usb_d_ep_enable+0x44>)
    5588:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    558c:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    558e:	4628      	mov	r0, r5
    5590:	4b08      	ldr	r3, [pc, #32]	; (55b4 <usb_d_ep_enable+0x48>)
    5592:	4798      	blx	r3
	if (rc < 0) {
    5594:	2800      	cmp	r0, #0
    5596:	db00      	blt.n	559a <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    5598:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    559a:	4b05      	ldr	r3, [pc, #20]	; (55b0 <usb_d_ep_enable+0x44>)
    559c:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    55a0:	2300      	movs	r3, #0
    55a2:	70a3      	strb	r3, [r4, #2]
    55a4:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    55a6:	f06f 0011 	mvn.w	r0, #17
    55aa:	e7f5      	b.n	5598 <usb_d_ep_enable+0x2c>
    55ac:	000051e1 	.word	0x000051e1
    55b0:	2000064c 	.word	0x2000064c
    55b4:	00008aa1 	.word	0x00008aa1

000055b8 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    55b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    55bc:	b086      	sub	sp, #24
    55be:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    55c0:	7a07      	ldrb	r7, [r0, #8]
    55c2:	4638      	mov	r0, r7
    55c4:	4b3f      	ldr	r3, [pc, #252]	; (56c4 <usb_d_ep_transfer+0x10c>)
    55c6:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    55c8:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    55ca:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    55ce:	1e06      	subs	r6, r0, #0
    55d0:	db72      	blt.n	56b8 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    55d2:	a804      	add	r0, sp, #16
    55d4:	4b3c      	ldr	r3, [pc, #240]	; (56c8 <usb_d_ep_transfer+0x110>)
    55d6:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    55d8:	4b3c      	ldr	r3, [pc, #240]	; (56cc <usb_d_ep_transfer+0x114>)
    55da:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    55de:	789b      	ldrb	r3, [r3, #2]
    55e0:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    55e4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    55e8:	b2db      	uxtb	r3, r3
    55ea:	2b01      	cmp	r3, #1
    55ec:	d011      	beq.n	5612 <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    55ee:	a804      	add	r0, sp, #16
    55f0:	4b37      	ldr	r3, [pc, #220]	; (56d0 <usb_d_ep_transfer+0x118>)
    55f2:	4798      	blx	r3
		switch (state) {
    55f4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    55f8:	b2db      	uxtb	r3, r3
    55fa:	2b05      	cmp	r3, #5
    55fc:	d05f      	beq.n	56be <usb_d_ep_transfer+0x106>
    55fe:	2b06      	cmp	r3, #6
    5600:	d023      	beq.n	564a <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    5602:	2b00      	cmp	r3, #0
    5604:	bf0c      	ite	eq
    5606:	f06f 0012 	mvneq.w	r0, #18
    560a:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    560c:	b006      	add	sp, #24
    560e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    5612:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 56cc <usb_d_ep_transfer+0x114>
    5616:	ea4f 1946 	mov.w	r9, r6, lsl #5
    561a:	eb0a 0309 	add.w	r3, sl, r9
    561e:	2203      	movs	r2, #3
    5620:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    5622:	a804      	add	r0, sp, #16
    5624:	4b2a      	ldr	r3, [pc, #168]	; (56d0 <usb_d_ep_transfer+0x118>)
    5626:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    5628:	f81a 3009 	ldrb.w	r3, [sl, r9]
    562c:	b183      	cbz	r3, 5650 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    562e:	7a22      	ldrb	r2, [r4, #8]
    5630:	3500      	adds	r5, #0
    5632:	bf18      	it	ne
    5634:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    5636:	6823      	ldr	r3, [r4, #0]
    5638:	9301      	str	r3, [sp, #4]
    563a:	f8cd 8008 	str.w	r8, [sp, #8]
    563e:	f017 0f80 	tst.w	r7, #128	; 0x80
    5642:	d119      	bne.n	5678 <usb_d_ep_transfer+0xc0>
    5644:	f002 030f 	and.w	r3, r2, #15
    5648:	e018      	b.n	567c <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    564a:	f06f 000f 	mvn.w	r0, #15
    564e:	e7dd      	b.n	560c <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    5650:	4b1e      	ldr	r3, [pc, #120]	; (56cc <usb_d_ep_transfer+0x114>)
    5652:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    5656:	7cda      	ldrb	r2, [r3, #19]
    5658:	7c9d      	ldrb	r5, [r3, #18]
    565a:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    565e:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    5660:	b9a5      	cbnz	r5, 568c <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    5662:	4b1a      	ldr	r3, [pc, #104]	; (56cc <usb_d_ep_transfer+0x114>)
    5664:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    5668:	2304      	movs	r3, #4
    566a:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    566c:	2300      	movs	r3, #0
			zlp                 = true;
    566e:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    5670:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    5672:	6821      	ldr	r1, [r4, #0]
    5674:	9101      	str	r1, [sp, #4]
    5676:	9302      	str	r3, [sp, #8]
    5678:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    567c:	f88d 300c 	strb.w	r3, [sp, #12]
    5680:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    5684:	a801      	add	r0, sp, #4
    5686:	4b13      	ldr	r3, [pc, #76]	; (56d4 <usb_d_ep_transfer+0x11c>)
    5688:	4798      	blx	r3
	return rc;
    568a:	e7bf      	b.n	560c <usb_d_ep_transfer+0x54>
    568c:	4643      	mov	r3, r8
    568e:	45a8      	cmp	r8, r5
    5690:	bf28      	it	cs
    5692:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    5694:	4a0d      	ldr	r2, [pc, #52]	; (56cc <usb_d_ep_transfer+0x114>)
    5696:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    569a:	f996 200c 	ldrsb.w	r2, [r6, #12]
    569e:	2a00      	cmp	r2, #0
    56a0:	db05      	blt.n	56ae <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    56a2:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    56a4:	6821      	ldr	r1, [r4, #0]
    56a6:	9101      	str	r1, [sp, #4]
    56a8:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    56aa:	2500      	movs	r5, #0
    56ac:	e7ca      	b.n	5644 <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    56ae:	429d      	cmp	r5, r3
    56b0:	bf94      	ite	ls
    56b2:	2500      	movls	r5, #0
    56b4:	2501      	movhi	r5, #1
    56b6:	e7db      	b.n	5670 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    56b8:	f06f 0011 	mvn.w	r0, #17
    56bc:	e7a6      	b.n	560c <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    56be:	2002      	movs	r0, #2
    56c0:	e7a4      	b.n	560c <usb_d_ep_transfer+0x54>
    56c2:	bf00      	nop
    56c4:	000051e1 	.word	0x000051e1
    56c8:	000043f5 	.word	0x000043f5
    56cc:	2000064c 	.word	0x2000064c
    56d0:	00004403 	.word	0x00004403
    56d4:	00008f01 	.word	0x00008f01

000056d8 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    56d8:	b538      	push	{r3, r4, r5, lr}
    56da:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    56dc:	b141      	cbz	r1, 56f0 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    56de:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    56e0:	bf0c      	ite	eq
    56e2:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    56e4:	2102      	movne	r1, #2
    56e6:	4b13      	ldr	r3, [pc, #76]	; (5734 <usb_d_ep_halt+0x5c>)
    56e8:	4798      	blx	r3
    56ea:	4603      	mov	r3, r0
	}
}
    56ec:	4618      	mov	r0, r3
    56ee:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    56f0:	4b11      	ldr	r3, [pc, #68]	; (5738 <usb_d_ep_halt+0x60>)
    56f2:	4798      	blx	r3
	if (ep_index < 0) {
    56f4:	1e05      	subs	r5, r0, #0
    56f6:	db19      	blt.n	572c <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    56f8:	2102      	movs	r1, #2
    56fa:	4620      	mov	r0, r4
    56fc:	4b0d      	ldr	r3, [pc, #52]	; (5734 <usb_d_ep_halt+0x5c>)
    56fe:	4798      	blx	r3
    5700:	4603      	mov	r3, r0
    5702:	2800      	cmp	r0, #0
    5704:	d0f2      	beq.n	56ec <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    5706:	2100      	movs	r1, #0
    5708:	4620      	mov	r0, r4
    570a:	4b0a      	ldr	r3, [pc, #40]	; (5734 <usb_d_ep_halt+0x5c>)
    570c:	4798      	blx	r3
		if (rc < 0) {
    570e:	1e03      	subs	r3, r0, #0
    5710:	dbec      	blt.n	56ec <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    5712:	4b0a      	ldr	r3, [pc, #40]	; (573c <usb_d_ep_halt+0x64>)
    5714:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    5718:	2201      	movs	r2, #1
    571a:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    571c:	2103      	movs	r1, #3
    571e:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    5720:	69db      	ldr	r3, [r3, #28]
    5722:	2200      	movs	r2, #0
    5724:	4620      	mov	r0, r4
    5726:	4798      	blx	r3
	return ERR_NONE;
    5728:	2300      	movs	r3, #0
    572a:	e7df      	b.n	56ec <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    572c:	f06f 0311 	mvn.w	r3, #17
    5730:	e7dc      	b.n	56ec <usb_d_ep_halt+0x14>
    5732:	bf00      	nop
    5734:	00008d59 	.word	0x00008d59
    5738:	000051e1 	.word	0x000051e1
    573c:	2000064c 	.word	0x2000064c

00005740 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    5740:	b538      	push	{r3, r4, r5, lr}
    5742:	460d      	mov	r5, r1
    5744:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    5746:	4b0e      	ldr	r3, [pc, #56]	; (5780 <usb_d_ep_register_callback+0x40>)
    5748:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    574a:	4b0e      	ldr	r3, [pc, #56]	; (5784 <usb_d_ep_register_callback+0x44>)
    574c:	2c00      	cmp	r4, #0
    574e:	bf08      	it	eq
    5750:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    5752:	2800      	cmp	r0, #0
    5754:	db13      	blt.n	577e <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    5756:	2d01      	cmp	r5, #1
    5758:	d008      	beq.n	576c <usb_d_ep_register_callback+0x2c>
    575a:	b115      	cbz	r5, 5762 <usb_d_ep_register_callback+0x22>
    575c:	2d02      	cmp	r5, #2
    575e:	d00a      	beq.n	5776 <usb_d_ep_register_callback+0x36>
    5760:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    5762:	4b09      	ldr	r3, [pc, #36]	; (5788 <usb_d_ep_register_callback+0x48>)
    5764:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5768:	6144      	str	r4, [r0, #20]
		break;
    576a:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    576c:	4b06      	ldr	r3, [pc, #24]	; (5788 <usb_d_ep_register_callback+0x48>)
    576e:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    5772:	6184      	str	r4, [r0, #24]
		break;
    5774:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    5776:	4b04      	ldr	r3, [pc, #16]	; (5788 <usb_d_ep_register_callback+0x48>)
    5778:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    577c:	61c4      	str	r4, [r0, #28]
    577e:	bd38      	pop	{r3, r4, r5, pc}
    5780:	000051e1 	.word	0x000051e1
    5784:	00005225 	.word	0x00005225
    5788:	2000064c 	.word	0x2000064c

0000578c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    578c:	b900      	cbnz	r0, 5790 <assert+0x4>
		__asm("BKPT #0");
    578e:	be00      	bkpt	0x0000
    5790:	4770      	bx	lr

00005792 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    5792:	6803      	ldr	r3, [r0, #0]
    5794:	b14b      	cbz	r3, 57aa <is_list_element+0x18>
		if (it == element) {
    5796:	428b      	cmp	r3, r1
    5798:	d009      	beq.n	57ae <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    579a:	681b      	ldr	r3, [r3, #0]
    579c:	b11b      	cbz	r3, 57a6 <is_list_element+0x14>
		if (it == element) {
    579e:	4299      	cmp	r1, r3
    57a0:	d1fb      	bne.n	579a <is_list_element+0x8>
			return true;
    57a2:	2001      	movs	r0, #1
		}
	}

	return false;
}
    57a4:	4770      	bx	lr
	return false;
    57a6:	2000      	movs	r0, #0
    57a8:	4770      	bx	lr
    57aa:	2000      	movs	r0, #0
    57ac:	4770      	bx	lr
			return true;
    57ae:	2001      	movs	r0, #1
    57b0:	4770      	bx	lr
	...

000057b4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    57b4:	b538      	push	{r3, r4, r5, lr}
    57b6:	4604      	mov	r4, r0
    57b8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    57ba:	4b06      	ldr	r3, [pc, #24]	; (57d4 <list_insert_as_head+0x20>)
    57bc:	4798      	blx	r3
    57be:	f080 0001 	eor.w	r0, r0, #1
    57c2:	2239      	movs	r2, #57	; 0x39
    57c4:	4904      	ldr	r1, [pc, #16]	; (57d8 <list_insert_as_head+0x24>)
    57c6:	b2c0      	uxtb	r0, r0
    57c8:	4b04      	ldr	r3, [pc, #16]	; (57dc <list_insert_as_head+0x28>)
    57ca:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    57cc:	6823      	ldr	r3, [r4, #0]
    57ce:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    57d0:	6025      	str	r5, [r4, #0]
    57d2:	bd38      	pop	{r3, r4, r5, pc}
    57d4:	00005793 	.word	0x00005793
    57d8:	0000cd38 	.word	0x0000cd38
    57dc:	0000578d 	.word	0x0000578d

000057e0 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    57e0:	6803      	ldr	r3, [r0, #0]
    57e2:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    57e4:	6001      	str	r1, [r0, #0]
    57e6:	4770      	bx	lr

000057e8 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    57e8:	b570      	push	{r4, r5, r6, lr}
    57ea:	4605      	mov	r5, r0
    57ec:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    57ee:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    57f0:	4b0a      	ldr	r3, [pc, #40]	; (581c <list_insert_at_end+0x34>)
    57f2:	4798      	blx	r3
    57f4:	f080 0001 	eor.w	r0, r0, #1
    57f8:	224f      	movs	r2, #79	; 0x4f
    57fa:	4909      	ldr	r1, [pc, #36]	; (5820 <list_insert_at_end+0x38>)
    57fc:	b2c0      	uxtb	r0, r0
    57fe:	4b09      	ldr	r3, [pc, #36]	; (5824 <list_insert_at_end+0x3c>)
    5800:	4798      	blx	r3

	if (!list->head) {
    5802:	682b      	ldr	r3, [r5, #0]
    5804:	b91b      	cbnz	r3, 580e <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    5806:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    5808:	6033      	str	r3, [r6, #0]
		return;
    580a:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    580c:	461c      	mov	r4, r3
	while (it->next) {
    580e:	6823      	ldr	r3, [r4, #0]
    5810:	2b00      	cmp	r3, #0
    5812:	d1fb      	bne.n	580c <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    5814:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    5816:	6033      	str	r3, [r6, #0]
    5818:	bd70      	pop	{r4, r5, r6, pc}
    581a:	bf00      	nop
    581c:	00005793 	.word	0x00005793
    5820:	0000cd38 	.word	0x0000cd38
    5824:	0000578d 	.word	0x0000578d

00005828 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    5828:	6803      	ldr	r3, [r0, #0]
    582a:	b10b      	cbz	r3, 5830 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    582c:	681a      	ldr	r2, [r3, #0]
    582e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    5830:	4618      	mov	r0, r3
    5832:	4770      	bx	lr

00005834 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    5834:	b570      	push	{r4, r5, r6, lr}
    5836:	460e      	mov	r6, r1
    5838:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    583a:	4604      	mov	r4, r0
    583c:	b178      	cbz	r0, 585e <ringbuffer_init+0x2a>
    583e:	b181      	cbz	r1, 5862 <ringbuffer_init+0x2e>
    5840:	b1a2      	cbz	r2, 586c <ringbuffer_init+0x38>
    5842:	2001      	movs	r0, #1
    5844:	2228      	movs	r2, #40	; 0x28
    5846:	490d      	ldr	r1, [pc, #52]	; (587c <ringbuffer_init+0x48>)
    5848:	4b0d      	ldr	r3, [pc, #52]	; (5880 <ringbuffer_init+0x4c>)
    584a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    584c:	1e6b      	subs	r3, r5, #1
    584e:	421d      	tst	r5, r3
    5850:	d109      	bne.n	5866 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    5852:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    5854:	2000      	movs	r0, #0
    5856:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    5858:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    585a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    585c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    585e:	2000      	movs	r0, #0
    5860:	e7f0      	b.n	5844 <ringbuffer_init+0x10>
    5862:	2000      	movs	r0, #0
    5864:	e7ee      	b.n	5844 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    5866:	f06f 000c 	mvn.w	r0, #12
    586a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    586c:	2228      	movs	r2, #40	; 0x28
    586e:	4903      	ldr	r1, [pc, #12]	; (587c <ringbuffer_init+0x48>)
    5870:	2000      	movs	r0, #0
    5872:	4b03      	ldr	r3, [pc, #12]	; (5880 <ringbuffer_init+0x4c>)
    5874:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    5876:	1e6b      	subs	r3, r5, #1
    5878:	e7eb      	b.n	5852 <ringbuffer_init+0x1e>
    587a:	bf00      	nop
    587c:	0000cd58 	.word	0x0000cd58
    5880:	0000578d 	.word	0x0000578d

00005884 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    5884:	b538      	push	{r3, r4, r5, lr}
    5886:	460d      	mov	r5, r1
	ASSERT(rb && data);
    5888:	4604      	mov	r4, r0
    588a:	b1a0      	cbz	r0, 58b6 <ringbuffer_get+0x32>
    588c:	1c08      	adds	r0, r1, #0
    588e:	bf18      	it	ne
    5890:	2001      	movne	r0, #1
    5892:	2240      	movs	r2, #64	; 0x40
    5894:	490a      	ldr	r1, [pc, #40]	; (58c0 <ringbuffer_get+0x3c>)
    5896:	4b0b      	ldr	r3, [pc, #44]	; (58c4 <ringbuffer_get+0x40>)
    5898:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    589a:	68a3      	ldr	r3, [r4, #8]
    589c:	68e2      	ldr	r2, [r4, #12]
    589e:	429a      	cmp	r2, r3
    58a0:	d00b      	beq.n	58ba <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    58a2:	6862      	ldr	r2, [r4, #4]
    58a4:	4013      	ands	r3, r2
    58a6:	6822      	ldr	r2, [r4, #0]
    58a8:	5cd3      	ldrb	r3, [r2, r3]
    58aa:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    58ac:	68a3      	ldr	r3, [r4, #8]
    58ae:	3301      	adds	r3, #1
    58b0:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    58b2:	2000      	movs	r0, #0
    58b4:	bd38      	pop	{r3, r4, r5, pc}
    58b6:	2000      	movs	r0, #0
    58b8:	e7eb      	b.n	5892 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    58ba:	f06f 0009 	mvn.w	r0, #9
}
    58be:	bd38      	pop	{r3, r4, r5, pc}
    58c0:	0000cd58 	.word	0x0000cd58
    58c4:	0000578d 	.word	0x0000578d

000058c8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    58c8:	b538      	push	{r3, r4, r5, lr}
    58ca:	460d      	mov	r5, r1
	ASSERT(rb);
    58cc:	4604      	mov	r4, r0
    58ce:	2251      	movs	r2, #81	; 0x51
    58d0:	490b      	ldr	r1, [pc, #44]	; (5900 <ringbuffer_put+0x38>)
    58d2:	3000      	adds	r0, #0
    58d4:	bf18      	it	ne
    58d6:	2001      	movne	r0, #1
    58d8:	4b0a      	ldr	r3, [pc, #40]	; (5904 <ringbuffer_put+0x3c>)
    58da:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    58dc:	68e3      	ldr	r3, [r4, #12]
    58de:	6862      	ldr	r2, [r4, #4]
    58e0:	4013      	ands	r3, r2
    58e2:	6822      	ldr	r2, [r4, #0]
    58e4:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    58e6:	68e3      	ldr	r3, [r4, #12]
    58e8:	6861      	ldr	r1, [r4, #4]
    58ea:	68a2      	ldr	r2, [r4, #8]
    58ec:	1a9a      	subs	r2, r3, r2
    58ee:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    58f0:	bf84      	itt	hi
    58f2:	1a59      	subhi	r1, r3, r1
    58f4:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    58f6:	3301      	adds	r3, #1
    58f8:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    58fa:	2000      	movs	r0, #0
    58fc:	bd38      	pop	{r3, r4, r5, pc}
    58fe:	bf00      	nop
    5900:	0000cd58 	.word	0x0000cd58
    5904:	0000578d 	.word	0x0000578d

00005908 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    5908:	b510      	push	{r4, lr}
	ASSERT(rb);
    590a:	4604      	mov	r4, r0
    590c:	2267      	movs	r2, #103	; 0x67
    590e:	4905      	ldr	r1, [pc, #20]	; (5924 <ringbuffer_num+0x1c>)
    5910:	3000      	adds	r0, #0
    5912:	bf18      	it	ne
    5914:	2001      	movne	r0, #1
    5916:	4b04      	ldr	r3, [pc, #16]	; (5928 <ringbuffer_num+0x20>)
    5918:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    591a:	68e0      	ldr	r0, [r4, #12]
    591c:	68a3      	ldr	r3, [r4, #8]
}
    591e:	1ac0      	subs	r0, r0, r3
    5920:	bd10      	pop	{r4, pc}
    5922:	bf00      	nop
    5924:	0000cd58 	.word	0x0000cd58
    5928:	0000578d 	.word	0x0000578d

0000592c <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    592c:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    592e:	4a06      	ldr	r2, [pc, #24]	; (5948 <_sbrk+0x1c>)
    5930:	6812      	ldr	r2, [r2, #0]
    5932:	b122      	cbz	r2, 593e <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    5934:	4a04      	ldr	r2, [pc, #16]	; (5948 <_sbrk+0x1c>)
    5936:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    5938:	4403      	add	r3, r0
    593a:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    593c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    593e:	4903      	ldr	r1, [pc, #12]	; (594c <_sbrk+0x20>)
    5940:	4a01      	ldr	r2, [pc, #4]	; (5948 <_sbrk+0x1c>)
    5942:	6011      	str	r1, [r2, #0]
    5944:	e7f6      	b.n	5934 <_sbrk+0x8>
    5946:	bf00      	nop
    5948:	200007ec 	.word	0x200007ec
    594c:	20013d80 	.word	0x20013d80

00005950 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    5950:	f04f 30ff 	mov.w	r0, #4294967295
    5954:	4770      	bx	lr

00005956 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    5956:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    595a:	604b      	str	r3, [r1, #4]

	return 0;
}
    595c:	2000      	movs	r0, #0
    595e:	4770      	bx	lr

00005960 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    5960:	2001      	movs	r0, #1
    5962:	4770      	bx	lr

00005964 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    5964:	2000      	movs	r0, #0
    5966:	4770      	bx	lr

00005968 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5968:	6940      	ldr	r0, [r0, #20]
    596a:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    596e:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5972:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    5974:	0040      	lsls	r0, r0, #1
    5976:	3076      	adds	r0, #118	; 0x76
}
    5978:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    597c:	4770      	bx	lr
	...

00005980 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    5980:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    5982:	f013 0f01 	tst.w	r3, #1
    5986:	d11b      	bne.n	59c0 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5988:	6b03      	ldr	r3, [r0, #48]	; 0x30
    598a:	f013 0f03 	tst.w	r3, #3
    598e:	d1fb      	bne.n	5988 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    5990:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    5992:	f013 0f02 	tst.w	r3, #2
    5996:	d00d      	beq.n	59b4 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    5998:	8803      	ldrh	r3, [r0, #0]
    599a:	f023 0302 	bic.w	r3, r3, #2
    599e:	041b      	lsls	r3, r3, #16
    59a0:	0c1b      	lsrs	r3, r3, #16
    59a2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    59a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59a6:	f013 0f03 	tst.w	r3, #3
    59aa:	d1fb      	bne.n	59a4 <_adc_init+0x24>
    59ac:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59ae:	f013 0f02 	tst.w	r3, #2
    59b2:	d1fb      	bne.n	59ac <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    59b4:	2301      	movs	r3, #1
    59b6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    59b8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59ba:	f013 0f03 	tst.w	r3, #3
    59be:	d1fb      	bne.n	59b8 <_adc_init+0x38>
    59c0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59c2:	f013 0f01 	tst.w	r3, #1
    59c6:	d1fb      	bne.n	59c0 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    59c8:	2316      	movs	r3, #22
    59ca:	4a37      	ldr	r2, [pc, #220]	; (5aa8 <_adc_init+0x128>)
    59cc:	fb03 2301 	mla	r3, r3, r1, r2
    59d0:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    59d2:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    59d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    59da:	2b00      	cmp	r3, #0
    59dc:	d1fa      	bne.n	59d4 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    59de:	2316      	movs	r3, #22
    59e0:	4a31      	ldr	r2, [pc, #196]	; (5aa8 <_adc_init+0x128>)
    59e2:	fb03 2301 	mla	r3, r3, r1, r2
    59e6:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    59e8:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    59ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
    59ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
    59f0:	2b00      	cmp	r3, #0
    59f2:	d1fa      	bne.n	59ea <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    59f4:	2316      	movs	r3, #22
    59f6:	4a2c      	ldr	r2, [pc, #176]	; (5aa8 <_adc_init+0x128>)
    59f8:	fb03 2301 	mla	r3, r3, r1, r2
    59fc:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    59fe:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    5a00:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    5a02:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a04:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5a0a:	2b00      	cmp	r3, #0
    5a0c:	d1fa      	bne.n	5a04 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    5a0e:	2316      	movs	r3, #22
    5a10:	4a25      	ldr	r2, [pc, #148]	; (5aa8 <_adc_init+0x128>)
    5a12:	fb03 2301 	mla	r3, r3, r1, r2
    5a16:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    5a18:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a1a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5a20:	2b00      	cmp	r3, #0
    5a22:	d1fa      	bne.n	5a1a <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    5a24:	2316      	movs	r3, #22
    5a26:	4a20      	ldr	r2, [pc, #128]	; (5aa8 <_adc_init+0x128>)
    5a28:	fb03 2301 	mla	r3, r3, r1, r2
    5a2c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    5a2e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a30:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5a36:	2b00      	cmp	r3, #0
    5a38:	d1fa      	bne.n	5a30 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    5a3a:	2316      	movs	r3, #22
    5a3c:	4a1a      	ldr	r2, [pc, #104]	; (5aa8 <_adc_init+0x128>)
    5a3e:	fb03 2301 	mla	r3, r3, r1, r2
    5a42:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    5a44:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a46:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a48:	f013 0f80 	tst.w	r3, #128	; 0x80
    5a4c:	d1fb      	bne.n	5a46 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    5a4e:	2316      	movs	r3, #22
    5a50:	4a15      	ldr	r2, [pc, #84]	; (5aa8 <_adc_init+0x128>)
    5a52:	fb03 2301 	mla	r3, r3, r1, r2
    5a56:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    5a58:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a5a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a5c:	f413 7f80 	tst.w	r3, #256	; 0x100
    5a60:	d1fb      	bne.n	5a5a <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    5a62:	2316      	movs	r3, #22
    5a64:	4a10      	ldr	r2, [pc, #64]	; (5aa8 <_adc_init+0x128>)
    5a66:	fb03 2301 	mla	r3, r3, r1, r2
    5a6a:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    5a6c:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a6e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a70:	f413 7f00 	tst.w	r3, #512	; 0x200
    5a74:	d1fb      	bne.n	5a6e <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    5a76:	2316      	movs	r3, #22
    5a78:	4a0b      	ldr	r2, [pc, #44]	; (5aa8 <_adc_init+0x128>)
    5a7a:	fb03 2301 	mla	r3, r3, r1, r2
    5a7e:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    5a80:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a82:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a84:	f413 6f80 	tst.w	r3, #1024	; 0x400
    5a88:	d1fb      	bne.n	5a82 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    5a8a:	2216      	movs	r2, #22
    5a8c:	4b06      	ldr	r3, [pc, #24]	; (5aa8 <_adc_init+0x128>)
    5a8e:	fb02 3101 	mla	r1, r2, r1, r3
    5a92:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    5a94:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    5a96:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    5a98:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5a9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    5a9c:	f013 0f03 	tst.w	r3, #3
    5aa0:	d1fb      	bne.n	5a9a <_adc_init+0x11a>

	return ERR_NONE;
}
    5aa2:	2000      	movs	r0, #0
    5aa4:	4770      	bx	lr
    5aa6:	bf00      	nop
    5aa8:	0000cd7c 	.word	0x0000cd7c

00005aac <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    5aac:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    5aae:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    5ab0:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    5ab4:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    5ab8:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    5aba:	f013 0f01 	tst.w	r3, #1
    5abe:	d106      	bne.n	5ace <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    5ac0:	f013 0f02 	tst.w	r3, #2
    5ac4:	d10d      	bne.n	5ae2 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    5ac6:	f013 0f04 	tst.w	r3, #4
    5aca:	d111      	bne.n	5af0 <_adc_interrupt_handler+0x44>
    5acc:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    5ace:	2301      	movs	r3, #1
    5ad0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    5ad4:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    5ad8:	6883      	ldr	r3, [r0, #8]
    5ada:	b292      	uxth	r2, r2
    5adc:	2100      	movs	r1, #0
    5ade:	4798      	blx	r3
    5ae0:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    5ae2:	2302      	movs	r3, #2
    5ae4:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    5ae8:	6843      	ldr	r3, [r0, #4]
    5aea:	2100      	movs	r1, #0
    5aec:	4798      	blx	r3
    5aee:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    5af0:	2304      	movs	r3, #4
    5af2:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    5af6:	6803      	ldr	r3, [r0, #0]
    5af8:	2100      	movs	r1, #0
    5afa:	4798      	blx	r3
	}
}
    5afc:	e7e6      	b.n	5acc <_adc_interrupt_handler+0x20>
	...

00005b00 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    5b00:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    5b04:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    5b08:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    5b0c:	b148      	cbz	r0, 5b22 <_adc_get_regs+0x22>
    5b0e:	2801      	cmp	r0, #1
    5b10:	d009      	beq.n	5b26 <_adc_get_regs+0x26>
{
    5b12:	b508      	push	{r3, lr}
	ASSERT(false);
    5b14:	228c      	movs	r2, #140	; 0x8c
    5b16:	4905      	ldr	r1, [pc, #20]	; (5b2c <_adc_get_regs+0x2c>)
    5b18:	2000      	movs	r0, #0
    5b1a:	4b05      	ldr	r3, [pc, #20]	; (5b30 <_adc_get_regs+0x30>)
    5b1c:	4798      	blx	r3
	return 0;
    5b1e:	2000      	movs	r0, #0
    5b20:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    5b22:	2000      	movs	r0, #0
    5b24:	4770      	bx	lr
    5b26:	2001      	movs	r0, #1
    5b28:	4770      	bx	lr
    5b2a:	bf00      	nop
    5b2c:	0000cda8 	.word	0x0000cda8
    5b30:	0000578d 	.word	0x0000578d

00005b34 <_adc_async_init>:
{
    5b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5b38:	460c      	mov	r4, r1
	ASSERT(device);
    5b3a:	4605      	mov	r5, r0
    5b3c:	22e6      	movs	r2, #230	; 0xe6
    5b3e:	493b      	ldr	r1, [pc, #236]	; (5c2c <_adc_async_init+0xf8>)
    5b40:	3000      	adds	r0, #0
    5b42:	bf18      	it	ne
    5b44:	2001      	movne	r0, #1
    5b46:	4b3a      	ldr	r3, [pc, #232]	; (5c30 <_adc_async_init+0xfc>)
    5b48:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    5b4a:	4620      	mov	r0, r4
    5b4c:	4b39      	ldr	r3, [pc, #228]	; (5c34 <_adc_async_init+0x100>)
    5b4e:	4798      	blx	r3
    5b50:	4601      	mov	r1, r0
    5b52:	4620      	mov	r0, r4
    5b54:	4b38      	ldr	r3, [pc, #224]	; (5c38 <_adc_async_init+0x104>)
    5b56:	4798      	blx	r3
	if (init_status) {
    5b58:	4606      	mov	r6, r0
    5b5a:	b110      	cbz	r0, 5b62 <_adc_async_init+0x2e>
}
    5b5c:	4630      	mov	r0, r6
    5b5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    5b62:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    5b64:	4b35      	ldr	r3, [pc, #212]	; (5c3c <_adc_async_init+0x108>)
    5b66:	429c      	cmp	r4, r3
    5b68:	d05c      	beq.n	5c24 <_adc_async_init+0xf0>
	if (hw == ADC1) {
    5b6a:	4b35      	ldr	r3, [pc, #212]	; (5c40 <_adc_async_init+0x10c>)
    5b6c:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    5b6e:	bf04      	itt	eq
    5b70:	4b34      	ldreq	r3, [pc, #208]	; (5c44 <_adc_async_init+0x110>)
    5b72:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    5b74:	4628      	mov	r0, r5
    5b76:	4f34      	ldr	r7, [pc, #208]	; (5c48 <_adc_async_init+0x114>)
    5b78:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5b7a:	0943      	lsrs	r3, r0, #5
    5b7c:	f000 001f 	and.w	r0, r0, #31
    5b80:	2401      	movs	r4, #1
    5b82:	fa04 f000 	lsl.w	r0, r4, r0
    5b86:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 5c4c <_adc_async_init+0x118>
    5b8a:	3320      	adds	r3, #32
    5b8c:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5b90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5b94:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    5b98:	4628      	mov	r0, r5
    5b9a:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5b9c:	0943      	lsrs	r3, r0, #5
    5b9e:	f000 001f 	and.w	r0, r0, #31
    5ba2:	fa04 f000 	lsl.w	r0, r4, r0
    5ba6:	3360      	adds	r3, #96	; 0x60
    5ba8:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    5bac:	4628      	mov	r0, r5
    5bae:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5bb0:	0943      	lsrs	r3, r0, #5
    5bb2:	f000 001f 	and.w	r0, r0, #31
    5bb6:	4084      	lsls	r4, r0
    5bb8:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    5bbc:	4628      	mov	r0, r5
    5bbe:	47b8      	blx	r7
    5bc0:	3001      	adds	r0, #1
    5bc2:	b280      	uxth	r0, r0
    5bc4:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5bc6:	2b00      	cmp	r3, #0
    5bc8:	dbc8      	blt.n	5b5c <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5bca:	095b      	lsrs	r3, r3, #5
    5bcc:	f000 001f 	and.w	r0, r0, #31
    5bd0:	2201      	movs	r2, #1
    5bd2:	fa02 f000 	lsl.w	r0, r2, r0
    5bd6:	3320      	adds	r3, #32
    5bd8:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5bdc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5be0:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    5be4:	4628      	mov	r0, r5
    5be6:	47b8      	blx	r7
    5be8:	3001      	adds	r0, #1
    5bea:	b280      	uxth	r0, r0
    5bec:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5bee:	2b00      	cmp	r3, #0
    5bf0:	dbb4      	blt.n	5b5c <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5bf2:	095b      	lsrs	r3, r3, #5
    5bf4:	f000 001f 	and.w	r0, r0, #31
    5bf8:	2201      	movs	r2, #1
    5bfa:	fa02 f000 	lsl.w	r0, r2, r0
    5bfe:	3360      	adds	r3, #96	; 0x60
    5c00:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    5c04:	4628      	mov	r0, r5
    5c06:	47b8      	blx	r7
    5c08:	3001      	adds	r0, #1
    5c0a:	b280      	uxth	r0, r0
    5c0c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    5c0e:	2b00      	cmp	r3, #0
    5c10:	dba4      	blt.n	5b5c <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5c12:	095b      	lsrs	r3, r3, #5
    5c14:	f000 001f 	and.w	r0, r0, #31
    5c18:	2201      	movs	r2, #1
    5c1a:	fa02 f000 	lsl.w	r0, r2, r0
    5c1e:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    5c22:	e79b      	b.n	5b5c <_adc_async_init+0x28>
		_adc0_dev = dev;
    5c24:	4b07      	ldr	r3, [pc, #28]	; (5c44 <_adc_async_init+0x110>)
    5c26:	601d      	str	r5, [r3, #0]
    5c28:	e7a4      	b.n	5b74 <_adc_async_init+0x40>
    5c2a:	bf00      	nop
    5c2c:	0000cda8 	.word	0x0000cda8
    5c30:	0000578d 	.word	0x0000578d
    5c34:	00005b01 	.word	0x00005b01
    5c38:	00005981 	.word	0x00005981
    5c3c:	43001c00 	.word	0x43001c00
    5c40:	43002000 	.word	0x43002000
    5c44:	200007f0 	.word	0x200007f0
    5c48:	00005969 	.word	0x00005969
    5c4c:	e000e100 	.word	0xe000e100

00005c50 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    5c50:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    5c52:	8813      	ldrh	r3, [r2, #0]
    5c54:	b29b      	uxth	r3, r3
    5c56:	f043 0302 	orr.w	r3, r3, #2
    5c5a:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5c5c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    5c5e:	f013 0f03 	tst.w	r3, #3
    5c62:	d1fb      	bne.n	5c5c <_adc_async_enable_channel+0xc>
}
    5c64:	4770      	bx	lr

00005c66 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    5c66:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    5c68:	88db      	ldrh	r3, [r3, #6]
    5c6a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    5c6e:	2b03      	cmp	r3, #3
}
    5c70:	bf0c      	ite	eq
    5c72:	2001      	moveq	r0, #1
    5c74:	2002      	movne	r0, #2
    5c76:	4770      	bx	lr

00005c78 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    5c78:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    5c7a:	7d13      	ldrb	r3, [r2, #20]
    5c7c:	f043 0302 	orr.w	r3, r3, #2
    5c80:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    5c82:	6b13      	ldr	r3, [r2, #48]	; 0x30
    5c84:	f3c3 030b 	ubfx	r3, r3, #0, #12
    5c88:	2b00      	cmp	r3, #0
    5c8a:	d1fa      	bne.n	5c82 <_adc_async_convert+0xa>
}
    5c8c:	4770      	bx	lr

00005c8e <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    5c8e:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    5c90:	2a01      	cmp	r2, #1
    5c92:	d007      	beq.n	5ca4 <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    5c94:	2a02      	cmp	r2, #2
    5c96:	d00e      	beq.n	5cb6 <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    5c98:	b91a      	cbnz	r2, 5ca2 <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    5c9a:	b1ab      	cbz	r3, 5cc8 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    5c9c:	2301      	movs	r3, #1
    5c9e:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5ca2:	4770      	bx	lr
	if (value == 0x0) {
    5ca4:	b91b      	cbnz	r3, 5cae <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    5ca6:	2304      	movs	r3, #4
    5ca8:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5cac:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    5cae:	2304      	movs	r3, #4
    5cb0:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5cb4:	4770      	bx	lr
	if (value == 0x0) {
    5cb6:	b91b      	cbnz	r3, 5cc0 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    5cb8:	2302      	movs	r3, #2
    5cba:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5cbe:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    5cc0:	2302      	movs	r3, #2
    5cc2:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    5cc6:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    5cc8:	2301      	movs	r3, #1
    5cca:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    5cce:	4770      	bx	lr

00005cd0 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    5cd0:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5cd2:	4b02      	ldr	r3, [pc, #8]	; (5cdc <ADC0_0_Handler+0xc>)
    5cd4:	6818      	ldr	r0, [r3, #0]
    5cd6:	4b02      	ldr	r3, [pc, #8]	; (5ce0 <ADC0_0_Handler+0x10>)
    5cd8:	4798      	blx	r3
    5cda:	bd08      	pop	{r3, pc}
    5cdc:	200007f0 	.word	0x200007f0
    5ce0:	00005aad 	.word	0x00005aad

00005ce4 <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    5ce4:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    5ce6:	4b02      	ldr	r3, [pc, #8]	; (5cf0 <ADC0_1_Handler+0xc>)
    5ce8:	6818      	ldr	r0, [r3, #0]
    5cea:	4b02      	ldr	r3, [pc, #8]	; (5cf4 <ADC0_1_Handler+0x10>)
    5cec:	4798      	blx	r3
    5cee:	bd08      	pop	{r3, pc}
    5cf0:	200007f0 	.word	0x200007f0
    5cf4:	00005aad 	.word	0x00005aad

00005cf8 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    5cf8:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    5cfa:	4b02      	ldr	r3, [pc, #8]	; (5d04 <ADC1_0_Handler+0xc>)
    5cfc:	6858      	ldr	r0, [r3, #4]
    5cfe:	4b02      	ldr	r3, [pc, #8]	; (5d08 <ADC1_0_Handler+0x10>)
    5d00:	4798      	blx	r3
    5d02:	bd08      	pop	{r3, pc}
    5d04:	200007f0 	.word	0x200007f0
    5d08:	00005aad 	.word	0x00005aad

00005d0c <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    5d0c:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    5d0e:	4b02      	ldr	r3, [pc, #8]	; (5d18 <ADC1_1_Handler+0xc>)
    5d10:	6858      	ldr	r0, [r3, #4]
    5d12:	4b02      	ldr	r3, [pc, #8]	; (5d1c <ADC1_1_Handler+0x10>)
    5d14:	4798      	blx	r3
    5d16:	bd08      	pop	{r3, pc}
    5d18:	200007f0 	.word	0x200007f0
    5d1c:	00005aad 	.word	0x00005aad

00005d20 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5d20:	0943      	lsrs	r3, r0, #5
    5d22:	f000 001f 	and.w	r0, r0, #31
    5d26:	2201      	movs	r2, #1
    5d28:	fa02 f000 	lsl.w	r0, r2, r0
    5d2c:	3340      	adds	r3, #64	; 0x40
    5d2e:	4a02      	ldr	r2, [pc, #8]	; (5d38 <_irq_set+0x18>)
    5d30:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    5d34:	4770      	bx	lr
    5d36:	bf00      	nop
    5d38:	e000e100 	.word	0xe000e100

00005d3c <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    5d3c:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5d40:	00c0      	lsls	r0, r0, #3
    5d42:	4770      	bx	lr

00005d44 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    5d44:	4b01      	ldr	r3, [pc, #4]	; (5d4c <_get_cycles_for_ms+0x8>)
    5d46:	fb03 f000 	mul.w	r0, r3, r0
    5d4a:	4770      	bx	lr
    5d4c:	0001d4c0 	.word	0x0001d4c0

00005d50 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    5d50:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    5d52:	4a0e      	ldr	r2, [pc, #56]	; (5d8c <_init_chip+0x3c>)
    5d54:	8813      	ldrh	r3, [r2, #0]
    5d56:	b29b      	uxth	r3, r3
    5d58:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    5d5c:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    5d5e:	4b0c      	ldr	r3, [pc, #48]	; (5d90 <_init_chip+0x40>)
    5d60:	4798      	blx	r3
	_oscctrl_init_sources();
    5d62:	4b0c      	ldr	r3, [pc, #48]	; (5d94 <_init_chip+0x44>)
    5d64:	4798      	blx	r3
	_mclk_init();
    5d66:	4b0c      	ldr	r3, [pc, #48]	; (5d98 <_init_chip+0x48>)
    5d68:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    5d6a:	2004      	movs	r0, #4
    5d6c:	4c0b      	ldr	r4, [pc, #44]	; (5d9c <_init_chip+0x4c>)
    5d6e:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    5d70:	4b0b      	ldr	r3, [pc, #44]	; (5da0 <_init_chip+0x50>)
    5d72:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    5d74:	f640 70fb 	movw	r0, #4091	; 0xffb
    5d78:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    5d7a:	4a0a      	ldr	r2, [pc, #40]	; (5da4 <_init_chip+0x54>)
    5d7c:	6913      	ldr	r3, [r2, #16]
    5d7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5d82:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    5d84:	4b08      	ldr	r3, [pc, #32]	; (5da8 <_init_chip+0x58>)
    5d86:	4798      	blx	r3
    5d88:	bd10      	pop	{r4, pc}
    5d8a:	bf00      	nop
    5d8c:	41004000 	.word	0x41004000
    5d90:	0000622d 	.word	0x0000622d
    5d94:	00006241 	.word	0x00006241
    5d98:	00006155 	.word	0x00006155
    5d9c:	000060dd 	.word	0x000060dd
    5da0:	00006245 	.word	0x00006245
    5da4:	40000800 	.word	0x40000800
    5da8:	00005e21 	.word	0x00005e21

00005dac <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    5dac:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    5dae:	4a1a      	ldr	r2, [pc, #104]	; (5e18 <_dmac_handler+0x6c>)
    5db0:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    5db2:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    5db6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    5dba:	4818      	ldr	r0, [pc, #96]	; (5e1c <_dmac_handler+0x70>)
    5dbc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    5dc0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    5dc4:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    5dc8:	f012 0f01 	tst.w	r2, #1
    5dcc:	d10a      	bne.n	5de4 <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    5dce:	011a      	lsls	r2, r3, #4
    5dd0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5dd4:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5dd8:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    5ddc:	f012 0f02 	tst.w	r2, #2
    5de0:	d10b      	bne.n	5dfa <_dmac_handler+0x4e>
    5de2:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    5de4:	011a      	lsls	r2, r3, #4
    5de6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5dea:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5dee:	2101      	movs	r1, #1
    5df0:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    5df4:	6843      	ldr	r3, [r0, #4]
    5df6:	4798      	blx	r3
    5df8:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    5dfa:	011a      	lsls	r2, r3, #4
    5dfc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    5e00:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    5e04:	2102      	movs	r1, #2
    5e06:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    5e0a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    5e0e:	4a03      	ldr	r2, [pc, #12]	; (5e1c <_dmac_handler+0x70>)
    5e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5e14:	4798      	blx	r3
	}
}
    5e16:	e7e4      	b.n	5de2 <_dmac_handler+0x36>
    5e18:	4100a000 	.word	0x4100a000
    5e1c:	200007f8 	.word	0x200007f8

00005e20 <_dma_init>:
{
    5e20:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    5e22:	4a32      	ldr	r2, [pc, #200]	; (5eec <_dma_init+0xcc>)
    5e24:	8813      	ldrh	r3, [r2, #0]
    5e26:	f023 0302 	bic.w	r3, r3, #2
    5e2a:	041b      	lsls	r3, r3, #16
    5e2c:	0c1b      	lsrs	r3, r3, #16
    5e2e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    5e30:	8853      	ldrh	r3, [r2, #2]
    5e32:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    5e36:	041b      	lsls	r3, r3, #16
    5e38:	0c1b      	lsrs	r3, r3, #16
    5e3a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    5e3c:	8813      	ldrh	r3, [r2, #0]
    5e3e:	b29b      	uxth	r3, r3
    5e40:	f043 0301 	orr.w	r3, r3, #1
    5e44:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    5e46:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    5e48:	f013 0f01 	tst.w	r3, #1
    5e4c:	d1fb      	bne.n	5e46 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    5e4e:	4b27      	ldr	r3, [pc, #156]	; (5eec <_dma_init+0xcc>)
    5e50:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    5e54:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    5e56:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    5e58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    5e5c:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    5e60:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    5e62:	2100      	movs	r1, #0
    5e64:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    5e66:	4a22      	ldr	r2, [pc, #136]	; (5ef0 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    5e68:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    5e6a:	4a22      	ldr	r2, [pc, #136]	; (5ef4 <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    5e6c:	639a      	str	r2, [r3, #56]	; 0x38
    5e6e:	4b22      	ldr	r3, [pc, #136]	; (5ef8 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    5e70:	4c1f      	ldr	r4, [pc, #124]	; (5ef0 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    5e72:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    5e74:	681d      	ldr	r5, [r3, #0]
    5e76:	0108      	lsls	r0, r1, #4
    5e78:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    5e7c:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    5e80:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    5e82:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    5e84:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    5e88:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    5e8a:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    5e8e:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    5e90:	1822      	adds	r2, r4, r0
    5e92:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    5e94:	60d6      	str	r6, [r2, #12]
    5e96:	3101      	adds	r1, #1
    5e98:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    5e9a:	2920      	cmp	r1, #32
    5e9c:	d1ea      	bne.n	5e74 <_dma_init+0x54>
    5e9e:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5ea0:	2001      	movs	r0, #1
    5ea2:	4916      	ldr	r1, [pc, #88]	; (5efc <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    5ea4:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    5ea6:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    5eaa:	d00b      	beq.n	5ec4 <_dma_init+0xa4>
    5eac:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    5eae:	2b24      	cmp	r3, #36	; 0x24
    5eb0:	d1f8      	bne.n	5ea4 <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    5eb2:	4a0e      	ldr	r2, [pc, #56]	; (5eec <_dma_init+0xcc>)
    5eb4:	8813      	ldrh	r3, [r2, #0]
    5eb6:	b29b      	uxth	r3, r3
    5eb8:	f043 0302 	orr.w	r3, r3, #2
    5ebc:	8013      	strh	r3, [r2, #0]
}
    5ebe:	2000      	movs	r0, #0
    5ec0:	bc70      	pop	{r4, r5, r6}
    5ec2:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5ec4:	095c      	lsrs	r4, r3, #5
    5ec6:	f002 021f 	and.w	r2, r2, #31
    5eca:	fa00 f202 	lsl.w	r2, r0, r2
    5ece:	f104 0520 	add.w	r5, r4, #32
    5ed2:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    5ed6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5eda:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5ede:	f104 0560 	add.w	r5, r4, #96	; 0x60
    5ee2:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5ee6:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    5eea:	e7df      	b.n	5eac <_dma_init+0x8c>
    5eec:	4100a000 	.word	0x4100a000
    5ef0:	20003960 	.word	0x20003960
    5ef4:	20003b60 	.word	0x20003b60
    5ef8:	0000cdc0 	.word	0x0000cdc0
    5efc:	e000e100 	.word	0xe000e100

00005f00 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    5f00:	b991      	cbnz	r1, 5f28 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    5f02:	b942      	cbnz	r2, 5f16 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    5f04:	0100      	lsls	r0, r0, #4
    5f06:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5f0a:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    5f0e:	2302      	movs	r3, #2
    5f10:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    5f14:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    5f16:	0100      	lsls	r0, r0, #4
    5f18:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5f1c:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    5f20:	2302      	movs	r3, #2
    5f22:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    5f26:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    5f28:	2901      	cmp	r1, #1
    5f2a:	d000      	beq.n	5f2e <_dma_set_irq_state+0x2e>
    5f2c:	4770      	bx	lr
	if (value == 0x0) {
    5f2e:	b142      	cbz	r2, 5f42 <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    5f30:	0100      	lsls	r0, r0, #4
    5f32:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5f36:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    5f3a:	2301      	movs	r3, #1
    5f3c:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    5f40:	e7f4      	b.n	5f2c <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    5f42:	0100      	lsls	r0, r0, #4
    5f44:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    5f48:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    5f4c:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    5f50:	4770      	bx	lr
	...

00005f54 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    5f54:	4b02      	ldr	r3, [pc, #8]	; (5f60 <_dma_set_destination_address+0xc>)
    5f56:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    5f5a:	6081      	str	r1, [r0, #8]
}
    5f5c:	2000      	movs	r0, #0
    5f5e:	4770      	bx	lr
    5f60:	20003960 	.word	0x20003960

00005f64 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    5f64:	4b02      	ldr	r3, [pc, #8]	; (5f70 <_dma_set_source_address+0xc>)
    5f66:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    5f6a:	6041      	str	r1, [r0, #4]
}
    5f6c:	2000      	movs	r0, #0
    5f6e:	4770      	bx	lr
    5f70:	20003960 	.word	0x20003960

00005f74 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    5f74:	4a05      	ldr	r2, [pc, #20]	; (5f8c <_dma_srcinc_enable+0x18>)
    5f76:	0100      	lsls	r0, r0, #4
    5f78:	5a13      	ldrh	r3, [r2, r0]
    5f7a:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    5f7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    5f80:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    5f84:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    5f86:	5211      	strh	r1, [r2, r0]
}
    5f88:	2000      	movs	r0, #0
    5f8a:	4770      	bx	lr
    5f8c:	20003960 	.word	0x20003960

00005f90 <_dma_set_data_amount>:
{
    5f90:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    5f92:	4c14      	ldr	r4, [pc, #80]	; (5fe4 <_dma_set_data_amount+0x54>)
    5f94:	0102      	lsls	r2, r0, #4
    5f96:	18a3      	adds	r3, r4, r2
    5f98:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    5f9a:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    5f9c:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    5fa0:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    5fa2:	f412 6f00 	tst.w	r2, #2048	; 0x800
    5fa6:	d006      	beq.n	5fb6 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    5fa8:	fa01 f403 	lsl.w	r4, r1, r3
    5fac:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    5fae:	4a0d      	ldr	r2, [pc, #52]	; (5fe4 <_dma_set_data_amount+0x54>)
    5fb0:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    5fb4:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    5fb6:	4c0b      	ldr	r4, [pc, #44]	; (5fe4 <_dma_set_data_amount+0x54>)
    5fb8:	0102      	lsls	r2, r0, #4
    5fba:	18a5      	adds	r5, r4, r2
    5fbc:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    5fbe:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    5fc0:	f412 6f80 	tst.w	r2, #1024	; 0x400
    5fc4:	d005      	beq.n	5fd2 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    5fc6:	fa01 f303 	lsl.w	r3, r1, r3
    5fca:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    5fcc:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    5fd0:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    5fd2:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    5fd4:	4b03      	ldr	r3, [pc, #12]	; (5fe4 <_dma_set_data_amount+0x54>)
    5fd6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    5fda:	8041      	strh	r1, [r0, #2]
}
    5fdc:	2000      	movs	r0, #0
    5fde:	bc30      	pop	{r4, r5}
    5fe0:	4770      	bx	lr
    5fe2:	bf00      	nop
    5fe4:	20003960 	.word	0x20003960

00005fe8 <_dma_enable_transaction>:
{
    5fe8:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    5fea:	4c0d      	ldr	r4, [pc, #52]	; (6020 <_dma_enable_transaction+0x38>)
    5fec:	0103      	lsls	r3, r0, #4
    5fee:	5ae2      	ldrh	r2, [r4, r3]
    5ff0:	b292      	uxth	r2, r2
    5ff2:	f042 0201 	orr.w	r2, r2, #1
    5ff6:	52e2      	strh	r2, [r4, r3]
    5ff8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5ffc:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    6000:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    6002:	f042 0202 	orr.w	r2, r2, #2
    6006:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    6008:	b131      	cbz	r1, 6018 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    600a:	4a06      	ldr	r2, [pc, #24]	; (6024 <_dma_enable_transaction+0x3c>)
    600c:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    600e:	2301      	movs	r3, #1
    6010:	fa03 f000 	lsl.w	r0, r3, r0
    6014:	4308      	orrs	r0, r1
    6016:	6110      	str	r0, [r2, #16]
}
    6018:	2000      	movs	r0, #0
    601a:	f85d 4b04 	ldr.w	r4, [sp], #4
    601e:	4770      	bx	lr
    6020:	20003960 	.word	0x20003960
    6024:	4100a000 	.word	0x4100a000

00006028 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    6028:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    602c:	4b02      	ldr	r3, [pc, #8]	; (6038 <_dma_get_channel_resource+0x10>)
    602e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    6032:	6001      	str	r1, [r0, #0]
}
    6034:	2000      	movs	r0, #0
    6036:	4770      	bx	lr
    6038:	200007f8 	.word	0x200007f8

0000603c <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    603c:	b508      	push	{r3, lr}
	_dmac_handler();
    603e:	4b01      	ldr	r3, [pc, #4]	; (6044 <DMAC_0_Handler+0x8>)
    6040:	4798      	blx	r3
    6042:	bd08      	pop	{r3, pc}
    6044:	00005dad 	.word	0x00005dad

00006048 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    6048:	b508      	push	{r3, lr}
	_dmac_handler();
    604a:	4b01      	ldr	r3, [pc, #4]	; (6050 <DMAC_1_Handler+0x8>)
    604c:	4798      	blx	r3
    604e:	bd08      	pop	{r3, pc}
    6050:	00005dad 	.word	0x00005dad

00006054 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    6054:	b508      	push	{r3, lr}
	_dmac_handler();
    6056:	4b01      	ldr	r3, [pc, #4]	; (605c <DMAC_2_Handler+0x8>)
    6058:	4798      	blx	r3
    605a:	bd08      	pop	{r3, pc}
    605c:	00005dad 	.word	0x00005dad

00006060 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    6060:	b508      	push	{r3, lr}
	_dmac_handler();
    6062:	4b01      	ldr	r3, [pc, #4]	; (6068 <DMAC_3_Handler+0x8>)
    6064:	4798      	blx	r3
    6066:	bd08      	pop	{r3, pc}
    6068:	00005dad 	.word	0x00005dad

0000606c <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    606c:	b508      	push	{r3, lr}
	_dmac_handler();
    606e:	4b01      	ldr	r3, [pc, #4]	; (6074 <DMAC_4_Handler+0x8>)
    6070:	4798      	blx	r3
    6072:	bd08      	pop	{r3, pc}
    6074:	00005dad 	.word	0x00005dad

00006078 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    6078:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    607a:	2000      	movs	r0, #0
    607c:	4770      	bx	lr
	...

00006080 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    6080:	b430      	push	{r4, r5}
    6082:	4814      	ldr	r0, [pc, #80]	; (60d4 <_event_system_init+0x54>)
    6084:	f100 0543 	add.w	r5, r0, #67	; 0x43
    6088:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    608a:	4c13      	ldr	r4, [pc, #76]	; (60d8 <_event_system_init+0x58>)
    608c:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    608e:	f813 1b01 	ldrb.w	r1, [r3], #1
    6092:	3248      	adds	r2, #72	; 0x48
    6094:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    6098:	42ab      	cmp	r3, r5
    609a:	d1f7      	bne.n	608c <_event_system_init+0xc>
    609c:	480d      	ldr	r0, [pc, #52]	; (60d4 <_event_system_init+0x54>)
    609e:	f100 0442 	add.w	r4, r0, #66	; 0x42
    60a2:	3080      	adds	r0, #128	; 0x80
    60a4:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    60a6:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    60aa:	00ca      	lsls	r2, r1, #3
    60ac:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    60b0:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    60b4:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    60b6:	f850 3f04 	ldr.w	r3, [r0, #4]!
    60ba:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    60bc:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    60c0:	43db      	mvns	r3, r3
    60c2:	b2db      	uxtb	r3, r3
    60c4:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    60c8:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    60ca:	2920      	cmp	r1, #32
    60cc:	d1eb      	bne.n	60a6 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    60ce:	2000      	movs	r0, #0
    60d0:	bc30      	pop	{r4, r5}
    60d2:	4770      	bx	lr
    60d4:	0000cec0 	.word	0x0000cec0
    60d8:	4100e000 	.word	0x4100e000

000060dc <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    60dc:	f010 0f01 	tst.w	r0, #1
    60e0:	d008      	beq.n	60f4 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    60e2:	4a17      	ldr	r2, [pc, #92]	; (6140 <_gclk_init_generators_by_fref+0x64>)
    60e4:	4b17      	ldr	r3, [pc, #92]	; (6144 <_gclk_init_generators_by_fref+0x68>)
    60e6:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    60e8:	4619      	mov	r1, r3
    60ea:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    60ee:	684b      	ldr	r3, [r1, #4]
    60f0:	4213      	tst	r3, r2
    60f2:	d1fc      	bne.n	60ee <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    60f4:	f010 0f02 	tst.w	r0, #2
    60f8:	d008      	beq.n	610c <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    60fa:	4a13      	ldr	r2, [pc, #76]	; (6148 <_gclk_init_generators_by_fref+0x6c>)
    60fc:	4b11      	ldr	r3, [pc, #68]	; (6144 <_gclk_init_generators_by_fref+0x68>)
    60fe:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6100:	4619      	mov	r1, r3
    6102:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6106:	684b      	ldr	r3, [r1, #4]
    6108:	4213      	tst	r3, r2
    610a:	d1fc      	bne.n	6106 <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    610c:	f010 0f04 	tst.w	r0, #4
    6110:	d008      	beq.n	6124 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    6112:	4a0e      	ldr	r2, [pc, #56]	; (614c <_gclk_init_generators_by_fref+0x70>)
    6114:	4b0b      	ldr	r3, [pc, #44]	; (6144 <_gclk_init_generators_by_fref+0x68>)
    6116:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6118:	4619      	mov	r1, r3
    611a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    611e:	684b      	ldr	r3, [r1, #4]
    6120:	4213      	tst	r3, r2
    6122:	d1fc      	bne.n	611e <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    6124:	f010 0f08 	tst.w	r0, #8
    6128:	d008      	beq.n	613c <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    612a:	4a09      	ldr	r2, [pc, #36]	; (6150 <_gclk_init_generators_by_fref+0x74>)
    612c:	4b05      	ldr	r3, [pc, #20]	; (6144 <_gclk_init_generators_by_fref+0x68>)
    612e:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6130:	4619      	mov	r1, r3
    6132:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6136:	684b      	ldr	r3, [r1, #4]
    6138:	4213      	tst	r3, r2
    613a:	d1fc      	bne.n	6136 <_gclk_init_generators_by_fref+0x5a>
    613c:	4770      	bx	lr
    613e:	bf00      	nop
    6140:	00010108 	.word	0x00010108
    6144:	40001c00 	.word	0x40001c00
    6148:	00010106 	.word	0x00010106
    614c:	00100106 	.word	0x00100106
    6150:	00010104 	.word	0x00010104

00006154 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    6154:	2201      	movs	r2, #1
    6156:	4b01      	ldr	r3, [pc, #4]	; (615c <_mclk_init+0x8>)
    6158:	715a      	strb	r2, [r3, #5]
    615a:	4770      	bx	lr
    615c:	40000800 	.word	0x40000800

00006160 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    6160:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    6162:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    6164:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    6166:	f012 0f01 	tst.w	r2, #1
    616a:	d005      	beq.n	6178 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    616c:	2201      	movs	r2, #1
    616e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    6170:	6803      	ldr	r3, [r0, #0]
    6172:	b153      	cbz	r3, 618a <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    6174:	4798      	blx	r3
    6176:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    6178:	8a1a      	ldrh	r2, [r3, #16]
    617a:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    617c:	b12a      	cbz	r2, 618a <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    617e:	f240 225e 	movw	r2, #606	; 0x25e
    6182:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    6184:	6843      	ldr	r3, [r0, #4]
    6186:	b103      	cbz	r3, 618a <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    6188:	4798      	blx	r3
    618a:	bd08      	pop	{r3, pc}

0000618c <_flash_init>:
{
    618c:	b538      	push	{r3, r4, r5, lr}
    618e:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    6190:	4605      	mov	r5, r0
    6192:	b350      	cbz	r0, 61ea <_flash_init+0x5e>
    6194:	4816      	ldr	r0, [pc, #88]	; (61f0 <_flash_init+0x64>)
    6196:	4281      	cmp	r1, r0
    6198:	bf14      	ite	ne
    619a:	2000      	movne	r0, #0
    619c:	2001      	moveq	r0, #1
    619e:	224b      	movs	r2, #75	; 0x4b
    61a0:	4914      	ldr	r1, [pc, #80]	; (61f4 <_flash_init+0x68>)
    61a2:	4b15      	ldr	r3, [pc, #84]	; (61f8 <_flash_init+0x6c>)
    61a4:	4798      	blx	r3
	device->hw = hw;
    61a6:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    61a8:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    61aa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    61ae:	049b      	lsls	r3, r3, #18
    61b0:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    61b2:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    61b4:	4b11      	ldr	r3, [pc, #68]	; (61fc <_flash_init+0x70>)
    61b6:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    61b8:	4b11      	ldr	r3, [pc, #68]	; (6200 <_flash_init+0x74>)
    61ba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    61be:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    61c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    61c6:	f3bf 8f6f 	isb	sy
    61ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    61ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    61d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    61d6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    61da:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    61de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    61e2:	6019      	str	r1, [r3, #0]
    61e4:	601a      	str	r2, [r3, #0]
}
    61e6:	2000      	movs	r0, #0
    61e8:	bd38      	pop	{r3, r4, r5, pc}
    61ea:	2000      	movs	r0, #0
    61ec:	e7d7      	b.n	619e <_flash_init+0x12>
    61ee:	bf00      	nop
    61f0:	41004000 	.word	0x41004000
    61f4:	0000cfc4 	.word	0x0000cfc4
    61f8:	0000578d 	.word	0x0000578d
    61fc:	20000978 	.word	0x20000978
    6200:	e000e100 	.word	0xe000e100

00006204 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    6204:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    6206:	4b02      	ldr	r3, [pc, #8]	; (6210 <NVMCTRL_0_Handler+0xc>)
    6208:	6818      	ldr	r0, [r3, #0]
    620a:	4b02      	ldr	r3, [pc, #8]	; (6214 <NVMCTRL_0_Handler+0x10>)
    620c:	4798      	blx	r3
    620e:	bd08      	pop	{r3, pc}
    6210:	20000978 	.word	0x20000978
    6214:	00006161 	.word	0x00006161

00006218 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    6218:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    621a:	4b02      	ldr	r3, [pc, #8]	; (6224 <NVMCTRL_1_Handler+0xc>)
    621c:	6818      	ldr	r0, [r3, #0]
    621e:	4b02      	ldr	r3, [pc, #8]	; (6228 <NVMCTRL_1_Handler+0x10>)
    6220:	4798      	blx	r3
    6222:	bd08      	pop	{r3, pc}
    6224:	20000978 	.word	0x20000978
    6228:	00006161 	.word	0x00006161

0000622c <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    622c:	4b03      	ldr	r3, [pc, #12]	; (623c <_osc32kctrl_init_sources+0x10>)
    622e:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    6230:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    6234:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    6236:	2201      	movs	r2, #1
    6238:	741a      	strb	r2, [r3, #16]
    623a:	4770      	bx	lr
    623c:	40001400 	.word	0x40001400

00006240 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    6240:	4770      	bx	lr
	...

00006244 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    6244:	4a47      	ldr	r2, [pc, #284]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    6246:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    6248:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    624c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    6250:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    6252:	4611      	mov	r1, r2
    6254:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6258:	684b      	ldr	r3, [r1, #4]
    625a:	4213      	tst	r3, r2
    625c:	d1fc      	bne.n	6258 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    625e:	4a41      	ldr	r2, [pc, #260]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    6260:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    6262:	f013 0f04 	tst.w	r3, #4
    6266:	d1fb      	bne.n	6260 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    6268:	4b3f      	ldr	r3, [pc, #252]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    626a:	2200      	movs	r2, #0
    626c:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    626e:	4a3f      	ldr	r2, [pc, #252]	; (636c <_oscctrl_init_referenced_generators+0x128>)
    6270:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6272:	461a      	mov	r2, r3
    6274:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    6278:	f013 0f10 	tst.w	r3, #16
    627c:	d1fa      	bne.n	6274 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    627e:	2200      	movs	r2, #0
    6280:	4b39      	ldr	r3, [pc, #228]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    6282:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6286:	461a      	mov	r2, r3
    6288:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    628c:	f013 0f04 	tst.w	r3, #4
    6290:	d1fa      	bne.n	6288 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    6292:	2202      	movs	r2, #2
    6294:	4b34      	ldr	r3, [pc, #208]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    6296:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    6298:	461a      	mov	r2, r3
    629a:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    629e:	f013 0f02 	tst.w	r3, #2
    62a2:	d1fa      	bne.n	629a <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    62a4:	4b30      	ldr	r3, [pc, #192]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    62a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    62a8:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    62aa:	461a      	mov	r2, r3
    62ac:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    62b0:	f013 0f08 	tst.w	r3, #8
    62b4:	d1fa      	bne.n	62ac <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    62b6:	2288      	movs	r2, #136	; 0x88
    62b8:	4b2b      	ldr	r3, [pc, #172]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    62ba:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    62be:	461a      	mov	r2, r3
    62c0:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    62c4:	f013 0f04 	tst.w	r3, #4
    62c8:	d1fa      	bne.n	62c0 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    62ca:	2242      	movs	r2, #66	; 0x42
    62cc:	4b25      	ldr	r3, [pc, #148]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    62ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    62d2:	2227      	movs	r2, #39	; 0x27
    62d4:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    62d8:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    62da:	461a      	mov	r2, r3
    62dc:	6d13      	ldr	r3, [r2, #80]	; 0x50
    62de:	f013 0f06 	tst.w	r3, #6
    62e2:	d1fb      	bne.n	62dc <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    62e4:	4b20      	ldr	r3, [pc, #128]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    62e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    62ea:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    62ec:	2202      	movs	r2, #2
    62ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    62f2:	461a      	mov	r2, r3
    62f4:	6d13      	ldr	r3, [r2, #80]	; 0x50
    62f6:	f013 0f02 	tst.w	r3, #2
    62fa:	d1fb      	bne.n	62f4 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    62fc:	4b1a      	ldr	r3, [pc, #104]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    62fe:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    6302:	f013 0f01 	tst.w	r3, #1
    6306:	d026      	beq.n	6356 <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    6308:	4a17      	ldr	r2, [pc, #92]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    630a:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    630c:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    6310:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    6314:	d1f9      	bne.n	630a <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    6316:	4b14      	ldr	r3, [pc, #80]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    6318:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    631a:	f012 0f01 	tst.w	r2, #1
    631e:	d103      	bne.n	6328 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    6320:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    6322:	f012 0f02 	tst.w	r2, #2
    6326:	d0f7      	beq.n	6318 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    6328:	4a0e      	ldr	r2, [pc, #56]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    632a:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    632c:	2b00      	cmp	r3, #0
    632e:	d1fc      	bne.n	632a <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    6330:	4a0c      	ldr	r2, [pc, #48]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    6332:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    6334:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    6338:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    633c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    633e:	4611      	mov	r1, r2
    6340:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    6344:	684b      	ldr	r3, [r1, #4]
    6346:	4213      	tst	r3, r2
    6348:	d1fc      	bne.n	6344 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    634a:	4a06      	ldr	r2, [pc, #24]	; (6364 <_oscctrl_init_referenced_generators+0x120>)
    634c:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    634e:	f013 0f04 	tst.w	r3, #4
    6352:	d1fb      	bne.n	634c <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    6354:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    6356:	4a04      	ldr	r2, [pc, #16]	; (6368 <_oscctrl_init_referenced_generators+0x124>)
    6358:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    635a:	f413 7f80 	tst.w	r3, #256	; 0x100
    635e:	d0fb      	beq.n	6358 <_oscctrl_init_referenced_generators+0x114>
    6360:	e7d9      	b.n	6316 <_oscctrl_init_referenced_generators+0xd2>
    6362:	bf00      	nop
    6364:	40001c00 	.word	0x40001c00
    6368:	40001000 	.word	0x40001000
    636c:	04010000 	.word	0x04010000

00006370 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    6370:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    6372:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    6374:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    6376:	4903      	ldr	r1, [pc, #12]	; (6384 <_qspi_dma_rx_complete+0x14>)
    6378:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    637a:	685b      	ldr	r3, [r3, #4]
    637c:	b103      	cbz	r3, 6380 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    637e:	4798      	blx	r3
    6380:	bd08      	pop	{r3, pc}
    6382:	bf00      	nop
    6384:	01000002 	.word	0x01000002

00006388 <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    6388:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    638a:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    638c:	681a      	ldr	r2, [r3, #0]
    638e:	4903      	ldr	r1, [pc, #12]	; (639c <_qspi_dma_tx_complete+0x14>)
    6390:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    6392:	685b      	ldr	r3, [r3, #4]
    6394:	b103      	cbz	r3, 6398 <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    6396:	4798      	blx	r3
    6398:	bd08      	pop	{r3, pc}
    639a:	bf00      	nop
    639c:	01000002 	.word	0x01000002

000063a0 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    63a0:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    63a2:	6883      	ldr	r3, [r0, #8]
    63a4:	689b      	ldr	r3, [r3, #8]
    63a6:	b103      	cbz	r3, 63aa <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    63a8:	4798      	blx	r3
    63aa:	bd08      	pop	{r3, pc}

000063ac <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    63ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    63ae:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    63b0:	4604      	mov	r4, r0
    63b2:	2800      	cmp	r0, #0
    63b4:	d027      	beq.n	6406 <_qspi_dma_init+0x5a>
    63b6:	1c08      	adds	r0, r1, #0
    63b8:	bf18      	it	ne
    63ba:	2001      	movne	r0, #1
    63bc:	22cb      	movs	r2, #203	; 0xcb
    63be:	4913      	ldr	r1, [pc, #76]	; (640c <_qspi_dma_init+0x60>)
    63c0:	4b13      	ldr	r3, [pc, #76]	; (6410 <_qspi_dma_init+0x64>)
    63c2:	4798      	blx	r3
	dev->prvt = hw;
    63c4:	4626      	mov	r6, r4
    63c6:	f846 5b0c 	str.w	r5, [r6], #12
    63ca:	2301      	movs	r3, #1
    63cc:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    63ce:	4b11      	ldr	r3, [pc, #68]	; (6414 <_qspi_dma_init+0x68>)
    63d0:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    63d2:	4b11      	ldr	r3, [pc, #68]	; (6418 <_qspi_dma_init+0x6c>)
    63d4:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    63d6:	211f      	movs	r1, #31
    63d8:	4630      	mov	r0, r6
    63da:	4f10      	ldr	r7, [pc, #64]	; (641c <_qspi_dma_init+0x70>)
    63dc:	47b8      	blx	r7
	dev->resource->back                 = dev;
    63de:	68e3      	ldr	r3, [r4, #12]
    63e0:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    63e2:	68e3      	ldr	r3, [r4, #12]
    63e4:	4a0e      	ldr	r2, [pc, #56]	; (6420 <_qspi_dma_init+0x74>)
    63e6:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    63e8:	68e3      	ldr	r3, [r4, #12]
    63ea:	4d0e      	ldr	r5, [pc, #56]	; (6424 <_qspi_dma_init+0x78>)
    63ec:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    63ee:	211e      	movs	r1, #30
    63f0:	4630      	mov	r0, r6
    63f2:	47b8      	blx	r7
	dev->resource->back                 = dev;
    63f4:	68e3      	ldr	r3, [r4, #12]
    63f6:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    63f8:	68e3      	ldr	r3, [r4, #12]
    63fa:	4a0b      	ldr	r2, [pc, #44]	; (6428 <_qspi_dma_init+0x7c>)
    63fc:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    63fe:	68e3      	ldr	r3, [r4, #12]
    6400:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    6402:	2000      	movs	r0, #0
    6404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6406:	2000      	movs	r0, #0
    6408:	e7d8      	b.n	63bc <_qspi_dma_init+0x10>
    640a:	bf00      	nop
    640c:	0000cfe4 	.word	0x0000cfe4
    6410:	0000578d 	.word	0x0000578d
    6414:	06000011 	.word	0x06000011
    6418:	00243b00 	.word	0x00243b00
    641c:	00006029 	.word	0x00006029
    6420:	00006371 	.word	0x00006371
    6424:	000063a1 	.word	0x000063a1
    6428:	00006389 	.word	0x00006389

0000642c <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    642c:	b500      	push	{lr}
    642e:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    6430:	4b0d      	ldr	r3, [pc, #52]	; (6468 <RAMECC_Handler+0x3c>)
    6432:	789b      	ldrb	r3, [r3, #2]
    6434:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    6436:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    6438:	9b01      	ldr	r3, [sp, #4]
    643a:	f013 0f02 	tst.w	r3, #2
    643e:	d006      	beq.n	644e <RAMECC_Handler+0x22>
    6440:	4b0a      	ldr	r3, [pc, #40]	; (646c <RAMECC_Handler+0x40>)
    6442:	681b      	ldr	r3, [r3, #0]
    6444:	b11b      	cbz	r3, 644e <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    6446:	4a08      	ldr	r2, [pc, #32]	; (6468 <RAMECC_Handler+0x3c>)
    6448:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    644a:	4798      	blx	r3
    644c:	e009      	b.n	6462 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    644e:	9b01      	ldr	r3, [sp, #4]
    6450:	f013 0f01 	tst.w	r3, #1
    6454:	d005      	beq.n	6462 <RAMECC_Handler+0x36>
    6456:	4b05      	ldr	r3, [pc, #20]	; (646c <RAMECC_Handler+0x40>)
    6458:	685b      	ldr	r3, [r3, #4]
    645a:	b113      	cbz	r3, 6462 <RAMECC_Handler+0x36>
    645c:	4a02      	ldr	r2, [pc, #8]	; (6468 <RAMECC_Handler+0x3c>)
    645e:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    6460:	4798      	blx	r3
	} else {
		return;
	}
}
    6462:	b003      	add	sp, #12
    6464:	f85d fb04 	ldr.w	pc, [sp], #4
    6468:	41020000 	.word	0x41020000
    646c:	20003d60 	.word	0x20003d60

00006470 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    6470:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    6472:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6474:	6913      	ldr	r3, [r2, #16]
    6476:	f013 0f60 	tst.w	r3, #96	; 0x60
    647a:	d1fb      	bne.n	6474 <_rtc_timer_set_period+0x4>
}
    647c:	4770      	bx	lr

0000647e <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    647e:	68c2      	ldr	r2, [r0, #12]
    6480:	6913      	ldr	r3, [r2, #16]
    6482:	f013 0f60 	tst.w	r3, #96	; 0x60
    6486:	d1fb      	bne.n	6480 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    6488:	6a10      	ldr	r0, [r2, #32]
}
    648a:	4770      	bx	lr

0000648c <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    648c:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    648e:	f248 0103 	movw	r1, #32771	; 0x8003
    6492:	6913      	ldr	r3, [r2, #16]
    6494:	420b      	tst	r3, r1
    6496:	d1fc      	bne.n	6492 <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    6498:	8810      	ldrh	r0, [r2, #0]
}
    649a:	f3c0 0040 	ubfx	r0, r0, #1, #1
    649e:	4770      	bx	lr

000064a0 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    64a0:	4770      	bx	lr
	...

000064a4 <_rtc_timer_init>:
{
    64a4:	b538      	push	{r3, r4, r5, lr}
    64a6:	460c      	mov	r4, r1
	ASSERT(dev);
    64a8:	4605      	mov	r5, r0
    64aa:	2230      	movs	r2, #48	; 0x30
    64ac:	4914      	ldr	r1, [pc, #80]	; (6500 <_rtc_timer_init+0x5c>)
    64ae:	3000      	adds	r0, #0
    64b0:	bf18      	it	ne
    64b2:	2001      	movne	r0, #1
    64b4:	4b13      	ldr	r3, [pc, #76]	; (6504 <_rtc_timer_init+0x60>)
    64b6:	4798      	blx	r3
	dev->hw = hw;
    64b8:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    64ba:	2301      	movs	r3, #1
    64bc:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    64be:	f248 0203 	movw	r2, #32771	; 0x8003
    64c2:	6923      	ldr	r3, [r4, #16]
    64c4:	4213      	tst	r3, r2
    64c6:	d1fc      	bne.n	64c2 <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    64c8:	68eb      	ldr	r3, [r5, #12]
    64ca:	691a      	ldr	r2, [r3, #16]
    64cc:	f012 0f01 	tst.w	r2, #1
    64d0:	d1fb      	bne.n	64ca <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    64d2:	f248 0280 	movw	r2, #32896	; 0x8080
    64d6:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    64d8:	f248 0103 	movw	r1, #32771	; 0x8003
    64dc:	691a      	ldr	r2, [r3, #16]
    64de:	420a      	tst	r2, r1
    64e0:	d1fc      	bne.n	64dc <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    64e2:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    64e4:	2301      	movs	r3, #1
    64e6:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    64e8:	6913      	ldr	r3, [r2, #16]
    64ea:	f013 0f60 	tst.w	r3, #96	; 0x60
    64ee:	d1fb      	bne.n	64e8 <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    64f0:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    64f2:	f44f 7280 	mov.w	r2, #256	; 0x100
    64f6:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    64f8:	4b03      	ldr	r3, [pc, #12]	; (6508 <_rtc_timer_init+0x64>)
    64fa:	601d      	str	r5, [r3, #0]
}
    64fc:	2000      	movs	r0, #0
    64fe:	bd38      	pop	{r3, r4, r5, pc}
    6500:	0000cffc 	.word	0x0000cffc
    6504:	0000578d 	.word	0x0000578d
    6508:	2000097c 	.word	0x2000097c

0000650c <_rtc_timer_deinit>:
{
    650c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    650e:	4604      	mov	r4, r0
    6510:	b1c8      	cbz	r0, 6546 <_rtc_timer_deinit+0x3a>
    6512:	68c0      	ldr	r0, [r0, #12]
    6514:	3000      	adds	r0, #0
    6516:	bf18      	it	ne
    6518:	2001      	movne	r0, #1
    651a:	2252      	movs	r2, #82	; 0x52
    651c:	490b      	ldr	r1, [pc, #44]	; (654c <_rtc_timer_deinit+0x40>)
    651e:	4b0c      	ldr	r3, [pc, #48]	; (6550 <_rtc_timer_deinit+0x44>)
    6520:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6522:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6526:	4b0b      	ldr	r3, [pc, #44]	; (6554 <_rtc_timer_deinit+0x48>)
    6528:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    652c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6530:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    6534:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    6536:	2301      	movs	r3, #1
    6538:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    653a:	f248 0103 	movw	r1, #32771	; 0x8003
    653e:	6913      	ldr	r3, [r2, #16]
    6540:	420b      	tst	r3, r1
    6542:	d1fc      	bne.n	653e <_rtc_timer_deinit+0x32>
}
    6544:	bd10      	pop	{r4, pc}
    6546:	2000      	movs	r0, #0
    6548:	e7e7      	b.n	651a <_rtc_timer_deinit+0xe>
    654a:	bf00      	nop
    654c:	0000cffc 	.word	0x0000cffc
    6550:	0000578d 	.word	0x0000578d
    6554:	e000e100 	.word	0xe000e100

00006558 <_rtc_timer_start>:
{
    6558:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    655a:	4604      	mov	r4, r0
    655c:	b310      	cbz	r0, 65a4 <_rtc_timer_start+0x4c>
    655e:	68c0      	ldr	r0, [r0, #12]
    6560:	3000      	adds	r0, #0
    6562:	bf18      	it	ne
    6564:	2001      	movne	r0, #1
    6566:	225e      	movs	r2, #94	; 0x5e
    6568:	490f      	ldr	r1, [pc, #60]	; (65a8 <_rtc_timer_start+0x50>)
    656a:	4b10      	ldr	r3, [pc, #64]	; (65ac <_rtc_timer_start+0x54>)
    656c:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    656e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    6572:	4b0f      	ldr	r3, [pc, #60]	; (65b0 <_rtc_timer_start+0x58>)
    6574:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    6576:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    6578:	2300      	movs	r3, #0
    657a:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    657c:	6913      	ldr	r3, [r2, #16]
    657e:	f013 0f08 	tst.w	r3, #8
    6582:	d1fb      	bne.n	657c <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    6584:	68e3      	ldr	r3, [r4, #12]
    6586:	691a      	ldr	r2, [r3, #16]
    6588:	f012 0f08 	tst.w	r2, #8
    658c:	d1fb      	bne.n	6586 <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    658e:	881a      	ldrh	r2, [r3, #0]
    6590:	b292      	uxth	r2, r2
    6592:	f042 0202 	orr.w	r2, r2, #2
    6596:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    6598:	f248 0103 	movw	r1, #32771	; 0x8003
    659c:	691a      	ldr	r2, [r3, #16]
    659e:	420a      	tst	r2, r1
    65a0:	d1fc      	bne.n	659c <_rtc_timer_start+0x44>
}
    65a2:	bd10      	pop	{r4, pc}
    65a4:	2000      	movs	r0, #0
    65a6:	e7de      	b.n	6566 <_rtc_timer_start+0xe>
    65a8:	0000cffc 	.word	0x0000cffc
    65ac:	0000578d 	.word	0x0000578d
    65b0:	e000e100 	.word	0xe000e100

000065b4 <_rtc_timer_stop>:
{
    65b4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    65b6:	4604      	mov	r4, r0
    65b8:	b1a0      	cbz	r0, 65e4 <_rtc_timer_stop+0x30>
    65ba:	68c0      	ldr	r0, [r0, #12]
    65bc:	3000      	adds	r0, #0
    65be:	bf18      	it	ne
    65c0:	2001      	movne	r0, #1
    65c2:	226b      	movs	r2, #107	; 0x6b
    65c4:	4908      	ldr	r1, [pc, #32]	; (65e8 <_rtc_timer_stop+0x34>)
    65c6:	4b09      	ldr	r3, [pc, #36]	; (65ec <_rtc_timer_stop+0x38>)
    65c8:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    65ca:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    65cc:	8813      	ldrh	r3, [r2, #0]
    65ce:	f023 0302 	bic.w	r3, r3, #2
    65d2:	041b      	lsls	r3, r3, #16
    65d4:	0c1b      	lsrs	r3, r3, #16
    65d6:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    65d8:	f248 0103 	movw	r1, #32771	; 0x8003
    65dc:	6913      	ldr	r3, [r2, #16]
    65de:	420b      	tst	r3, r1
    65e0:	d1fc      	bne.n	65dc <_rtc_timer_stop+0x28>
}
    65e2:	bd10      	pop	{r4, pc}
    65e4:	2000      	movs	r0, #0
    65e6:	e7ec      	b.n	65c2 <_rtc_timer_stop+0xe>
    65e8:	0000cffc 	.word	0x0000cffc
    65ec:	0000578d 	.word	0x0000578d

000065f0 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    65f0:	4800      	ldr	r0, [pc, #0]	; (65f4 <_rtc_get_timer+0x4>)
    65f2:	4770      	bx	lr
    65f4:	20000358 	.word	0x20000358

000065f8 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    65f8:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    65fa:	4b08      	ldr	r3, [pc, #32]	; (661c <RTC_Handler+0x24>)
    65fc:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    65fe:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    6600:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    6602:	f413 7f80 	tst.w	r3, #256	; 0x100
    6606:	d007      	beq.n	6618 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    6608:	6823      	ldr	r3, [r4, #0]
    660a:	b10b      	cbz	r3, 6610 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    660c:	4620      	mov	r0, r4
    660e:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    6610:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    6612:	f44f 7280 	mov.w	r2, #256	; 0x100
    6616:	819a      	strh	r2, [r3, #12]
    6618:	bd10      	pop	{r4, pc}
    661a:	bf00      	nop
    661c:	2000097c 	.word	0x2000097c

00006620 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    6620:	b470      	push	{r4, r5, r6}
    6622:	b089      	sub	sp, #36	; 0x24
    6624:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    6626:	466c      	mov	r4, sp
    6628:	4d0d      	ldr	r5, [pc, #52]	; (6660 <_sercom_get_hardware_index+0x40>)
    662a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    662c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    662e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    6632:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6636:	9b00      	ldr	r3, [sp, #0]
    6638:	42b3      	cmp	r3, r6
    663a:	d00d      	beq.n	6658 <_sercom_get_hardware_index+0x38>
    663c:	4631      	mov	r1, r6
    663e:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6640:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    6642:	f853 2b04 	ldr.w	r2, [r3], #4
    6646:	428a      	cmp	r2, r1
    6648:	d007      	beq.n	665a <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    664a:	3001      	adds	r0, #1
    664c:	2808      	cmp	r0, #8
    664e:	d1f8      	bne.n	6642 <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    6650:	2000      	movs	r0, #0
}
    6652:	b009      	add	sp, #36	; 0x24
    6654:	bc70      	pop	{r4, r5, r6}
    6656:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    6658:	2000      	movs	r0, #0
			return i;
    665a:	b2c0      	uxtb	r0, r0
    665c:	e7f9      	b.n	6652 <_sercom_get_hardware_index+0x32>
    665e:	bf00      	nop
    6660:	0000d014 	.word	0x0000d014

00006664 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    6664:	b510      	push	{r4, lr}
	void *hw = device->hw;
    6666:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    6668:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    666a:	f013 0f01 	tst.w	r3, #1
    666e:	d003      	beq.n	6678 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    6670:	7da3      	ldrb	r3, [r4, #22]
    6672:	f013 0f01 	tst.w	r3, #1
    6676:	d112      	bne.n	669e <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6678:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    667a:	f013 0f02 	tst.w	r3, #2
    667e:	d003      	beq.n	6688 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    6680:	7da3      	ldrb	r3, [r4, #22]
    6682:	f013 0f02 	tst.w	r3, #2
    6686:	d10f      	bne.n	66a8 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    6688:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    668a:	f013 0f04 	tst.w	r3, #4
    668e:	d015      	beq.n	66bc <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    6690:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    6692:	f003 0337 	and.w	r3, r3, #55	; 0x37
    6696:	b163      	cbz	r3, 66b2 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    6698:	23ff      	movs	r3, #255	; 0xff
    669a:	8363      	strh	r3, [r4, #26]
    669c:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    669e:	2301      	movs	r3, #1
    66a0:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    66a2:	6803      	ldr	r3, [r0, #0]
    66a4:	4798      	blx	r3
    66a6:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    66a8:	2302      	movs	r3, #2
    66aa:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    66ac:	6883      	ldr	r3, [r0, #8]
    66ae:	4798      	blx	r3
    66b0:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    66b2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    66b4:	6843      	ldr	r3, [r0, #4]
    66b6:	b2c9      	uxtb	r1, r1
    66b8:	4798      	blx	r3
    66ba:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    66bc:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    66be:	09db      	lsrs	r3, r3, #7
    66c0:	d100      	bne.n	66c4 <_sercom_usart_interrupt_handler+0x60>
    66c2:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    66c4:	2380      	movs	r3, #128	; 0x80
    66c6:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    66c8:	68c3      	ldr	r3, [r0, #12]
    66ca:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    66cc:	8b63      	ldrh	r3, [r4, #26]
    66ce:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    66d0:	8363      	strh	r3, [r4, #26]
    66d2:	e7f6      	b.n	66c2 <_sercom_usart_interrupt_handler+0x5e>

000066d4 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    66d4:	4b11      	ldr	r3, [pc, #68]	; (671c <_sercom_init_irq_param+0x48>)
    66d6:	4298      	cmp	r0, r3
    66d8:	d011      	beq.n	66fe <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    66da:	4b11      	ldr	r3, [pc, #68]	; (6720 <_sercom_init_irq_param+0x4c>)
    66dc:	4298      	cmp	r0, r3
    66de:	d011      	beq.n	6704 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    66e0:	4b10      	ldr	r3, [pc, #64]	; (6724 <_sercom_init_irq_param+0x50>)
    66e2:	4298      	cmp	r0, r3
    66e4:	d011      	beq.n	670a <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    66e6:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    66ea:	d011      	beq.n	6710 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    66ec:	4b0e      	ldr	r3, [pc, #56]	; (6728 <_sercom_init_irq_param+0x54>)
    66ee:	4298      	cmp	r0, r3
    66f0:	d011      	beq.n	6716 <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    66f2:	4b0e      	ldr	r3, [pc, #56]	; (672c <_sercom_init_irq_param+0x58>)
    66f4:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    66f6:	bf04      	itt	eq
    66f8:	4b0d      	ldreq	r3, [pc, #52]	; (6730 <_sercom_init_irq_param+0x5c>)
    66fa:	6159      	streq	r1, [r3, #20]
    66fc:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    66fe:	4b0c      	ldr	r3, [pc, #48]	; (6730 <_sercom_init_irq_param+0x5c>)
    6700:	6019      	str	r1, [r3, #0]
    6702:	e7f0      	b.n	66e6 <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    6704:	4b0a      	ldr	r3, [pc, #40]	; (6730 <_sercom_init_irq_param+0x5c>)
    6706:	6059      	str	r1, [r3, #4]
    6708:	e7f0      	b.n	66ec <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    670a:	4b09      	ldr	r3, [pc, #36]	; (6730 <_sercom_init_irq_param+0x5c>)
    670c:	6099      	str	r1, [r3, #8]
    670e:	e7f0      	b.n	66f2 <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    6710:	4b07      	ldr	r3, [pc, #28]	; (6730 <_sercom_init_irq_param+0x5c>)
    6712:	60d9      	str	r1, [r3, #12]
    6714:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    6716:	4b06      	ldr	r3, [pc, #24]	; (6730 <_sercom_init_irq_param+0x5c>)
    6718:	6119      	str	r1, [r3, #16]
    671a:	4770      	bx	lr
    671c:	40003000 	.word	0x40003000
    6720:	40003400 	.word	0x40003400
    6724:	41014000 	.word	0x41014000
    6728:	43000400 	.word	0x43000400
    672c:	43000800 	.word	0x43000800
    6730:	20000980 	.word	0x20000980

00006734 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    6734:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    6736:	4b03      	ldr	r3, [pc, #12]	; (6744 <_sercom_get_irq_num+0x10>)
    6738:	4798      	blx	r3
    673a:	0080      	lsls	r0, r0, #2
    673c:	302e      	adds	r0, #46	; 0x2e
}
    673e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    6742:	bd08      	pop	{r3, pc}
    6744:	00006621 	.word	0x00006621

00006748 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    6748:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    674a:	f013 0f01 	tst.w	r3, #1
    674e:	d109      	bne.n	6764 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6750:	6803      	ldr	r3, [r0, #0]
    6752:	f043 0302 	orr.w	r3, r3, #2
    6756:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    6758:	69c3      	ldr	r3, [r0, #28]
    675a:	f013 0f03 	tst.w	r3, #3
    675e:	d1fb      	bne.n	6758 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    6760:	2000      	movs	r0, #0
    6762:	4770      	bx	lr
		return ERR_BUSY;
    6764:	f06f 0003 	mvn.w	r0, #3
}
    6768:	4770      	bx	lr
	...

0000676c <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    676c:	b538      	push	{r3, r4, r5, lr}
    676e:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    6770:	4b0b      	ldr	r3, [pc, #44]	; (67a0 <_spi_async_enable+0x34>)
    6772:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6774:	4620      	mov	r0, r4
    6776:	4b0b      	ldr	r3, [pc, #44]	; (67a4 <_spi_async_enable+0x38>)
    6778:	4798      	blx	r3
    677a:	1d01      	adds	r1, r0, #4
    677c:	b2c9      	uxtb	r1, r1
    677e:	2501      	movs	r5, #1
    6780:	4c09      	ldr	r4, [pc, #36]	; (67a8 <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    6782:	1c43      	adds	r3, r0, #1
    6784:	b2db      	uxtb	r3, r3
    6786:	0942      	lsrs	r2, r0, #5
    6788:	f000 001f 	and.w	r0, r0, #31
    678c:	fa05 f000 	lsl.w	r0, r5, r0
    6790:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    6794:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    6796:	4299      	cmp	r1, r3
    6798:	d1f3      	bne.n	6782 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    679a:	2000      	movs	r0, #0
    679c:	bd38      	pop	{r3, r4, r5, pc}
    679e:	bf00      	nop
    67a0:	00006749 	.word	0x00006749
    67a4:	00006735 	.word	0x00006735
    67a8:	e000e100 	.word	0xe000e100

000067ac <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    67ac:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    67ae:	f013 0f03 	tst.w	r3, #3
    67b2:	d111      	bne.n	67d8 <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    67b4:	69c3      	ldr	r3, [r0, #28]
    67b6:	f013 0f03 	tst.w	r3, #3
    67ba:	d1fb      	bne.n	67b4 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    67bc:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    67be:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    67c2:	0709      	lsls	r1, r1, #28
    67c4:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    67c8:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    67ca:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    67cc:	69c3      	ldr	r3, [r0, #28]
    67ce:	f013 0f03 	tst.w	r3, #3
    67d2:	d1fb      	bne.n	67cc <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    67d4:	2000      	movs	r0, #0
    67d6:	4770      	bx	lr
		return ERR_BUSY;
    67d8:	f06f 0003 	mvn.w	r0, #3
}
    67dc:	4770      	bx	lr

000067de <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    67de:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    67e0:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    67e2:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    67e4:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    67e6:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    67e8:	f013 0f01 	tst.w	r3, #1
    67ec:	d109      	bne.n	6802 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    67ee:	f013 0f04 	tst.w	r3, #4
    67f2:	d109      	bne.n	6808 <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    67f4:	f013 0f02 	tst.w	r3, #2
    67f8:	d109      	bne.n	680e <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    67fa:	f013 0f80 	tst.w	r3, #128	; 0x80
    67fe:	d10b      	bne.n	6818 <_spi_handler+0x3a>
    6800:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    6802:	6883      	ldr	r3, [r0, #8]
    6804:	4798      	blx	r3
    6806:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    6808:	68c3      	ldr	r3, [r0, #12]
    680a:	4798      	blx	r3
    680c:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    680e:	2302      	movs	r3, #2
    6810:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    6812:	6903      	ldr	r3, [r0, #16]
    6814:	4798      	blx	r3
    6816:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    6818:	2304      	movs	r3, #4
    681a:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    681c:	2380      	movs	r3, #128	; 0x80
    681e:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    6820:	6943      	ldr	r3, [r0, #20]
    6822:	f06f 0112 	mvn.w	r1, #18
    6826:	4798      	blx	r3
	}
}
    6828:	e7ea      	b.n	6800 <_spi_handler+0x22>
	...

0000682c <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    682c:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    682e:	4b03      	ldr	r3, [pc, #12]	; (683c <_spi_get_tx_dma_channel+0x10>)
    6830:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    6832:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    6834:	bf0c      	ite	eq
    6836:	2008      	moveq	r0, #8
    6838:	2000      	movne	r0, #0
    683a:	bd08      	pop	{r3, pc}
    683c:	00006621 	.word	0x00006621

00006840 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    6840:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    6842:	4b03      	ldr	r3, [pc, #12]	; (6850 <_spi_get_rx_dma_channel+0x10>)
    6844:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    6846:	2807      	cmp	r0, #7
    6848:	bf8c      	ite	hi
    684a:	2000      	movhi	r0, #0
    684c:	2001      	movls	r0, #1
    684e:	bd08      	pop	{r3, pc}
    6850:	00006621 	.word	0x00006621

00006854 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    6854:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    6856:	6883      	ldr	r3, [r0, #8]
    6858:	689b      	ldr	r3, [r3, #8]
    685a:	b103      	cbz	r3, 685e <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    685c:	4798      	blx	r3
    685e:	bd08      	pop	{r3, pc}

00006860 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    6860:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    6862:	6883      	ldr	r3, [r0, #8]
    6864:	685b      	ldr	r3, [r3, #4]
    6866:	b103      	cbz	r3, 686a <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    6868:	4798      	blx	r3
    686a:	bd08      	pop	{r3, pc}

0000686c <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    686c:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    686e:	6883      	ldr	r3, [r0, #8]
    6870:	68db      	ldr	r3, [r3, #12]
    6872:	b103      	cbz	r3, 6876 <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    6874:	4798      	blx	r3
    6876:	bd08      	pop	{r3, pc}

00006878 <_usart_init>:
{
    6878:	b510      	push	{r4, lr}
    687a:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    687c:	4b48      	ldr	r3, [pc, #288]	; (69a0 <_usart_init+0x128>)
    687e:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    6880:	2800      	cmp	r0, #0
    6882:	d06a      	beq.n	695a <_usart_init+0xe2>
    6884:	2801      	cmp	r0, #1
    6886:	d062      	beq.n	694e <_usart_init+0xd6>
    6888:	2802      	cmp	r0, #2
    688a:	d062      	beq.n	6952 <_usart_init+0xda>
    688c:	2804      	cmp	r0, #4
    688e:	d062      	beq.n	6956 <_usart_init+0xde>
    6890:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    6892:	bf08      	it	eq
    6894:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    6896:	d006      	beq.n	68a6 <_usart_init+0x2e>
	ASSERT(false);
    6898:	f240 2276 	movw	r2, #630	; 0x276
    689c:	4941      	ldr	r1, [pc, #260]	; (69a4 <_usart_init+0x12c>)
    689e:	2000      	movs	r0, #0
    68a0:	4b41      	ldr	r3, [pc, #260]	; (69a8 <_usart_init+0x130>)
    68a2:	4798      	blx	r3
	return 0;
    68a4:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    68a6:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    68a8:	f013 0f01 	tst.w	r3, #1
    68ac:	d122      	bne.n	68f4 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    68ae:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    68b2:	4a3e      	ldr	r2, [pc, #248]	; (69ac <_usart_init+0x134>)
    68b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    68b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    68ba:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    68be:	69e3      	ldr	r3, [r4, #28]
    68c0:	f013 0f03 	tst.w	r3, #3
    68c4:	d1fb      	bne.n	68be <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    68c6:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    68c8:	f013 0f02 	tst.w	r3, #2
    68cc:	d00b      	beq.n	68e6 <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    68ce:	6823      	ldr	r3, [r4, #0]
    68d0:	f023 0302 	bic.w	r3, r3, #2
    68d4:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    68d6:	69e3      	ldr	r3, [r4, #28]
    68d8:	f013 0f03 	tst.w	r3, #3
    68dc:	d1fb      	bne.n	68d6 <_usart_init+0x5e>
    68de:	69e3      	ldr	r3, [r4, #28]
    68e0:	f013 0f02 	tst.w	r3, #2
    68e4:	d1fb      	bne.n	68de <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    68e6:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    68ea:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    68ec:	69e3      	ldr	r3, [r4, #28]
    68ee:	f013 0f03 	tst.w	r3, #3
    68f2:	d1fb      	bne.n	68ec <_usart_init+0x74>
    68f4:	69e3      	ldr	r3, [r4, #28]
    68f6:	f013 0f01 	tst.w	r3, #1
    68fa:	d1fb      	bne.n	68f4 <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    68fc:	460a      	mov	r2, r1
    68fe:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    6902:	4b2a      	ldr	r3, [pc, #168]	; (69ac <_usart_init+0x134>)
    6904:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    6908:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    690a:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    690c:	69e3      	ldr	r3, [r4, #28]
    690e:	f013 0f03 	tst.w	r3, #3
    6912:	d1fb      	bne.n	690c <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    6914:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6918:	4924      	ldr	r1, [pc, #144]	; (69ac <_usart_init+0x134>)
    691a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    691e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    6920:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6922:	69e3      	ldr	r3, [r4, #28]
    6924:	f013 0f1f 	tst.w	r3, #31
    6928:	d1fb      	bne.n	6922 <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    692a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    692e:	491f      	ldr	r1, [pc, #124]	; (69ac <_usart_init+0x134>)
    6930:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    6936:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    6938:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    693c:	d10f      	bne.n	695e <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    693e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6942:	491a      	ldr	r1, [pc, #104]	; (69ac <_usart_init+0x134>)
    6944:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6948:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    694a:	81a3      	strh	r3, [r4, #12]
    694c:	e016      	b.n	697c <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    694e:	2101      	movs	r1, #1
    6950:	e7a9      	b.n	68a6 <_usart_init+0x2e>
    6952:	2102      	movs	r1, #2
    6954:	e7a7      	b.n	68a6 <_usart_init+0x2e>
    6956:	2103      	movs	r1, #3
    6958:	e7a5      	b.n	68a6 <_usart_init+0x2e>
    695a:	2100      	movs	r1, #0
    695c:	e7a3      	b.n	68a6 <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    695e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    6962:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6966:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    6968:	89a1      	ldrh	r1, [r4, #12]
    696a:	f360 010c 	bfi	r1, r0, #0, #13
    696e:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    6970:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    6974:	89a3      	ldrh	r3, [r4, #12]
    6976:	f361 334f 	bfi	r3, r1, #13, #3
    697a:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    697c:	4b0b      	ldr	r3, [pc, #44]	; (69ac <_usart_init+0x134>)
    697e:	0051      	lsls	r1, r2, #1
    6980:	1888      	adds	r0, r1, r2
    6982:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6986:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    698a:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    698c:	440a      	add	r2, r1
    698e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    6992:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    6996:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    699a:	2000      	movs	r0, #0
    699c:	bd10      	pop	{r4, pc}
    699e:	bf00      	nop
    69a0:	00006621 	.word	0x00006621
    69a4:	0000d0e8 	.word	0x0000d0e8
    69a8:	0000578d 	.word	0x0000578d
    69ac:	0000d014 	.word	0x0000d014

000069b0 <_get_i2cm_index>:
{
    69b0:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    69b2:	4b07      	ldr	r3, [pc, #28]	; (69d0 <_get_i2cm_index+0x20>)
    69b4:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    69b6:	2805      	cmp	r0, #5
    69b8:	d008      	beq.n	69cc <_get_i2cm_index+0x1c>
	ASSERT(false);
    69ba:	f240 32ed 	movw	r2, #1005	; 0x3ed
    69be:	4905      	ldr	r1, [pc, #20]	; (69d4 <_get_i2cm_index+0x24>)
    69c0:	2000      	movs	r0, #0
    69c2:	4b05      	ldr	r3, [pc, #20]	; (69d8 <_get_i2cm_index+0x28>)
    69c4:	4798      	blx	r3
	return -1;
    69c6:	f04f 30ff 	mov.w	r0, #4294967295
}
    69ca:	bd08      	pop	{r3, pc}
			return i;
    69cc:	2000      	movs	r0, #0
    69ce:	bd08      	pop	{r3, pc}
    69d0:	00006621 	.word	0x00006621
    69d4:	0000d0e8 	.word	0x0000d0e8
    69d8:	0000578d 	.word	0x0000578d

000069dc <_i2c_m_sync_init_impl>:
{
    69dc:	b538      	push	{r3, r4, r5, lr}
    69de:	4605      	mov	r5, r0
    69e0:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    69e2:	4608      	mov	r0, r1
    69e4:	4b34      	ldr	r3, [pc, #208]	; (6ab8 <_i2c_m_sync_init_impl+0xdc>)
    69e6:	4798      	blx	r3
    69e8:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    69ea:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    69ec:	f013 0f01 	tst.w	r3, #1
    69f0:	d123      	bne.n	6a3a <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    69f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    69f6:	4a31      	ldr	r2, [pc, #196]	; (6abc <_i2c_m_sync_init_impl+0xe0>)
    69f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    69fc:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    6a00:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a04:	69e3      	ldr	r3, [r4, #28]
    6a06:	f013 0f03 	tst.w	r3, #3
    6a0a:	d1fb      	bne.n	6a04 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    6a0c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    6a0e:	f013 0f02 	tst.w	r3, #2
    6a12:	d00b      	beq.n	6a2c <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    6a14:	6823      	ldr	r3, [r4, #0]
    6a16:	f023 0302 	bic.w	r3, r3, #2
    6a1a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a1c:	69e3      	ldr	r3, [r4, #28]
    6a1e:	f013 0f03 	tst.w	r3, #3
    6a22:	d1fb      	bne.n	6a1c <_i2c_m_sync_init_impl+0x40>
    6a24:	69e3      	ldr	r3, [r4, #28]
    6a26:	f013 0f02 	tst.w	r3, #2
    6a2a:	d1fb      	bne.n	6a24 <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    6a2c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    6a30:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a32:	69e3      	ldr	r3, [r4, #28]
    6a34:	f013 0f03 	tst.w	r3, #3
    6a38:	d1fb      	bne.n	6a32 <_i2c_m_sync_init_impl+0x56>
    6a3a:	69e3      	ldr	r3, [r4, #28]
    6a3c:	f013 0f01 	tst.w	r3, #1
    6a40:	d1fb      	bne.n	6a3a <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    6a42:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6a46:	4a1d      	ldr	r2, [pc, #116]	; (6abc <_i2c_m_sync_init_impl+0xe0>)
    6a48:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    6a4c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    6a50:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a52:	69e3      	ldr	r3, [r4, #28]
    6a54:	f013 0f03 	tst.w	r3, #3
    6a58:	d1fb      	bne.n	6a52 <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    6a5a:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6a5e:	4917      	ldr	r1, [pc, #92]	; (6abc <_i2c_m_sync_init_impl+0xe0>)
    6a60:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6a64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    6a68:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a6a:	69e3      	ldr	r3, [r4, #28]
    6a6c:	f013 0f04 	tst.w	r3, #4
    6a70:	d1fb      	bne.n	6a6a <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    6a72:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    6a76:	4911      	ldr	r1, [pc, #68]	; (6abc <_i2c_m_sync_init_impl+0xe0>)
    6a78:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    6a7c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    6a80:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    6a82:	f3c2 6301 	ubfx	r3, r2, #24, #2
    6a86:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    6a88:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    6a8a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    6a8e:	2b01      	cmp	r3, #1
    6a90:	bf94      	ite	ls
    6a92:	2300      	movls	r3, #0
    6a94:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    6a96:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    6a9a:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6a9c:	69e3      	ldr	r3, [r4, #28]
    6a9e:	f013 0f04 	tst.w	r3, #4
    6aa2:	d1fb      	bne.n	6a9c <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    6aa4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    6aa8:	4b04      	ldr	r3, [pc, #16]	; (6abc <_i2c_m_sync_init_impl+0xe0>)
    6aaa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    6aae:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    6ab2:	81eb      	strh	r3, [r5, #14]
}
    6ab4:	2000      	movs	r0, #0
    6ab6:	bd38      	pop	{r3, r4, r5, pc}
    6ab8:	000069b1 	.word	0x000069b1
    6abc:	0000d014 	.word	0x0000d014

00006ac0 <_sercom_i2c_m_irq_handler>:
{
    6ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6ac4:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    6ac6:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    6ac8:	7e26      	ldrb	r6, [r4, #24]
    6aca:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    6acc:	f8df 8234 	ldr.w	r8, [pc, #564]	; 6d04 <_sercom_i2c_m_irq_handler+0x244>
    6ad0:	f240 425f 	movw	r2, #1119	; 0x45f
    6ad4:	4641      	mov	r1, r8
    6ad6:	3000      	adds	r0, #0
    6ad8:	bf18      	it	ne
    6ada:	2001      	movne	r0, #1
    6adc:	4f88      	ldr	r7, [pc, #544]	; (6d00 <_sercom_i2c_m_irq_handler+0x240>)
    6ade:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    6ae0:	6928      	ldr	r0, [r5, #16]
    6ae2:	f44f 628c 	mov.w	r2, #1120	; 0x460
    6ae6:	4641      	mov	r1, r8
    6ae8:	3000      	adds	r0, #0
    6aea:	bf18      	it	ne
    6aec:	2001      	movne	r0, #1
    6aee:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    6af0:	f016 0f80 	tst.w	r6, #128	; 0x80
    6af4:	f040 80f4 	bne.w	6ce0 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    6af8:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6afa:	69e3      	ldr	r3, [r4, #28]
    6afc:	f013 0f04 	tst.w	r3, #4
    6b00:	d1fb      	bne.n	6afa <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    6b02:	8b63      	ldrh	r3, [r4, #26]
    6b04:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    6b06:	f016 0f01 	tst.w	r6, #1
    6b0a:	f000 8090 	beq.w	6c2e <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    6b0e:	f013 0f02 	tst.w	r3, #2
    6b12:	d022      	beq.n	6b5a <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    6b14:	2201      	movs	r2, #1
    6b16:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    6b18:	886a      	ldrh	r2, [r5, #2]
    6b1a:	b292      	uxth	r2, r2
    6b1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    6b20:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    6b22:	886a      	ldrh	r2, [r5, #2]
    6b24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    6b28:	0412      	lsls	r2, r2, #16
    6b2a:	0c12      	lsrs	r2, r2, #16
    6b2c:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    6b2e:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    6b32:	2b00      	cmp	r3, #0
    6b34:	bf14      	ite	ne
    6b36:	f06f 0104 	mvnne.w	r1, #4
    6b3a:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    6b3e:	886b      	ldrh	r3, [r5, #2]
    6b40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6b44:	041b      	lsls	r3, r3, #16
    6b46:	0c1b      	lsrs	r3, r3, #16
    6b48:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    6b4a:	696b      	ldr	r3, [r5, #20]
    6b4c:	2b00      	cmp	r3, #0
    6b4e:	f000 80c5 	beq.w	6cdc <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    6b52:	4628      	mov	r0, r5
    6b54:	4798      	blx	r3
    6b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    6b5a:	f013 0f04 	tst.w	r3, #4
    6b5e:	d124      	bne.n	6baa <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    6b60:	886b      	ldrh	r3, [r5, #2]
    6b62:	f413 6f80 	tst.w	r3, #1024	; 0x400
    6b66:	d03e      	beq.n	6be6 <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    6b68:	882b      	ldrh	r3, [r5, #0]
    6b6a:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    6b6c:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6b70:	69e3      	ldr	r3, [r4, #28]
    6b72:	f013 0f04 	tst.w	r3, #4
    6b76:	d1fb      	bne.n	6b70 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    6b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6b7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    6b7e:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    6b82:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    6b84:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6b86:	69e3      	ldr	r3, [r4, #28]
    6b88:	f013 0f04 	tst.w	r3, #4
    6b8c:	d1fb      	bne.n	6b86 <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    6b8e:	886b      	ldrh	r3, [r5, #2]
    6b90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    6b94:	041b      	lsls	r3, r3, #16
    6b96:	0c1b      	lsrs	r3, r3, #16
    6b98:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    6b9a:	69ab      	ldr	r3, [r5, #24]
    6b9c:	2b00      	cmp	r3, #0
    6b9e:	f000 8088 	beq.w	6cb2 <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    6ba2:	4628      	mov	r0, r5
    6ba4:	4798      	blx	r3
    6ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    6baa:	686b      	ldr	r3, [r5, #4]
    6bac:	2b00      	cmp	r3, #0
    6bae:	dd04      	ble.n	6bba <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    6bb0:	886b      	ldrh	r3, [r5, #2]
    6bb2:	b29b      	uxth	r3, r3
    6bb4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    6bb8:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    6bba:	886b      	ldrh	r3, [r5, #2]
    6bbc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6bc0:	d108      	bne.n	6bd4 <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    6bc2:	886b      	ldrh	r3, [r5, #2]
    6bc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6bc8:	041b      	lsls	r3, r3, #16
    6bca:	0c1b      	lsrs	r3, r3, #16
    6bcc:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    6bce:	f06f 0101 	mvn.w	r1, #1
    6bd2:	e7b4      	b.n	6b3e <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6bd4:	6863      	ldr	r3, [r4, #4]
    6bd6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6bda:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6bdc:	69e3      	ldr	r3, [r4, #28]
    6bde:	f013 0f04 	tst.w	r3, #4
    6be2:	d1fb      	bne.n	6bdc <_sercom_i2c_m_irq_handler+0x11c>
    6be4:	e7ed      	b.n	6bc2 <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    6be6:	686b      	ldr	r3, [r5, #4]
    6be8:	b99b      	cbnz	r3, 6c12 <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    6bea:	886b      	ldrh	r3, [r5, #2]
    6bec:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6bf0:	d106      	bne.n	6c00 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    6bf2:	886b      	ldrh	r3, [r5, #2]
    6bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6bf8:	041b      	lsls	r3, r3, #16
    6bfa:	0c1b      	lsrs	r3, r3, #16
    6bfc:	806b      	strh	r3, [r5, #2]
    6bfe:	e7cc      	b.n	6b9a <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6c00:	6863      	ldr	r3, [r4, #4]
    6c02:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6c06:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c08:	69e3      	ldr	r3, [r4, #28]
    6c0a:	f013 0f04 	tst.w	r3, #4
    6c0e:	d1fb      	bne.n	6c08 <_sercom_i2c_m_irq_handler+0x148>
    6c10:	e7ef      	b.n	6bf2 <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    6c12:	68ab      	ldr	r3, [r5, #8]
    6c14:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    6c16:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c18:	69e3      	ldr	r3, [r4, #28]
    6c1a:	f013 0f04 	tst.w	r3, #4
    6c1e:	d1fb      	bne.n	6c18 <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    6c20:	68ab      	ldr	r3, [r5, #8]
    6c22:	3301      	adds	r3, #1
    6c24:	60ab      	str	r3, [r5, #8]
				msg->len--;
    6c26:	686b      	ldr	r3, [r5, #4]
    6c28:	3b01      	subs	r3, #1
    6c2a:	606b      	str	r3, [r5, #4]
    6c2c:	e7b5      	b.n	6b9a <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    6c2e:	f016 0f02 	tst.w	r6, #2
    6c32:	d041      	beq.n	6cb8 <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    6c34:	686a      	ldr	r2, [r5, #4]
    6c36:	2a00      	cmp	r2, #0
    6c38:	d036      	beq.n	6ca8 <_sercom_i2c_m_irq_handler+0x1e8>
    6c3a:	f013 0f04 	tst.w	r3, #4
    6c3e:	d133      	bne.n	6ca8 <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    6c40:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    6c44:	3a01      	subs	r2, #1
    6c46:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    6c48:	2a00      	cmp	r2, #0
    6c4a:	d137      	bne.n	6cbc <_sercom_i2c_m_irq_handler+0x1fc>
    6c4c:	2900      	cmp	r1, #0
    6c4e:	d039      	beq.n	6cc4 <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    6c50:	886b      	ldrh	r3, [r5, #2]
    6c52:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    6c56:	d116      	bne.n	6c86 <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    6c58:	886b      	ldrh	r3, [r5, #2]
    6c5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6c5e:	041b      	lsls	r3, r3, #16
    6c60:	0c1b      	lsrs	r3, r3, #16
    6c62:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    6c64:	68aa      	ldr	r2, [r5, #8]
    6c66:	1c53      	adds	r3, r2, #1
    6c68:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c6a:	69e3      	ldr	r3, [r4, #28]
    6c6c:	f013 0f04 	tst.w	r3, #4
    6c70:	d1fb      	bne.n	6c6a <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    6c72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    6c74:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    6c76:	2302      	movs	r3, #2
    6c78:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    6c7a:	69eb      	ldr	r3, [r5, #28]
    6c7c:	b1e3      	cbz	r3, 6cb8 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    6c7e:	4628      	mov	r0, r5
    6c80:	4798      	blx	r3
    6c82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    6c86:	6863      	ldr	r3, [r4, #4]
    6c88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6c8c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c8e:	69e3      	ldr	r3, [r4, #28]
    6c90:	f013 0f04 	tst.w	r3, #4
    6c94:	d1fb      	bne.n	6c8e <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    6c96:	6863      	ldr	r3, [r4, #4]
    6c98:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    6c9c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6c9e:	69e3      	ldr	r3, [r4, #28]
    6ca0:	f013 0f04 	tst.w	r3, #4
    6ca4:	d1fb      	bne.n	6c9e <_sercom_i2c_m_irq_handler+0x1de>
    6ca6:	e7d7      	b.n	6c58 <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    6ca8:	2302      	movs	r3, #2
    6caa:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    6cac:	f06f 0101 	mvn.w	r1, #1
    6cb0:	e745      	b.n	6b3e <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    6cb2:	f016 0f02 	tst.w	r6, #2
    6cb6:	d1e0      	bne.n	6c7a <_sercom_i2c_m_irq_handler+0x1ba>
    6cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    6cbc:	2a01      	cmp	r2, #1
    6cbe:	d1d1      	bne.n	6c64 <_sercom_i2c_m_irq_handler+0x1a4>
    6cc0:	2900      	cmp	r1, #0
    6cc2:	d0cf      	beq.n	6c64 <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6cc4:	6863      	ldr	r3, [r4, #4]
    6cc6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    6cca:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6ccc:	69e3      	ldr	r3, [r4, #28]
    6cce:	f013 0f04 	tst.w	r3, #4
    6cd2:	d1fb      	bne.n	6ccc <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    6cd4:	686b      	ldr	r3, [r5, #4]
    6cd6:	2b00      	cmp	r3, #0
    6cd8:	d0ba      	beq.n	6c50 <_sercom_i2c_m_irq_handler+0x190>
    6cda:	e7c3      	b.n	6c64 <_sercom_i2c_m_irq_handler+0x1a4>
    6cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    6ce0:	886b      	ldrh	r3, [r5, #2]
    6ce2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    6ce6:	041b      	lsls	r3, r3, #16
    6ce8:	0c1b      	lsrs	r3, r3, #16
    6cea:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    6cec:	696b      	ldr	r3, [r5, #20]
    6cee:	2b00      	cmp	r3, #0
    6cf0:	d0e2      	beq.n	6cb8 <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    6cf2:	f06f 0104 	mvn.w	r1, #4
    6cf6:	4628      	mov	r0, r5
    6cf8:	4798      	blx	r3
    6cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6cfe:	bf00      	nop
    6d00:	0000578d 	.word	0x0000578d
    6d04:	0000d0e8 	.word	0x0000d0e8

00006d08 <_usart_sync_init>:
{
    6d08:	b538      	push	{r3, r4, r5, lr}
    6d0a:	460c      	mov	r4, r1
	ASSERT(device);
    6d0c:	4605      	mov	r5, r0
    6d0e:	22c8      	movs	r2, #200	; 0xc8
    6d10:	4905      	ldr	r1, [pc, #20]	; (6d28 <_usart_sync_init+0x20>)
    6d12:	3000      	adds	r0, #0
    6d14:	bf18      	it	ne
    6d16:	2001      	movne	r0, #1
    6d18:	4b04      	ldr	r3, [pc, #16]	; (6d2c <_usart_sync_init+0x24>)
    6d1a:	4798      	blx	r3
	device->hw = hw;
    6d1c:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    6d1e:	4620      	mov	r0, r4
    6d20:	4b03      	ldr	r3, [pc, #12]	; (6d30 <_usart_sync_init+0x28>)
    6d22:	4798      	blx	r3
}
    6d24:	bd38      	pop	{r3, r4, r5, pc}
    6d26:	bf00      	nop
    6d28:	0000d0e8 	.word	0x0000d0e8
    6d2c:	0000578d 	.word	0x0000578d
    6d30:	00006879 	.word	0x00006879

00006d34 <_usart_async_init>:
{
    6d34:	b570      	push	{r4, r5, r6, lr}
    6d36:	460d      	mov	r5, r1
	ASSERT(device);
    6d38:	4606      	mov	r6, r0
    6d3a:	22d6      	movs	r2, #214	; 0xd6
    6d3c:	4917      	ldr	r1, [pc, #92]	; (6d9c <_usart_async_init+0x68>)
    6d3e:	3000      	adds	r0, #0
    6d40:	bf18      	it	ne
    6d42:	2001      	movne	r0, #1
    6d44:	4b16      	ldr	r3, [pc, #88]	; (6da0 <_usart_async_init+0x6c>)
    6d46:	4798      	blx	r3
	init_status = _usart_init(hw);
    6d48:	4628      	mov	r0, r5
    6d4a:	4b16      	ldr	r3, [pc, #88]	; (6da4 <_usart_async_init+0x70>)
    6d4c:	4798      	blx	r3
	if (init_status) {
    6d4e:	4604      	mov	r4, r0
    6d50:	b108      	cbz	r0, 6d56 <_usart_async_init+0x22>
}
    6d52:	4620      	mov	r0, r4
    6d54:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    6d56:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    6d58:	4631      	mov	r1, r6
    6d5a:	4628      	mov	r0, r5
    6d5c:	4b12      	ldr	r3, [pc, #72]	; (6da8 <_usart_async_init+0x74>)
    6d5e:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6d60:	4628      	mov	r0, r5
    6d62:	4b12      	ldr	r3, [pc, #72]	; (6dac <_usart_async_init+0x78>)
    6d64:	4798      	blx	r3
    6d66:	1d01      	adds	r1, r0, #4
    6d68:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6d6a:	2501      	movs	r5, #1
    6d6c:	f000 021f 	and.w	r2, r0, #31
    6d70:	fa05 f202 	lsl.w	r2, r5, r2
    6d74:	0943      	lsrs	r3, r0, #5
    6d76:	009b      	lsls	r3, r3, #2
    6d78:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    6d7c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6d80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6d84:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6d88:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6d8c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6d90:	601a      	str	r2, [r3, #0]
		irq++;
    6d92:	3001      	adds	r0, #1
    6d94:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    6d96:	4281      	cmp	r1, r0
    6d98:	d1e8      	bne.n	6d6c <_usart_async_init+0x38>
    6d9a:	e7da      	b.n	6d52 <_usart_async_init+0x1e>
    6d9c:	0000d0e8 	.word	0x0000d0e8
    6da0:	0000578d 	.word	0x0000578d
    6da4:	00006879 	.word	0x00006879
    6da8:	000066d5 	.word	0x000066d5
    6dac:	00006735 	.word	0x00006735

00006db0 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    6db0:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6db2:	6813      	ldr	r3, [r2, #0]
    6db4:	f043 0302 	orr.w	r3, r3, #2
    6db8:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6dba:	69d3      	ldr	r3, [r2, #28]
    6dbc:	f013 0f03 	tst.w	r3, #3
    6dc0:	d1fb      	bne.n	6dba <_usart_sync_enable+0xa>
}
    6dc2:	4770      	bx	lr

00006dc4 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    6dc4:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    6dc6:	6813      	ldr	r3, [r2, #0]
    6dc8:	f043 0302 	orr.w	r3, r3, #2
    6dcc:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    6dce:	69d3      	ldr	r3, [r2, #28]
    6dd0:	f013 0f03 	tst.w	r3, #3
    6dd4:	d1fb      	bne.n	6dce <_usart_async_enable+0xa>
}
    6dd6:	4770      	bx	lr

00006dd8 <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    6dd8:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    6dda:	6299      	str	r1, [r3, #40]	; 0x28
    6ddc:	4770      	bx	lr

00006dde <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    6dde:	6983      	ldr	r3, [r0, #24]
    6de0:	6299      	str	r1, [r3, #40]	; 0x28
    6de2:	4770      	bx	lr

00006de4 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    6de4:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    6de6:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    6de8:	b2c0      	uxtb	r0, r0
    6dea:	4770      	bx	lr

00006dec <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    6dec:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    6dee:	7e18      	ldrb	r0, [r3, #24]
}
    6df0:	f000 0001 	and.w	r0, r0, #1
    6df4:	4770      	bx	lr

00006df6 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    6df6:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    6df8:	7e18      	ldrb	r0, [r3, #24]
}
    6dfa:	f3c0 0040 	ubfx	r0, r0, #1, #1
    6dfe:	4770      	bx	lr

00006e00 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    6e00:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    6e02:	7e18      	ldrb	r0, [r3, #24]
}
    6e04:	f3c0 0080 	ubfx	r0, r0, #2, #1
    6e08:	4770      	bx	lr

00006e0a <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    6e0a:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6e0c:	2201      	movs	r2, #1
    6e0e:	759a      	strb	r2, [r3, #22]
    6e10:	4770      	bx	lr

00006e12 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    6e12:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    6e14:	2202      	movs	r2, #2
    6e16:	759a      	strb	r2, [r3, #22]
    6e18:	4770      	bx	lr
	...

00006e1c <_usart_async_set_irq_state>:
{
    6e1c:	b570      	push	{r4, r5, r6, lr}
    6e1e:	460c      	mov	r4, r1
    6e20:	4616      	mov	r6, r2
	ASSERT(device);
    6e22:	4605      	mov	r5, r0
    6e24:	f240 2236 	movw	r2, #566	; 0x236
    6e28:	4915      	ldr	r1, [pc, #84]	; (6e80 <_usart_async_set_irq_state+0x64>)
    6e2a:	3000      	adds	r0, #0
    6e2c:	bf18      	it	ne
    6e2e:	2001      	movne	r0, #1
    6e30:	4b14      	ldr	r3, [pc, #80]	; (6e84 <_usart_async_set_irq_state+0x68>)
    6e32:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    6e34:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    6e38:	d10d      	bne.n	6e56 <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    6e3a:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6e3c:	b92e      	cbnz	r6, 6e4a <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    6e3e:	2201      	movs	r2, #1
    6e40:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    6e42:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    6e44:	2202      	movs	r2, #2
    6e46:	751a      	strb	r2, [r3, #20]
    6e48:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    6e4a:	2201      	movs	r2, #1
    6e4c:	759a      	strb	r2, [r3, #22]
    6e4e:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    6e50:	2202      	movs	r2, #2
    6e52:	759a      	strb	r2, [r3, #22]
    6e54:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    6e56:	2c01      	cmp	r4, #1
    6e58:	d002      	beq.n	6e60 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    6e5a:	2c03      	cmp	r4, #3
    6e5c:	d008      	beq.n	6e70 <_usart_async_set_irq_state+0x54>
    6e5e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    6e60:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6e62:	b916      	cbnz	r6, 6e6a <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    6e64:	2204      	movs	r2, #4
    6e66:	751a      	strb	r2, [r3, #20]
    6e68:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    6e6a:	2204      	movs	r2, #4
    6e6c:	759a      	strb	r2, [r3, #22]
    6e6e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    6e70:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    6e72:	b116      	cbz	r6, 6e7a <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    6e74:	2280      	movs	r2, #128	; 0x80
    6e76:	759a      	strb	r2, [r3, #22]
}
    6e78:	e7f1      	b.n	6e5e <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    6e7a:	2280      	movs	r2, #128	; 0x80
    6e7c:	751a      	strb	r2, [r3, #20]
    6e7e:	bd70      	pop	{r4, r5, r6, pc}
    6e80:	0000d0e8 	.word	0x0000d0e8
    6e84:	0000578d 	.word	0x0000578d

00006e88 <_i2c_m_async_init>:
{
    6e88:	b570      	push	{r4, r5, r6, lr}
    6e8a:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    6e8c:	4606      	mov	r6, r0
    6e8e:	f240 42d2 	movw	r2, #1234	; 0x4d2
    6e92:	4918      	ldr	r1, [pc, #96]	; (6ef4 <_i2c_m_async_init+0x6c>)
    6e94:	3000      	adds	r0, #0
    6e96:	bf18      	it	ne
    6e98:	2001      	movne	r0, #1
    6e9a:	4b17      	ldr	r3, [pc, #92]	; (6ef8 <_i2c_m_async_init+0x70>)
    6e9c:	4798      	blx	r3
	i2c_dev->hw = hw;
    6e9e:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    6ea0:	4629      	mov	r1, r5
    6ea2:	4630      	mov	r0, r6
    6ea4:	4b15      	ldr	r3, [pc, #84]	; (6efc <_i2c_m_async_init+0x74>)
    6ea6:	4798      	blx	r3
	if (init_status) {
    6ea8:	4604      	mov	r4, r0
    6eaa:	b108      	cbz	r0, 6eb0 <_i2c_m_async_init+0x28>
}
    6eac:	4620      	mov	r0, r4
    6eae:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    6eb0:	4631      	mov	r1, r6
    6eb2:	4628      	mov	r0, r5
    6eb4:	4b12      	ldr	r3, [pc, #72]	; (6f00 <_i2c_m_async_init+0x78>)
    6eb6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    6eb8:	4628      	mov	r0, r5
    6eba:	4b12      	ldr	r3, [pc, #72]	; (6f04 <_i2c_m_async_init+0x7c>)
    6ebc:	4798      	blx	r3
    6ebe:	1d01      	adds	r1, r0, #4
    6ec0:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ec2:	2501      	movs	r5, #1
    6ec4:	f000 021f 	and.w	r2, r0, #31
    6ec8:	fa05 f202 	lsl.w	r2, r5, r2
    6ecc:	0943      	lsrs	r3, r0, #5
    6ece:	009b      	lsls	r3, r3, #2
    6ed0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    6ed4:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6ed8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    6edc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6ee0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ee4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6ee8:	601a      	str	r2, [r3, #0]
		irq++;
    6eea:	3001      	adds	r0, #1
    6eec:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    6eee:	4281      	cmp	r1, r0
    6ef0:	d1e8      	bne.n	6ec4 <_i2c_m_async_init+0x3c>
    6ef2:	e7db      	b.n	6eac <_i2c_m_async_init+0x24>
    6ef4:	0000d0e8 	.word	0x0000d0e8
    6ef8:	0000578d 	.word	0x0000578d
    6efc:	000069dd 	.word	0x000069dd
    6f00:	000066d5 	.word	0x000066d5
    6f04:	00006735 	.word	0x00006735

00006f08 <_i2c_m_async_transfer>:
{
    6f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6f0c:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    6f0e:	4605      	mov	r5, r0
    6f10:	f110 0800 	adds.w	r8, r0, #0
    6f14:	bf18      	it	ne
    6f16:	f04f 0801 	movne.w	r8, #1
    6f1a:	4f45      	ldr	r7, [pc, #276]	; (7030 <_i2c_m_async_transfer+0x128>)
    6f1c:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    6f20:	4639      	mov	r1, r7
    6f22:	4640      	mov	r0, r8
    6f24:	4e43      	ldr	r6, [pc, #268]	; (7034 <_i2c_m_async_transfer+0x12c>)
    6f26:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    6f28:	6928      	ldr	r0, [r5, #16]
    6f2a:	f240 5229 	movw	r2, #1321	; 0x529
    6f2e:	4639      	mov	r1, r7
    6f30:	3000      	adds	r0, #0
    6f32:	bf18      	it	ne
    6f34:	2001      	movne	r0, #1
    6f36:	47b0      	blx	r6
	ASSERT(msg);
    6f38:	f240 522a 	movw	r2, #1322	; 0x52a
    6f3c:	4639      	mov	r1, r7
    6f3e:	1c20      	adds	r0, r4, #0
    6f40:	bf18      	it	ne
    6f42:	2001      	movne	r0, #1
    6f44:	47b0      	blx	r6
	if (msg->len == 0) {
    6f46:	6860      	ldr	r0, [r4, #4]
    6f48:	2800      	cmp	r0, #0
    6f4a:	d06f      	beq.n	702c <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    6f4c:	886b      	ldrh	r3, [r5, #2]
    6f4e:	f413 7f80 	tst.w	r3, #256	; 0x100
    6f52:	d169      	bne.n	7028 <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    6f54:	8863      	ldrh	r3, [r4, #2]
    6f56:	b29b      	uxth	r3, r3
    6f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    6f5c:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    6f5e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    6f62:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    6f66:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    6f68:	6853      	ldr	r3, [r2, #4]
    6f6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    6f6e:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6f70:	69d3      	ldr	r3, [r2, #28]
    6f72:	f013 0f04 	tst.w	r3, #4
    6f76:	d1fb      	bne.n	6f70 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    6f78:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    6f7a:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    6f7c:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    6f80:	492b      	ldr	r1, [pc, #172]	; (7030 <_i2c_m_async_transfer+0x128>)
    6f82:	4640      	mov	r0, r8
    6f84:	4b2b      	ldr	r3, [pc, #172]	; (7034 <_i2c_m_async_transfer+0x12c>)
    6f86:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    6f88:	686b      	ldr	r3, [r5, #4]
    6f8a:	2b01      	cmp	r3, #1
    6f8c:	d02a      	beq.n	6fe4 <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    6f8e:	6863      	ldr	r3, [r4, #4]
    6f90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    6f94:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6f96:	69e3      	ldr	r3, [r4, #28]
    6f98:	f013 0f04 	tst.w	r3, #4
    6f9c:	d1fb      	bne.n	6f96 <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    6f9e:	882b      	ldrh	r3, [r5, #0]
    6fa0:	f413 6f80 	tst.w	r3, #1024	; 0x400
    6fa4:	d02a      	beq.n	6ffc <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    6fa6:	886a      	ldrh	r2, [r5, #2]
    6fa8:	f012 0f01 	tst.w	r2, #1
    6fac:	d004      	beq.n	6fb8 <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    6fae:	886a      	ldrh	r2, [r5, #2]
    6fb0:	b292      	uxth	r2, r2
    6fb2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    6fb6:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    6fb8:	f240 72fe 	movw	r2, #2046	; 0x7fe
    6fbc:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    6fc0:	69e3      	ldr	r3, [r4, #28]
    6fc2:	f013 0f04 	tst.w	r3, #4
    6fc6:	d1fb      	bne.n	6fc0 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    6fc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    6fca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    6fce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    6fd2:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    6fd4:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6fd6:	69e3      	ldr	r3, [r4, #28]
    6fd8:	f013 0f04 	tst.w	r3, #4
    6fdc:	d1fb      	bne.n	6fd6 <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    6fde:	2000      	movs	r0, #0
    6fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    6fe4:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    6fe8:	d0d1      	beq.n	6f8e <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    6fea:	6863      	ldr	r3, [r4, #4]
    6fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    6ff0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    6ff2:	69e3      	ldr	r3, [r4, #28]
    6ff4:	f013 0f04 	tst.w	r3, #4
    6ff8:	d1fb      	bne.n	6ff2 <_i2c_m_async_transfer+0xea>
    6ffa:	e7d0      	b.n	6f9e <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    6ffc:	8869      	ldrh	r1, [r5, #2]
    6ffe:	005a      	lsls	r2, r3, #1
    7000:	b2d2      	uxtb	r2, r2
    7002:	f001 0301 	and.w	r3, r1, #1
    7006:	431a      	orrs	r2, r3
    7008:	69e3      	ldr	r3, [r4, #28]
    700a:	f013 0f04 	tst.w	r3, #4
    700e:	d1fb      	bne.n	7008 <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    7010:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    7012:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    7016:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    7018:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    701a:	69e3      	ldr	r3, [r4, #28]
    701c:	f013 0f04 	tst.w	r3, #4
    7020:	d1fb      	bne.n	701a <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    7022:	2000      	movs	r0, #0
    7024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    7028:	f06f 0003 	mvn.w	r0, #3
}
    702c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7030:	0000d0e8 	.word	0x0000d0e8
    7034:	0000578d 	.word	0x0000578d

00007038 <_i2c_m_async_register_callback>:
	switch (type) {
    7038:	2901      	cmp	r1, #1
    703a:	d006      	beq.n	704a <_i2c_m_async_register_callback+0x12>
    703c:	b119      	cbz	r1, 7046 <_i2c_m_async_register_callback+0xe>
    703e:	2902      	cmp	r1, #2
    7040:	d005      	beq.n	704e <_i2c_m_async_register_callback+0x16>
}
    7042:	2000      	movs	r0, #0
    7044:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    7046:	6142      	str	r2, [r0, #20]
		break;
    7048:	e7fb      	b.n	7042 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    704a:	6182      	str	r2, [r0, #24]
		break;
    704c:	e7f9      	b.n	7042 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    704e:	61c2      	str	r2, [r0, #28]
		break;
    7050:	e7f7      	b.n	7042 <_i2c_m_async_register_callback+0xa>
	...

00007054 <SERCOM0_0_Handler>:
{
    7054:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7056:	4b02      	ldr	r3, [pc, #8]	; (7060 <SERCOM0_0_Handler+0xc>)
    7058:	6818      	ldr	r0, [r3, #0]
    705a:	4b02      	ldr	r3, [pc, #8]	; (7064 <SERCOM0_0_Handler+0x10>)
    705c:	4798      	blx	r3
    705e:	bd08      	pop	{r3, pc}
    7060:	20000980 	.word	0x20000980
    7064:	00006665 	.word	0x00006665

00007068 <SERCOM0_1_Handler>:
{
    7068:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    706a:	4b02      	ldr	r3, [pc, #8]	; (7074 <SERCOM0_1_Handler+0xc>)
    706c:	6818      	ldr	r0, [r3, #0]
    706e:	4b02      	ldr	r3, [pc, #8]	; (7078 <SERCOM0_1_Handler+0x10>)
    7070:	4798      	blx	r3
    7072:	bd08      	pop	{r3, pc}
    7074:	20000980 	.word	0x20000980
    7078:	00006665 	.word	0x00006665

0000707c <SERCOM0_2_Handler>:
{
    707c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    707e:	4b02      	ldr	r3, [pc, #8]	; (7088 <SERCOM0_2_Handler+0xc>)
    7080:	6818      	ldr	r0, [r3, #0]
    7082:	4b02      	ldr	r3, [pc, #8]	; (708c <SERCOM0_2_Handler+0x10>)
    7084:	4798      	blx	r3
    7086:	bd08      	pop	{r3, pc}
    7088:	20000980 	.word	0x20000980
    708c:	00006665 	.word	0x00006665

00007090 <SERCOM0_3_Handler>:
{
    7090:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    7092:	4b02      	ldr	r3, [pc, #8]	; (709c <SERCOM0_3_Handler+0xc>)
    7094:	6818      	ldr	r0, [r3, #0]
    7096:	4b02      	ldr	r3, [pc, #8]	; (70a0 <SERCOM0_3_Handler+0x10>)
    7098:	4798      	blx	r3
    709a:	bd08      	pop	{r3, pc}
    709c:	20000980 	.word	0x20000980
    70a0:	00006665 	.word	0x00006665

000070a4 <SERCOM1_0_Handler>:
{
    70a4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    70a6:	4b02      	ldr	r3, [pc, #8]	; (70b0 <SERCOM1_0_Handler+0xc>)
    70a8:	6858      	ldr	r0, [r3, #4]
    70aa:	4b02      	ldr	r3, [pc, #8]	; (70b4 <SERCOM1_0_Handler+0x10>)
    70ac:	4798      	blx	r3
    70ae:	bd08      	pop	{r3, pc}
    70b0:	20000980 	.word	0x20000980
    70b4:	00006665 	.word	0x00006665

000070b8 <SERCOM1_1_Handler>:
{
    70b8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    70ba:	4b02      	ldr	r3, [pc, #8]	; (70c4 <SERCOM1_1_Handler+0xc>)
    70bc:	6858      	ldr	r0, [r3, #4]
    70be:	4b02      	ldr	r3, [pc, #8]	; (70c8 <SERCOM1_1_Handler+0x10>)
    70c0:	4798      	blx	r3
    70c2:	bd08      	pop	{r3, pc}
    70c4:	20000980 	.word	0x20000980
    70c8:	00006665 	.word	0x00006665

000070cc <SERCOM1_2_Handler>:
{
    70cc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    70ce:	4b02      	ldr	r3, [pc, #8]	; (70d8 <SERCOM1_2_Handler+0xc>)
    70d0:	6858      	ldr	r0, [r3, #4]
    70d2:	4b02      	ldr	r3, [pc, #8]	; (70dc <SERCOM1_2_Handler+0x10>)
    70d4:	4798      	blx	r3
    70d6:	bd08      	pop	{r3, pc}
    70d8:	20000980 	.word	0x20000980
    70dc:	00006665 	.word	0x00006665

000070e0 <SERCOM1_3_Handler>:
{
    70e0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    70e2:	4b02      	ldr	r3, [pc, #8]	; (70ec <SERCOM1_3_Handler+0xc>)
    70e4:	6858      	ldr	r0, [r3, #4]
    70e6:	4b02      	ldr	r3, [pc, #8]	; (70f0 <SERCOM1_3_Handler+0x10>)
    70e8:	4798      	blx	r3
    70ea:	bd08      	pop	{r3, pc}
    70ec:	20000980 	.word	0x20000980
    70f0:	00006665 	.word	0x00006665

000070f4 <SERCOM3_0_Handler>:
{
    70f4:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    70f6:	4b02      	ldr	r3, [pc, #8]	; (7100 <SERCOM3_0_Handler+0xc>)
    70f8:	6898      	ldr	r0, [r3, #8]
    70fa:	4b02      	ldr	r3, [pc, #8]	; (7104 <SERCOM3_0_Handler+0x10>)
    70fc:	4798      	blx	r3
    70fe:	bd08      	pop	{r3, pc}
    7100:	20000980 	.word	0x20000980
    7104:	000067df 	.word	0x000067df

00007108 <SERCOM3_1_Handler>:
{
    7108:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    710a:	4b02      	ldr	r3, [pc, #8]	; (7114 <SERCOM3_1_Handler+0xc>)
    710c:	6898      	ldr	r0, [r3, #8]
    710e:	4b02      	ldr	r3, [pc, #8]	; (7118 <SERCOM3_1_Handler+0x10>)
    7110:	4798      	blx	r3
    7112:	bd08      	pop	{r3, pc}
    7114:	20000980 	.word	0x20000980
    7118:	000067df 	.word	0x000067df

0000711c <SERCOM3_2_Handler>:
{
    711c:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    711e:	4b02      	ldr	r3, [pc, #8]	; (7128 <SERCOM3_2_Handler+0xc>)
    7120:	6898      	ldr	r0, [r3, #8]
    7122:	4b02      	ldr	r3, [pc, #8]	; (712c <SERCOM3_2_Handler+0x10>)
    7124:	4798      	blx	r3
    7126:	bd08      	pop	{r3, pc}
    7128:	20000980 	.word	0x20000980
    712c:	000067df 	.word	0x000067df

00007130 <SERCOM3_3_Handler>:
{
    7130:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    7132:	4b02      	ldr	r3, [pc, #8]	; (713c <SERCOM3_3_Handler+0xc>)
    7134:	6898      	ldr	r0, [r3, #8]
    7136:	4b02      	ldr	r3, [pc, #8]	; (7140 <SERCOM3_3_Handler+0x10>)
    7138:	4798      	blx	r3
    713a:	bd08      	pop	{r3, pc}
    713c:	20000980 	.word	0x20000980
    7140:	000067df 	.word	0x000067df

00007144 <SERCOM4_0_Handler>:
{
    7144:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7146:	4b02      	ldr	r3, [pc, #8]	; (7150 <SERCOM4_0_Handler+0xc>)
    7148:	68d8      	ldr	r0, [r3, #12]
    714a:	4b02      	ldr	r3, [pc, #8]	; (7154 <SERCOM4_0_Handler+0x10>)
    714c:	4798      	blx	r3
    714e:	bd08      	pop	{r3, pc}
    7150:	20000980 	.word	0x20000980
    7154:	00006665 	.word	0x00006665

00007158 <SERCOM4_1_Handler>:
{
    7158:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    715a:	4b02      	ldr	r3, [pc, #8]	; (7164 <SERCOM4_1_Handler+0xc>)
    715c:	68d8      	ldr	r0, [r3, #12]
    715e:	4b02      	ldr	r3, [pc, #8]	; (7168 <SERCOM4_1_Handler+0x10>)
    7160:	4798      	blx	r3
    7162:	bd08      	pop	{r3, pc}
    7164:	20000980 	.word	0x20000980
    7168:	00006665 	.word	0x00006665

0000716c <SERCOM4_2_Handler>:
{
    716c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    716e:	4b02      	ldr	r3, [pc, #8]	; (7178 <SERCOM4_2_Handler+0xc>)
    7170:	68d8      	ldr	r0, [r3, #12]
    7172:	4b02      	ldr	r3, [pc, #8]	; (717c <SERCOM4_2_Handler+0x10>)
    7174:	4798      	blx	r3
    7176:	bd08      	pop	{r3, pc}
    7178:	20000980 	.word	0x20000980
    717c:	00006665 	.word	0x00006665

00007180 <SERCOM4_3_Handler>:
{
    7180:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    7182:	4b02      	ldr	r3, [pc, #8]	; (718c <SERCOM4_3_Handler+0xc>)
    7184:	68d8      	ldr	r0, [r3, #12]
    7186:	4b02      	ldr	r3, [pc, #8]	; (7190 <SERCOM4_3_Handler+0x10>)
    7188:	4798      	blx	r3
    718a:	bd08      	pop	{r3, pc}
    718c:	20000980 	.word	0x20000980
    7190:	00006665 	.word	0x00006665

00007194 <SERCOM5_0_Handler>:
{
    7194:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    7196:	4b02      	ldr	r3, [pc, #8]	; (71a0 <SERCOM5_0_Handler+0xc>)
    7198:	6918      	ldr	r0, [r3, #16]
    719a:	4b02      	ldr	r3, [pc, #8]	; (71a4 <SERCOM5_0_Handler+0x10>)
    719c:	4798      	blx	r3
    719e:	bd08      	pop	{r3, pc}
    71a0:	20000980 	.word	0x20000980
    71a4:	00006ac1 	.word	0x00006ac1

000071a8 <SERCOM5_1_Handler>:
{
    71a8:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    71aa:	4b02      	ldr	r3, [pc, #8]	; (71b4 <SERCOM5_1_Handler+0xc>)
    71ac:	6918      	ldr	r0, [r3, #16]
    71ae:	4b02      	ldr	r3, [pc, #8]	; (71b8 <SERCOM5_1_Handler+0x10>)
    71b0:	4798      	blx	r3
    71b2:	bd08      	pop	{r3, pc}
    71b4:	20000980 	.word	0x20000980
    71b8:	00006ac1 	.word	0x00006ac1

000071bc <SERCOM5_2_Handler>:
{
    71bc:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    71be:	4b02      	ldr	r3, [pc, #8]	; (71c8 <SERCOM5_2_Handler+0xc>)
    71c0:	6918      	ldr	r0, [r3, #16]
    71c2:	4b02      	ldr	r3, [pc, #8]	; (71cc <SERCOM5_2_Handler+0x10>)
    71c4:	4798      	blx	r3
    71c6:	bd08      	pop	{r3, pc}
    71c8:	20000980 	.word	0x20000980
    71cc:	00006ac1 	.word	0x00006ac1

000071d0 <SERCOM5_3_Handler>:
{
    71d0:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    71d2:	4b02      	ldr	r3, [pc, #8]	; (71dc <SERCOM5_3_Handler+0xc>)
    71d4:	6918      	ldr	r0, [r3, #16]
    71d6:	4b02      	ldr	r3, [pc, #8]	; (71e0 <SERCOM5_3_Handler+0x10>)
    71d8:	4798      	blx	r3
    71da:	bd08      	pop	{r3, pc}
    71dc:	20000980 	.word	0x20000980
    71e0:	00006ac1 	.word	0x00006ac1

000071e4 <SERCOM6_0_Handler>:
{
    71e4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    71e6:	4b02      	ldr	r3, [pc, #8]	; (71f0 <SERCOM6_0_Handler+0xc>)
    71e8:	6958      	ldr	r0, [r3, #20]
    71ea:	4b02      	ldr	r3, [pc, #8]	; (71f4 <SERCOM6_0_Handler+0x10>)
    71ec:	4798      	blx	r3
    71ee:	bd08      	pop	{r3, pc}
    71f0:	20000980 	.word	0x20000980
    71f4:	00006665 	.word	0x00006665

000071f8 <SERCOM6_1_Handler>:
{
    71f8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    71fa:	4b02      	ldr	r3, [pc, #8]	; (7204 <SERCOM6_1_Handler+0xc>)
    71fc:	6958      	ldr	r0, [r3, #20]
    71fe:	4b02      	ldr	r3, [pc, #8]	; (7208 <SERCOM6_1_Handler+0x10>)
    7200:	4798      	blx	r3
    7202:	bd08      	pop	{r3, pc}
    7204:	20000980 	.word	0x20000980
    7208:	00006665 	.word	0x00006665

0000720c <SERCOM6_2_Handler>:
{
    720c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    720e:	4b02      	ldr	r3, [pc, #8]	; (7218 <SERCOM6_2_Handler+0xc>)
    7210:	6958      	ldr	r0, [r3, #20]
    7212:	4b02      	ldr	r3, [pc, #8]	; (721c <SERCOM6_2_Handler+0x10>)
    7214:	4798      	blx	r3
    7216:	bd08      	pop	{r3, pc}
    7218:	20000980 	.word	0x20000980
    721c:	00006665 	.word	0x00006665

00007220 <SERCOM6_3_Handler>:
{
    7220:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    7222:	4b02      	ldr	r3, [pc, #8]	; (722c <SERCOM6_3_Handler+0xc>)
    7224:	6958      	ldr	r0, [r3, #20]
    7226:	4b02      	ldr	r3, [pc, #8]	; (7230 <SERCOM6_3_Handler+0x10>)
    7228:	4798      	blx	r3
    722a:	bd08      	pop	{r3, pc}
    722c:	20000980 	.word	0x20000980
    7230:	00006665 	.word	0x00006665

00007234 <_spi_m_sync_init>:
{
    7234:	b570      	push	{r4, r5, r6, lr}
    7236:	4606      	mov	r6, r0
    7238:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    723a:	4608      	mov	r0, r1
    723c:	4b5d      	ldr	r3, [pc, #372]	; (73b4 <_spi_m_sync_init+0x180>)
    723e:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7240:	2803      	cmp	r0, #3
    7242:	d00c      	beq.n	725e <_spi_m_sync_init+0x2a>
    7244:	2807      	cmp	r0, #7
    7246:	bf08      	it	eq
    7248:	2301      	moveq	r3, #1
    724a:	d009      	beq.n	7260 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    724c:	2e00      	cmp	r6, #0
    724e:	f000 809f 	beq.w	7390 <_spi_m_sync_init+0x15c>
    7252:	2c00      	cmp	r4, #0
    7254:	f040 80a5 	bne.w	73a2 <_spi_m_sync_init+0x16e>
	return NULL;
    7258:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    725a:	2000      	movs	r0, #0
    725c:	e009      	b.n	7272 <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    725e:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    7260:	4d55      	ldr	r5, [pc, #340]	; (73b8 <_spi_m_sync_init+0x184>)
    7262:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    7266:	441d      	add	r5, r3
	ASSERT(dev && hw);
    7268:	2e00      	cmp	r6, #0
    726a:	d0f6      	beq.n	725a <_spi_m_sync_init+0x26>
    726c:	2001      	movs	r0, #1
    726e:	2c00      	cmp	r4, #0
    7270:	d0f3      	beq.n	725a <_spi_m_sync_init+0x26>
    7272:	f640 226e 	movw	r2, #2670	; 0xa6e
    7276:	4951      	ldr	r1, [pc, #324]	; (73bc <_spi_m_sync_init+0x188>)
    7278:	4b51      	ldr	r3, [pc, #324]	; (73c0 <_spi_m_sync_init+0x18c>)
    727a:	4798      	blx	r3
	if (regs == NULL) {
    727c:	2d00      	cmp	r5, #0
    727e:	f000 8084 	beq.w	738a <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7282:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7284:	f013 0f01 	tst.w	r3, #1
    7288:	d11d      	bne.n	72c6 <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    728a:	682b      	ldr	r3, [r5, #0]
    728c:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7290:	69e3      	ldr	r3, [r4, #28]
    7292:	f013 0f03 	tst.w	r3, #3
    7296:	d1fb      	bne.n	7290 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    7298:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    729a:	f013 0f02 	tst.w	r3, #2
    729e:	d00b      	beq.n	72b8 <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    72a0:	6823      	ldr	r3, [r4, #0]
    72a2:	f023 0302 	bic.w	r3, r3, #2
    72a6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    72a8:	69e3      	ldr	r3, [r4, #28]
    72aa:	f013 0f03 	tst.w	r3, #3
    72ae:	d1fb      	bne.n	72a8 <_spi_m_sync_init+0x74>
    72b0:	69e3      	ldr	r3, [r4, #28]
    72b2:	f013 0f02 	tst.w	r3, #2
    72b6:	d1fb      	bne.n	72b0 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    72b8:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    72bc:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    72be:	69e3      	ldr	r3, [r4, #28]
    72c0:	f013 0f03 	tst.w	r3, #3
    72c4:	d1fb      	bne.n	72be <_spi_m_sync_init+0x8a>
    72c6:	69e3      	ldr	r3, [r4, #28]
    72c8:	f013 0f01 	tst.w	r3, #1
    72cc:	d1fb      	bne.n	72c6 <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    72ce:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    72d0:	682b      	ldr	r3, [r5, #0]
    72d2:	f003 031c 	and.w	r3, r3, #28
    72d6:	2b08      	cmp	r3, #8
    72d8:	d02e      	beq.n	7338 <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    72da:	f44f 6217 	mov.w	r2, #2416	; 0x970
    72de:	4937      	ldr	r1, [pc, #220]	; (73bc <_spi_m_sync_init+0x188>)
    72e0:	1c20      	adds	r0, r4, #0
    72e2:	bf18      	it	ne
    72e4:	2001      	movne	r0, #1
    72e6:	4b36      	ldr	r3, [pc, #216]	; (73c0 <_spi_m_sync_init+0x18c>)
    72e8:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    72ea:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    72ec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    72f0:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    72f4:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    72f6:	69e3      	ldr	r3, [r4, #28]
    72f8:	f013 0f03 	tst.w	r3, #3
    72fc:	d1fb      	bne.n	72f6 <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    72fe:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7300:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    7304:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    7308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    730c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    730e:	69e3      	ldr	r3, [r4, #28]
    7310:	f013 0f17 	tst.w	r3, #23
    7314:	d1fb      	bne.n	730e <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    7316:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    7318:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    731a:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    731c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    7320:	686b      	ldr	r3, [r5, #4]
    7322:	f003 0307 	and.w	r3, r3, #7
    7326:	2b00      	cmp	r3, #0
    7328:	bf0c      	ite	eq
    732a:	2301      	moveq	r3, #1
    732c:	2302      	movne	r3, #2
    732e:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    7330:	89eb      	ldrh	r3, [r5, #14]
    7332:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    7334:	2000      	movs	r0, #0
    7336:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    7338:	f640 1284 	movw	r2, #2436	; 0x984
    733c:	491f      	ldr	r1, [pc, #124]	; (73bc <_spi_m_sync_init+0x188>)
    733e:	1c20      	adds	r0, r4, #0
    7340:	bf18      	it	ne
    7342:	2001      	movne	r0, #1
    7344:	4b1e      	ldr	r3, [pc, #120]	; (73c0 <_spi_m_sync_init+0x18c>)
    7346:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    7348:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    734a:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    734e:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    7352:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7354:	69e3      	ldr	r3, [r4, #28]
    7356:	f013 0f03 	tst.w	r3, #3
    735a:	d1fb      	bne.n	7354 <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    735c:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    735e:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    7362:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    7366:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    736a:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    736e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7370:	69e3      	ldr	r3, [r4, #28]
    7372:	f013 0f17 	tst.w	r3, #23
    7376:	d1fb      	bne.n	7370 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    7378:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    737a:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    737c:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    737e:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7382:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    7384:	2b00      	cmp	r3, #0
    7386:	d1fc      	bne.n	7382 <_spi_m_sync_init+0x14e>
    7388:	e7ca      	b.n	7320 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    738a:	f06f 000c 	mvn.w	r0, #12
    738e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    7390:	f640 226e 	movw	r2, #2670	; 0xa6e
    7394:	4909      	ldr	r1, [pc, #36]	; (73bc <_spi_m_sync_init+0x188>)
    7396:	2000      	movs	r0, #0
    7398:	4b09      	ldr	r3, [pc, #36]	; (73c0 <_spi_m_sync_init+0x18c>)
    739a:	4798      	blx	r3
		return ERR_INVALID_ARG;
    739c:	f06f 000c 	mvn.w	r0, #12
    73a0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    73a2:	f640 226e 	movw	r2, #2670	; 0xa6e
    73a6:	4905      	ldr	r1, [pc, #20]	; (73bc <_spi_m_sync_init+0x188>)
    73a8:	2001      	movs	r0, #1
    73aa:	4b05      	ldr	r3, [pc, #20]	; (73c0 <_spi_m_sync_init+0x18c>)
    73ac:	4798      	blx	r3
		return ERR_INVALID_ARG;
    73ae:	f06f 000c 	mvn.w	r0, #12
    73b2:	bd70      	pop	{r4, r5, r6, pc}
    73b4:	00006621 	.word	0x00006621
    73b8:	0000d0c4 	.word	0x0000d0c4
    73bc:	0000d0e8 	.word	0x0000d0e8
    73c0:	0000578d 	.word	0x0000578d

000073c4 <_spi_m_async_init>:
{
    73c4:	b538      	push	{r3, r4, r5, lr}
    73c6:	4604      	mov	r4, r0
    73c8:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    73ca:	4b15      	ldr	r3, [pc, #84]	; (7420 <_spi_m_async_init+0x5c>)
    73cc:	4798      	blx	r3
	if (rc < 0) {
    73ce:	2800      	cmp	r0, #0
    73d0:	db24      	blt.n	741c <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    73d2:	4621      	mov	r1, r4
    73d4:	4628      	mov	r0, r5
    73d6:	4b13      	ldr	r3, [pc, #76]	; (7424 <_spi_m_async_init+0x60>)
    73d8:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    73da:	2300      	movs	r3, #0
    73dc:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    73de:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    73e0:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    73e2:	4628      	mov	r0, r5
    73e4:	4b10      	ldr	r3, [pc, #64]	; (7428 <_spi_m_async_init+0x64>)
    73e6:	4798      	blx	r3
    73e8:	1d01      	adds	r1, r0, #4
    73ea:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    73ec:	2401      	movs	r4, #1
    73ee:	f000 021f 	and.w	r2, r0, #31
    73f2:	fa04 f202 	lsl.w	r2, r4, r2
    73f6:	0943      	lsrs	r3, r0, #5
    73f8:	009b      	lsls	r3, r3, #2
    73fa:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    73fe:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    7402:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    7406:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    740a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    740e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    7412:	3001      	adds	r0, #1
    7414:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    7416:	4281      	cmp	r1, r0
    7418:	d1e9      	bne.n	73ee <_spi_m_async_init+0x2a>
	return ERR_NONE;
    741a:	2000      	movs	r0, #0
}
    741c:	bd38      	pop	{r3, r4, r5, pc}
    741e:	bf00      	nop
    7420:	00007235 	.word	0x00007235
    7424:	000066d5 	.word	0x000066d5
    7428:	00006735 	.word	0x00006735

0000742c <_spi_m_async_enable>:
{
    742c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    742e:	4604      	mov	r4, r0
    7430:	b160      	cbz	r0, 744c <_spi_m_async_enable+0x20>
    7432:	6800      	ldr	r0, [r0, #0]
    7434:	3000      	adds	r0, #0
    7436:	bf18      	it	ne
    7438:	2001      	movne	r0, #1
    743a:	f640 22db 	movw	r2, #2779	; 0xadb
    743e:	4904      	ldr	r1, [pc, #16]	; (7450 <_spi_m_async_enable+0x24>)
    7440:	4b04      	ldr	r3, [pc, #16]	; (7454 <_spi_m_async_enable+0x28>)
    7442:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    7444:	6820      	ldr	r0, [r4, #0]
    7446:	4b04      	ldr	r3, [pc, #16]	; (7458 <_spi_m_async_enable+0x2c>)
    7448:	4798      	blx	r3
}
    744a:	bd10      	pop	{r4, pc}
    744c:	2000      	movs	r0, #0
    744e:	e7f4      	b.n	743a <_spi_m_async_enable+0xe>
    7450:	0000d0e8 	.word	0x0000d0e8
    7454:	0000578d 	.word	0x0000578d
    7458:	0000676d 	.word	0x0000676d

0000745c <_spi_m_async_set_mode>:
{
    745c:	b538      	push	{r3, r4, r5, lr}
    745e:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7460:	4604      	mov	r4, r0
    7462:	b168      	cbz	r0, 7480 <_spi_m_async_set_mode+0x24>
    7464:	6800      	ldr	r0, [r0, #0]
    7466:	3000      	adds	r0, #0
    7468:	bf18      	it	ne
    746a:	2001      	movne	r0, #1
    746c:	f640 320c 	movw	r2, #2828	; 0xb0c
    7470:	4904      	ldr	r1, [pc, #16]	; (7484 <_spi_m_async_set_mode+0x28>)
    7472:	4b05      	ldr	r3, [pc, #20]	; (7488 <_spi_m_async_set_mode+0x2c>)
    7474:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    7476:	4629      	mov	r1, r5
    7478:	6820      	ldr	r0, [r4, #0]
    747a:	4b04      	ldr	r3, [pc, #16]	; (748c <_spi_m_async_set_mode+0x30>)
    747c:	4798      	blx	r3
}
    747e:	bd38      	pop	{r3, r4, r5, pc}
    7480:	2000      	movs	r0, #0
    7482:	e7f3      	b.n	746c <_spi_m_async_set_mode+0x10>
    7484:	0000d0e8 	.word	0x0000d0e8
    7488:	0000578d 	.word	0x0000578d
    748c:	000067ad 	.word	0x000067ad

00007490 <_spi_m_async_set_baudrate>:
{
    7490:	b538      	push	{r3, r4, r5, lr}
    7492:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    7494:	4605      	mov	r5, r0
    7496:	b198      	cbz	r0, 74c0 <_spi_m_async_set_baudrate+0x30>
    7498:	6800      	ldr	r0, [r0, #0]
    749a:	3000      	adds	r0, #0
    749c:	bf18      	it	ne
    749e:	2001      	movne	r0, #1
    74a0:	f640 323b 	movw	r2, #2875	; 0xb3b
    74a4:	4907      	ldr	r1, [pc, #28]	; (74c4 <_spi_m_async_set_baudrate+0x34>)
    74a6:	4b08      	ldr	r3, [pc, #32]	; (74c8 <_spi_m_async_set_baudrate+0x38>)
    74a8:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    74aa:	682b      	ldr	r3, [r5, #0]
    74ac:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    74ae:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    74b2:	bf03      	ittte	eq
    74b4:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    74b6:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    74b8:	2000      	moveq	r0, #0
		return ERR_BUSY;
    74ba:	f06f 0003 	mvnne.w	r0, #3
}
    74be:	bd38      	pop	{r3, r4, r5, pc}
    74c0:	2000      	movs	r0, #0
    74c2:	e7ed      	b.n	74a0 <_spi_m_async_set_baudrate+0x10>
    74c4:	0000d0e8 	.word	0x0000d0e8
    74c8:	0000578d 	.word	0x0000578d

000074cc <_spi_m_async_enable_tx>:
{
    74cc:	b538      	push	{r3, r4, r5, lr}
    74ce:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    74d0:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    74d2:	b160      	cbz	r0, 74ee <_spi_m_async_enable_tx+0x22>
    74d4:	1c20      	adds	r0, r4, #0
    74d6:	bf18      	it	ne
    74d8:	2001      	movne	r0, #1
    74da:	f640 32fe 	movw	r2, #3070	; 0xbfe
    74de:	4906      	ldr	r1, [pc, #24]	; (74f8 <_spi_m_async_enable_tx+0x2c>)
    74e0:	4b06      	ldr	r3, [pc, #24]	; (74fc <_spi_m_async_enable_tx+0x30>)
    74e2:	4798      	blx	r3
	if (state) {
    74e4:	b92d      	cbnz	r5, 74f2 <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    74e6:	2301      	movs	r3, #1
    74e8:	7523      	strb	r3, [r4, #20]
}
    74ea:	2000      	movs	r0, #0
    74ec:	bd38      	pop	{r3, r4, r5, pc}
    74ee:	2000      	movs	r0, #0
    74f0:	e7f3      	b.n	74da <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    74f2:	2301      	movs	r3, #1
    74f4:	75a3      	strb	r3, [r4, #22]
    74f6:	e7f8      	b.n	74ea <_spi_m_async_enable_tx+0x1e>
    74f8:	0000d0e8 	.word	0x0000d0e8
    74fc:	0000578d 	.word	0x0000578d

00007500 <_spi_m_async_enable_rx>:
{
    7500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7502:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    7504:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    7506:	4e0c      	ldr	r6, [pc, #48]	; (7538 <_spi_m_async_enable_rx+0x38>)
    7508:	f640 4212 	movw	r2, #3090	; 0xc12
    750c:	4631      	mov	r1, r6
    750e:	3000      	adds	r0, #0
    7510:	bf18      	it	ne
    7512:	2001      	movne	r0, #1
    7514:	4d09      	ldr	r5, [pc, #36]	; (753c <_spi_m_async_enable_rx+0x3c>)
    7516:	47a8      	blx	r5
	ASSERT(hw);
    7518:	f640 4213 	movw	r2, #3091	; 0xc13
    751c:	4631      	mov	r1, r6
    751e:	1c20      	adds	r0, r4, #0
    7520:	bf18      	it	ne
    7522:	2001      	movne	r0, #1
    7524:	47a8      	blx	r5
	if (state) {
    7526:	b91f      	cbnz	r7, 7530 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    7528:	2304      	movs	r3, #4
    752a:	7523      	strb	r3, [r4, #20]
}
    752c:	2000      	movs	r0, #0
    752e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    7530:	2304      	movs	r3, #4
    7532:	75a3      	strb	r3, [r4, #22]
    7534:	e7fa      	b.n	752c <_spi_m_async_enable_rx+0x2c>
    7536:	bf00      	nop
    7538:	0000d0e8 	.word	0x0000d0e8
    753c:	0000578d 	.word	0x0000578d

00007540 <_spi_m_async_enable_tx_complete>:
{
    7540:	b538      	push	{r3, r4, r5, lr}
    7542:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7544:	4604      	mov	r4, r0
    7546:	b170      	cbz	r0, 7566 <_spi_m_async_enable_tx_complete+0x26>
    7548:	6800      	ldr	r0, [r0, #0]
    754a:	3000      	adds	r0, #0
    754c:	bf18      	it	ne
    754e:	2001      	movne	r0, #1
    7550:	f640 4225 	movw	r2, #3109	; 0xc25
    7554:	4907      	ldr	r1, [pc, #28]	; (7574 <_spi_m_async_enable_tx_complete+0x34>)
    7556:	4b08      	ldr	r3, [pc, #32]	; (7578 <_spi_m_async_enable_tx_complete+0x38>)
    7558:	4798      	blx	r3
	if (state) {
    755a:	b935      	cbnz	r5, 756a <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    755c:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    755e:	2202      	movs	r2, #2
    7560:	751a      	strb	r2, [r3, #20]
}
    7562:	2000      	movs	r0, #0
    7564:	bd38      	pop	{r3, r4, r5, pc}
    7566:	2000      	movs	r0, #0
    7568:	e7f2      	b.n	7550 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    756a:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    756c:	2202      	movs	r2, #2
    756e:	759a      	strb	r2, [r3, #22]
    7570:	e7f7      	b.n	7562 <_spi_m_async_enable_tx_complete+0x22>
    7572:	bf00      	nop
    7574:	0000d0e8 	.word	0x0000d0e8
    7578:	0000578d 	.word	0x0000578d

0000757c <_spi_m_async_write_one>:
{
    757c:	b538      	push	{r3, r4, r5, lr}
    757e:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    7580:	4604      	mov	r4, r0
    7582:	b160      	cbz	r0, 759e <_spi_m_async_write_one+0x22>
    7584:	6800      	ldr	r0, [r0, #0]
    7586:	3000      	adds	r0, #0
    7588:	bf18      	it	ne
    758a:	2001      	movne	r0, #1
    758c:	f640 4237 	movw	r2, #3127	; 0xc37
    7590:	4904      	ldr	r1, [pc, #16]	; (75a4 <_spi_m_async_write_one+0x28>)
    7592:	4b05      	ldr	r3, [pc, #20]	; (75a8 <_spi_m_async_write_one+0x2c>)
    7594:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    7596:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    7598:	629d      	str	r5, [r3, #40]	; 0x28
}
    759a:	2000      	movs	r0, #0
    759c:	bd38      	pop	{r3, r4, r5, pc}
    759e:	2000      	movs	r0, #0
    75a0:	e7f4      	b.n	758c <_spi_m_async_write_one+0x10>
    75a2:	bf00      	nop
    75a4:	0000d0e8 	.word	0x0000d0e8
    75a8:	0000578d 	.word	0x0000578d

000075ac <_spi_m_async_read_one>:
{
    75ac:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    75ae:	4604      	mov	r4, r0
    75b0:	b160      	cbz	r0, 75cc <_spi_m_async_read_one+0x20>
    75b2:	6800      	ldr	r0, [r0, #0]
    75b4:	3000      	adds	r0, #0
    75b6:	bf18      	it	ne
    75b8:	2001      	movne	r0, #1
    75ba:	f640 4252 	movw	r2, #3154	; 0xc52
    75be:	4904      	ldr	r1, [pc, #16]	; (75d0 <_spi_m_async_read_one+0x24>)
    75c0:	4b04      	ldr	r3, [pc, #16]	; (75d4 <_spi_m_async_read_one+0x28>)
    75c2:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    75c4:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    75c6:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    75c8:	b280      	uxth	r0, r0
    75ca:	bd10      	pop	{r4, pc}
    75cc:	2000      	movs	r0, #0
    75ce:	e7f4      	b.n	75ba <_spi_m_async_read_one+0xe>
    75d0:	0000d0e8 	.word	0x0000d0e8
    75d4:	0000578d 	.word	0x0000578d

000075d8 <_spi_m_async_register_callback>:
{
    75d8:	b570      	push	{r4, r5, r6, lr}
    75da:	460d      	mov	r5, r1
    75dc:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    75de:	4604      	mov	r4, r0
    75e0:	b168      	cbz	r0, 75fe <_spi_m_async_register_callback+0x26>
    75e2:	2903      	cmp	r1, #3
    75e4:	bf8c      	ite	hi
    75e6:	2000      	movhi	r0, #0
    75e8:	2001      	movls	r0, #1
    75ea:	f640 426b 	movw	r2, #3179	; 0xc6b
    75ee:	4905      	ldr	r1, [pc, #20]	; (7604 <_spi_m_async_register_callback+0x2c>)
    75f0:	4b05      	ldr	r3, [pc, #20]	; (7608 <_spi_m_async_register_callback+0x30>)
    75f2:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    75f4:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    75f8:	60a6      	str	r6, [r4, #8]
}
    75fa:	2000      	movs	r0, #0
    75fc:	bd70      	pop	{r4, r5, r6, pc}
    75fe:	2000      	movs	r0, #0
    7600:	e7f3      	b.n	75ea <_spi_m_async_register_callback+0x12>
    7602:	bf00      	nop
    7604:	0000d0e8 	.word	0x0000d0e8
    7608:	0000578d 	.word	0x0000578d

0000760c <_spi_m_async_set_irq_state>:
{
    760c:	b570      	push	{r4, r5, r6, lr}
    760e:	460c      	mov	r4, r1
    7610:	4615      	mov	r5, r2
	ASSERT(device);
    7612:	4606      	mov	r6, r0
    7614:	f640 42ac 	movw	r2, #3244	; 0xcac
    7618:	4908      	ldr	r1, [pc, #32]	; (763c <_spi_m_async_set_irq_state+0x30>)
    761a:	3000      	adds	r0, #0
    761c:	bf18      	it	ne
    761e:	2001      	movne	r0, #1
    7620:	4b07      	ldr	r3, [pc, #28]	; (7640 <_spi_m_async_set_irq_state+0x34>)
    7622:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    7624:	2c03      	cmp	r4, #3
    7626:	d000      	beq.n	762a <_spi_m_async_set_irq_state+0x1e>
    7628:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    762a:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    762c:	b115      	cbz	r5, 7634 <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    762e:	2280      	movs	r2, #128	; 0x80
    7630:	759a      	strb	r2, [r3, #22]
}
    7632:	e7f9      	b.n	7628 <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    7634:	2280      	movs	r2, #128	; 0x80
    7636:	751a      	strb	r2, [r3, #20]
    7638:	bd70      	pop	{r4, r5, r6, pc}
    763a:	bf00      	nop
    763c:	0000d0e8 	.word	0x0000d0e8
    7640:	0000578d 	.word	0x0000578d

00007644 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    7644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7648:	4605      	mov	r5, r0
    764a:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    764c:	4608      	mov	r0, r1
    764e:	4b52      	ldr	r3, [pc, #328]	; (7798 <_spi_m_dma_init+0x154>)
    7650:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7652:	2803      	cmp	r0, #3
    7654:	d00c      	beq.n	7670 <_spi_m_dma_init+0x2c>
    7656:	2807      	cmp	r0, #7
    7658:	bf08      	it	eq
    765a:	2301      	moveq	r3, #1
    765c:	d009      	beq.n	7672 <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    765e:	2d00      	cmp	r5, #0
    7660:	f000 8086 	beq.w	7770 <_spi_m_dma_init+0x12c>
    7664:	2c00      	cmp	r4, #0
    7666:	f040 808d 	bne.w	7784 <_spi_m_dma_init+0x140>
	return NULL;
    766a:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    766c:	2000      	movs	r0, #0
    766e:	e009      	b.n	7684 <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    7670:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    7672:	4e4a      	ldr	r6, [pc, #296]	; (779c <_spi_m_dma_init+0x158>)
    7674:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    7678:	441e      	add	r6, r3
	ASSERT(dev && hw);
    767a:	2d00      	cmp	r5, #0
    767c:	d0f6      	beq.n	766c <_spi_m_dma_init+0x28>
    767e:	2001      	movs	r0, #1
    7680:	2c00      	cmp	r4, #0
    7682:	d0f3      	beq.n	766c <_spi_m_dma_init+0x28>
    7684:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7688:	4945      	ldr	r1, [pc, #276]	; (77a0 <_spi_m_dma_init+0x15c>)
    768a:	4b46      	ldr	r3, [pc, #280]	; (77a4 <_spi_m_dma_init+0x160>)
    768c:	4798      	blx	r3

	if (regs == NULL) {
    768e:	2e00      	cmp	r6, #0
    7690:	d06a      	beq.n	7768 <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7692:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    7694:	f013 0f01 	tst.w	r3, #1
    7698:	d11d      	bne.n	76d6 <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    769a:	6833      	ldr	r3, [r6, #0]
    769c:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    76a0:	69e3      	ldr	r3, [r4, #28]
    76a2:	f013 0f03 	tst.w	r3, #3
    76a6:	d1fb      	bne.n	76a0 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    76a8:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    76aa:	f013 0f02 	tst.w	r3, #2
    76ae:	d00b      	beq.n	76c8 <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    76b0:	6823      	ldr	r3, [r4, #0]
    76b2:	f023 0302 	bic.w	r3, r3, #2
    76b6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    76b8:	69e3      	ldr	r3, [r4, #28]
    76ba:	f013 0f03 	tst.w	r3, #3
    76be:	d1fb      	bne.n	76b8 <_spi_m_dma_init+0x74>
    76c0:	69e3      	ldr	r3, [r4, #28]
    76c2:	f013 0f02 	tst.w	r3, #2
    76c6:	d1fb      	bne.n	76c0 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    76c8:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    76cc:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    76ce:	69e3      	ldr	r3, [r4, #28]
    76d0:	f013 0f03 	tst.w	r3, #3
    76d4:	d1fb      	bne.n	76ce <_spi_m_dma_init+0x8a>
    76d6:	69e3      	ldr	r3, [r4, #28]
    76d8:	f013 0f01 	tst.w	r3, #1
    76dc:	d1fb      	bne.n	76d6 <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    76de:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    76e0:	f44f 6217 	mov.w	r2, #2416	; 0x970
    76e4:	492e      	ldr	r1, [pc, #184]	; (77a0 <_spi_m_dma_init+0x15c>)
    76e6:	1c20      	adds	r0, r4, #0
    76e8:	bf18      	it	ne
    76ea:	2001      	movne	r0, #1
    76ec:	4b2d      	ldr	r3, [pc, #180]	; (77a4 <_spi_m_dma_init+0x160>)
    76ee:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    76f0:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    76f2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    76f6:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    76fa:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    76fc:	69e3      	ldr	r3, [r4, #28]
    76fe:	f013 0f03 	tst.w	r3, #3
    7702:	d1fb      	bne.n	76fc <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    7704:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    7706:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    770a:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    770e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    7712:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7714:	69e3      	ldr	r3, [r4, #28]
    7716:	f013 0f17 	tst.w	r3, #23
    771a:	d1fb      	bne.n	7714 <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    771c:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    771e:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    7720:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    7722:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    7726:	f105 0818 	add.w	r8, r5, #24
    772a:	4620      	mov	r0, r4
    772c:	4b1e      	ldr	r3, [pc, #120]	; (77a8 <_spi_m_dma_init+0x164>)
    772e:	4798      	blx	r3
    7730:	4601      	mov	r1, r0
    7732:	4640      	mov	r0, r8
    7734:	4f1d      	ldr	r7, [pc, #116]	; (77ac <_spi_m_dma_init+0x168>)
    7736:	47b8      	blx	r7
	dev->resource->back                 = dev;
    7738:	69ab      	ldr	r3, [r5, #24]
    773a:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    773c:	69ab      	ldr	r3, [r5, #24]
    773e:	4a1c      	ldr	r2, [pc, #112]	; (77b0 <_spi_m_dma_init+0x16c>)
    7740:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    7742:	69ab      	ldr	r3, [r5, #24]
    7744:	4e1b      	ldr	r6, [pc, #108]	; (77b4 <_spi_m_dma_init+0x170>)
    7746:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    7748:	4620      	mov	r0, r4
    774a:	4b1b      	ldr	r3, [pc, #108]	; (77b8 <_spi_m_dma_init+0x174>)
    774c:	4798      	blx	r3
    774e:	4601      	mov	r1, r0
    7750:	4640      	mov	r0, r8
    7752:	47b8      	blx	r7
	dev->resource->back                 = dev;
    7754:	69ab      	ldr	r3, [r5, #24]
    7756:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    7758:	69ab      	ldr	r3, [r5, #24]
    775a:	4a18      	ldr	r2, [pc, #96]	; (77bc <_spi_m_dma_init+0x178>)
    775c:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    775e:	69ab      	ldr	r3, [r5, #24]
    7760:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    7762:	2000      	movs	r0, #0
    7764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    7768:	f06f 000c 	mvn.w	r0, #12
    776c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    7770:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7774:	490a      	ldr	r1, [pc, #40]	; (77a0 <_spi_m_dma_init+0x15c>)
    7776:	2000      	movs	r0, #0
    7778:	4b0a      	ldr	r3, [pc, #40]	; (77a4 <_spi_m_dma_init+0x160>)
    777a:	4798      	blx	r3
		return ERR_INVALID_ARG;
    777c:	f06f 000c 	mvn.w	r0, #12
    7780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    7784:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    7788:	4905      	ldr	r1, [pc, #20]	; (77a0 <_spi_m_dma_init+0x15c>)
    778a:	2001      	movs	r0, #1
    778c:	4b05      	ldr	r3, [pc, #20]	; (77a4 <_spi_m_dma_init+0x160>)
    778e:	4798      	blx	r3
		return ERR_INVALID_ARG;
    7790:	f06f 000c 	mvn.w	r0, #12
    7794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7798:	00006621 	.word	0x00006621
    779c:	0000d0c4 	.word	0x0000d0c4
    77a0:	0000d0e8 	.word	0x0000d0e8
    77a4:	0000578d 	.word	0x0000578d
    77a8:	00006841 	.word	0x00006841
    77ac:	00006029 	.word	0x00006029
    77b0:	00006855 	.word	0x00006855
    77b4:	0000686d 	.word	0x0000686d
    77b8:	0000682d 	.word	0x0000682d
    77bc:	00006861 	.word	0x00006861

000077c0 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    77c0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    77c2:	4604      	mov	r4, r0
    77c4:	b160      	cbz	r0, 77e0 <_spi_m_dma_enable+0x20>
    77c6:	6800      	ldr	r0, [r0, #0]
    77c8:	3000      	adds	r0, #0
    77ca:	bf18      	it	ne
    77cc:	2001      	movne	r0, #1
    77ce:	f640 52c9 	movw	r2, #3529	; 0xdc9
    77d2:	4904      	ldr	r1, [pc, #16]	; (77e4 <_spi_m_dma_enable+0x24>)
    77d4:	4b04      	ldr	r3, [pc, #16]	; (77e8 <_spi_m_dma_enable+0x28>)
    77d6:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    77d8:	6820      	ldr	r0, [r4, #0]
    77da:	4b04      	ldr	r3, [pc, #16]	; (77ec <_spi_m_dma_enable+0x2c>)
    77dc:	4798      	blx	r3
}
    77de:	bd10      	pop	{r4, pc}
    77e0:	2000      	movs	r0, #0
    77e2:	e7f4      	b.n	77ce <_spi_m_dma_enable+0xe>
    77e4:	0000d0e8 	.word	0x0000d0e8
    77e8:	0000578d 	.word	0x0000578d
    77ec:	00006749 	.word	0x00006749

000077f0 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    77f0:	b570      	push	{r4, r5, r6, lr}
    77f2:	4605      	mov	r5, r0
    77f4:	4614      	mov	r4, r2
	switch (type) {
    77f6:	2901      	cmp	r1, #1
    77f8:	d00e      	beq.n	7818 <_spi_m_dma_register_callback+0x28>
    77fa:	b111      	cbz	r1, 7802 <_spi_m_dma_register_callback+0x12>
    77fc:	2902      	cmp	r1, #2
    77fe:	d016      	beq.n	782e <_spi_m_dma_register_callback+0x3e>
    7800:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    7802:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    7804:	6800      	ldr	r0, [r0, #0]
    7806:	4b13      	ldr	r3, [pc, #76]	; (7854 <_spi_m_dma_register_callback+0x64>)
    7808:	4798      	blx	r3
    780a:	1c22      	adds	r2, r4, #0
    780c:	bf18      	it	ne
    780e:	2201      	movne	r2, #1
    7810:	2100      	movs	r1, #0
    7812:	4b11      	ldr	r3, [pc, #68]	; (7858 <_spi_m_dma_register_callback+0x68>)
    7814:	4798      	blx	r3
		break;
    7816:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    7818:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    781a:	6800      	ldr	r0, [r0, #0]
    781c:	4b0f      	ldr	r3, [pc, #60]	; (785c <_spi_m_dma_register_callback+0x6c>)
    781e:	4798      	blx	r3
    7820:	1c22      	adds	r2, r4, #0
    7822:	bf18      	it	ne
    7824:	2201      	movne	r2, #1
    7826:	2100      	movs	r1, #0
    7828:	4b0b      	ldr	r3, [pc, #44]	; (7858 <_spi_m_dma_register_callback+0x68>)
    782a:	4798      	blx	r3
		break;
    782c:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    782e:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    7830:	6800      	ldr	r0, [r0, #0]
    7832:	4b0a      	ldr	r3, [pc, #40]	; (785c <_spi_m_dma_register_callback+0x6c>)
    7834:	4798      	blx	r3
    7836:	3400      	adds	r4, #0
    7838:	bf18      	it	ne
    783a:	2401      	movne	r4, #1
    783c:	4622      	mov	r2, r4
    783e:	2101      	movs	r1, #1
    7840:	4e05      	ldr	r6, [pc, #20]	; (7858 <_spi_m_dma_register_callback+0x68>)
    7842:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    7844:	6828      	ldr	r0, [r5, #0]
    7846:	4b03      	ldr	r3, [pc, #12]	; (7854 <_spi_m_dma_register_callback+0x64>)
    7848:	4798      	blx	r3
    784a:	4622      	mov	r2, r4
    784c:	2101      	movs	r1, #1
    784e:	47b0      	blx	r6
    7850:	bd70      	pop	{r4, r5, r6, pc}
    7852:	bf00      	nop
    7854:	0000682d 	.word	0x0000682d
    7858:	00005f01 	.word	0x00005f01
    785c:	00006841 	.word	0x00006841

00007860 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    7860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7864:	4605      	mov	r5, r0
    7866:	4689      	mov	r9, r1
    7868:	4617      	mov	r7, r2
    786a:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    786c:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    7870:	4658      	mov	r0, fp
    7872:	4b46      	ldr	r3, [pc, #280]	; (798c <_spi_m_dma_transfer+0x12c>)
    7874:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    7876:	2803      	cmp	r0, #3
    7878:	d053      	beq.n	7922 <_spi_m_dma_transfer+0xc2>
    787a:	2807      	cmp	r0, #7
    787c:	bf08      	it	eq
    787e:	2201      	moveq	r2, #1
    7880:	d050      	beq.n	7924 <_spi_m_dma_transfer+0xc4>
	return NULL;
    7882:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    7886:	4658      	mov	r0, fp
    7888:	4b41      	ldr	r3, [pc, #260]	; (7990 <_spi_m_dma_transfer+0x130>)
    788a:	4798      	blx	r3
    788c:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    788e:	4658      	mov	r0, fp
    7890:	4b40      	ldr	r3, [pc, #256]	; (7994 <_spi_m_dma_transfer+0x134>)
    7892:	4798      	blx	r3
    7894:	4604      	mov	r4, r0

	if (rxbuf) {
    7896:	2f00      	cmp	r7, #0
    7898:	d04b      	beq.n	7932 <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    789a:	2d00      	cmp	r5, #0
    789c:	d047      	beq.n	792e <_spi_m_dma_transfer+0xce>
    789e:	f11b 0000 	adds.w	r0, fp, #0
    78a2:	bf18      	it	ne
    78a4:	2001      	movne	r0, #1
    78a6:	f640 5213 	movw	r2, #3347	; 0xd13
    78aa:	493b      	ldr	r1, [pc, #236]	; (7998 <_spi_m_dma_transfer+0x138>)
    78ac:	4b3b      	ldr	r3, [pc, #236]	; (799c <_spi_m_dma_transfer+0x13c>)
    78ae:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    78b0:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    78b2:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    78b4:	f013 0f04 	tst.w	r3, #4
    78b8:	d107      	bne.n	78ca <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    78ba:	6853      	ldr	r3, [r2, #4]
    78bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    78c0:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    78c2:	69d3      	ldr	r3, [r2, #28]
    78c4:	f013 0f17 	tst.w	r3, #23
    78c8:	d1fb      	bne.n	78c2 <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    78ca:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    78cc:	3128      	adds	r1, #40	; 0x28
    78ce:	4630      	mov	r0, r6
    78d0:	4b33      	ldr	r3, [pc, #204]	; (79a0 <_spi_m_dma_transfer+0x140>)
    78d2:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    78d4:	4639      	mov	r1, r7
    78d6:	4630      	mov	r0, r6
    78d8:	4b32      	ldr	r3, [pc, #200]	; (79a4 <_spi_m_dma_transfer+0x144>)
    78da:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    78dc:	4641      	mov	r1, r8
    78de:	4630      	mov	r0, r6
    78e0:	4b31      	ldr	r3, [pc, #196]	; (79a8 <_spi_m_dma_transfer+0x148>)
    78e2:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    78e4:	2100      	movs	r1, #0
    78e6:	4630      	mov	r0, r6
    78e8:	4b30      	ldr	r3, [pc, #192]	; (79ac <_spi_m_dma_transfer+0x14c>)
    78ea:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    78ec:	f1b9 0f00 	cmp.w	r9, #0
    78f0:	d039      	beq.n	7966 <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    78f2:	4649      	mov	r1, r9
    78f4:	4620      	mov	r0, r4
    78f6:	4b2a      	ldr	r3, [pc, #168]	; (79a0 <_spi_m_dma_transfer+0x140>)
    78f8:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    78fa:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    78fc:	3128      	adds	r1, #40	; 0x28
    78fe:	4620      	mov	r0, r4
    7900:	4b28      	ldr	r3, [pc, #160]	; (79a4 <_spi_m_dma_transfer+0x144>)
    7902:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    7904:	2101      	movs	r1, #1
    7906:	4620      	mov	r0, r4
    7908:	4b29      	ldr	r3, [pc, #164]	; (79b0 <_spi_m_dma_transfer+0x150>)
    790a:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    790c:	4641      	mov	r1, r8
    790e:	4620      	mov	r0, r4
    7910:	4b25      	ldr	r3, [pc, #148]	; (79a8 <_spi_m_dma_transfer+0x148>)
    7912:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    7914:	2100      	movs	r1, #0
    7916:	4620      	mov	r0, r4
    7918:	4b24      	ldr	r3, [pc, #144]	; (79ac <_spi_m_dma_transfer+0x14c>)
    791a:	4798      	blx	r3

	return ERR_NONE;
}
    791c:	2000      	movs	r0, #0
    791e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    7922:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    7924:	4b23      	ldr	r3, [pc, #140]	; (79b4 <_spi_m_dma_transfer+0x154>)
    7926:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    792a:	4492      	add	sl, r2
    792c:	e7ab      	b.n	7886 <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    792e:	2000      	movs	r0, #0
    7930:	e7b9      	b.n	78a6 <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    7932:	b1b5      	cbz	r5, 7962 <_spi_m_dma_transfer+0x102>
    7934:	f11b 0000 	adds.w	r0, fp, #0
    7938:	bf18      	it	ne
    793a:	2001      	movne	r0, #1
    793c:	f640 521a 	movw	r2, #3354	; 0xd1a
    7940:	4915      	ldr	r1, [pc, #84]	; (7998 <_spi_m_dma_transfer+0x138>)
    7942:	4b16      	ldr	r3, [pc, #88]	; (799c <_spi_m_dma_transfer+0x13c>)
    7944:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    7946:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    7948:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    794a:	f013 0f04 	tst.w	r3, #4
    794e:	d1cd      	bne.n	78ec <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    7950:	6853      	ldr	r3, [r2, #4]
    7952:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    7956:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    7958:	69d3      	ldr	r3, [r2, #28]
    795a:	f013 0f17 	tst.w	r3, #23
    795e:	d1fb      	bne.n	7958 <_spi_m_dma_transfer+0xf8>
    7960:	e7c4      	b.n	78ec <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    7962:	2000      	movs	r0, #0
    7964:	e7ea      	b.n	793c <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    7966:	f10a 010e 	add.w	r1, sl, #14
    796a:	4620      	mov	r0, r4
    796c:	4b0c      	ldr	r3, [pc, #48]	; (79a0 <_spi_m_dma_transfer+0x140>)
    796e:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    7970:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    7972:	3128      	adds	r1, #40	; 0x28
    7974:	4620      	mov	r0, r4
    7976:	4b0b      	ldr	r3, [pc, #44]	; (79a4 <_spi_m_dma_transfer+0x144>)
    7978:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    797a:	2100      	movs	r1, #0
    797c:	4620      	mov	r0, r4
    797e:	4b0c      	ldr	r3, [pc, #48]	; (79b0 <_spi_m_dma_transfer+0x150>)
    7980:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    7982:	4641      	mov	r1, r8
    7984:	4620      	mov	r0, r4
    7986:	4b08      	ldr	r3, [pc, #32]	; (79a8 <_spi_m_dma_transfer+0x148>)
    7988:	4798      	blx	r3
    798a:	e7c3      	b.n	7914 <_spi_m_dma_transfer+0xb4>
    798c:	00006621 	.word	0x00006621
    7990:	00006841 	.word	0x00006841
    7994:	0000682d 	.word	0x0000682d
    7998:	0000d0e8 	.word	0x0000d0e8
    799c:	0000578d 	.word	0x0000578d
    79a0:	00005f65 	.word	0x00005f65
    79a4:	00005f55 	.word	0x00005f55
    79a8:	00005f91 	.word	0x00005f91
    79ac:	00005fe9 	.word	0x00005fe9
    79b0:	00005f75 	.word	0x00005f75
    79b4:	0000d0c4 	.word	0x0000d0c4

000079b8 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    79b8:	4b03      	ldr	r3, [pc, #12]	; (79c8 <_delay_init+0x10>)
    79ba:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    79be:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    79c0:	2205      	movs	r2, #5
    79c2:	601a      	str	r2, [r3, #0]
    79c4:	4770      	bx	lr
    79c6:	bf00      	nop
    79c8:	e000e010 	.word	0xe000e010

000079cc <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    79cc:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    79ce:	b303      	cbz	r3, 7a12 <_delay_cycles+0x46>
{
    79d0:	b430      	push	{r4, r5}
    79d2:	1e5d      	subs	r5, r3, #1
    79d4:	b2ed      	uxtb	r5, r5
	while (n--) {
    79d6:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    79d8:	4a12      	ldr	r2, [pc, #72]	; (7a24 <_delay_cycles+0x58>)
    79da:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    79de:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    79e0:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    79e2:	6813      	ldr	r3, [r2, #0]
    79e4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    79e8:	d0fb      	beq.n	79e2 <_delay_cycles+0x16>
	while (n--) {
    79ea:	3801      	subs	r0, #1
    79ec:	b2c0      	uxtb	r0, r0
    79ee:	28ff      	cmp	r0, #255	; 0xff
    79f0:	d1f5      	bne.n	79de <_delay_cycles+0x12>
    79f2:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    79f6:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    79fa:	3101      	adds	r1, #1
    79fc:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    79fe:	4b09      	ldr	r3, [pc, #36]	; (7a24 <_delay_cycles+0x58>)
    7a00:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    7a02:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7a04:	461a      	mov	r2, r3
    7a06:	6813      	ldr	r3, [r2, #0]
    7a08:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7a0c:	d0fb      	beq.n	7a06 <_delay_cycles+0x3a>
		;
}
    7a0e:	bc30      	pop	{r4, r5}
    7a10:	4770      	bx	lr
	SysTick->LOAD = buf;
    7a12:	4b04      	ldr	r3, [pc, #16]	; (7a24 <_delay_cycles+0x58>)
    7a14:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    7a16:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    7a18:	461a      	mov	r2, r3
    7a1a:	6813      	ldr	r3, [r2, #0]
    7a1c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    7a20:	d0fb      	beq.n	7a1a <_delay_cycles+0x4e>
    7a22:	4770      	bx	lr
    7a24:	e000e010 	.word	0xe000e010

00007a28 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    7a28:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    7a2a:	6813      	ldr	r3, [r2, #0]
    7a2c:	f043 0302 	orr.w	r3, r3, #2
    7a30:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7a32:	6913      	ldr	r3, [r2, #16]
    7a34:	f013 0f03 	tst.w	r3, #3
    7a38:	d1fb      	bne.n	7a32 <_tc_timer_start+0xa>
}
    7a3a:	4770      	bx	lr

00007a3c <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    7a3c:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7a3e:	6813      	ldr	r3, [r2, #0]
    7a40:	f023 0302 	bic.w	r3, r3, #2
    7a44:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7a46:	6913      	ldr	r3, [r2, #16]
    7a48:	f013 0f03 	tst.w	r3, #3
    7a4c:	d1fb      	bne.n	7a46 <_tc_timer_stop+0xa>
}
    7a4e:	4770      	bx	lr

00007a50 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    7a50:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7a52:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7a54:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7a58:	2a02      	cmp	r2, #2
    7a5a:	d00a      	beq.n	7a72 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7a5c:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7a5e:	f012 0f0c 	tst.w	r2, #12
    7a62:	d10c      	bne.n	7a7e <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    7a64:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7a66:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7a68:	691a      	ldr	r2, [r3, #16]
    7a6a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7a6e:	d1fb      	bne.n	7a68 <_tc_timer_set_period+0x18>
    7a70:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7a72:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7a74:	691a      	ldr	r2, [r3, #16]
    7a76:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7a7a:	d1fb      	bne.n	7a74 <_tc_timer_set_period+0x24>
    7a7c:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7a7e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7a80:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7a84:	2a01      	cmp	r2, #1
    7a86:	d000      	beq.n	7a8a <_tc_timer_set_period+0x3a>
    7a88:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    7a8a:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    7a8c:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7a8e:	691a      	ldr	r2, [r3, #16]
    7a90:	f012 0f20 	tst.w	r2, #32
    7a94:	d1fb      	bne.n	7a8e <_tc_timer_set_period+0x3e>
    7a96:	e7f7      	b.n	7a88 <_tc_timer_set_period+0x38>

00007a98 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    7a98:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7a9a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7a9c:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7aa0:	2a02      	cmp	r2, #2
    7aa2:	d00a      	beq.n	7aba <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7aa4:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7aa6:	f012 0f0c 	tst.w	r2, #12
    7aaa:	d10c      	bne.n	7ac6 <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7aac:	691a      	ldr	r2, [r3, #16]
    7aae:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7ab2:	d1fb      	bne.n	7aac <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    7ab4:	8b98      	ldrh	r0, [r3, #28]
    7ab6:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    7ab8:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7aba:	691a      	ldr	r2, [r3, #16]
    7abc:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    7ac0:	d1fb      	bne.n	7aba <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    7ac2:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    7ac4:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7ac6:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    7ac8:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    7acc:	2a01      	cmp	r2, #1
    7ace:	d001      	beq.n	7ad4 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    7ad0:	2000      	movs	r0, #0
}
    7ad2:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7ad4:	691a      	ldr	r2, [r3, #16]
    7ad6:	f012 0f20 	tst.w	r2, #32
    7ada:	d1fb      	bne.n	7ad4 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    7adc:	7ed8      	ldrb	r0, [r3, #27]
    7ade:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    7ae0:	4770      	bx	lr

00007ae2 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    7ae2:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7ae4:	6913      	ldr	r3, [r2, #16]
    7ae6:	f013 0f03 	tst.w	r3, #3
    7aea:	d1fb      	bne.n	7ae4 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7aec:	6810      	ldr	r0, [r2, #0]
}
    7aee:	f3c0 0040 	ubfx	r0, r0, #1, #1
    7af2:	4770      	bx	lr

00007af4 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    7af4:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    7af6:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    7af8:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    7afa:	f012 0f01 	tst.w	r2, #1
    7afe:	d100      	bne.n	7b02 <tc_interrupt_handler+0xe>
    7b00:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    7b02:	2201      	movs	r2, #1
    7b04:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    7b06:	6803      	ldr	r3, [r0, #0]
    7b08:	4798      	blx	r3
	}
}
    7b0a:	e7f9      	b.n	7b00 <tc_interrupt_handler+0xc>

00007b0c <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    7b0c:	b570      	push	{r4, r5, r6, lr}
    7b0e:	b088      	sub	sp, #32
    7b10:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    7b12:	466c      	mov	r4, sp
    7b14:	4d19      	ldr	r5, [pc, #100]	; (7b7c <get_tc_index+0x70>)
    7b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    7b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    7b1a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    7b1e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    7b22:	9b00      	ldr	r3, [sp, #0]
    7b24:	42b3      	cmp	r3, r6
    7b26:	d00c      	beq.n	7b42 <get_tc_index+0x36>
    7b28:	4630      	mov	r0, r6
    7b2a:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7b2c:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    7b2e:	f852 1b04 	ldr.w	r1, [r2], #4
    7b32:	4281      	cmp	r1, r0
    7b34:	d006      	beq.n	7b44 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7b36:	3301      	adds	r3, #1
    7b38:	2b08      	cmp	r3, #8
    7b3a:	d1f8      	bne.n	7b2e <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7b3c:	2000      	movs	r0, #0
			return i;
    7b3e:	b240      	sxtb	r0, r0
    7b40:	e013      	b.n	7b6a <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    7b42:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    7b44:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    7b48:	d015      	beq.n	7b76 <get_tc_index+0x6a>
    7b4a:	2b01      	cmp	r3, #1
    7b4c:	d00f      	beq.n	7b6e <get_tc_index+0x62>
    7b4e:	2b02      	cmp	r3, #2
    7b50:	d00f      	beq.n	7b72 <get_tc_index+0x66>
    7b52:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7b54:	bf08      	it	eq
    7b56:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    7b58:	d0f1      	beq.n	7b3e <get_tc_index+0x32>
	ASSERT(false);
    7b5a:	f240 1267 	movw	r2, #359	; 0x167
    7b5e:	4908      	ldr	r1, [pc, #32]	; (7b80 <get_tc_index+0x74>)
    7b60:	2000      	movs	r0, #0
    7b62:	4b08      	ldr	r3, [pc, #32]	; (7b84 <get_tc_index+0x78>)
    7b64:	4798      	blx	r3
	return -1;
    7b66:	f04f 30ff 	mov.w	r0, #4294967295
}
    7b6a:	b008      	add	sp, #32
    7b6c:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    7b6e:	2001      	movs	r0, #1
    7b70:	e7e5      	b.n	7b3e <get_tc_index+0x32>
    7b72:	2002      	movs	r0, #2
    7b74:	e7e3      	b.n	7b3e <get_tc_index+0x32>
    7b76:	2000      	movs	r0, #0
    7b78:	e7e1      	b.n	7b3e <get_tc_index+0x32>
    7b7a:	bf00      	nop
    7b7c:	0000d104 	.word	0x0000d104
    7b80:	0000d174 	.word	0x0000d174
    7b84:	0000578d 	.word	0x0000578d

00007b88 <_tc_timer_init>:
{
    7b88:	b570      	push	{r4, r5, r6, lr}
    7b8a:	4606      	mov	r6, r0
    7b8c:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    7b8e:	4608      	mov	r0, r1
    7b90:	4b71      	ldr	r3, [pc, #452]	; (7d58 <_tc_timer_init+0x1d0>)
    7b92:	4798      	blx	r3
    7b94:	4605      	mov	r5, r0
	device->hw = hw;
    7b96:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    7b98:	22a0      	movs	r2, #160	; 0xa0
    7b9a:	4970      	ldr	r1, [pc, #448]	; (7d5c <_tc_timer_init+0x1d4>)
    7b9c:	2001      	movs	r0, #1
    7b9e:	4b70      	ldr	r3, [pc, #448]	; (7d60 <_tc_timer_init+0x1d8>)
    7ba0:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    7ba2:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    7ba4:	f013 0f01 	tst.w	r3, #1
    7ba8:	d119      	bne.n	7bde <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7baa:	6923      	ldr	r3, [r4, #16]
    7bac:	f013 0f03 	tst.w	r3, #3
    7bb0:	d1fb      	bne.n	7baa <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    7bb2:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    7bb4:	f013 0f02 	tst.w	r3, #2
    7bb8:	d00b      	beq.n	7bd2 <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7bba:	6823      	ldr	r3, [r4, #0]
    7bbc:	f023 0302 	bic.w	r3, r3, #2
    7bc0:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bc2:	6923      	ldr	r3, [r4, #16]
    7bc4:	f013 0f03 	tst.w	r3, #3
    7bc8:	d1fb      	bne.n	7bc2 <_tc_timer_init+0x3a>
    7bca:	6923      	ldr	r3, [r4, #16]
    7bcc:	f013 0f02 	tst.w	r3, #2
    7bd0:	d1fb      	bne.n	7bca <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    7bd2:	2301      	movs	r3, #1
    7bd4:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bd6:	6923      	ldr	r3, [r4, #16]
    7bd8:	f013 0f03 	tst.w	r3, #3
    7bdc:	d1fb      	bne.n	7bd6 <_tc_timer_init+0x4e>
    7bde:	6923      	ldr	r3, [r4, #16]
    7be0:	f013 0f01 	tst.w	r3, #1
    7be4:	d1fb      	bne.n	7bde <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    7be6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7bea:	4a5e      	ldr	r2, [pc, #376]	; (7d64 <_tc_timer_init+0x1dc>)
    7bec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7bf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    7bf2:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7bf4:	6923      	ldr	r3, [r4, #16]
    7bf6:	f013 0f03 	tst.w	r3, #3
    7bfa:	d1fb      	bne.n	7bf4 <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    7bfc:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7c00:	4958      	ldr	r1, [pc, #352]	; (7d64 <_tc_timer_init+0x1dc>)
    7c02:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    7c06:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    7c0a:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    7c0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    7c0e:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    7c10:	2301      	movs	r3, #1
    7c12:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    7c14:	f002 020c 	and.w	r2, r2, #12
    7c18:	2a08      	cmp	r2, #8
    7c1a:	d056      	beq.n	7cca <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    7c1c:	2a00      	cmp	r2, #0
    7c1e:	d16b      	bne.n	7cf8 <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    7c20:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7c24:	4a4f      	ldr	r2, [pc, #316]	; (7d64 <_tc_timer_init+0x1dc>)
    7c26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7c2a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7c2c:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c2e:	6923      	ldr	r3, [r4, #16]
    7c30:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7c34:	d1fb      	bne.n	7c2e <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    7c36:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7c3a:	4a4a      	ldr	r2, [pc, #296]	; (7d64 <_tc_timer_init+0x1dc>)
    7c3c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7c40:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    7c42:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7c44:	6923      	ldr	r3, [r4, #16]
    7c46:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7c4a:	d1fb      	bne.n	7c44 <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    7c4c:	2301      	movs	r3, #1
    7c4e:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    7c50:	4b45      	ldr	r3, [pc, #276]	; (7d68 <_tc_timer_init+0x1e0>)
    7c52:	429c      	cmp	r4, r3
    7c54:	d077      	beq.n	7d46 <_tc_timer_init+0x1be>
	if (hw == TC1) {
    7c56:	4b45      	ldr	r3, [pc, #276]	; (7d6c <_tc_timer_init+0x1e4>)
    7c58:	429c      	cmp	r4, r3
    7c5a:	d077      	beq.n	7d4c <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    7c5c:	4b44      	ldr	r3, [pc, #272]	; (7d70 <_tc_timer_init+0x1e8>)
    7c5e:	429c      	cmp	r4, r3
    7c60:	d077      	beq.n	7d52 <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    7c62:	4b44      	ldr	r3, [pc, #272]	; (7d74 <_tc_timer_init+0x1ec>)
    7c64:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    7c66:	bf04      	itt	eq
    7c68:	4b43      	ldreq	r3, [pc, #268]	; (7d78 <_tc_timer_init+0x1f0>)
    7c6a:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    7c6c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7c70:	4a3c      	ldr	r2, [pc, #240]	; (7d64 <_tc_timer_init+0x1dc>)
    7c72:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7c76:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7c7a:	2b00      	cmp	r3, #0
    7c7c:	db23      	blt.n	7cc6 <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7c7e:	095a      	lsrs	r2, r3, #5
    7c80:	f003 031f 	and.w	r3, r3, #31
    7c84:	2101      	movs	r1, #1
    7c86:	fa01 f303 	lsl.w	r3, r1, r3
    7c8a:	3220      	adds	r2, #32
    7c8c:	493b      	ldr	r1, [pc, #236]	; (7d7c <_tc_timer_init+0x1f4>)
    7c8e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    7c92:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7c96:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    7c9a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    7c9e:	4b31      	ldr	r3, [pc, #196]	; (7d64 <_tc_timer_init+0x1dc>)
    7ca0:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    7ca4:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7ca8:	2b00      	cmp	r3, #0
    7caa:	db0c      	blt.n	7cc6 <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7cac:	0959      	lsrs	r1, r3, #5
    7cae:	f003 031f 	and.w	r3, r3, #31
    7cb2:	2201      	movs	r2, #1
    7cb4:	fa02 f303 	lsl.w	r3, r2, r3
    7cb8:	4a30      	ldr	r2, [pc, #192]	; (7d7c <_tc_timer_init+0x1f4>)
    7cba:	f101 0060 	add.w	r0, r1, #96	; 0x60
    7cbe:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7cc2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    7cc6:	2000      	movs	r0, #0
    7cc8:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    7cca:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7cce:	4a25      	ldr	r2, [pc, #148]	; (7d64 <_tc_timer_init+0x1dc>)
    7cd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7cd6:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7cd8:	6923      	ldr	r3, [r4, #16]
    7cda:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7cde:	d1fb      	bne.n	7cd8 <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    7ce0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7ce4:	4a1f      	ldr	r2, [pc, #124]	; (7d64 <_tc_timer_init+0x1dc>)
    7ce6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    7cec:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7cee:	6923      	ldr	r3, [r4, #16]
    7cf0:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7cf4:	d1fb      	bne.n	7cee <_tc_timer_init+0x166>
    7cf6:	e7a9      	b.n	7c4c <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    7cf8:	2a04      	cmp	r2, #4
    7cfa:	d1a7      	bne.n	7c4c <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    7cfc:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7d00:	4a18      	ldr	r2, [pc, #96]	; (7d64 <_tc_timer_init+0x1dc>)
    7d02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7d06:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    7d0a:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d0c:	6923      	ldr	r3, [r4, #16]
    7d0e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7d12:	d1fb      	bne.n	7d0c <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    7d14:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7d18:	4a12      	ldr	r2, [pc, #72]	; (7d64 <_tc_timer_init+0x1dc>)
    7d1a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7d1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    7d22:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d24:	6923      	ldr	r3, [r4, #16]
    7d26:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    7d2a:	d1fb      	bne.n	7d24 <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    7d2c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    7d30:	4a0c      	ldr	r2, [pc, #48]	; (7d64 <_tc_timer_init+0x1dc>)
    7d32:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    7d36:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    7d3a:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7d3c:	6923      	ldr	r3, [r4, #16]
    7d3e:	f013 0f20 	tst.w	r3, #32
    7d42:	d1fb      	bne.n	7d3c <_tc_timer_init+0x1b4>
    7d44:	e782      	b.n	7c4c <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    7d46:	4b0c      	ldr	r3, [pc, #48]	; (7d78 <_tc_timer_init+0x1f0>)
    7d48:	601e      	str	r6, [r3, #0]
    7d4a:	e78a      	b.n	7c62 <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    7d4c:	4b0a      	ldr	r3, [pc, #40]	; (7d78 <_tc_timer_init+0x1f0>)
    7d4e:	605e      	str	r6, [r3, #4]
    7d50:	e78c      	b.n	7c6c <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    7d52:	4b09      	ldr	r3, [pc, #36]	; (7d78 <_tc_timer_init+0x1f0>)
    7d54:	609e      	str	r6, [r3, #8]
    7d56:	e789      	b.n	7c6c <_tc_timer_init+0xe4>
    7d58:	00007b0d 	.word	0x00007b0d
    7d5c:	0000d174 	.word	0x0000d174
    7d60:	0000578d 	.word	0x0000578d
    7d64:	0000d104 	.word	0x0000d104
    7d68:	40003800 	.word	0x40003800
    7d6c:	40003c00 	.word	0x40003c00
    7d70:	4101a000 	.word	0x4101a000
    7d74:	4101c000 	.word	0x4101c000
    7d78:	20000998 	.word	0x20000998
    7d7c:	e000e100 	.word	0xe000e100

00007d80 <_tc_timer_deinit>:
{
    7d80:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    7d82:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    7d84:	4620      	mov	r0, r4
    7d86:	4b18      	ldr	r3, [pc, #96]	; (7de8 <_tc_timer_deinit+0x68>)
    7d88:	4798      	blx	r3
    7d8a:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    7d8c:	22cd      	movs	r2, #205	; 0xcd
    7d8e:	4917      	ldr	r1, [pc, #92]	; (7dec <_tc_timer_deinit+0x6c>)
    7d90:	2001      	movs	r0, #1
    7d92:	4b17      	ldr	r3, [pc, #92]	; (7df0 <_tc_timer_deinit+0x70>)
    7d94:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    7d96:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    7d9a:	4b16      	ldr	r3, [pc, #88]	; (7df4 <_tc_timer_deinit+0x74>)
    7d9c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    7da0:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    7da4:	2b00      	cmp	r3, #0
    7da6:	db0d      	blt.n	7dc4 <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7da8:	095a      	lsrs	r2, r3, #5
    7daa:	f003 031f 	and.w	r3, r3, #31
    7dae:	2101      	movs	r1, #1
    7db0:	fa01 f303 	lsl.w	r3, r1, r3
    7db4:	3220      	adds	r2, #32
    7db6:	4910      	ldr	r1, [pc, #64]	; (7df8 <_tc_timer_deinit+0x78>)
    7db8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    7dbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7dc0:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    7dc4:	6823      	ldr	r3, [r4, #0]
    7dc6:	f023 0302 	bic.w	r3, r3, #2
    7dca:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7dcc:	6923      	ldr	r3, [r4, #16]
    7dce:	f013 0f03 	tst.w	r3, #3
    7dd2:	d1fb      	bne.n	7dcc <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    7dd4:	6823      	ldr	r3, [r4, #0]
    7dd6:	f043 0301 	orr.w	r3, r3, #1
    7dda:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    7ddc:	6923      	ldr	r3, [r4, #16]
    7dde:	f013 0f01 	tst.w	r3, #1
    7de2:	d1fb      	bne.n	7ddc <_tc_timer_deinit+0x5c>
}
    7de4:	bd38      	pop	{r3, r4, r5, pc}
    7de6:	bf00      	nop
    7de8:	00007b0d 	.word	0x00007b0d
    7dec:	0000d174 	.word	0x0000d174
    7df0:	0000578d 	.word	0x0000578d
    7df4:	0000d104 	.word	0x0000d104
    7df8:	e000e100 	.word	0xe000e100

00007dfc <_tc_timer_set_irq>:
{
    7dfc:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    7dfe:	68c0      	ldr	r0, [r0, #12]
    7e00:	4b09      	ldr	r3, [pc, #36]	; (7e28 <_tc_timer_set_irq+0x2c>)
    7e02:	4798      	blx	r3
    7e04:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    7e06:	f44f 7291 	mov.w	r2, #290	; 0x122
    7e0a:	4908      	ldr	r1, [pc, #32]	; (7e2c <_tc_timer_set_irq+0x30>)
    7e0c:	2001      	movs	r0, #1
    7e0e:	4b08      	ldr	r3, [pc, #32]	; (7e30 <_tc_timer_set_irq+0x34>)
    7e10:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    7e12:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    7e16:	4b07      	ldr	r3, [pc, #28]	; (7e34 <_tc_timer_set_irq+0x38>)
    7e18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    7e1c:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    7e20:	4b05      	ldr	r3, [pc, #20]	; (7e38 <_tc_timer_set_irq+0x3c>)
    7e22:	4798      	blx	r3
    7e24:	bd10      	pop	{r4, pc}
    7e26:	bf00      	nop
    7e28:	00007b0d 	.word	0x00007b0d
    7e2c:	0000d174 	.word	0x0000d174
    7e30:	0000578d 	.word	0x0000578d
    7e34:	0000d104 	.word	0x0000d104
    7e38:	00005d21 	.word	0x00005d21

00007e3c <_tc_get_timer>:
}
    7e3c:	4800      	ldr	r0, [pc, #0]	; (7e40 <_tc_get_timer+0x4>)
    7e3e:	4770      	bx	lr
    7e40:	20000378 	.word	0x20000378

00007e44 <TC0_Handler>:
{
    7e44:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    7e46:	4b02      	ldr	r3, [pc, #8]	; (7e50 <TC0_Handler+0xc>)
    7e48:	6818      	ldr	r0, [r3, #0]
    7e4a:	4b02      	ldr	r3, [pc, #8]	; (7e54 <TC0_Handler+0x10>)
    7e4c:	4798      	blx	r3
    7e4e:	bd08      	pop	{r3, pc}
    7e50:	20000998 	.word	0x20000998
    7e54:	00007af5 	.word	0x00007af5

00007e58 <TC1_Handler>:
{
    7e58:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    7e5a:	4b02      	ldr	r3, [pc, #8]	; (7e64 <TC1_Handler+0xc>)
    7e5c:	6858      	ldr	r0, [r3, #4]
    7e5e:	4b02      	ldr	r3, [pc, #8]	; (7e68 <TC1_Handler+0x10>)
    7e60:	4798      	blx	r3
    7e62:	bd08      	pop	{r3, pc}
    7e64:	20000998 	.word	0x20000998
    7e68:	00007af5 	.word	0x00007af5

00007e6c <TC2_Handler>:
{
    7e6c:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    7e6e:	4b02      	ldr	r3, [pc, #8]	; (7e78 <TC2_Handler+0xc>)
    7e70:	6898      	ldr	r0, [r3, #8]
    7e72:	4b02      	ldr	r3, [pc, #8]	; (7e7c <TC2_Handler+0x10>)
    7e74:	4798      	blx	r3
    7e76:	bd08      	pop	{r3, pc}
    7e78:	20000998 	.word	0x20000998
    7e7c:	00007af5 	.word	0x00007af5

00007e80 <TC3_Handler>:
{
    7e80:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    7e82:	4b02      	ldr	r3, [pc, #8]	; (7e8c <TC3_Handler+0xc>)
    7e84:	68d8      	ldr	r0, [r3, #12]
    7e86:	4b02      	ldr	r3, [pc, #8]	; (7e90 <TC3_Handler+0x10>)
    7e88:	4798      	blx	r3
    7e8a:	bd08      	pop	{r3, pc}
    7e8c:	20000998 	.word	0x20000998
    7e90:	00007af5 	.word	0x00007af5

00007e94 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    7e94:	2000      	movs	r0, #0
    7e96:	4770      	bx	lr

00007e98 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    7e98:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    7e9a:	7c83      	ldrb	r3, [r0, #18]
    7e9c:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    7ea0:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    7ea2:	f002 0107 	and.w	r1, r2, #7
    7ea6:	2901      	cmp	r1, #1
    7ea8:	d00b      	beq.n	7ec2 <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7eaa:	015a      	lsls	r2, r3, #5
    7eac:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7eb0:	2110      	movs	r1, #16
    7eb2:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    7eb6:	015b      	lsls	r3, r3, #5
    7eb8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7ebc:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    7ec0:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    7ec2:	f012 0f40 	tst.w	r2, #64	; 0x40
    7ec6:	d00c      	beq.n	7ee2 <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    7ec8:	7cc2      	ldrb	r2, [r0, #19]
    7eca:	f36f 1286 	bfc	r2, #6, #1
    7ece:	74c2      	strb	r2, [r0, #19]
    7ed0:	015a      	lsls	r2, r3, #5
    7ed2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    7ed6:	2180      	movs	r1, #128	; 0x80
    7ed8:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    7edc:	2140      	movs	r1, #64	; 0x40
    7ede:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    7ee2:	7cc2      	ldrb	r2, [r0, #19]
    7ee4:	f36f 02c3 	bfc	r2, #3, #1
    7ee8:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    7eea:	490a      	ldr	r1, [pc, #40]	; (7f14 <_usb_d_dev_handle_setup+0x7c>)
    7eec:	015a      	lsls	r2, r3, #5
    7eee:	188c      	adds	r4, r1, r2
    7ef0:	2500      	movs	r5, #0
    7ef2:	72a5      	strb	r5, [r4, #10]
    7ef4:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7ef6:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    7efa:	246f      	movs	r4, #111	; 0x6f
    7efc:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7f00:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    7f04:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    7f08:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    7f0c:	7c80      	ldrb	r0, [r0, #18]
    7f0e:	4798      	blx	r3
    7f10:	bd38      	pop	{r3, r4, r5, pc}
    7f12:	bf00      	nop
    7f14:	200009a8 	.word	0x200009a8

00007f18 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    7f18:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    7f1a:	2320      	movs	r3, #32
    7f1c:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    7f20:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    7f22:	7c83      	ldrb	r3, [r0, #18]
    7f24:	f003 030f 	and.w	r3, r3, #15
    7f28:	015b      	lsls	r3, r3, #5
    7f2a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7f2e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    7f32:	4b04      	ldr	r3, [pc, #16]	; (7f44 <_usb_d_dev_handle_stall+0x2c>)
    7f34:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    7f38:	6882      	ldr	r2, [r0, #8]
    7f3a:	2101      	movs	r1, #1
    7f3c:	7c80      	ldrb	r0, [r0, #18]
    7f3e:	4798      	blx	r3
    7f40:	bd08      	pop	{r3, pc}
    7f42:	bf00      	nop
    7f44:	200009a8 	.word	0x200009a8

00007f48 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    7f48:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    7f4a:	7c84      	ldrb	r4, [r0, #18]
    7f4c:	2cff      	cmp	r4, #255	; 0xff
    7f4e:	d003      	beq.n	7f58 <_usb_d_dev_trans_done+0x10>
    7f50:	7cc3      	ldrb	r3, [r0, #19]
    7f52:	f013 0f40 	tst.w	r3, #64	; 0x40
    7f56:	d100      	bne.n	7f5a <_usb_d_dev_trans_done+0x12>
    7f58:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    7f5a:	7cc2      	ldrb	r2, [r0, #19]
    7f5c:	f36f 1286 	bfc	r2, #6, #1
    7f60:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    7f62:	4a03      	ldr	r2, [pc, #12]	; (7f70 <_usb_d_dev_trans_done+0x28>)
    7f64:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    7f68:	6882      	ldr	r2, [r0, #8]
    7f6a:	4620      	mov	r0, r4
    7f6c:	47a8      	blx	r5
    7f6e:	e7f3      	b.n	7f58 <_usb_d_dev_trans_done+0x10>
    7f70:	200009a8 	.word	0x200009a8

00007f74 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    7f74:	b530      	push	{r4, r5, lr}
    7f76:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    7f78:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    7f7a:	2425      	movs	r4, #37	; 0x25
    7f7c:	f88d 4004 	strb.w	r4, [sp, #4]
    7f80:	244a      	movs	r4, #74	; 0x4a
    7f82:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    7f86:	2bff      	cmp	r3, #255	; 0xff
    7f88:	d01e      	beq.n	7fc8 <_usb_d_dev_trans_stop+0x54>
    7f8a:	7cc4      	ldrb	r4, [r0, #19]
    7f8c:	f014 0f40 	tst.w	r4, #64	; 0x40
    7f90:	d01a      	beq.n	7fc8 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    7f92:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    7f96:	b1c9      	cbz	r1, 7fcc <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    7f98:	0163      	lsls	r3, r4, #5
    7f9a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7f9e:	2580      	movs	r5, #128	; 0x80
    7fa0:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    7fa4:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    7fa6:	a902      	add	r1, sp, #8
    7fa8:	440b      	add	r3, r1
    7faa:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    7fae:	0163      	lsls	r3, r4, #5
    7fb0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7fb4:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    7fb8:	0163      	lsls	r3, r4, #5
    7fba:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7fbe:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    7fc2:	4611      	mov	r1, r2
    7fc4:	4b05      	ldr	r3, [pc, #20]	; (7fdc <_usb_d_dev_trans_stop+0x68>)
    7fc6:	4798      	blx	r3
}
    7fc8:	b003      	add	sp, #12
    7fca:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    7fcc:	0163      	lsls	r3, r4, #5
    7fce:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    7fd2:	2540      	movs	r5, #64	; 0x40
    7fd4:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    7fd8:	e7e4      	b.n	7fa4 <_usb_d_dev_trans_stop+0x30>
    7fda:	bf00      	nop
    7fdc:	00007f49 	.word	0x00007f49

00007fe0 <_usb_d_dev_handle_trfail>:
{
    7fe0:	b530      	push	{r4, r5, lr}
    7fe2:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    7fe4:	7c83      	ldrb	r3, [r0, #18]
    7fe6:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    7fea:	2204      	movs	r2, #4
    7fec:	f88d 2004 	strb.w	r2, [sp, #4]
    7ff0:	2208      	movs	r2, #8
    7ff2:	f88d 2005 	strb.w	r2, [sp, #5]
    7ff6:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    7ff8:	460c      	mov	r4, r1
    7ffa:	b391      	cbz	r1, 8062 <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    7ffc:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    8000:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    8004:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    8008:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    800c:	4a32      	ldr	r2, [pc, #200]	; (80d8 <_usb_d_dev_handle_trfail+0xf8>)
    800e:	440a      	add	r2, r1
    8010:	7a91      	ldrb	r1, [r2, #10]
    8012:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    8014:	2d02      	cmp	r5, #2
    8016:	d02c      	beq.n	8072 <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    8018:	f011 0f02 	tst.w	r1, #2
    801c:	d045      	beq.n	80aa <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    801e:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    8020:	7a91      	ldrb	r1, [r2, #10]
    8022:	f36f 0141 	bfc	r1, #1, #1
    8026:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8028:	aa02      	add	r2, sp, #8
    802a:	4422      	add	r2, r4
    802c:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8030:	015a      	lsls	r2, r3, #5
    8032:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8036:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    803a:	015b      	lsls	r3, r3, #5
    803c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8040:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    8044:	f005 0307 	and.w	r3, r5, #7
    8048:	2b01      	cmp	r3, #1
    804a:	d143      	bne.n	80d4 <_usb_d_dev_handle_trfail+0xf4>
    804c:	7cc3      	ldrb	r3, [r0, #19]
    804e:	f013 0f40 	tst.w	r3, #64	; 0x40
    8052:	d03f      	beq.n	80d4 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    8054:	09d9      	lsrs	r1, r3, #7
    8056:	428c      	cmp	r4, r1
    8058:	d03c      	beq.n	80d4 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    805a:	2200      	movs	r2, #0
    805c:	4b1f      	ldr	r3, [pc, #124]	; (80dc <_usb_d_dev_handle_trfail+0xfc>)
    805e:	4798      	blx	r3
    8060:	e038      	b.n	80d4 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8062:	0159      	lsls	r1, r3, #5
    8064:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8068:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    806c:	f005 0507 	and.w	r5, r5, #7
    8070:	e7ca      	b.n	8008 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    8072:	f011 0f01 	tst.w	r1, #1
    8076:	d0cf      	beq.n	8018 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    8078:	7a91      	ldrb	r1, [r2, #10]
    807a:	f36f 0100 	bfc	r1, #0, #1
    807e:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    8080:	aa02      	add	r2, sp, #8
    8082:	4422      	add	r2, r4
    8084:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8088:	015a      	lsls	r2, r3, #5
    808a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    808e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8092:	015b      	lsls	r3, r3, #5
    8094:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8098:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    809c:	2204      	movs	r2, #4
    809e:	1c21      	adds	r1, r4, #0
    80a0:	bf18      	it	ne
    80a2:	2101      	movne	r1, #1
    80a4:	4b0d      	ldr	r3, [pc, #52]	; (80dc <_usb_d_dev_handle_trfail+0xfc>)
    80a6:	4798      	blx	r3
    80a8:	e014      	b.n	80d4 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    80aa:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    80ae:	4a0a      	ldr	r2, [pc, #40]	; (80d8 <_usb_d_dev_handle_trfail+0xf8>)
    80b0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    80b4:	2100      	movs	r1, #0
    80b6:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    80b8:	aa02      	add	r2, sp, #8
    80ba:	4414      	add	r4, r2
    80bc:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    80c0:	015a      	lsls	r2, r3, #5
    80c2:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    80c6:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    80ca:	015b      	lsls	r3, r3, #5
    80cc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    80d0:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    80d4:	b003      	add	sp, #12
    80d6:	bd30      	pop	{r4, r5, pc}
    80d8:	200009a8 	.word	0x200009a8
    80dc:	00007f75 	.word	0x00007f75

000080e0 <_usb_d_dev_reset_epts>:
{
    80e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    80e4:	4d0c      	ldr	r5, [pc, #48]	; (8118 <_usb_d_dev_reset_epts+0x38>)
    80e6:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    80ea:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    80ee:	f04f 0803 	mov.w	r8, #3
    80f2:	4f0a      	ldr	r7, [pc, #40]	; (811c <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    80f4:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    80f6:	4641      	mov	r1, r8
    80f8:	4620      	mov	r0, r4
    80fa:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    80fc:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    80fe:	2300      	movs	r3, #0
    8100:	74e3      	strb	r3, [r4, #19]
    8102:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    8104:	42ac      	cmp	r4, r5
    8106:	d1f6      	bne.n	80f6 <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    8108:	22c0      	movs	r2, #192	; 0xc0
    810a:	4619      	mov	r1, r3
    810c:	4802      	ldr	r0, [pc, #8]	; (8118 <_usb_d_dev_reset_epts+0x38>)
    810e:	4b04      	ldr	r3, [pc, #16]	; (8120 <_usb_d_dev_reset_epts+0x40>)
    8110:	4798      	blx	r3
    8112:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8116:	bf00      	nop
    8118:	200009a8 	.word	0x200009a8
    811c:	00007f49 	.word	0x00007f49
    8120:	0000b8d7 	.word	0x0000b8d7

00008124 <_usb_d_dev_in_next>:
{
    8124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8128:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    812a:	7c84      	ldrb	r4, [r0, #18]
    812c:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    8130:	4688      	mov	r8, r1
    8132:	2900      	cmp	r1, #0
    8134:	f000 80a0 	beq.w	8278 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    8138:	4b58      	ldr	r3, [pc, #352]	; (829c <_usb_d_dev_in_next+0x178>)
    813a:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    813e:	6958      	ldr	r0, [r3, #20]
    8140:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8144:	8a2b      	ldrh	r3, [r5, #16]
    8146:	f240 32ff 	movw	r2, #1023	; 0x3ff
    814a:	4293      	cmp	r3, r2
    814c:	f000 808e 	beq.w	826c <_usb_d_dev_in_next+0x148>
    8150:	3b01      	subs	r3, #1
    8152:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8154:	7cef      	ldrb	r7, [r5, #19]
    8156:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    815a:	f1b8 0f00 	cmp.w	r8, #0
    815e:	d005      	beq.n	816c <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8160:	0162      	lsls	r2, r4, #5
    8162:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8166:	2302      	movs	r3, #2
    8168:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    816c:	68a9      	ldr	r1, [r5, #8]
    816e:	eb0e 0301 	add.w	r3, lr, r1
    8172:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    8174:	686e      	ldr	r6, [r5, #4]
    8176:	42b3      	cmp	r3, r6
    8178:	d23f      	bcs.n	81fa <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    817a:	1af6      	subs	r6, r6, r3
    817c:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    817e:	7cea      	ldrb	r2, [r5, #19]
    8180:	f012 0f20 	tst.w	r2, #32
    8184:	d02d      	beq.n	81e2 <_usb_d_dev_in_next+0xbe>
    8186:	8a2a      	ldrh	r2, [r5, #16]
    8188:	4296      	cmp	r6, r2
    818a:	bf28      	it	cs
    818c:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    818e:	6829      	ldr	r1, [r5, #0]
    8190:	4632      	mov	r2, r6
    8192:	4419      	add	r1, r3
    8194:	68e8      	ldr	r0, [r5, #12]
    8196:	4b42      	ldr	r3, [pc, #264]	; (82a0 <_usb_d_dev_in_next+0x17c>)
    8198:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    819a:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    819c:	4b3f      	ldr	r3, [pc, #252]	; (829c <_usb_d_dev_in_next+0x178>)
    819e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    81a2:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    81a4:	4b3d      	ldr	r3, [pc, #244]	; (829c <_usb_d_dev_in_next+0x178>)
    81a6:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    81aa:	695a      	ldr	r2, [r3, #20]
    81ac:	f366 020d 	bfi	r2, r6, #0, #14
    81b0:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    81b2:	695a      	ldr	r2, [r3, #20]
    81b4:	f36f 329b 	bfc	r2, #14, #14
    81b8:	615a      	str	r2, [r3, #20]
	if (!isr) {
    81ba:	f1b8 0f00 	cmp.w	r8, #0
    81be:	d108      	bne.n	81d2 <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    81c0:	2f01      	cmp	r7, #1
    81c2:	bf0c      	ite	eq
    81c4:	224e      	moveq	r2, #78	; 0x4e
    81c6:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    81c8:	0163      	lsls	r3, r4, #5
    81ca:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    81ce:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    81d2:	0164      	lsls	r4, r4, #5
    81d4:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    81d8:	2380      	movs	r3, #128	; 0x80
    81da:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    81de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    81e2:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    81e6:	bf28      	it	cs
    81e8:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    81ec:	6829      	ldr	r1, [r5, #0]
    81ee:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    81f0:	4a2a      	ldr	r2, [pc, #168]	; (829c <_usb_d_dev_in_next+0x178>)
    81f2:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    81f6:	6113      	str	r3, [r2, #16]
    81f8:	e7d4      	b.n	81a4 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    81fa:	7ceb      	ldrb	r3, [r5, #19]
    81fc:	f013 0f10 	tst.w	r3, #16
    8200:	d00f      	beq.n	8222 <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    8202:	7ceb      	ldrb	r3, [r5, #19]
    8204:	f36f 1304 	bfc	r3, #4, #1
    8208:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    820a:	4b24      	ldr	r3, [pc, #144]	; (829c <_usb_d_dev_in_next+0x178>)
    820c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8210:	695a      	ldr	r2, [r3, #20]
    8212:	f36f 020d 	bfc	r2, #0, #14
    8216:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    8218:	695a      	ldr	r2, [r3, #20]
    821a:	f36f 329b 	bfc	r2, #14, #14
    821e:	615a      	str	r2, [r3, #20]
    8220:	e7cb      	b.n	81ba <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    8222:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8224:	ea4f 1444 	mov.w	r4, r4, lsl #5
    8228:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    822c:	bf0c      	ite	eq
    822e:	234b      	moveq	r3, #75	; 0x4b
    8230:	234a      	movne	r3, #74	; 0x4a
    8232:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    8236:	8a2a      	ldrh	r2, [r5, #16]
    8238:	ea00 030e 	and.w	r3, r0, lr
    823c:	429a      	cmp	r2, r3
    823e:	d005      	beq.n	824c <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    8240:	2100      	movs	r1, #0
    8242:	4628      	mov	r0, r5
    8244:	4b17      	ldr	r3, [pc, #92]	; (82a4 <_usb_d_dev_in_next+0x180>)
    8246:	4798      	blx	r3
	return;
    8248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    824c:	7ceb      	ldrb	r3, [r5, #19]
    824e:	f36f 1386 	bfc	r3, #6, #1
    8252:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    8254:	4b11      	ldr	r3, [pc, #68]	; (829c <_usb_d_dev_in_next+0x178>)
    8256:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    825a:	68a9      	ldr	r1, [r5, #8]
    825c:	7ca8      	ldrb	r0, [r5, #18]
    825e:	4798      	blx	r3
    8260:	b9d0      	cbnz	r0, 8298 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    8262:	7ceb      	ldrb	r3, [r5, #19]
    8264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8268:	74eb      	strb	r3, [r5, #19]
    826a:	e7e9      	b.n	8240 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    826c:	7cef      	ldrb	r7, [r5, #19]
    826e:	f007 0707 	and.w	r7, r7, #7
    8272:	f240 30ff 	movw	r0, #1023	; 0x3ff
    8276:	e773      	b.n	8160 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8278:	8a03      	ldrh	r3, [r0, #16]
    827a:	f240 32ff 	movw	r2, #1023	; 0x3ff
    827e:	4293      	cmp	r3, r2
    8280:	d107      	bne.n	8292 <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    8282:	7cef      	ldrb	r7, [r5, #19]
    8284:	f007 0707 	and.w	r7, r7, #7
    8288:	f04f 0e00 	mov.w	lr, #0
    828c:	f240 30ff 	movw	r0, #1023	; 0x3ff
    8290:	e76c      	b.n	816c <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    8292:	f04f 0e00 	mov.w	lr, #0
    8296:	e75b      	b.n	8150 <_usb_d_dev_in_next+0x2c>
    8298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    829c:	200009a8 	.word	0x200009a8
    82a0:	0000b8c1 	.word	0x0000b8c1
    82a4:	00007f49 	.word	0x00007f49

000082a8 <_usb_d_dev_out_next>:
{
    82a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    82ac:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    82ae:	7c85      	ldrb	r5, [r0, #18]
    82b0:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    82b4:	4689      	mov	r9, r1
    82b6:	2900      	cmp	r1, #0
    82b8:	d056      	beq.n	8368 <_usb_d_dev_out_next+0xc0>
    82ba:	4b74      	ldr	r3, [pc, #464]	; (848c <_usb_d_dev_out_next+0x1e4>)
    82bc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    82c0:	685a      	ldr	r2, [r3, #4]
    82c2:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    82c6:	685f      	ldr	r7, [r3, #4]
    82c8:	f3c7 070d 	ubfx	r7, r7, #0, #14
    82cc:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    82ce:	8a06      	ldrh	r6, [r0, #16]
    82d0:	f240 33ff 	movw	r3, #1023	; 0x3ff
    82d4:	429e      	cmp	r6, r3
    82d6:	f000 80ba 	beq.w	844e <_usb_d_dev_out_next+0x1a6>
    82da:	3e01      	subs	r6, #1
    82dc:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    82de:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    82e2:	f894 8013 	ldrb.w	r8, [r4, #19]
    82e6:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    82ea:	f1b9 0f00 	cmp.w	r9, #0
    82ee:	d005      	beq.n	82fc <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    82f0:	016b      	lsls	r3, r5, #5
    82f2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    82f6:	2201      	movs	r2, #1
    82f8:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    82fc:	7ce3      	ldrb	r3, [r4, #19]
    82fe:	f013 0f20 	tst.w	r3, #32
    8302:	d00d      	beq.n	8320 <_usb_d_dev_out_next+0x78>
    8304:	6862      	ldr	r2, [r4, #4]
    8306:	2a00      	cmp	r2, #0
    8308:	d037      	beq.n	837a <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    830a:	68a0      	ldr	r0, [r4, #8]
    830c:	1a12      	subs	r2, r2, r0
    830e:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    8310:	6823      	ldr	r3, [r4, #0]
    8312:	42ba      	cmp	r2, r7
    8314:	bf28      	it	cs
    8316:	463a      	movcs	r2, r7
    8318:	68e1      	ldr	r1, [r4, #12]
    831a:	4418      	add	r0, r3
    831c:	4b5c      	ldr	r3, [pc, #368]	; (8490 <_usb_d_dev_out_next+0x1e8>)
    831e:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    8320:	6863      	ldr	r3, [r4, #4]
    8322:	b353      	cbz	r3, 837a <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    8324:	f1b9 0f00 	cmp.w	r9, #0
    8328:	d040      	beq.n	83ac <_usb_d_dev_out_next+0x104>
    832a:	8a22      	ldrh	r2, [r4, #16]
    832c:	42ba      	cmp	r2, r7
    832e:	d93d      	bls.n	83ac <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    8330:	7ce3      	ldrb	r3, [r4, #19]
    8332:	f36f 1304 	bfc	r3, #4, #1
    8336:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    8338:	68a3      	ldr	r3, [r4, #8]
    833a:	445b      	add	r3, fp
    833c:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    833e:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8342:	ea4f 1345 	mov.w	r3, r5, lsl #5
    8346:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    834a:	bf0c      	ite	eq
    834c:	222d      	moveq	r2, #45	; 0x2d
    834e:	2225      	movne	r2, #37	; 0x25
    8350:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    8354:	b915      	cbnz	r5, 835c <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8356:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    8358:	4b4c      	ldr	r3, [pc, #304]	; (848c <_usb_d_dev_out_next+0x1e4>)
    835a:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    835c:	2100      	movs	r1, #0
    835e:	4620      	mov	r0, r4
    8360:	4b4c      	ldr	r3, [pc, #304]	; (8494 <_usb_d_dev_out_next+0x1ec>)
    8362:	4798      	blx	r3
	return;
    8364:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8368:	8a06      	ldrh	r6, [r0, #16]
    836a:	f240 33ff 	movw	r3, #1023	; 0x3ff
    836e:	429e      	cmp	r6, r3
    8370:	d07b      	beq.n	846a <_usb_d_dev_out_next+0x1c2>
    8372:	f04f 0b00 	mov.w	fp, #0
    8376:	46da      	mov	sl, fp
    8378:	e7af      	b.n	82da <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    837a:	7ce3      	ldrb	r3, [r4, #19]
    837c:	f013 0f10 	tst.w	r3, #16
    8380:	d06c      	beq.n	845c <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    8382:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    8384:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    8388:	f043 0320 	orr.w	r3, r3, #32
    838c:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    838e:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    8390:	493e      	ldr	r1, [pc, #248]	; (848c <_usb_d_dev_out_next+0x1e4>)
    8392:	016a      	lsls	r2, r5, #5
    8394:	188b      	adds	r3, r1, r2
    8396:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8398:	8a21      	ldrh	r1, [r4, #16]
    839a:	685a      	ldr	r2, [r3, #4]
    839c:	f361 329b 	bfi	r2, r1, #14, #14
    83a0:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    83a2:	685a      	ldr	r2, [r3, #4]
    83a4:	f36f 020d 	bfc	r2, #0, #14
    83a8:	605a      	str	r2, [r3, #4]
    83aa:	e01d      	b.n	83e8 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    83ac:	68a2      	ldr	r2, [r4, #8]
    83ae:	4452      	add	r2, sl
    83b0:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    83b2:	4293      	cmp	r3, r2
    83b4:	d9c3      	bls.n	833e <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    83b6:	1a9b      	subs	r3, r3, r2
    83b8:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    83ba:	7ce1      	ldrb	r1, [r4, #19]
    83bc:	f011 0f20 	tst.w	r1, #32
    83c0:	d026      	beq.n	8410 <_usb_d_dev_out_next+0x168>
    83c2:	8a22      	ldrh	r2, [r4, #16]
    83c4:	4293      	cmp	r3, r2
    83c6:	bf28      	it	cs
    83c8:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    83ca:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    83cc:	016a      	lsls	r2, r5, #5
    83ce:	492f      	ldr	r1, [pc, #188]	; (848c <_usb_d_dev_out_next+0x1e4>)
    83d0:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    83d2:	4a2e      	ldr	r2, [pc, #184]	; (848c <_usb_d_dev_out_next+0x1e4>)
    83d4:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    83d8:	6851      	ldr	r1, [r2, #4]
    83da:	f363 319b 	bfi	r1, r3, #14, #14
    83de:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    83e0:	6853      	ldr	r3, [r2, #4]
    83e2:	f36f 030d 	bfc	r3, #0, #14
    83e6:	6053      	str	r3, [r2, #4]
	if (!isr) {
    83e8:	f1b9 0f00 	cmp.w	r9, #0
    83ec:	d108      	bne.n	8400 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    83ee:	f1b8 0f01 	cmp.w	r8, #1
    83f2:	d025      	beq.n	8440 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    83f4:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    83f6:	016b      	lsls	r3, r5, #5
    83f8:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    83fc:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8400:	016d      	lsls	r5, r5, #5
    8402:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    8406:	2340      	movs	r3, #64	; 0x40
    8408:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    840c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    8410:	8a21      	ldrh	r1, [r4, #16]
    8412:	428b      	cmp	r3, r1
    8414:	d90a      	bls.n	842c <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    8416:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    841a:	d80e      	bhi.n	843a <_usb_d_dev_out_next+0x192>
    841c:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    8420:	6821      	ldr	r1, [r4, #0]
    8422:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    8424:	0169      	lsls	r1, r5, #5
    8426:	4819      	ldr	r0, [pc, #100]	; (848c <_usb_d_dev_out_next+0x1e4>)
    8428:	5042      	str	r2, [r0, r1]
    842a:	e7d2      	b.n	83d2 <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    842c:	428b      	cmp	r3, r1
    842e:	d2f7      	bcs.n	8420 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    8430:	7ce1      	ldrb	r1, [r4, #19]
    8432:	f041 0120 	orr.w	r1, r1, #32
    8436:	74e1      	strb	r1, [r4, #19]
    8438:	e7f2      	b.n	8420 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    843a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    843e:	e7ef      	b.n	8420 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    8440:	4b12      	ldr	r3, [pc, #72]	; (848c <_usb_d_dev_out_next+0x1e4>)
    8442:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    8446:	2200      	movs	r2, #0
    8448:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    844a:	222d      	movs	r2, #45	; 0x2d
    844c:	e7d3      	b.n	83f6 <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    844e:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8452:	f890 8013 	ldrb.w	r8, [r0, #19]
    8456:	f008 0807 	and.w	r8, r8, #7
    845a:	e749      	b.n	82f0 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    845c:	f1b9 0f00 	cmp.w	r9, #0
    8460:	d10b      	bne.n	847a <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    8462:	68a3      	ldr	r3, [r4, #8]
    8464:	4453      	add	r3, sl
    8466:	60a3      	str	r3, [r4, #8]
    8468:	e769      	b.n	833e <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    846a:	f890 8013 	ldrb.w	r8, [r0, #19]
    846e:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    8472:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    8474:	46bb      	mov	fp, r7
    8476:	46ba      	mov	sl, r7
    8478:	e740      	b.n	82fc <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    847a:	8a23      	ldrh	r3, [r4, #16]
    847c:	42bb      	cmp	r3, r7
    847e:	f63f af57 	bhi.w	8330 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    8482:	68a3      	ldr	r3, [r4, #8]
    8484:	4453      	add	r3, sl
    8486:	60a3      	str	r3, [r4, #8]
    8488:	e759      	b.n	833e <_usb_d_dev_out_next+0x96>
    848a:	bf00      	nop
    848c:	200009a8 	.word	0x200009a8
    8490:	0000b8c1 	.word	0x0000b8c1
    8494:	00007f49 	.word	0x00007f49

00008498 <_usb_d_dev_handler>:
{
    8498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    849c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    84a0:	8c1e      	ldrh	r6, [r3, #32]
    84a2:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    84a4:	b146      	cbz	r6, 84b8 <_usb_d_dev_handler+0x20>
    84a6:	4d96      	ldr	r5, [pc, #600]	; (8700 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    84a8:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    84aa:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    84ae:	f8df 926c 	ldr.w	r9, [pc, #620]	; 871c <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    84b2:	f8df 826c 	ldr.w	r8, [pc, #620]	; 8720 <_usb_d_dev_handler+0x288>
    84b6:	e0de      	b.n	8676 <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    84b8:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    84ba:	8b1b      	ldrh	r3, [r3, #24]
    84bc:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    84be:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    84c0:	f013 0f04 	tst.w	r3, #4
    84c4:	d11e      	bne.n	8504 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    84c6:	f413 7f00 	tst.w	r3, #512	; 0x200
    84ca:	d125      	bne.n	8518 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    84cc:	f013 0f80 	tst.w	r3, #128	; 0x80
    84d0:	d14f      	bne.n	8572 <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    84d2:	f013 0f70 	tst.w	r3, #112	; 0x70
    84d6:	d158      	bne.n	858a <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    84d8:	f013 0f08 	tst.w	r3, #8
    84dc:	d178      	bne.n	85d0 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    84de:	f013 0f01 	tst.w	r3, #1
    84e2:	d0e0      	beq.n	84a6 <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    84e4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    84e8:	f240 2201 	movw	r2, #513	; 0x201
    84ec:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    84ee:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    84f0:	2270      	movs	r2, #112	; 0x70
    84f2:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    84f4:	4b83      	ldr	r3, [pc, #524]	; (8704 <_usb_d_dev_handler+0x26c>)
    84f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    84fa:	2100      	movs	r1, #0
    84fc:	2004      	movs	r0, #4
    84fe:	4798      	blx	r3
    8500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8504:	2204      	movs	r2, #4
    8506:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    850a:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    850c:	4b7d      	ldr	r3, [pc, #500]	; (8704 <_usb_d_dev_handler+0x26c>)
    850e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    8512:	4798      	blx	r3
    8514:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8518:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    851c:	f240 2201 	movw	r2, #513	; 0x201
    8520:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8522:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8524:	2270      	movs	r2, #112	; 0x70
    8526:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    8528:	4b76      	ldr	r3, [pc, #472]	; (8704 <_usb_d_dev_handler+0x26c>)
    852a:	891b      	ldrh	r3, [r3, #8]
    852c:	f003 030f 	and.w	r3, r3, #15
    8530:	2b03      	cmp	r3, #3
    8532:	d014      	beq.n	855e <_usb_d_dev_handler+0xc6>
    8534:	2301      	movs	r3, #1
    8536:	4873      	ldr	r0, [pc, #460]	; (8704 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    8538:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    853a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    853e:	8912      	ldrh	r2, [r2, #8]
    8540:	f002 020f 	and.w	r2, r2, #15
    8544:	2a03      	cmp	r2, #3
    8546:	d00b      	beq.n	8560 <_usb_d_dev_handler+0xc8>
    8548:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    854a:	2b05      	cmp	r3, #5
    854c:	d1f4      	bne.n	8538 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    854e:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    8550:	4b6c      	ldr	r3, [pc, #432]	; (8704 <_usb_d_dev_handler+0x26c>)
    8552:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8556:	2003      	movs	r0, #3
    8558:	4798      	blx	r3
    855a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    855e:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    8560:	4b68      	ldr	r3, [pc, #416]	; (8704 <_usb_d_dev_handler+0x26c>)
    8562:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    8566:	8919      	ldrh	r1, [r3, #8]
    8568:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    856c:	2200      	movs	r2, #0
    856e:	811a      	strh	r2, [r3, #8]
    8570:	e7ee      	b.n	8550 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    8572:	2280      	movs	r2, #128	; 0x80
    8574:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8578:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    857a:	4b62      	ldr	r3, [pc, #392]	; (8704 <_usb_d_dev_handler+0x26c>)
    857c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    8580:	2100      	movs	r1, #0
    8582:	2005      	movs	r0, #5
    8584:	4798      	blx	r3
    8586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    858a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    858e:	2270      	movs	r2, #112	; 0x70
    8590:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    8592:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    8594:	f240 2201 	movw	r2, #513	; 0x201
    8598:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    859a:	4b5b      	ldr	r3, [pc, #364]	; (8708 <_usb_d_dev_handler+0x270>)
    859c:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    85a0:	f013 0f01 	tst.w	r3, #1
    85a4:	d00e      	beq.n	85c4 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    85a6:	4a58      	ldr	r2, [pc, #352]	; (8708 <_usb_d_dev_handler+0x270>)
    85a8:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    85aa:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    85ae:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    85b2:	d1f9      	bne.n	85a8 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    85b4:	4b53      	ldr	r3, [pc, #332]	; (8704 <_usb_d_dev_handler+0x26c>)
    85b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    85ba:	2100      	movs	r1, #0
    85bc:	2002      	movs	r0, #2
    85be:	4798      	blx	r3
    85c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    85c4:	4a50      	ldr	r2, [pc, #320]	; (8708 <_usb_d_dev_handler+0x270>)
    85c6:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    85c8:	f413 7f80 	tst.w	r3, #256	; 0x100
    85cc:	d0fb      	beq.n	85c6 <_usb_d_dev_handler+0x12e>
    85ce:	e7f1      	b.n	85b4 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    85d0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    85d4:	2400      	movs	r4, #0
    85d6:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    85da:	2208      	movs	r2, #8
    85dc:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    85de:	2270      	movs	r2, #112	; 0x70
    85e0:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    85e2:	f240 2201 	movw	r2, #513	; 0x201
    85e6:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    85e8:	4b48      	ldr	r3, [pc, #288]	; (870c <_usb_d_dev_handler+0x274>)
    85ea:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    85ec:	4b45      	ldr	r3, [pc, #276]	; (8704 <_usb_d_dev_handler+0x26c>)
    85ee:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    85f2:	4621      	mov	r1, r4
    85f4:	2001      	movs	r0, #1
    85f6:	4798      	blx	r3
    85f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    85fc:	f011 0f10 	tst.w	r1, #16
    8600:	d109      	bne.n	8616 <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    8602:	f011 0f40 	tst.w	r1, #64	; 0x40
    8606:	d108      	bne.n	861a <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    8608:	f011 0f20 	tst.w	r1, #32
    860c:	d02f      	beq.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    860e:	2100      	movs	r1, #0
    8610:	4b3f      	ldr	r3, [pc, #252]	; (8710 <_usb_d_dev_handler+0x278>)
    8612:	4798      	blx	r3
    8614:	e02b      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    8616:	47c8      	blx	r9
    8618:	e029      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    861a:	2101      	movs	r1, #1
    861c:	4b3c      	ldr	r3, [pc, #240]	; (8710 <_usb_d_dev_handler+0x278>)
    861e:	4798      	blx	r3
    8620:	e025      	b.n	866e <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    8622:	f011 0f40 	tst.w	r1, #64	; 0x40
    8626:	d111      	bne.n	864c <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    8628:	f011 0f08 	tst.w	r1, #8
    862c:	d112      	bne.n	8654 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    862e:	f011 0f02 	tst.w	r1, #2
    8632:	d112      	bne.n	865a <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    8634:	f003 0307 	and.w	r3, r3, #7
    8638:	2b01      	cmp	r3, #1
    863a:	d118      	bne.n	866e <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    863c:	f011 0f04 	tst.w	r1, #4
    8640:	d10f      	bne.n	8662 <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    8642:	f011 0f10 	tst.w	r1, #16
    8646:	d012      	beq.n	866e <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    8648:	47c8      	blx	r9
    864a:	e010      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    864c:	2101      	movs	r1, #1
    864e:	4b30      	ldr	r3, [pc, #192]	; (8710 <_usb_d_dev_handler+0x278>)
    8650:	4798      	blx	r3
    8652:	e00c      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    8654:	2101      	movs	r1, #1
    8656:	47c0      	blx	r8
    8658:	e009      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    865a:	2101      	movs	r1, #1
    865c:	4b2d      	ldr	r3, [pc, #180]	; (8714 <_usb_d_dev_handler+0x27c>)
    865e:	4798      	blx	r3
    8660:	e005      	b.n	866e <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    8662:	2100      	movs	r1, #0
    8664:	47c0      	blx	r8
    8666:	e002      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    8668:	2100      	movs	r1, #0
    866a:	4b29      	ldr	r3, [pc, #164]	; (8710 <_usb_d_dev_handler+0x278>)
    866c:	4798      	blx	r3
    866e:	3401      	adds	r4, #1
    8670:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    8672:	2c1b      	cmp	r4, #27
    8674:	d042      	beq.n	86fc <_usb_d_dev_handler+0x264>
    8676:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    8678:	7cab      	ldrb	r3, [r5, #18]
    867a:	2bff      	cmp	r3, #255	; 0xff
    867c:	d0f7      	beq.n	866e <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    867e:	f003 030f 	and.w	r3, r3, #15
    8682:	2101      	movs	r1, #1
    8684:	4099      	lsls	r1, r3
    8686:	4231      	tst	r1, r6
    8688:	d0f1      	beq.n	866e <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    868a:	0159      	lsls	r1, r3, #5
    868c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    8690:	f501 7180 	add.w	r1, r1, #256	; 0x100
    8694:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    8696:	015b      	lsls	r3, r3, #5
    8698:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    869c:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    86a0:	4019      	ands	r1, r3
    86a2:	d0e4      	beq.n	866e <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    86a4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    86a8:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    86ac:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    86b0:	f003 0247 	and.w	r2, r3, #71	; 0x47
    86b4:	2a01      	cmp	r2, #1
    86b6:	d0a1      	beq.n	85fc <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    86b8:	f013 0f80 	tst.w	r3, #128	; 0x80
    86bc:	d1b1      	bne.n	8622 <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    86be:	f011 0f20 	tst.w	r1, #32
    86c2:	d1d1      	bne.n	8668 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    86c4:	f011 0f04 	tst.w	r1, #4
    86c8:	d10e      	bne.n	86e8 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    86ca:	f011 0f01 	tst.w	r1, #1
    86ce:	d10e      	bne.n	86ee <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    86d0:	f003 0307 	and.w	r3, r3, #7
    86d4:	2b01      	cmp	r3, #1
    86d6:	d1ca      	bne.n	866e <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    86d8:	f011 0f08 	tst.w	r1, #8
    86dc:	d10b      	bne.n	86f6 <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    86de:	f011 0f10 	tst.w	r1, #16
    86e2:	d0c4      	beq.n	866e <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    86e4:	47c8      	blx	r9
    86e6:	e7c2      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    86e8:	2100      	movs	r1, #0
    86ea:	47c0      	blx	r8
    86ec:	e7bf      	b.n	866e <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    86ee:	2101      	movs	r1, #1
    86f0:	4b09      	ldr	r3, [pc, #36]	; (8718 <_usb_d_dev_handler+0x280>)
    86f2:	4798      	blx	r3
    86f4:	e7bb      	b.n	866e <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    86f6:	2101      	movs	r1, #1
    86f8:	47c0      	blx	r8
    86fa:	e7b8      	b.n	866e <_usb_d_dev_handler+0x1d6>
    86fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8700:	20000a7c 	.word	0x20000a7c
    8704:	200009a8 	.word	0x200009a8
    8708:	40001000 	.word	0x40001000
    870c:	000080e1 	.word	0x000080e1
    8710:	00007f19 	.word	0x00007f19
    8714:	00008125 	.word	0x00008125
    8718:	000082a9 	.word	0x000082a9
    871c:	00007e99 	.word	0x00007e99
    8720:	00007fe1 	.word	0x00007fe1

00008724 <_usb_d_dev_init>:
{
    8724:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    8726:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    872a:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    872c:	f013 0f01 	tst.w	r3, #1
    8730:	d124      	bne.n	877c <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8732:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8736:	7893      	ldrb	r3, [r2, #2]
    8738:	f013 0f03 	tst.w	r3, #3
    873c:	d1fb      	bne.n	8736 <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    873e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8742:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    8744:	f013 0f02 	tst.w	r3, #2
    8748:	d00f      	beq.n	876a <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    874a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    874e:	7813      	ldrb	r3, [r2, #0]
    8750:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    8754:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8756:	7893      	ldrb	r3, [r2, #2]
    8758:	f013 0f03 	tst.w	r3, #3
    875c:	d1fb      	bne.n	8756 <_usb_d_dev_init+0x32>
    875e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8762:	7893      	ldrb	r3, [r2, #2]
    8764:	f013 0f02 	tst.w	r3, #2
    8768:	d1fb      	bne.n	8762 <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    876a:	2201      	movs	r2, #1
    876c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8770:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8772:	461a      	mov	r2, r3
    8774:	7893      	ldrb	r3, [r2, #2]
    8776:	f013 0f03 	tst.w	r3, #3
    877a:	d1fb      	bne.n	8774 <_usb_d_dev_init+0x50>
    877c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    8780:	7893      	ldrb	r3, [r2, #2]
    8782:	f013 0f01 	tst.w	r3, #1
    8786:	d1fb      	bne.n	8780 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    8788:	4b24      	ldr	r3, [pc, #144]	; (881c <_usb_d_dev_init+0xf8>)
    878a:	4a25      	ldr	r2, [pc, #148]	; (8820 <_usb_d_dev_init+0xfc>)
    878c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    8790:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    8794:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    8798:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    879c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    87a0:	4b20      	ldr	r3, [pc, #128]	; (8824 <_usb_d_dev_init+0x100>)
    87a2:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    87a4:	4b20      	ldr	r3, [pc, #128]	; (8828 <_usb_d_dev_init+0x104>)
    87a6:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    87a8:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    87ac:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    87b0:	f011 011f 	ands.w	r1, r1, #31
    87b4:	d02b      	beq.n	880e <_usb_d_dev_init+0xea>
		pad_transn = 9;
    87b6:	291f      	cmp	r1, #31
    87b8:	bf08      	it	eq
    87ba:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    87bc:	b34b      	cbz	r3, 8812 <_usb_d_dev_init+0xee>
		pad_transp = 25;
    87be:	2b1f      	cmp	r3, #31
    87c0:	bf08      	it	eq
    87c2:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    87c4:	b33a      	cbz	r2, 8816 <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    87c6:	2a07      	cmp	r2, #7
    87c8:	bf08      	it	eq
    87ca:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    87cc:	f003 031f 	and.w	r3, r3, #31
    87d0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    87d4:	0312      	lsls	r2, r2, #12
    87d6:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    87da:	4313      	orrs	r3, r2
    87dc:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    87e0:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    87e2:	78d3      	ldrb	r3, [r2, #3]
    87e4:	f043 0303 	orr.w	r3, r3, #3
    87e8:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    87ea:	78d3      	ldrb	r3, [r2, #3]
    87ec:	f043 030c 	orr.w	r3, r3, #12
    87f0:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    87f2:	2304      	movs	r3, #4
    87f4:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    87f6:	7893      	ldrb	r3, [r2, #2]
    87f8:	f013 0f03 	tst.w	r3, #3
    87fc:	d1fb      	bne.n	87f6 <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    87fe:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8802:	4a06      	ldr	r2, [pc, #24]	; (881c <_usb_d_dev_init+0xf8>)
    8804:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    8806:	2201      	movs	r2, #1
    8808:	811a      	strh	r2, [r3, #8]
}
    880a:	2000      	movs	r0, #0
    880c:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    880e:	2109      	movs	r1, #9
    8810:	e7d4      	b.n	87bc <_usb_d_dev_init+0x98>
		pad_transp = 25;
    8812:	2319      	movs	r3, #25
    8814:	e7d6      	b.n	87c4 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    8816:	2206      	movs	r2, #6
    8818:	e7d8      	b.n	87cc <_usb_d_dev_init+0xa8>
    881a:	bf00      	nop
    881c:	200009a8 	.word	0x200009a8
    8820:	00007e95 	.word	0x00007e95
    8824:	000080e1 	.word	0x000080e1
    8828:	00800084 	.word	0x00800084

0000882c <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    882c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8830:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    8832:	f013 0f03 	tst.w	r3, #3
    8836:	d129      	bne.n	888c <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    8838:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    883c:	7893      	ldrb	r3, [r2, #2]
    883e:	f013 0f03 	tst.w	r3, #3
    8842:	d1fb      	bne.n	883c <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    8844:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8848:	781b      	ldrb	r3, [r3, #0]
    884a:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    884c:	f013 0f02 	tst.w	r3, #2
    8850:	d108      	bne.n	8864 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    8852:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    8856:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    885a:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    885c:	7893      	ldrb	r3, [r2, #2]
    885e:	f013 0f03 	tst.w	r3, #3
    8862:	d1fb      	bne.n	885c <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    8864:	4b0b      	ldr	r3, [pc, #44]	; (8894 <_usb_d_dev_enable+0x68>)
    8866:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    886a:	609a      	str	r2, [r3, #8]
    886c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    8870:	609a      	str	r2, [r3, #8]
    8872:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    8876:	609a      	str	r2, [r3, #8]
    8878:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    887c:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    887e:	f240 228d 	movw	r2, #653	; 0x28d
    8882:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8886:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    8888:	2000      	movs	r0, #0
    888a:	4770      	bx	lr
		return -USB_ERR_DENIED;
    888c:	f06f 0010 	mvn.w	r0, #16
}
    8890:	4770      	bx	lr
    8892:	bf00      	nop
    8894:	e000e100 	.word	0xe000e100

00008898 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    8898:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    889c:	8913      	ldrh	r3, [r2, #8]
    889e:	f023 0301 	bic.w	r3, r3, #1
    88a2:	041b      	lsls	r3, r3, #16
    88a4:	0c1b      	lsrs	r3, r3, #16
    88a6:	8113      	strh	r3, [r2, #8]
    88a8:	4770      	bx	lr

000088aa <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    88aa:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    88ae:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    88b2:	7298      	strb	r0, [r3, #10]
    88b4:	4770      	bx	lr

000088b6 <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    88b6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    88ba:	8a18      	ldrh	r0, [r3, #16]
}
    88bc:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    88c0:	4770      	bx	lr
	...

000088c4 <_usb_d_dev_ep_init>:
{
    88c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    88c6:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    88ca:	f010 050f 	ands.w	r5, r0, #15
    88ce:	d04d      	beq.n	896c <_usb_d_dev_ep_init+0xa8>
    88d0:	f1be 0f00 	cmp.w	lr, #0
    88d4:	bfb4      	ite	lt
    88d6:	1d6c      	addlt	r4, r5, #5
    88d8:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    88da:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    88de:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    88e0:	2d05      	cmp	r5, #5
    88e2:	d947      	bls.n	8974 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    88e4:	f06f 0011 	mvn.w	r0, #17
    88e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    88ea:	f1be 0f00 	cmp.w	lr, #0
    88ee:	db1b      	blt.n	8928 <_usb_d_dev_ep_init+0x64>
    88f0:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    88f4:	4e37      	ldr	r6, [pc, #220]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    88f6:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    88fa:	2d00      	cmp	r5, #0
    88fc:	d15e      	bne.n	89bc <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    88fe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    8902:	4d34      	ldr	r5, [pc, #208]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    8904:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    8908:	4d33      	ldr	r5, [pc, #204]	; (89d8 <_usb_d_dev_ep_init+0x114>)
    890a:	00a6      	lsls	r6, r4, #2
    890c:	1933      	adds	r3, r6, r4
    890e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8912:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    8916:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    891a:	3101      	adds	r1, #1
    891c:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    8920:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    8924:	2000      	movs	r0, #0
    8926:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8928:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    892c:	4e29      	ldr	r6, [pc, #164]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    892e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    8932:	686d      	ldr	r5, [r5, #4]
    8934:	b935      	cbnz	r5, 8944 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    8936:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    893a:	4d26      	ldr	r5, [pc, #152]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    893c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    8940:	685f      	ldr	r7, [r3, #4]
    8942:	e7e1      	b.n	8908 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    8944:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    8948:	4e22      	ldr	r6, [pc, #136]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    894a:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    894e:	896d      	ldrh	r5, [r5, #10]
    8950:	4295      	cmp	r5, r2
    8952:	daf0      	bge.n	8936 <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    8954:	f06f 0012 	mvn.w	r0, #18
    8958:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    895a:	f06f 0013 	mvn.w	r0, #19
    895e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    8960:	f06f 0013 	mvn.w	r0, #19
    8964:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    8966:	f06f 0012 	mvn.w	r0, #18
    896a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    896c:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    8970:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    8972:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    8974:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    8978:	4f17      	ldr	r7, [pc, #92]	; (89d8 <_usb_d_dev_ep_init+0x114>)
    897a:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    897e:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    8982:	2eff      	cmp	r6, #255	; 0xff
    8984:	d1e9      	bne.n	895a <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    8986:	2900      	cmp	r1, #0
    8988:	d1af      	bne.n	88ea <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    898a:	b125      	cbz	r5, 8996 <_usb_d_dev_ep_init+0xd2>
    898c:	f1be 0f00 	cmp.w	lr, #0
    8990:	bfa4      	itt	ge
    8992:	3505      	addge	r5, #5
    8994:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    8996:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    899a:	4e0f      	ldr	r6, [pc, #60]	; (89d8 <_usb_d_dev_ep_init+0x114>)
    899c:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    89a0:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    89a4:	2dff      	cmp	r5, #255	; 0xff
    89a6:	d1db      	bne.n	8960 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    89a8:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    89ac:	4e09      	ldr	r6, [pc, #36]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    89ae:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    89b2:	2d00      	cmp	r5, #0
    89b4:	d0d7      	beq.n	8966 <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    89b6:	f1be 0f00 	cmp.w	lr, #0
    89ba:	dbb5      	blt.n	8928 <_usb_d_dev_ep_init+0x64>
    89bc:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    89c0:	4e04      	ldr	r6, [pc, #16]	; (89d4 <_usb_d_dev_ep_init+0x110>)
    89c2:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    89c6:	892d      	ldrh	r5, [r5, #8]
    89c8:	4295      	cmp	r5, r2
    89ca:	da98      	bge.n	88fe <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    89cc:	f06f 0012 	mvn.w	r0, #18
    89d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89d2:	bf00      	nop
    89d4:	0000d188 	.word	0x0000d188
    89d8:	200009a8 	.word	0x200009a8

000089dc <_usb_d_dev_ep_deinit>:
{
    89dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    89de:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    89e0:	f010 060f 	ands.w	r6, r0, #15
    89e4:	d00e      	beq.n	8a04 <_usb_d_dev_ep_deinit+0x28>
    89e6:	2f00      	cmp	r7, #0
    89e8:	bfb4      	ite	lt
    89ea:	1d73      	addlt	r3, r6, #5
    89ec:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    89ee:	2e05      	cmp	r6, #5
    89f0:	d900      	bls.n	89f4 <_usb_d_dev_ep_deinit+0x18>
    89f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    89f4:	461d      	mov	r5, r3
    89f6:	3301      	adds	r3, #1
    89f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    89fc:	4a24      	ldr	r2, [pc, #144]	; (8a90 <_usb_d_dev_ep_deinit+0xb4>)
    89fe:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    8a02:	e002      	b.n	8a0a <_usb_d_dev_ep_deinit+0x2e>
    8a04:	f8df e094 	ldr.w	lr, [pc, #148]	; 8a9c <_usb_d_dev_ep_deinit+0xc0>
    8a08:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8a0a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8a0e:	4a21      	ldr	r2, [pc, #132]	; (8a94 <_usb_d_dev_ep_deinit+0xb8>)
    8a10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8a14:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    8a18:	2aff      	cmp	r2, #255	; 0xff
    8a1a:	d0ea      	beq.n	89f2 <_usb_d_dev_ep_deinit+0x16>
    8a1c:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    8a1e:	2203      	movs	r2, #3
    8a20:	0ff9      	lsrs	r1, r7, #31
    8a22:	4670      	mov	r0, lr
    8a24:	4b1c      	ldr	r3, [pc, #112]	; (8a98 <_usb_d_dev_ep_deinit+0xbc>)
    8a26:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8a28:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    8a2c:	4a19      	ldr	r2, [pc, #100]	; (8a94 <_usb_d_dev_ep_deinit+0xb8>)
    8a2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8a32:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8a36:	f003 0307 	and.w	r3, r3, #7
    8a3a:	2b01      	cmp	r3, #1
    8a3c:	d016      	beq.n	8a6c <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    8a3e:	2f00      	cmp	r7, #0
    8a40:	db1b      	blt.n	8a7a <_usb_d_dev_ep_deinit+0x9e>
    8a42:	0160      	lsls	r0, r4, #5
    8a44:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    8a48:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    8a4c:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    8a50:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    8a54:	4b0f      	ldr	r3, [pc, #60]	; (8a94 <_usb_d_dev_ep_deinit+0xb8>)
    8a56:	00aa      	lsls	r2, r5, #2
    8a58:	1951      	adds	r1, r2, r5
    8a5a:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    8a5e:	2000      	movs	r0, #0
    8a60:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    8a64:	22ff      	movs	r2, #255	; 0xff
    8a66:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    8a6a:	e7c2      	b.n	89f2 <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    8a6c:	0160      	lsls	r0, r4, #5
    8a6e:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    8a72:	2300      	movs	r3, #0
    8a74:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    8a78:	e7ec      	b.n	8a54 <_usb_d_dev_ep_deinit+0x78>
    8a7a:	0176      	lsls	r6, r6, #5
    8a7c:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    8a80:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    8a84:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    8a88:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    8a8c:	e7e2      	b.n	8a54 <_usb_d_dev_ep_deinit+0x78>
    8a8e:	bf00      	nop
    8a90:	20000a68 	.word	0x20000a68
    8a94:	200009a8 	.word	0x200009a8
    8a98:	00007f75 	.word	0x00007f75
    8a9c:	20000a7c 	.word	0x20000a7c

00008aa0 <_usb_d_dev_ep_enable>:
{
    8aa0:	b4f0      	push	{r4, r5, r6, r7}
    8aa2:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8aa4:	f010 000f 	ands.w	r0, r0, #15
    8aa8:	f000 80a7 	beq.w	8bfa <_usb_d_dev_ep_enable+0x15a>
    8aac:	2e00      	cmp	r6, #0
    8aae:	bfb4      	ite	lt
    8ab0:	1d43      	addlt	r3, r0, #5
    8ab2:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8ab4:	4605      	mov	r5, r0
    8ab6:	0142      	lsls	r2, r0, #5
    8ab8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8abc:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    8ac0:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8ac2:	2805      	cmp	r0, #5
    8ac4:	f240 80a0 	bls.w	8c08 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    8ac8:	f06f 0011 	mvn.w	r0, #17
    8acc:	e07d      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    8ace:	f014 0f77 	tst.w	r4, #119	; 0x77
    8ad2:	f040 8089 	bne.w	8be8 <_usb_d_dev_ep_enable+0x148>
    8ad6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8ada:	2111      	movs	r1, #17
    8adc:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8ae0:	4c9b      	ldr	r4, [pc, #620]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8ae2:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    8ae6:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    8aea:	4c9a      	ldr	r4, [pc, #616]	; (8d54 <_usb_d_dev_ep_enable+0x2b4>)
    8aec:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8af0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8af4:	f200 80cd 	bhi.w	8c92 <_usb_d_dev_ep_enable+0x1f2>
    8af8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    8afc:	f200 8112 	bhi.w	8d24 <_usb_d_dev_ep_enable+0x284>
    8b00:	2980      	cmp	r1, #128	; 0x80
    8b02:	f200 8101 	bhi.w	8d08 <_usb_d_dev_ep_enable+0x268>
    8b06:	2940      	cmp	r1, #64	; 0x40
    8b08:	f200 8113 	bhi.w	8d32 <_usb_d_dev_ep_enable+0x292>
    8b0c:	2920      	cmp	r1, #32
    8b0e:	f200 8102 	bhi.w	8d16 <_usb_d_dev_ep_enable+0x276>
    8b12:	2910      	cmp	r1, #16
    8b14:	f200 8114 	bhi.w	8d40 <_usb_d_dev_ep_enable+0x2a0>
    8b18:	2908      	cmp	r1, #8
    8b1a:	bf94      	ite	ls
    8b1c:	2600      	movls	r6, #0
    8b1e:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8b20:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8b24:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8b26:	f3c1 010d 	ubfx	r1, r1, #0, #14
    8b2a:	e0b8      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    8b2c:	f014 0f70 	tst.w	r4, #112	; 0x70
    8b30:	d15d      	bne.n	8bee <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    8b32:	4e87      	ldr	r6, [pc, #540]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8b34:	009f      	lsls	r7, r3, #2
    8b36:	18f9      	adds	r1, r7, r3
    8b38:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    8b3c:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8b40:	0109      	lsls	r1, r1, #4
    8b42:	f001 0170 	and.w	r1, r1, #112	; 0x70
    8b46:	430c      	orrs	r4, r1
    8b48:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8b4c:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8b50:	443b      	add	r3, r7
    8b52:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    8b56:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    8b5a:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8b5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    8b62:	d80f      	bhi.n	8b84 <_usb_d_dev_ep_enable+0xe4>
    8b64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    8b68:	d819      	bhi.n	8b9e <_usb_d_dev_ep_enable+0xfe>
    8b6a:	2b80      	cmp	r3, #128	; 0x80
    8b6c:	d819      	bhi.n	8ba2 <_usb_d_dev_ep_enable+0x102>
    8b6e:	2b40      	cmp	r3, #64	; 0x40
    8b70:	d819      	bhi.n	8ba6 <_usb_d_dev_ep_enable+0x106>
    8b72:	2b20      	cmp	r3, #32
    8b74:	d819      	bhi.n	8baa <_usb_d_dev_ep_enable+0x10a>
    8b76:	2b10      	cmp	r3, #16
    8b78:	d819      	bhi.n	8bae <_usb_d_dev_ep_enable+0x10e>
    8b7a:	2b08      	cmp	r3, #8
    8b7c:	bf94      	ite	ls
    8b7e:	2300      	movls	r3, #0
    8b80:	2301      	movhi	r3, #1
    8b82:	e000      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8b84:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8b86:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    8b8a:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8b8c:	2380      	movs	r3, #128	; 0x80
    8b8e:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    8b92:	4b6f      	ldr	r3, [pc, #444]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8b94:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    8b98:	2000      	movs	r0, #0
    8b9a:	76a8      	strb	r0, [r5, #26]
    8b9c:	e015      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8b9e:	2306      	movs	r3, #6
    8ba0:	e7f1      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8ba2:	2305      	movs	r3, #5
    8ba4:	e7ef      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8ba6:	2304      	movs	r3, #4
    8ba8:	e7ed      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8baa:	2303      	movs	r3, #3
    8bac:	e7eb      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8bae:	2302      	movs	r3, #2
    8bb0:	e7e9      	b.n	8b86 <_usb_d_dev_ep_enable+0xe6>
    8bb2:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8bb4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8bb8:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8bba:	2340      	movs	r3, #64	; 0x40
    8bbc:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    8bc0:	4b63      	ldr	r3, [pc, #396]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8bc2:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    8bc6:	2000      	movs	r0, #0
    8bc8:	72a8      	strb	r0, [r5, #10]
}
    8bca:	bcf0      	pop	{r4, r5, r6, r7}
    8bcc:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8bce:	2106      	movs	r1, #6
    8bd0:	e7f0      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
    8bd2:	2105      	movs	r1, #5
    8bd4:	e7ee      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
    8bd6:	2104      	movs	r1, #4
    8bd8:	e7ec      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
    8bda:	2103      	movs	r1, #3
    8bdc:	e7ea      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
    8bde:	2102      	movs	r1, #2
    8be0:	e7e8      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    8be2:	f06f 0011 	mvn.w	r0, #17
    8be6:	e7f0      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8be8:	f06f 0013 	mvn.w	r0, #19
    8bec:	e7ed      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8bee:	f06f 0013 	mvn.w	r0, #19
    8bf2:	e7ea      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    8bf4:	f06f 0013 	mvn.w	r0, #19
    8bf8:	e7e7      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8bfa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    8bfe:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    8c02:	b2e4      	uxtb	r4, r4
    8c04:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    8c06:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    8c08:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8c0c:	4950      	ldr	r1, [pc, #320]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8c0e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8c12:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8c16:	2aff      	cmp	r2, #255	; 0xff
    8c18:	d0e3      	beq.n	8be2 <_usb_d_dev_ep_enable+0x142>
    8c1a:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    8c1c:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    8c1e:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    8c22:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    8c26:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8c2a:	f001 0107 	and.w	r1, r1, #7
    8c2e:	2901      	cmp	r1, #1
    8c30:	f43f af4d 	beq.w	8ace <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    8c34:	2e00      	cmp	r6, #0
    8c36:	f6ff af79 	blt.w	8b2c <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    8c3a:	f014 0f07 	tst.w	r4, #7
    8c3e:	d1d9      	bne.n	8bf4 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    8c40:	4e43      	ldr	r6, [pc, #268]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8c42:	009f      	lsls	r7, r3, #2
    8c44:	18f9      	adds	r1, r7, r3
    8c46:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    8c4a:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    8c4e:	f001 0107 	and.w	r1, r1, #7
    8c52:	430c      	orrs	r4, r1
    8c54:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    8c58:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8c5c:	443b      	add	r3, r7
    8c5e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    8c62:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    8c66:	4b3b      	ldr	r3, [pc, #236]	; (8d54 <_usb_d_dev_ep_enable+0x2b4>)
    8c68:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8c6c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8c70:	d89f      	bhi.n	8bb2 <_usb_d_dev_ep_enable+0x112>
    8c72:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    8c76:	d8aa      	bhi.n	8bce <_usb_d_dev_ep_enable+0x12e>
    8c78:	2980      	cmp	r1, #128	; 0x80
    8c7a:	d8aa      	bhi.n	8bd2 <_usb_d_dev_ep_enable+0x132>
    8c7c:	2940      	cmp	r1, #64	; 0x40
    8c7e:	d8aa      	bhi.n	8bd6 <_usb_d_dev_ep_enable+0x136>
    8c80:	2920      	cmp	r1, #32
    8c82:	d8aa      	bhi.n	8bda <_usb_d_dev_ep_enable+0x13a>
    8c84:	2910      	cmp	r1, #16
    8c86:	d8aa      	bhi.n	8bde <_usb_d_dev_ep_enable+0x13e>
    8c88:	2908      	cmp	r1, #8
    8c8a:	bf94      	ite	ls
    8c8c:	2100      	movls	r1, #0
    8c8e:	2101      	movhi	r1, #1
    8c90:	e790      	b.n	8bb4 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8c92:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8c96:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8c98:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8c9c:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8c9e:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    8ca2:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8ca4:	2640      	movs	r6, #64	; 0x40
    8ca6:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8caa:	2180      	movs	r1, #128	; 0x80
    8cac:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    8cb0:	4f27      	ldr	r7, [pc, #156]	; (8d50 <_usb_d_dev_ep_enable+0x2b0>)
    8cb2:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    8cb6:	2000      	movs	r0, #0
    8cb8:	72a8      	strb	r0, [r5, #10]
    8cba:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8cbc:	009c      	lsls	r4, r3, #2
    8cbe:	18e1      	adds	r1, r4, r3
    8cc0:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    8cc4:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    8cc8:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    8ccc:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    8cd0:	0152      	lsls	r2, r2, #5
    8cd2:	18b9      	adds	r1, r7, r2
    8cd4:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    8cd6:	4423      	add	r3, r4
    8cd8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    8cdc:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    8ce0:	684b      	ldr	r3, [r1, #4]
    8ce2:	f364 339b 	bfi	r3, r4, #14, #14
    8ce6:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    8ce8:	684b      	ldr	r3, [r1, #4]
    8cea:	f360 030d 	bfi	r3, r0, #0, #14
    8cee:	604b      	str	r3, [r1, #4]
    8cf0:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    8cf4:	21b0      	movs	r1, #176	; 0xb0
    8cf6:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8cfa:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8cfe:	461a      	mov	r2, r3
    8d00:	2310      	movs	r3, #16
    8d02:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    8d06:	e760      	b.n	8bca <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d08:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d0c:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d0e:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d12:	2605      	movs	r6, #5
    8d14:	e7c3      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d16:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d1a:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d1c:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d20:	2603      	movs	r6, #3
    8d22:	e7bc      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d24:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d28:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d2a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d2e:	2606      	movs	r6, #6
    8d30:	e7b5      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d32:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d36:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d38:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d3c:	2604      	movs	r6, #4
    8d3e:	e7ae      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d40:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    8d44:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    8d46:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    8d4a:	2602      	movs	r6, #2
    8d4c:	e7a7      	b.n	8c9e <_usb_d_dev_ep_enable+0x1fe>
    8d4e:	bf00      	nop
    8d50:	200009a8 	.word	0x200009a8
    8d54:	0fffc000 	.word	0x0fffc000

00008d58 <_usb_d_dev_ep_stall>:
{
    8d58:	b470      	push	{r4, r5, r6}
    8d5a:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    8d5c:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8d5e:	f010 000f 	ands.w	r0, r0, #15
    8d62:	d008      	beq.n	8d76 <_usb_d_dev_ep_stall+0x1e>
    8d64:	2b00      	cmp	r3, #0
    8d66:	bfb4      	ite	lt
    8d68:	1d43      	addlt	r3, r0, #5
    8d6a:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    8d6c:	2805      	cmp	r0, #5
    8d6e:	d903      	bls.n	8d78 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    8d70:	f06f 0011 	mvn.w	r0, #17
    8d74:	e018      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    8d76:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    8d78:	2901      	cmp	r1, #1
    8d7a:	d017      	beq.n	8dac <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    8d7c:	2900      	cmp	r1, #0
    8d7e:	d03a      	beq.n	8df6 <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8d80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8d84:	4a45      	ldr	r2, [pc, #276]	; (8e9c <_usb_d_dev_ep_stall+0x144>)
    8d86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8d8a:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8d8e:	f003 030f 	and.w	r3, r3, #15
    8d92:	015b      	lsls	r3, r3, #5
    8d94:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    8d98:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8d9c:	2310      	movs	r3, #16
    8d9e:	40a3      	lsls	r3, r4
    8da0:	421a      	tst	r2, r3
    8da2:	bf14      	ite	ne
    8da4:	2001      	movne	r0, #1
    8da6:	2000      	moveq	r0, #0
}
    8da8:	bc70      	pop	{r4, r5, r6}
    8daa:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8dac:	2510      	movs	r5, #16
    8dae:	40a5      	lsls	r5, r4
    8db0:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    8db2:	493a      	ldr	r1, [pc, #232]	; (8e9c <_usb_d_dev_ep_stall+0x144>)
    8db4:	009e      	lsls	r6, r3, #2
    8db6:	18f2      	adds	r2, r6, r3
    8db8:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8dbc:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    8dc0:	f002 020f 	and.w	r2, r2, #15
    8dc4:	0150      	lsls	r0, r2, #5
    8dc6:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    8dca:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    8dce:	2020      	movs	r0, #32
    8dd0:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    8dd4:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    8dd6:	0152      	lsls	r2, r2, #5
    8dd8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    8ddc:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    8de0:	4433      	add	r3, r6
    8de2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    8de6:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    8dea:	f042 0208 	orr.w	r2, r2, #8
    8dee:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    8df2:	2000      	movs	r0, #0
    8df4:	e7d8      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    8df6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8dfa:	4928      	ldr	r1, [pc, #160]	; (8e9c <_usb_d_dev_ep_stall+0x144>)
    8dfc:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8e00:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    8e04:	f002 020f 	and.w	r2, r2, #15
    8e08:	0151      	lsls	r1, r2, #5
    8e0a:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8e0e:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8e12:	2010      	movs	r0, #16
    8e14:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    8e16:	4205      	tst	r5, r0
    8e18:	d03c      	beq.n	8e94 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    8e1a:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8e1c:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    8e20:	2020      	movs	r0, #32
    8e22:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    8e24:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    8e26:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    8e2a:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    8e2e:	4202      	tst	r2, r0
    8e30:	d007      	beq.n	8e42 <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8e32:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    8e36:	2201      	movs	r2, #1
    8e38:	fa02 f404 	lsl.w	r4, r2, r4
    8e3c:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    8e3e:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    8e42:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8e46:	4815      	ldr	r0, [pc, #84]	; (8e9c <_usb_d_dev_ep_stall+0x144>)
    8e48:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    8e4c:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    8e50:	f002 0207 	and.w	r2, r2, #7
    8e54:	2a01      	cmp	r2, #1
    8e56:	d00c      	beq.n	8e72 <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    8e58:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8e5c:	4a0f      	ldr	r2, [pc, #60]	; (8e9c <_usb_d_dev_ep_stall+0x144>)
    8e5e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8e62:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    8e66:	f36f 02c3 	bfc	r2, #3, #1
    8e6a:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    8e6e:	2000      	movs	r0, #0
    8e70:	e79a      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    8e72:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    8e76:	f012 0f30 	tst.w	r2, #48	; 0x30
    8e7a:	d10d      	bne.n	8e98 <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    8e7c:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    8e80:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    8e84:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    8e88:	f36f 02c3 	bfc	r2, #3, #1
    8e8c:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    8e90:	2000      	movs	r0, #0
    8e92:	e789      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
    8e94:	2000      	movs	r0, #0
    8e96:	e787      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
    8e98:	2000      	movs	r0, #0
    8e9a:	e785      	b.n	8da8 <_usb_d_dev_ep_stall+0x50>
    8e9c:	200009a8 	.word	0x200009a8

00008ea0 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    8ea0:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    8ea2:	f000 040f 	and.w	r4, r0, #15
    8ea6:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    8ea8:	4a14      	ldr	r2, [pc, #80]	; (8efc <_usb_d_dev_ep_read_req+0x5c>)
    8eaa:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    8eac:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    8eae:	6840      	ldr	r0, [r0, #4]
    8eb0:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    8eb4:	2c05      	cmp	r4, #5
    8eb6:	d817      	bhi.n	8ee8 <_usb_d_dev_ep_read_req+0x48>
    8eb8:	b1c9      	cbz	r1, 8eee <_usb_d_dev_ep_read_req+0x4e>
    8eba:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    8ebe:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    8ec2:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    8ec4:	2a11      	cmp	r2, #17
    8ec6:	d115      	bne.n	8ef4 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    8ec8:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    8ecc:	f012 0f10 	tst.w	r2, #16
    8ed0:	d102      	bne.n	8ed8 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    8ed2:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    8ed4:	bc30      	pop	{r4, r5}
    8ed6:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    8ed8:	682c      	ldr	r4, [r5, #0]
    8eda:	686a      	ldr	r2, [r5, #4]
    8edc:	600c      	str	r4, [r1, #0]
    8ede:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    8ee0:	2210      	movs	r2, #16
    8ee2:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    8ee6:	e7f5      	b.n	8ed4 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    8ee8:	f06f 0011 	mvn.w	r0, #17
    8eec:	e7f2      	b.n	8ed4 <_usb_d_dev_ep_read_req+0x34>
    8eee:	f06f 0011 	mvn.w	r0, #17
    8ef2:	e7ef      	b.n	8ed4 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    8ef4:	f06f 0012 	mvn.w	r0, #18
    8ef8:	e7ec      	b.n	8ed4 <_usb_d_dev_ep_read_req+0x34>
    8efa:	bf00      	nop
    8efc:	200009a8 	.word	0x200009a8

00008f00 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    8f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8f04:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    8f06:	7a03      	ldrb	r3, [r0, #8]
    8f08:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    8f0a:	f013 030f 	ands.w	r3, r3, #15
    8f0e:	f000 80c2 	beq.w	9096 <_usb_d_dev_ep_trans+0x196>
    8f12:	2e00      	cmp	r6, #0
    8f14:	bfb4      	ite	lt
    8f16:	1d5a      	addlt	r2, r3, #5
    8f18:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    8f1a:	4614      	mov	r4, r2
    8f1c:	4969      	ldr	r1, [pc, #420]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8f1e:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    8f22:	1c55      	adds	r5, r2, #1
    8f24:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    8f28:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8f2c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    8f30:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    8f34:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    8f38:	f240 31ff 	movw	r1, #1023	; 0x3ff
    8f3c:	428a      	cmp	r2, r1
    8f3e:	d025      	beq.n	8f8c <_usb_d_dev_ep_trans+0x8c>
    8f40:	1e55      	subs	r5, r2, #1
    8f42:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    8f44:	6841      	ldr	r1, [r0, #4]
    8f46:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    8f48:	2b05      	cmp	r3, #5
    8f4a:	f200 8092 	bhi.w	9072 <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    8f4e:	6803      	ldr	r3, [r0, #0]
    8f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    8f54:	d31c      	bcc.n	8f90 <_usb_d_dev_ep_trans+0x90>
    8f56:	eb03 0c01 	add.w	ip, r3, r1
    8f5a:	f8df e180 	ldr.w	lr, [pc, #384]	; 90dc <_usb_d_dev_ep_trans+0x1dc>
    8f5e:	45f4      	cmp	ip, lr
    8f60:	d816      	bhi.n	8f90 <_usb_d_dev_ep_trans+0x90>
    8f62:	f013 0f03 	tst.w	r3, #3
    8f66:	d113      	bne.n	8f90 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    8f68:	2e00      	cmp	r6, #0
    8f6a:	db2a      	blt.n	8fc2 <_usb_d_dev_ep_trans+0xc2>
    8f6c:	428a      	cmp	r2, r1
    8f6e:	f200 809c 	bhi.w	90aa <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    8f72:	b34d      	cbz	r5, 8fc8 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    8f74:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    8f78:	4a52      	ldr	r2, [pc, #328]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8f7a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    8f82:	2b00      	cmp	r3, #0
    8f84:	d07b      	beq.n	907e <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    8f86:	f04f 0800 	mov.w	r8, #0
    8f8a:	e00c      	b.n	8fa6 <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    8f8c:	4615      	mov	r5, r2
    8f8e:	e7d9      	b.n	8f44 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    8f90:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    8f94:	4a4b      	ldr	r2, [pc, #300]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8f96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    8f9e:	2b00      	cmp	r3, #0
    8fa0:	d06a      	beq.n	9078 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    8fa2:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    8fa6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    8faa:	4a46      	ldr	r2, [pc, #280]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8fac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8fb0:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8fb4:	f013 0f08 	tst.w	r3, #8
    8fb8:	d009      	beq.n	8fce <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    8fba:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    8fbc:	b003      	add	sp, #12
    8fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    8fc2:	f04f 0800 	mov.w	r8, #0
    8fc6:	e7ee      	b.n	8fa6 <_usb_d_dev_ep_trans+0xa6>
    8fc8:	f04f 0800 	mov.w	r8, #0
    8fcc:	e7eb      	b.n	8fa6 <_usb_d_dev_ep_trans+0xa6>
    8fce:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    8fd0:	a801      	add	r0, sp, #4
    8fd2:	4b3d      	ldr	r3, [pc, #244]	; (90c8 <_usb_d_dev_ep_trans+0x1c8>)
    8fd4:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    8fd6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    8fda:	4a3a      	ldr	r2, [pc, #232]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8fdc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    8fe0:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    8fe4:	f013 0f40 	tst.w	r3, #64	; 0x40
    8fe8:	d13c      	bne.n	9064 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    8fea:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    8fee:	4b35      	ldr	r3, [pc, #212]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    8ff0:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    8ff4:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    8ff8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8ffc:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    9000:	a801      	add	r0, sp, #4
    9002:	4b32      	ldr	r3, [pc, #200]	; (90cc <_usb_d_dev_ep_trans+0x1cc>)
    9004:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    9006:	f8da 3000 	ldr.w	r3, [sl]
    900a:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    900e:	f8da 3004 	ldr.w	r3, [sl, #4]
    9012:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    9016:	2300      	movs	r3, #0
    9018:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    901c:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    901e:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    9022:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    9026:	f368 1345 	bfi	r3, r8, #5, #1
    902a:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    902e:	f89a 3009 	ldrb.w	r3, [sl, #9]
    9032:	b1e3      	cbz	r3, 906e <_usb_d_dev_ep_trans+0x16e>
    9034:	fab5 f585 	clz	r5, r5
    9038:	096d      	lsrs	r5, r5, #5
    903a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    903e:	4b21      	ldr	r3, [pc, #132]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    9040:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    9044:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    9048:	f365 1304 	bfi	r3, r5, #4, #1
    904c:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    9050:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    9052:	f04f 0100 	mov.w	r1, #0
    9056:	4638      	mov	r0, r7
    9058:	bfb4      	ite	lt
    905a:	4b1d      	ldrlt	r3, [pc, #116]	; (90d0 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    905c:	4b1d      	ldrge	r3, [pc, #116]	; (90d4 <_usb_d_dev_ep_trans+0x1d4>)
    905e:	4798      	blx	r3
	return ERR_NONE;
    9060:	2000      	movs	r0, #0
    9062:	e7ab      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    9064:	a801      	add	r0, sp, #4
    9066:	4b19      	ldr	r3, [pc, #100]	; (90cc <_usb_d_dev_ep_trans+0x1cc>)
    9068:	4798      	blx	r3
		return USB_BUSY;
    906a:	2001      	movs	r0, #1
    906c:	e7a6      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
    906e:	2500      	movs	r5, #0
    9070:	e7e3      	b.n	903a <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    9072:	f06f 0011 	mvn.w	r0, #17
    9076:	e7a1      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9078:	f06f 0012 	mvn.w	r0, #18
    907c:	e79e      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    907e:	f06f 0011 	mvn.w	r0, #17
    9082:	e79b      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    9084:	f06f 0012 	mvn.w	r0, #18
    9088:	e798      	b.n	8fbc <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    908a:	6841      	ldr	r1, [r0, #4]
    908c:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    9090:	4f11      	ldr	r7, [pc, #68]	; (90d8 <_usb_d_dev_ep_trans+0x1d8>)
    9092:	2400      	movs	r4, #0
    9094:	e75b      	b.n	8f4e <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    9096:	4a0b      	ldr	r2, [pc, #44]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    9098:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    909c:	f240 31ff 	movw	r1, #1023	; 0x3ff
    90a0:	428a      	cmp	r2, r1
    90a2:	d0f2      	beq.n	908a <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    90a4:	4f0c      	ldr	r7, [pc, #48]	; (90d8 <_usb_d_dev_ep_trans+0x1d8>)
    90a6:	2400      	movs	r4, #0
    90a8:	e74a      	b.n	8f40 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    90aa:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    90ae:	4a05      	ldr	r2, [pc, #20]	; (90c4 <_usb_d_dev_ep_trans+0x1c4>)
    90b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    90b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    90b8:	2b00      	cmp	r3, #0
    90ba:	d0e3      	beq.n	9084 <_usb_d_dev_ep_trans+0x184>
    90bc:	f04f 0801 	mov.w	r8, #1
    90c0:	e771      	b.n	8fa6 <_usb_d_dev_ep_trans+0xa6>
    90c2:	bf00      	nop
    90c4:	200009a8 	.word	0x200009a8
    90c8:	000043f5 	.word	0x000043f5
    90cc:	00004403 	.word	0x00004403
    90d0:	00008125 	.word	0x00008125
    90d4:	000082a9 	.word	0x000082a9
    90d8:	20000a7c 	.word	0x20000a7c
    90dc:	20041fff 	.word	0x20041fff

000090e0 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    90e0:	4b07      	ldr	r3, [pc, #28]	; (9100 <_usb_d_dev_register_callback+0x20>)
    90e2:	2900      	cmp	r1, #0
    90e4:	bf08      	it	eq
    90e6:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    90e8:	2801      	cmp	r0, #1
    90ea:	d004      	beq.n	90f6 <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    90ec:	b910      	cbnz	r0, 90f4 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    90ee:	4b05      	ldr	r3, [pc, #20]	; (9104 <_usb_d_dev_register_callback+0x24>)
    90f0:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    90f4:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    90f6:	4b03      	ldr	r3, [pc, #12]	; (9104 <_usb_d_dev_register_callback+0x24>)
    90f8:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    90fc:	4770      	bx	lr
    90fe:	bf00      	nop
    9100:	00007e95 	.word	0x00007e95
    9104:	200009a8 	.word	0x200009a8

00009108 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    9108:	4b0a      	ldr	r3, [pc, #40]	; (9134 <_usb_d_dev_register_ep_callback+0x2c>)
    910a:	2900      	cmp	r1, #0
    910c:	bf08      	it	eq
    910e:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    9110:	4603      	mov	r3, r0
    9112:	b138      	cbz	r0, 9124 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    9114:	2801      	cmp	r0, #1
    9116:	d009      	beq.n	912c <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    9118:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    911a:	bf04      	itt	eq
    911c:	4b06      	ldreq	r3, [pc, #24]	; (9138 <_usb_d_dev_register_ep_callback+0x30>)
    911e:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    9122:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    9124:	4b04      	ldr	r3, [pc, #16]	; (9138 <_usb_d_dev_register_ep_callback+0x30>)
    9126:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    912a:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    912c:	4b02      	ldr	r3, [pc, #8]	; (9138 <_usb_d_dev_register_ep_callback+0x30>)
    912e:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    9132:	4770      	bx	lr
    9134:	00007e95 	.word	0x00007e95
    9138:	200009a8 	.word	0x200009a8

0000913c <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    913c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    913e:	4b01      	ldr	r3, [pc, #4]	; (9144 <USB_0_Handler+0x8>)
    9140:	4798      	blx	r3
    9142:	bd08      	pop	{r3, pc}
    9144:	00008499 	.word	0x00008499

00009148 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    9148:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    914a:	4b01      	ldr	r3, [pc, #4]	; (9150 <USB_1_Handler+0x8>)
    914c:	4798      	blx	r3
    914e:	bd08      	pop	{r3, pc}
    9150:	00008499 	.word	0x00008499

00009154 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    9154:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9156:	4b01      	ldr	r3, [pc, #4]	; (915c <USB_2_Handler+0x8>)
    9158:	4798      	blx	r3
    915a:	bd08      	pop	{r3, pc}
    915c:	00008499 	.word	0x00008499

00009160 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    9160:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    9162:	4b01      	ldr	r3, [pc, #4]	; (9168 <USB_3_Handler+0x8>)
    9164:	4798      	blx	r3
    9166:	bd08      	pop	{r3, pc}
    9168:	00008499 	.word	0x00008499

0000916c <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    916c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    916e:	4604      	mov	r4, r0
    9170:	b340      	cbz	r0, 91c4 <_wdt_init+0x58>
    9172:	6800      	ldr	r0, [r0, #0]
    9174:	3000      	adds	r0, #0
    9176:	bf18      	it	ne
    9178:	2001      	movne	r0, #1
    917a:	2250      	movs	r2, #80	; 0x50
    917c:	4915      	ldr	r1, [pc, #84]	; (91d4 <_wdt_init+0x68>)
    917e:	4b16      	ldr	r3, [pc, #88]	; (91d8 <_wdt_init+0x6c>)
    9180:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    9182:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9184:	689a      	ldr	r2, [r3, #8]
    9186:	f012 0f0e 	tst.w	r2, #14
    918a:	d1fb      	bne.n	9184 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    918c:	781a      	ldrb	r2, [r3, #0]
    918e:	09d2      	lsrs	r2, r2, #7
    9190:	d11a      	bne.n	91c8 <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    9192:	689a      	ldr	r2, [r3, #8]
    9194:	f012 0f0e 	tst.w	r2, #14
    9198:	d1fb      	bne.n	9192 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    919a:	781a      	ldrb	r2, [r3, #0]
    919c:	f012 0f02 	tst.w	r2, #2
    91a0:	d115      	bne.n	91ce <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    91a2:	781a      	ldrb	r2, [r3, #0]
    91a4:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    91a8:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    91aa:	689a      	ldr	r2, [r3, #8]
    91ac:	f012 0f0e 	tst.w	r2, #14
    91b0:	d1fb      	bne.n	91aa <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    91b2:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    91b4:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    91b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    91ba:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    91be:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    91c0:	2000      	movs	r0, #0
    91c2:	bd10      	pop	{r4, pc}
    91c4:	2000      	movs	r0, #0
    91c6:	e7d8      	b.n	917a <_wdt_init+0xe>
		return ERR_DENIED;
    91c8:	f06f 0010 	mvn.w	r0, #16
    91cc:	bd10      	pop	{r4, pc}
    91ce:	f06f 0010 	mvn.w	r0, #16
}
    91d2:	bd10      	pop	{r4, pc}
    91d4:	0000d1d0 	.word	0x0000d1d0
    91d8:	0000578d 	.word	0x0000578d

000091dc <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_realtime;
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{
	pingflag++;
    91dc:	4a04      	ldr	r2, [pc, #16]	; (91f0 <RTC_Scheduler_ping_cb+0x14>)
    91de:	7813      	ldrb	r3, [r2, #0]
    91e0:	3301      	adds	r3, #1
    91e2:	b2db      	uxtb	r3, r3
    91e4:	7013      	strb	r3, [r2, #0]
	pingflag_active++;
    91e6:	7853      	ldrb	r3, [r2, #1]
    91e8:	3301      	adds	r3, #1
    91ea:	b2db      	uxtb	r3, r3
    91ec:	7053      	strb	r3, [r2, #1]
    91ee:	4770      	bx	lr
    91f0:	20000d68 	.word	0x20000d68

000091f4 <RTC_Scheduler_realtime_cb>:
}


static void RTC_Scheduler_realtime_cb(const struct timer_task *const timer_task)
{
    91f4:	b530      	push	{r4, r5, lr}
    91f6:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);
    91f8:	481d      	ldr	r0, [pc, #116]	; (9270 <RTC_Scheduler_realtime_cb+0x7c>)
    91fa:	4b1e      	ldr	r3, [pc, #120]	; (9274 <RTC_Scheduler_realtime_cb+0x80>)
    91fc:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    91fe:	a801      	add	r0, sp, #4
    9200:	4b1d      	ldr	r3, [pc, #116]	; (9278 <RTC_Scheduler_realtime_cb+0x84>)
    9202:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    9204:	4b1d      	ldr	r3, [pc, #116]	; (927c <RTC_Scheduler_realtime_cb+0x88>)
    9206:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    920a:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    920e:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    9212:	4054      	eors	r4, r2
    9214:	400c      	ands	r4, r1
    9216:	4054      	eors	r4, r2
	CRITICAL_SECTION_LEAVE();
    9218:	a801      	add	r0, sp, #4
    921a:	4b19      	ldr	r3, [pc, #100]	; (9280 <RTC_Scheduler_realtime_cb+0x8c>)
    921c:	4798      	blx	r3

	uint8_t report_index = 0;

	uint8_t mapmode_value = gpio_get_pin_level(MAP_MODE);

	if (mapmode_value != mod->report_array[report_index].helper[0]){
    921e:	4b19      	ldr	r3, [pc, #100]	; (9284 <RTC_Scheduler_realtime_cb+0x90>)
    9220:	685b      	ldr	r3, [r3, #4]
    9222:	68db      	ldr	r3, [r3, #12]
    9224:	781a      	ldrb	r2, [r3, #0]
    9226:	f3c4 24c0 	ubfx	r4, r4, #11, #1
    922a:	4294      	cmp	r4, r2
    922c:	d002      	beq.n	9234 <RTC_Scheduler_realtime_cb+0x40>
			
		uint8_t value;
			
		if (mod->report_array[report_index].helper[0] == 0){
    922e:	b91a      	cbnz	r2, 9238 <RTC_Scheduler_realtime_cb+0x44>
				
			mod->report_array[report_index].helper[0] = 1;
    9230:	2201      	movs	r2, #1
    9232:	701a      	strb	r2, [r3, #0]
			
			

	}

}
    9234:	b003      	add	sp, #12
    9236:	bd30      	pop	{r4, r5, pc}
			mod->report_array[report_index].helper[0] = 0;
    9238:	2400      	movs	r4, #0
    923a:	701c      	strb	r4, [r3, #0]
			grid_sys_state.bank_select = (grid_sys_state.bank_select+1)%4;
    923c:	4a0c      	ldr	r2, [pc, #48]	; (9270 <RTC_Scheduler_realtime_cb+0x7c>)
    923e:	7a53      	ldrb	r3, [r2, #9]
    9240:	3301      	adds	r3, #1
    9242:	1ae1      	subs	r1, r4, r3
    9244:	f003 0303 	and.w	r3, r3, #3
    9248:	f001 0103 	and.w	r1, r1, #3
    924c:	bf58      	it	pl
    924e:	424b      	negpl	r3, r1
    9250:	b2db      	uxtb	r3, r3
    9252:	7253      	strb	r3, [r2, #9]
			value = grid_sys_state.bank_select;
    9254:	7a53      	ldrb	r3, [r2, #9]
 			grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[7], 2, grid_sys_state.bank_select);
    9256:	7a52      	ldrb	r2, [r2, #9]
    9258:	4d0a      	ldr	r5, [pc, #40]	; (9284 <RTC_Scheduler_realtime_cb+0x90>)
    925a:	686b      	ldr	r3, [r5, #4]
    925c:	6858      	ldr	r0, [r3, #4]
    925e:	2102      	movs	r1, #2
    9260:	3007      	adds	r0, #7
    9262:	4b09      	ldr	r3, [pc, #36]	; (9288 <RTC_Scheduler_realtime_cb+0x94>)
    9264:	4798      	blx	r3
 			grid_report_sys_set_changed_flag(mod, report_index);
    9266:	4621      	mov	r1, r4
    9268:	4628      	mov	r0, r5
    926a:	4b08      	ldr	r3, [pc, #32]	; (928c <RTC_Scheduler_realtime_cb+0x98>)
    926c:	4798      	blx	r3
}
    926e:	e7e1      	b.n	9234 <RTC_Scheduler_realtime_cb+0x40>
    9270:	20001d08 	.word	0x20001d08
    9274:	0000378b 	.word	0x0000378b
    9278:	000043f5 	.word	0x000043f5
    927c:	41008000 	.word	0x41008000
    9280:	00004403 	.word	0x00004403
    9284:	20001cf8 	.word	0x20001cf8
    9288:	00003879 	.word	0x00003879
    928c:	00003eb9 	.word	0x00003eb9

00009290 <RTC_Scheduler_heartbeat_cb>:

static void RTC_Scheduler_heartbeat_cb(const struct timer_task *const timer_task)
{
    9290:	b538      	push	{r3, r4, r5, lr}
	
	struct grid_ui_model* mod = &grid_ui_state;
	uint8_t report_index = 1;
						
	grid_sys_write_hex_string_value(&mod->report_array[report_index].payload[7], 2, grid_sys_get_hwcfg());
    9292:	4d08      	ldr	r5, [pc, #32]	; (92b4 <RTC_Scheduler_heartbeat_cb+0x24>)
    9294:	686b      	ldr	r3, [r5, #4]
    9296:	695c      	ldr	r4, [r3, #20]
    9298:	3407      	adds	r4, #7
    929a:	4b07      	ldr	r3, [pc, #28]	; (92b8 <RTC_Scheduler_heartbeat_cb+0x28>)
    929c:	4798      	blx	r3
    929e:	4602      	mov	r2, r0
    92a0:	2102      	movs	r1, #2
    92a2:	4620      	mov	r0, r4
    92a4:	4b05      	ldr	r3, [pc, #20]	; (92bc <RTC_Scheduler_heartbeat_cb+0x2c>)
    92a6:	4798      	blx	r3
	grid_report_sys_set_changed_flag(mod, report_index);
    92a8:	2101      	movs	r1, #1
    92aa:	4628      	mov	r0, r5
    92ac:	4b04      	ldr	r3, [pc, #16]	; (92c0 <RTC_Scheduler_heartbeat_cb+0x30>)
    92ae:	4798      	blx	r3
    92b0:	bd38      	pop	{r3, r4, r5, pc}
    92b2:	bf00      	nop
    92b4:	20001cf8 	.word	0x20001cf8
    92b8:	000038b1 	.word	0x000038b1
    92bc:	00003879 	.word	0x00003879
    92c0:	00003eb9 	.word	0x00003eb9

000092c4 <grid_port_receive_task>:
	if	(por->rx_double_buffer_status != 0){
    92c4:	69c3      	ldr	r3, [r0, #28]
    92c6:	2b00      	cmp	r3, #0
    92c8:	d147      	bne.n	935a <grid_port_receive_task+0x96>
void grid_port_receive_task(struct grid_port* por){
    92ca:	b530      	push	{r4, r5, lr}
    92cc:	b083      	sub	sp, #12
    92ce:	4604      	mov	r4, r0
	if (por->rx_double_buffer_timeout > 2000){
    92d0:	6983      	ldr	r3, [r0, #24]
    92d2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    92d6:	d91c      	bls.n	9312 <grid_port_receive_task+0x4e>
		if (por->partner_status == 1){
    92d8:	f890 350f 	ldrb.w	r3, [r0, #1295]	; 0x50f
    92dc:	2b01      	cmp	r3, #1
    92de:	d005      	beq.n	92ec <grid_port_receive_task+0x28>
			por->rx_double_buffer_seek_start_index = 0;
    92e0:	2300      	movs	r3, #0
    92e2:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    92e4:	6243      	str	r3, [r0, #36]	; 0x24
			grid_sys_port_reset_dma(por);
    92e6:	4b1d      	ldr	r3, [pc, #116]	; (935c <grid_port_receive_task+0x98>)
    92e8:	4798      	blx	r3
    92ea:	e014      	b.n	9316 <grid_port_receive_task+0x52>
			por->rx_double_buffer_seek_start_index = 0;
    92ec:	2300      	movs	r3, #0
    92ee:	6203      	str	r3, [r0, #32]
			por->rx_double_buffer_read_start_index = 0;
    92f0:	6243      	str	r3, [r0, #36]	; 0x24
			por->partner_status = 0;
    92f2:	f880 350f 	strb.w	r3, [r0, #1295]	; 0x50f
			por->rx_double_buffer_timeout =0;
    92f6:	6183      	str	r3, [r0, #24]
			grid_sys_port_reset_dma(por);
    92f8:	4b18      	ldr	r3, [pc, #96]	; (935c <grid_port_receive_task+0x98>)
    92fa:	4798      	blx	r3
			grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200);
    92fc:	23c8      	movs	r3, #200	; 0xc8
    92fe:	9301      	str	r3, [sp, #4]
    9300:	2302      	movs	r3, #2
    9302:	9300      	str	r3, [sp, #0]
    9304:	23ff      	movs	r3, #255	; 0xff
    9306:	461a      	mov	r2, r3
    9308:	4619      	mov	r1, r3
    930a:	4815      	ldr	r0, [pc, #84]	; (9360 <grid_port_receive_task+0x9c>)
    930c:	4d15      	ldr	r5, [pc, #84]	; (9364 <grid_port_receive_task+0xa0>)
    930e:	47a8      	blx	r5
    9310:	e001      	b.n	9316 <grid_port_receive_task+0x52>
		por->rx_double_buffer_timeout++;
    9312:	3301      	adds	r3, #1
    9314:	6183      	str	r3, [r0, #24]
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    9316:	6a23      	ldr	r3, [r4, #32]
    9318:	18e2      	adds	r2, r4, r3
    931a:	f892 2280 	ldrb.w	r2, [r2, #640]	; 0x280
    931e:	2a0a      	cmp	r2, #10
    9320:	d015      	beq.n	934e <grid_port_receive_task+0x8a>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9322:	b1c2      	cbz	r2, 9356 <grid_port_receive_task+0x92>
    9324:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    9328:	f240 2056 	movw	r0, #598	; 0x256
			por->rx_double_buffer_seek_start_index=0;
    932c:	2500      	movs	r5, #0
		if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    932e:	4283      	cmp	r3, r0
			por->rx_double_buffer_seek_start_index++;			
    9330:	bf9a      	itte	ls
    9332:	3301      	addls	r3, #1
    9334:	6223      	strls	r3, [r4, #32]
			por->rx_double_buffer_seek_start_index=0;
    9336:	6225      	strhi	r5, [r4, #32]
	for(uint32_t i = 0; i<490; i++){
    9338:	3a01      	subs	r2, #1
    933a:	d00c      	beq.n	9356 <grid_port_receive_task+0x92>
		if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    933c:	6a23      	ldr	r3, [r4, #32]
    933e:	18e1      	adds	r1, r4, r3
    9340:	f891 1280 	ldrb.w	r1, [r1, #640]	; 0x280
    9344:	290a      	cmp	r1, #10
    9346:	d002      	beq.n	934e <grid_port_receive_task+0x8a>
		else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    9348:	2900      	cmp	r1, #0
    934a:	d1f0      	bne.n	932e <grid_port_receive_task+0x6a>
    934c:	e003      	b.n	9356 <grid_port_receive_task+0x92>
			por->rx_double_buffer_status = 1;
    934e:	2301      	movs	r3, #1
    9350:	61e3      	str	r3, [r4, #28]
			por->rx_double_buffer_timeout = 0;
    9352:	2300      	movs	r3, #0
    9354:	61a3      	str	r3, [r4, #24]
}
    9356:	b003      	add	sp, #12
    9358:	bd30      	pop	{r4, r5, pc}
    935a:	4770      	bx	lr
    935c:	000034f1 	.word	0x000034f1
    9360:	20001d08 	.word	0x20001d08
    9364:	000037e5 	.word	0x000037e5

00009368 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint32_t startcommand, uint32_t length){
    9368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    936c:	b08b      	sub	sp, #44	; 0x2c
    936e:	af02      	add	r7, sp, #8
    9370:	4604      	mov	r4, r0
    9372:	4615      	mov	r5, r2
	response[0] = GRID_MSG_START_OF_HEADING;
    9374:	2301      	movs	r3, #1
    9376:	753b      	strb	r3, [r7, #20]
	response[1] = GRID_MSG_DIRECT;
    9378:	230e      	movs	r3, #14
    937a:	757b      	strb	r3, [r7, #21]
	response[2] = GRID_MSG_NACKNOWLEDGE;
    937c:	2315      	movs	r3, #21
    937e:	75bb      	strb	r3, [r7, #22]
	response[3] = GRID_MSG_END_OF_TRANSMISSION;
    9380:	2304      	movs	r3, #4
    9382:	75fb      	strb	r3, [r7, #23]
	response[4] = '0'; //checksum
    9384:	2330      	movs	r3, #48	; 0x30
    9386:	763b      	strb	r3, [r7, #24]
	response[5] = '0'; //checksum
    9388:	767b      	strb	r3, [r7, #25]
	response[6] = '\n';
    938a:	230a      	movs	r3, #10
    938c:	76bb      	strb	r3, [r7, #26]
	response[7] = 0;
    938e:	2300      	movs	r3, #0
    9390:	76fb      	strb	r3, [r7, #27]
	response[8] = 0;
    9392:	773b      	strb	r3, [r7, #28]
	response[9] = 0;
    9394:	777b      	strb	r3, [r7, #29]
	uint8_t error_flag = 0;
    9396:	74fb      	strb	r3, [r7, #19]
	uint8_t message[length];
    9398:	1dd3      	adds	r3, r2, #7
    939a:	f023 0307 	bic.w	r3, r3, #7
    939e:	ebad 0d03 	sub.w	sp, sp, r3
    93a2:	ae02      	add	r6, sp, #8
    93a4:	46b0      	mov	r8, r6
	for (uint32_t i = 0; i<length; i++){
    93a6:	b1b2      	cbz	r2, 93d6 <grid_port_receive_decode+0x6e>
		message[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    93a8:	6a41      	ldr	r1, [r0, #36]	; 0x24
    93aa:	eb06 0c02 	add.w	ip, r6, r2
    93ae:	4632      	mov	r2, r6
    93b0:	1b89      	subs	r1, r1, r6
    93b2:	f8df e308 	ldr.w	lr, [pc, #776]	; 96bc <grid_port_receive_decode+0x354>
    93b6:	f44f 7016 	mov.w	r0, #600	; 0x258
    93ba:	eb01 0902 	add.w	r9, r1, r2
    93be:	fbae a309 	umull	sl, r3, lr, r9
    93c2:	099b      	lsrs	r3, r3, #6
    93c4:	fb00 9313 	mls	r3, r0, r3, r9
    93c8:	4423      	add	r3, r4
    93ca:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
    93ce:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i = 0; i<length; i++){
    93d2:	4594      	cmp	ip, r2
    93d4:	d1f1      	bne.n	93ba <grid_port_receive_decode+0x52>
	if (message[0] == 1 && message [length-1] == 10){
    93d6:	7833      	ldrb	r3, [r6, #0]
    93d8:	2b01      	cmp	r3, #1
    93da:	d02e      	beq.n	943a <grid_port_receive_decode+0xd2>
		grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 20, 2, 200); // BLUE BLINKY	
    93dc:	23c8      	movs	r3, #200	; 0xc8
    93de:	9301      	str	r3, [sp, #4]
    93e0:	2302      	movs	r3, #2
    93e2:	9300      	str	r3, [sp, #0]
    93e4:	2314      	movs	r3, #20
    93e6:	2200      	movs	r2, #0
    93e8:	4611      	mov	r1, r2
    93ea:	48b2      	ldr	r0, [pc, #712]	; (96b4 <grid_port_receive_decode+0x34c>)
    93ec:	4eb2      	ldr	r6, [pc, #712]	; (96b8 <grid_port_receive_decode+0x350>)
    93ee:	47b0      	blx	r6
	for (uint32_t i = 0; i<length; i++){
    93f0:	b18d      	cbz	r5, 9416 <grid_port_receive_decode+0xae>
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    93f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
    93f4:	eb05 0e02 	add.w	lr, r5, r2
    93f8:	4eb0      	ldr	r6, [pc, #704]	; (96bc <grid_port_receive_decode+0x354>)
    93fa:	f44f 7016 	mov.w	r0, #600	; 0x258
    93fe:	2100      	movs	r1, #0
    9400:	fba6 c302 	umull	ip, r3, r6, r2
    9404:	099b      	lsrs	r3, r3, #6
    9406:	fb00 2313 	mls	r3, r0, r3, r2
    940a:	4423      	add	r3, r4
    940c:	f883 1280 	strb.w	r1, [r3, #640]	; 0x280
    9410:	3201      	adds	r2, #1
	for (uint32_t i = 0; i<length; i++){
    9412:	4596      	cmp	lr, r2
    9414:	d1f4      	bne.n	9400 <grid_port_receive_decode+0x98>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    9416:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9418:	441d      	add	r5, r3
    941a:	4ba8      	ldr	r3, [pc, #672]	; (96bc <grid_port_receive_decode+0x354>)
    941c:	fba3 2305 	umull	r2, r3, r3, r5
    9420:	099b      	lsrs	r3, r3, #6
    9422:	f44f 7216 	mov.w	r2, #600	; 0x258
    9426:	fb02 5313 	mls	r3, r2, r3, r5
    942a:	6263      	str	r3, [r4, #36]	; 0x24
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    942c:	6223      	str	r3, [r4, #32]
	por->rx_double_buffer_status = 0;
    942e:	2300      	movs	r3, #0
    9430:	61e3      	str	r3, [r4, #28]
}
    9432:	3724      	adds	r7, #36	; 0x24
    9434:	46bd      	mov	sp, r7
    9436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (message[0] == 1 && message [length-1] == 10){
    943a:	1973      	adds	r3, r6, r5
    943c:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    9440:	2b0a      	cmp	r3, #10
    9442:	d1cb      	bne.n	93dc <grid_port_receive_decode+0x74>
		checksum_received = grid_sys_read_hex_string_value(&message[length-3], 2, &error_flag);
    9444:	1ee8      	subs	r0, r5, #3
    9446:	f107 0213 	add.w	r2, r7, #19
    944a:	2102      	movs	r1, #2
    944c:	4430      	add	r0, r6
    944e:	4b9c      	ldr	r3, [pc, #624]	; (96c0 <grid_port_receive_decode+0x358>)
    9450:	4798      	blx	r3
    9452:	4681      	mov	r9, r0
		checksum_calculated = grid_msg_get_checksum(message, length);
    9454:	4629      	mov	r1, r5
    9456:	4630      	mov	r0, r6
    9458:	4b9a      	ldr	r3, [pc, #616]	; (96c4 <grid_port_receive_decode+0x35c>)
    945a:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    945c:	fa5f f989 	uxtb.w	r9, r9
    9460:	b2c0      	uxtb	r0, r0
    9462:	4581      	cmp	r9, r0
    9464:	d00e      	beq.n	9484 <grid_port_receive_decode+0x11c>
			if (error_flag != 0){		
    9466:	7cfb      	ldrb	r3, [r7, #19]
    9468:	2b00      	cmp	r3, #0
    946a:	f040 8192 	bne.w	9792 <grid_port_receive_decode+0x42a>
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 255, 1, 200); // PURPLE BLINKY
    946e:	23c8      	movs	r3, #200	; 0xc8
    9470:	9301      	str	r3, [sp, #4]
    9472:	2301      	movs	r3, #1
    9474:	9300      	str	r3, [sp, #0]
    9476:	23ff      	movs	r3, #255	; 0xff
    9478:	2200      	movs	r2, #0
    947a:	2114      	movs	r1, #20
    947c:	488d      	ldr	r0, [pc, #564]	; (96b4 <grid_port_receive_decode+0x34c>)
    947e:	4e8e      	ldr	r6, [pc, #568]	; (96b8 <grid_port_receive_decode+0x350>)
    9480:	47b0      	blx	r6
    9482:	e7b5      	b.n	93f0 <grid_port_receive_decode+0x88>
		if (checksum_calculated == checksum_received && error_flag == 0){
    9484:	f897 b013 	ldrb.w	fp, [r7, #19]
    9488:	f1bb 0f00 	cmp.w	fp, #0
    948c:	f040 8181 	bne.w	9792 <grid_port_receive_decode+0x42a>
			if (message[1] == GRID_MSG_BROADCAST){ // Broadcast message
    9490:	7873      	ldrb	r3, [r6, #1]
    9492:	2b0f      	cmp	r3, #15
    9494:	d00d      	beq.n	94b2 <grid_port_receive_decode+0x14a>
			else if (message[1] == GRID_MSG_DIRECT){ // Direct Message
    9496:	2b0e      	cmp	r3, #14
    9498:	f000 80c2 	beq.w	9620 <grid_port_receive_decode+0x2b8>
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED SHORT
    949c:	23c8      	movs	r3, #200	; 0xc8
    949e:	9301      	str	r3, [sp, #4]
    94a0:	2302      	movs	r3, #2
    94a2:	9300      	str	r3, [sp, #0]
    94a4:	2300      	movs	r3, #0
    94a6:	461a      	mov	r2, r3
    94a8:	21ff      	movs	r1, #255	; 0xff
    94aa:	4882      	ldr	r0, [pc, #520]	; (96b4 <grid_port_receive_decode+0x34c>)
    94ac:	4e82      	ldr	r6, [pc, #520]	; (96b8 <grid_port_receive_decode+0x350>)
    94ae:	47b0      	blx	r6
    94b0:	e79e      	b.n	93f0 <grid_port_receive_decode+0x88>
				uint8_t received_id  = grid_msg_get_id(message);;			
    94b2:	4630      	mov	r0, r6
    94b4:	4b84      	ldr	r3, [pc, #528]	; (96c8 <grid_port_receive_decode+0x360>)
    94b6:	4798      	blx	r3
    94b8:	6078      	str	r0, [r7, #4]
				uint8_t received_age = grid_msg_get_age(message);
    94ba:	4630      	mov	r0, r6
    94bc:	4b83      	ldr	r3, [pc, #524]	; (96cc <grid_port_receive_decode+0x364>)
    94be:	4798      	blx	r3
    94c0:	6038      	str	r0, [r7, #0]
				int8_t received_dx  = grid_msg_get_dx(message) - GRID_SYS_DEFAULT_POSITION;
    94c2:	4630      	mov	r0, r6
    94c4:	4b82      	ldr	r3, [pc, #520]	; (96d0 <grid_port_receive_decode+0x368>)
    94c6:	4798      	blx	r3
    94c8:	4682      	mov	sl, r0
    94ca:	f1a0 097f 	sub.w	r9, r0, #127	; 0x7f
    94ce:	fa4f f989 	sxtb.w	r9, r9
				int8_t received_dy  = grid_msg_get_dy(message) - GRID_SYS_DEFAULT_POSITION;
    94d2:	4630      	mov	r0, r6
    94d4:	4b7f      	ldr	r3, [pc, #508]	; (96d4 <grid_port_receive_decode+0x36c>)
    94d6:	4798      	blx	r3
    94d8:	f1a0 037f 	sub.w	r3, r0, #127	; 0x7f
    94dc:	b25b      	sxtb	r3, r3
				if (por->partner_fi == 0){ // 0 deg		
    94de:	f894 250c 	ldrb.w	r2, [r4, #1292]	; 0x50c
    94e2:	b182      	cbz	r2, 9506 <grid_port_receive_decode+0x19e>
				else if(por->partner_fi == 1){ // 90 deg
    94e4:	2a01      	cmp	r2, #1
    94e6:	d009      	beq.n	94fc <grid_port_receive_decode+0x194>
				else if(por->partner_fi == 2){ // 180 deg
    94e8:	2a02      	cmp	r2, #2
    94ea:	d163      	bne.n	95b4 <grid_port_receive_decode+0x24c>
					rotated_dx  -= received_dx;
    94ec:	f1ca 097f 	rsb	r9, sl, #127	; 0x7f
    94f0:	fa4f f989 	sxtb.w	r9, r9
					rotated_dy  -= received_dy;
    94f4:	f1c0 037f 	rsb	r3, r0, #127	; 0x7f
    94f8:	b25b      	sxtb	r3, r3
    94fa:	e004      	b.n	9506 <grid_port_receive_decode+0x19e>
					rotated_dx  -= received_dy;
    94fc:	f1c0 007f 	rsb	r0, r0, #127	; 0x7f
					rotated_dy  += received_dx;
    9500:	464b      	mov	r3, r9
					rotated_dx  -= received_dy;
    9502:	fa4f f980 	sxtb.w	r9, r0
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    9506:	f894 a50d 	ldrb.w	sl, [r4, #1293]	; 0x50d
    950a:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    950e:	44d1      	add	r9, sl
    9510:	fa5f fa89 	uxtb.w	sl, r9
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    9514:	f894 950e 	ldrb.w	r9, [r4, #1294]	; 0x50e
    9518:	f109 097f 	add.w	r9, r9, #127	; 0x7f
    951c:	444b      	add	r3, r9
    951e:	fa5f f983 	uxtb.w	r9, r3
				grid_msg_set_id(message, updated_id);
    9522:	6879      	ldr	r1, [r7, #4]
    9524:	4630      	mov	r0, r6
    9526:	4b6c      	ldr	r3, [pc, #432]	; (96d8 <grid_port_receive_decode+0x370>)
    9528:	4798      	blx	r3
				grid_msg_set_dx(message, updated_dx);
    952a:	4651      	mov	r1, sl
    952c:	4630      	mov	r0, r6
    952e:	4b6b      	ldr	r3, [pc, #428]	; (96dc <grid_port_receive_decode+0x374>)
    9530:	4798      	blx	r3
				grid_msg_set_dy(message, updated_dy);
    9532:	4649      	mov	r1, r9
    9534:	4630      	mov	r0, r6
    9536:	4b6a      	ldr	r3, [pc, #424]	; (96e0 <grid_port_receive_decode+0x378>)
    9538:	4798      	blx	r3
				grid_msg_set_age(message, updated_age);
    953a:	6839      	ldr	r1, [r7, #0]
    953c:	4630      	mov	r0, r6
    953e:	4b69      	ldr	r3, [pc, #420]	; (96e4 <grid_port_receive_decode+0x37c>)
    9540:	4798      	blx	r3
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    9542:	687b      	ldr	r3, [r7, #4]
    9544:	eb0a 2a03 	add.w	sl, sl, r3, lsl #8
    9548:	eb09 290a 	add.w	r9, r9, sl, lsl #8
    954c:	683b      	ldr	r3, [r7, #0]
    954e:	eb03 2909 	add.w	r9, r3, r9, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    9552:	4649      	mov	r1, r9
    9554:	4857      	ldr	r0, [pc, #348]	; (96b4 <grid_port_receive_decode+0x34c>)
    9556:	4b64      	ldr	r3, [pc, #400]	; (96e8 <grid_port_receive_decode+0x380>)
    9558:	4798      	blx	r3
    955a:	2800      	cmp	r0, #0
    955c:	d035      	beq.n	95ca <grid_port_receive_decode+0x262>
					response[2] = GRID_MSG_ACKNOWLEDGE;							
    955e:	2306      	movs	r3, #6
    9560:	75bb      	strb	r3, [r7, #22]
				uint32_t response_length = strlen(response);
    9562:	f107 0014 	add.w	r0, r7, #20
    9566:	4b61      	ldr	r3, [pc, #388]	; (96ec <grid_port_receive_decode+0x384>)
    9568:	4798      	blx	r3
    956a:	4606      	mov	r6, r0
				if(grid_buffer_write_init(&por->tx_buffer, response_length)){
    956c:	f504 699b 	add.w	r9, r4, #1240	; 0x4d8
    9570:	b281      	uxth	r1, r0
    9572:	4648      	mov	r0, r9
    9574:	4b5e      	ldr	r3, [pc, #376]	; (96f0 <grid_port_receive_decode+0x388>)
    9576:	4798      	blx	r3
    9578:	2800      	cmp	r0, #0
    957a:	f43f af39 	beq.w	93f0 <grid_port_receive_decode+0x88>
					uint8_t checksum = grid_msg_get_checksum(response, response_length);
    957e:	4631      	mov	r1, r6
    9580:	f107 0014 	add.w	r0, r7, #20
    9584:	4b4f      	ldr	r3, [pc, #316]	; (96c4 <grid_port_receive_decode+0x35c>)
    9586:	4798      	blx	r3
					grid_msg_set_checksum(response, response_length, checksum);
    9588:	b2c2      	uxtb	r2, r0
    958a:	4631      	mov	r1, r6
    958c:	f107 0014 	add.w	r0, r7, #20
    9590:	4b58      	ldr	r3, [pc, #352]	; (96f4 <grid_port_receive_decode+0x38c>)
    9592:	4798      	blx	r3
					for (uint32_t i=0; i<response_length; i++)
    9594:	b156      	cbz	r6, 95ac <grid_port_receive_decode+0x244>
    9596:	f107 0814 	add.w	r8, r7, #20
    959a:	4446      	add	r6, r8
						grid_buffer_write_character(&por->tx_buffer, response[i]);
    959c:	f8df a174 	ldr.w	sl, [pc, #372]	; 9714 <grid_port_receive_decode+0x3ac>
    95a0:	f818 1b01 	ldrb.w	r1, [r8], #1
    95a4:	4648      	mov	r0, r9
    95a6:	47d0      	blx	sl
					for (uint32_t i=0; i<response_length; i++)
    95a8:	4546      	cmp	r6, r8
    95aa:	d1f9      	bne.n	95a0 <grid_port_receive_decode+0x238>
					grid_buffer_write_acknowledge(&por->tx_buffer);
    95ac:	4648      	mov	r0, r9
    95ae:	4b52      	ldr	r3, [pc, #328]	; (96f8 <grid_port_receive_decode+0x390>)
    95b0:	4798      	blx	r3
    95b2:	e71d      	b.n	93f0 <grid_port_receive_decode+0x88>
				else if(por->partner_fi == 3){ // 270 deg
    95b4:	2a03      	cmp	r2, #3
    95b6:	d105      	bne.n	95c4 <grid_port_receive_decode+0x25c>
					rotated_dy  -= received_dx;
    95b8:	f1ca 0a7f 	rsb	sl, sl, #127	; 0x7f
					rotated_dx  += received_dy;
    95bc:	4699      	mov	r9, r3
					rotated_dy  -= received_dx;
    95be:	fa4f f38a 	sxtb.w	r3, sl
    95c2:	e7a0      	b.n	9506 <grid_port_receive_decode+0x19e>
				int8_t rotated_dy = 0;
    95c4:	2300      	movs	r3, #0
				int8_t rotated_dx = 0;
    95c6:	4699      	mov	r9, r3
    95c8:	e79d      	b.n	9506 <grid_port_receive_decode+0x19e>
					grid_msg_set_checksum(message, length, grid_msg_get_checksum(message, length));
    95ca:	4629      	mov	r1, r5
    95cc:	4630      	mov	r0, r6
    95ce:	4b3d      	ldr	r3, [pc, #244]	; (96c4 <grid_port_receive_decode+0x35c>)
    95d0:	4798      	blx	r3
    95d2:	4602      	mov	r2, r0
    95d4:	4629      	mov	r1, r5
    95d6:	4630      	mov	r0, r6
    95d8:	4b46      	ldr	r3, [pc, #280]	; (96f4 <grid_port_receive_decode+0x38c>)
    95da:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    95dc:	f504 669e 	add.w	r6, r4, #1264	; 0x4f0
    95e0:	b2a9      	uxth	r1, r5
    95e2:	4630      	mov	r0, r6
    95e4:	4b42      	ldr	r3, [pc, #264]	; (96f0 <grid_port_receive_decode+0x388>)
    95e6:	4798      	blx	r3
    95e8:	2800      	cmp	r0, #0
    95ea:	d0ba      	beq.n	9562 <grid_port_receive_decode+0x1fa>
						for (uint8_t i=0; i<length; i++){
    95ec:	b15d      	cbz	r5, 9606 <grid_port_receive_decode+0x29e>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    95ee:	f8df a124 	ldr.w	sl, [pc, #292]	; 9714 <grid_port_receive_decode+0x3ac>
    95f2:	f818 100b 	ldrb.w	r1, [r8, fp]
    95f6:	4630      	mov	r0, r6
    95f8:	47d0      	blx	sl
						for (uint8_t i=0; i<length; i++){
    95fa:	f10b 0b01 	add.w	fp, fp, #1
    95fe:	fa5f fb8b 	uxtb.w	fp, fp
    9602:	455d      	cmp	r5, fp
    9604:	d8f5      	bhi.n	95f2 <grid_port_receive_decode+0x28a>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    9606:	4630      	mov	r0, r6
    9608:	4b3b      	ldr	r3, [pc, #236]	; (96f8 <grid_port_receive_decode+0x390>)
    960a:	4798      	blx	r3
						grid_port_process_inbound(por);
    960c:	4620      	mov	r0, r4
    960e:	4b3b      	ldr	r3, [pc, #236]	; (96fc <grid_port_receive_decode+0x394>)
    9610:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    9612:	4649      	mov	r1, r9
    9614:	4827      	ldr	r0, [pc, #156]	; (96b4 <grid_port_receive_decode+0x34c>)
    9616:	4b3a      	ldr	r3, [pc, #232]	; (9700 <grid_port_receive_decode+0x398>)
    9618:	4798      	blx	r3
						response[2] = GRID_MSG_ACKNOWLEDGE;
    961a:	2306      	movs	r3, #6
    961c:	75bb      	strb	r3, [r7, #22]
    961e:	e7a0      	b.n	9562 <grid_port_receive_decode+0x1fa>
				if (message[2] == GRID_MSG_ACKNOWLEDGE){				
    9620:	78b3      	ldrb	r3, [r6, #2]
    9622:	2b06      	cmp	r3, #6
    9624:	f43f aee4 	beq.w	93f0 <grid_port_receive_decode+0x88>
				else if (message[2] == GRID_MSG_NACKNOWLEDGE){
    9628:	2b15      	cmp	r3, #21
    962a:	d075      	beq.n	9718 <grid_port_receive_decode+0x3b0>
				else if (message[2] == GRID_MSG_BELL){
    962c:	2b07      	cmp	r3, #7
    962e:	f47f aedf 	bne.w	93f0 <grid_port_receive_decode+0x88>
					if (por->partner_status == 0){
    9632:	f894 350f 	ldrb.w	r3, [r4, #1295]	; 0x50f
    9636:	2b00      	cmp	r3, #0
    9638:	d178      	bne.n	972c <grid_port_receive_decode+0x3c4>
						por->partner_fi = (message[3] - por->direction + 6)%4;
    963a:	78f3      	ldrb	r3, [r6, #3]
    963c:	7a62      	ldrb	r2, [r4, #9]
    963e:	1a9b      	subs	r3, r3, r2
    9640:	3306      	adds	r3, #6
    9642:	425a      	negs	r2, r3
    9644:	f003 0303 	and.w	r3, r3, #3
    9648:	f002 0203 	and.w	r2, r2, #3
    964c:	bf58      	it	pl
    964e:	4253      	negpl	r3, r2
    9650:	f884 350c 	strb.w	r3, [r4, #1292]	; 0x50c
						por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    9654:	f1a5 000c 	sub.w	r0, r5, #12
    9658:	2200      	movs	r2, #0
    965a:	2108      	movs	r1, #8
    965c:	4430      	add	r0, r6
    965e:	4b18      	ldr	r3, [pc, #96]	; (96c0 <grid_port_receive_decode+0x358>)
    9660:	4798      	blx	r3
    9662:	f8c4 0508 	str.w	r0, [r4, #1288]	; 0x508
						por->partner_status = 1;
    9666:	2301      	movs	r3, #1
    9668:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
						grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    966c:	4e11      	ldr	r6, [pc, #68]	; (96b4 <grid_port_receive_decode+0x34c>)
    966e:	4630      	mov	r0, r6
    9670:	4b24      	ldr	r3, [pc, #144]	; (9704 <grid_port_receive_decode+0x39c>)
    9672:	4798      	blx	r3
    9674:	b2c0      	uxtb	r0, r0
    9676:	7030      	strb	r0, [r6, #0]
						grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // GREEN
    9678:	23c8      	movs	r3, #200	; 0xc8
    967a:	9301      	str	r3, [sp, #4]
    967c:	2302      	movs	r3, #2
    967e:	9300      	str	r3, [sp, #0]
    9680:	2300      	movs	r3, #0
    9682:	22ff      	movs	r2, #255	; 0xff
    9684:	4619      	mov	r1, r3
    9686:	4630      	mov	r0, r6
    9688:	f8df 802c 	ldr.w	r8, [pc, #44]	; 96b8 <grid_port_receive_decode+0x350>
    968c:	47c0      	blx	r8
						if (grid_sys_state.bank_select!=255){
    968e:	7a73      	ldrb	r3, [r6, #9]
    9690:	b2db      	uxtb	r3, r3
    9692:	2bff      	cmp	r3, #255	; 0xff
    9694:	f43f aeac 	beq.w	93f0 <grid_port_receive_decode+0x88>
							grid_sys_write_hex_string_value(&mod->report_array[0].payload[7], 2, grid_sys_state.bank_select);
    9698:	7a72      	ldrb	r2, [r6, #9]
    969a:	4e1b      	ldr	r6, [pc, #108]	; (9708 <grid_port_receive_decode+0x3a0>)
    969c:	6873      	ldr	r3, [r6, #4]
    969e:	6858      	ldr	r0, [r3, #4]
    96a0:	2102      	movs	r1, #2
    96a2:	3007      	adds	r0, #7
    96a4:	4b19      	ldr	r3, [pc, #100]	; (970c <grid_port_receive_decode+0x3a4>)
    96a6:	4798      	blx	r3
							grid_report_sys_set_changed_flag(mod, 0);												
    96a8:	2100      	movs	r1, #0
    96aa:	4630      	mov	r0, r6
    96ac:	4b18      	ldr	r3, [pc, #96]	; (9710 <grid_port_receive_decode+0x3a8>)
    96ae:	4798      	blx	r3
    96b0:	e69e      	b.n	93f0 <grid_port_receive_decode+0x88>
    96b2:	bf00      	nop
    96b4:	20001d08 	.word	0x20001d08
    96b8:	000037e5 	.word	0x000037e5
    96bc:	1b4e81b5 	.word	0x1b4e81b5
    96c0:	00003839 	.word	0x00003839
    96c4:	00003b11 	.word	0x00003b11
    96c8:	00003b41 	.word	0x00003b41
    96cc:	00003ba1 	.word	0x00003ba1
    96d0:	00003b61 	.word	0x00003b61
    96d4:	00003b81 	.word	0x00003b81
    96d8:	00003bc1 	.word	0x00003bc1
    96dc:	00003bd5 	.word	0x00003bd5
    96e0:	00003be9 	.word	0x00003be9
    96e4:	00003bfd 	.word	0x00003bfd
    96e8:	00003c11 	.word	0x00003c11
    96ec:	0000bcdd 	.word	0x0000bcdd
    96f0:	00001375 	.word	0x00001375
    96f4:	00003b2d 	.word	0x00003b2d
    96f8:	000013c1 	.word	0x000013c1
    96fc:	000016bd 	.word	0x000016bd
    9700:	00003c3b 	.word	0x00003c3b
    9704:	00003779 	.word	0x00003779
    9708:	20001cf8 	.word	0x20001cf8
    970c:	00003879 	.word	0x00003879
    9710:	00003eb9 	.word	0x00003eb9
    9714:	000013a5 	.word	0x000013a5
					grid_sys_alert_set_alert(&grid_sys_state, 50, 0, 0, 0, 250); // LIGHT RED PULSE
    9718:	23fa      	movs	r3, #250	; 0xfa
    971a:	9301      	str	r3, [sp, #4]
    971c:	2200      	movs	r2, #0
    971e:	9200      	str	r2, [sp, #0]
    9720:	4613      	mov	r3, r2
    9722:	2132      	movs	r1, #50	; 0x32
    9724:	4820      	ldr	r0, [pc, #128]	; (97a8 <grid_port_receive_decode+0x440>)
    9726:	4e21      	ldr	r6, [pc, #132]	; (97ac <grid_port_receive_decode+0x444>)
    9728:	47b0      	blx	r6
    972a:	e661      	b.n	93f0 <grid_port_receive_decode+0x88>
						validator &= (por->partner_fi == ((message[3] - por->direction + 6)%4));
    972c:	78f3      	ldrb	r3, [r6, #3]
    972e:	7a62      	ldrb	r2, [r4, #9]
    9730:	1a9b      	subs	r3, r3, r2
    9732:	3306      	adds	r3, #6
    9734:	425a      	negs	r2, r3
    9736:	f003 0303 	and.w	r3, r3, #3
    973a:	f002 0203 	and.w	r2, r2, #3
    973e:	bf58      	it	pl
    9740:	4253      	negpl	r3, r2
    9742:	f894 850c 	ldrb.w	r8, [r4, #1292]	; 0x50c
    9746:	4543      	cmp	r3, r8
    9748:	bf14      	ite	ne
    974a:	f04f 0800 	movne.w	r8, #0
    974e:	f04f 0801 	moveq.w	r8, #1
						volatile uint32_t debug = grid_sys_read_hex_string_value(&message[length-12], 8, error_flag);
    9752:	f1a5 000c 	sub.w	r0, r5, #12
    9756:	2200      	movs	r2, #0
    9758:	2108      	movs	r1, #8
    975a:	4430      	add	r0, r6
    975c:	4b14      	ldr	r3, [pc, #80]	; (97b0 <grid_port_receive_decode+0x448>)
    975e:	4798      	blx	r3
    9760:	60b8      	str	r0, [r7, #8]
						volatile uint32_t debug2 = por->partner_hwcfg;
    9762:	f8d4 3508 	ldr.w	r3, [r4, #1288]	; 0x508
    9766:	60fb      	str	r3, [r7, #12]
						validator &= (por->partner_hwcfg == debug);									
    9768:	68ba      	ldr	r2, [r7, #8]
						if (validator == 0){
    976a:	4293      	cmp	r3, r2
    976c:	d103      	bne.n	9776 <grid_port_receive_decode+0x40e>
    976e:	f1b8 0f00 	cmp.w	r8, #0
    9772:	f47f ae3d 	bne.w	93f0 <grid_port_receive_decode+0x88>
							por->partner_status = 0;	
    9776:	2300      	movs	r3, #0
    9778:	f884 350f 	strb.w	r3, [r4, #1295]	; 0x50f
							grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 2, 200); // WHITE
    977c:	23c8      	movs	r3, #200	; 0xc8
    977e:	9301      	str	r3, [sp, #4]
    9780:	2302      	movs	r3, #2
    9782:	9300      	str	r3, [sp, #0]
    9784:	23ff      	movs	r3, #255	; 0xff
    9786:	461a      	mov	r2, r3
    9788:	4619      	mov	r1, r3
    978a:	4807      	ldr	r0, [pc, #28]	; (97a8 <grid_port_receive_decode+0x440>)
    978c:	4e07      	ldr	r6, [pc, #28]	; (97ac <grid_port_receive_decode+0x444>)
    978e:	47b0      	blx	r6
    9790:	e62e      	b.n	93f0 <grid_port_receive_decode+0x88>
				grid_sys_alert_set_alert(&grid_sys_state, 20, 0, 0, 1, 200); // PURPLE BLINKY
    9792:	23c8      	movs	r3, #200	; 0xc8
    9794:	9301      	str	r3, [sp, #4]
    9796:	2301      	movs	r3, #1
    9798:	9300      	str	r3, [sp, #0]
    979a:	2300      	movs	r3, #0
    979c:	461a      	mov	r2, r3
    979e:	2114      	movs	r1, #20
    97a0:	4801      	ldr	r0, [pc, #4]	; (97a8 <grid_port_receive_decode+0x440>)
    97a2:	4e02      	ldr	r6, [pc, #8]	; (97ac <grid_port_receive_decode+0x444>)
    97a4:	47b0      	blx	r6
    97a6:	e623      	b.n	93f0 <grid_port_receive_decode+0x88>
    97a8:	20001d08 	.word	0x20001d08
    97ac:	000037e5 	.word	0x000037e5
    97b0:	00003839 	.word	0x00003839

000097b4 <grid_port_receive_complete_task>:
void grid_port_receive_complete_task(struct grid_port* por){
    97b4:	b510      	push	{r4, lr}
    97b6:	4604      	mov	r4, r0
	grid_port_receive_task(por);	
    97b8:	4b08      	ldr	r3, [pc, #32]	; (97dc <grid_port_receive_complete_task+0x28>)
    97ba:	4798      	blx	r3
	if (por->rx_double_buffer_status == 0){
    97bc:	69e3      	ldr	r3, [r4, #28]
    97be:	b163      	cbz	r3, 97da <grid_port_receive_complete_task+0x26>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    97c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    97c2:	6a22      	ldr	r2, [r4, #32]
    97c4:	4291      	cmp	r1, r2
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    97c6:	bf34      	ite	cc
    97c8:	3201      	addcc	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    97ca:	f202 2259 	addwcs	r2, r2, #601	; 0x259
    97ce:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    97d0:	4620      	mov	r0, r4
    97d2:	4b03      	ldr	r3, [pc, #12]	; (97e0 <grid_port_receive_complete_task+0x2c>)
    97d4:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    97d6:	2300      	movs	r3, #0
    97d8:	61e3      	str	r3, [r4, #28]
    97da:	bd10      	pop	{r4, pc}
    97dc:	000092c5 	.word	0x000092c5
    97e0:	00009369 	.word	0x00009369

000097e4 <init_timer>:


#define RTC1SEC 16384

void init_timer(void)
{
    97e4:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1SEC/20; //was /5: 200ms
    97e6:	4c12      	ldr	r4, [pc, #72]	; (9830 <init_timer+0x4c>)
    97e8:	f240 3333 	movw	r3, #819	; 0x333
    97ec:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    97ee:	4b11      	ldr	r3, [pc, #68]	; (9834 <init_timer+0x50>)
    97f0:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    97f2:	2301      	movs	r3, #1
    97f4:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1SEC*2;
    97f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    97fa:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    97fc:	4a0e      	ldr	r2, [pc, #56]	; (9838 <init_timer+0x54>)
    97fe:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    9800:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_realtime.interval = 1;
    9804:	6363      	str	r3, [r4, #52]	; 0x34
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    9806:	4a0d      	ldr	r2, [pc, #52]	; (983c <init_timer+0x58>)
    9808:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    980a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    980e:	4d0c      	ldr	r5, [pc, #48]	; (9840 <init_timer+0x5c>)
    9810:	1d21      	adds	r1, r4, #4
    9812:	4628      	mov	r0, r5
    9814:	4e0b      	ldr	r6, [pc, #44]	; (9844 <init_timer+0x60>)
    9816:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    9818:	f104 0118 	add.w	r1, r4, #24
    981c:	4628      	mov	r0, r5
    981e:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    9820:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    9824:	4628      	mov	r0, r5
    9826:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    9828:	4628      	mov	r0, r5
    982a:	4b07      	ldr	r3, [pc, #28]	; (9848 <init_timer+0x64>)
    982c:	4798      	blx	r3
    982e:	bd70      	pop	{r4, r5, r6, pc}
    9830:	20000d68 	.word	0x20000d68
    9834:	000091dd 	.word	0x000091dd
    9838:	00009291 	.word	0x00009291
    983c:	000091f5 	.word	0x000091f5
    9840:	20000f80 	.word	0x20000f80
    9844:	00004ce1 	.word	0x00004ce1
    9848:	00004ca1 	.word	0x00004ca1

0000984c <main>:




int main(void)
{
    984c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9850:	b087      	sub	sp, #28

	atmel_start_init();	
    9852:	4b68      	ldr	r3, [pc, #416]	; (99f4 <main+0x1a8>)
    9854:	4798      	blx	r3
//	wdt_disable(&WDT_0);
	

	//TIMER_0_example2();
	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    9856:	4b68      	ldr	r3, [pc, #416]	; (99f8 <main+0x1ac>)
    9858:	4798      	blx	r3


	composite_device_start();
    985a:	4b68      	ldr	r3, [pc, #416]	; (99fc <main+0x1b0>)
    985c:	4798      	blx	r3

	grid_module_common_init();
    985e:	4b68      	ldr	r3, [pc, #416]	; (9a00 <main+0x1b4>)
    9860:	4798      	blx	r3


	uint32_t loopstart = 0;

					
	uint32_t hwtype = grid_sys_get_hwcfg();
    9862:	4b68      	ldr	r3, [pc, #416]	; (9a04 <main+0x1b8>)
    9864:	4798      	blx	r3
    9866:	4682      	mov	sl, r0
	
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9868:	2600      	movs	r6, #0
    986a:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 9a5c <main+0x210>
	{

		if (hwtype == GRID_MODULE_EN16_RevA){	
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    986e:	f8df 81d4 	ldr.w	r8, [pc, #468]	; 9a44 <main+0x1f8>
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    9872:	e003      	b.n	987c <main+0x30>
		if (hwtype == GRID_MODULE_EN16_RevA){	
    9874:	f1ba 0fc0 	cmp.w	sl, #192	; 0xc0
    9878:	d021      	beq.n	98be <main+0x72>
    987a:	3601      	adds	r6, #1
    987c:	b2f5      	uxtb	r5, r6
	for (uint8_t i = 0; i<grid_led_get_led_number(&grid_led_state); i++)
    987e:	4862      	ldr	r0, [pc, #392]	; (9a08 <main+0x1bc>)
    9880:	47c8      	blx	r9
    9882:	42a8      	cmp	r0, r5
    9884:	d8f6      	bhi.n	9874 <main+0x28>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9886:	4b61      	ldr	r3, [pc, #388]	; (9a0c <main+0x1c0>)
    9888:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    988c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9890:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    9894:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    9898:	495d      	ldr	r1, [pc, #372]	; (9a10 <main+0x1c4>)
    989a:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    989e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		
		
	gpio_set_pin_direction(PIN_GRID_SYNC_1, GPIO_DIRECTION_OUT);
	gpio_set_pin_level(PIN_GRID_SYNC_1, false);	
	
	init_timer();
    98a2:	4b5c      	ldr	r3, [pc, #368]	; (9a14 <main+0x1c8>)
    98a4:	4798      	blx	r3
	
	uint32_t loopcounter = 0;

	
	grid_sys_bank_select(&grid_sys_state, 255);
    98a6:	21ff      	movs	r1, #255	; 0xff
    98a8:	485b      	ldr	r0, [pc, #364]	; (9a18 <main+0x1cc>)
    98aa:	4b5c      	ldr	r3, [pc, #368]	; (9a1c <main+0x1d0>)
    98ac:	4798      	blx	r3
	 
	 
 	//spi_nor_flash_test();
	

	printf("Entering Main Loop\r\n");
    98ae:	485c      	ldr	r0, [pc, #368]	; (9a20 <main+0x1d4>)
    98b0:	4b5c      	ldr	r3, [pc, #368]	; (9a24 <main+0x1d8>)
    98b2:	4798      	blx	r3
	
	uint8_t usb_init_variable = 0;
    98b4:	2300      	movs	r3, #0
    98b6:	9305      	str	r3, [sp, #20]
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    98b8:	f8df 914c 	ldr.w	r9, [pc, #332]	; 9a08 <main+0x1bc>
    98bc:	e0e7      	b.n	9a8e <main+0x242>
			grid_led_set_min(&grid_led_state, i, 0, 0, 0, 255);
    98be:	27ff      	movs	r7, #255	; 0xff
    98c0:	9701      	str	r7, [sp, #4]
    98c2:	2400      	movs	r4, #0
    98c4:	9400      	str	r4, [sp, #0]
    98c6:	4623      	mov	r3, r4
    98c8:	4622      	mov	r2, r4
    98ca:	4629      	mov	r1, r5
    98cc:	484e      	ldr	r0, [pc, #312]	; (9a08 <main+0x1bc>)
    98ce:	47c0      	blx	r8
			grid_led_set_mid(&grid_led_state, i, 0, 0, 5, 0);
    98d0:	9401      	str	r4, [sp, #4]
    98d2:	2305      	movs	r3, #5
    98d4:	9300      	str	r3, [sp, #0]
    98d6:	4623      	mov	r3, r4
    98d8:	4622      	mov	r2, r4
    98da:	4629      	mov	r1, r5
    98dc:	484a      	ldr	r0, [pc, #296]	; (9a08 <main+0x1bc>)
    98de:	f8df b178 	ldr.w	fp, [pc, #376]	; 9a58 <main+0x20c>
    98e2:	47d8      	blx	fp
			grid_led_set_max(&grid_led_state, i, 0, 255, 0, 0);
    98e4:	9401      	str	r4, [sp, #4]
    98e6:	9400      	str	r4, [sp, #0]
    98e8:	463b      	mov	r3, r7
    98ea:	4622      	mov	r2, r4
    98ec:	4629      	mov	r1, r5
    98ee:	4846      	ldr	r0, [pc, #280]	; (9a08 <main+0x1bc>)
    98f0:	4c4d      	ldr	r4, [pc, #308]	; (9a28 <main+0x1dc>)
    98f2:	47a0      	blx	r4
    98f4:	e7c1      	b.n	987a <main+0x2e>
			if (usb_d_get_frame_num() == 0){
    98f6:	4b4d      	ldr	r3, [pc, #308]	; (9a2c <main+0x1e0>)
    98f8:	4798      	blx	r3
    98fa:	2800      	cmp	r0, #0
    98fc:	f000 80cb 	beq.w	9a96 <main+0x24a>
				grid_sys_bank_select(&grid_sys_state, 0);
    9900:	2100      	movs	r1, #0
    9902:	4845      	ldr	r0, [pc, #276]	; (9a18 <main+0x1cc>)
    9904:	4b45      	ldr	r3, [pc, #276]	; (9a1c <main+0x1d0>)
    9906:	4798      	blx	r3
				usb_init_variable = 1;
    9908:	2301      	movs	r3, #1
    990a:	9305      	str	r3, [sp, #20]
    990c:	e0c3      	b.n	9a96 <main+0x24a>
				grid_sys_ping(&GRID_PORT_N);
    990e:	4848      	ldr	r0, [pc, #288]	; (9a30 <main+0x1e4>)
    9910:	4b48      	ldr	r3, [pc, #288]	; (9a34 <main+0x1e8>)
    9912:	4798      	blx	r3
    9914:	e0cc      	b.n	9ab0 <main+0x264>
				grid_sys_ping(&GRID_PORT_E);
    9916:	4848      	ldr	r0, [pc, #288]	; (9a38 <main+0x1ec>)
    9918:	4b46      	ldr	r3, [pc, #280]	; (9a34 <main+0x1e8>)
    991a:	4798      	blx	r3
    991c:	e0cf      	b.n	9abe <main+0x272>
				grid_sys_ping(&GRID_PORT_S);
    991e:	4847      	ldr	r0, [pc, #284]	; (9a3c <main+0x1f0>)
    9920:	4b44      	ldr	r3, [pc, #272]	; (9a34 <main+0x1e8>)
    9922:	4798      	blx	r3
    9924:	e0d2      	b.n	9acc <main+0x280>
				grid_sys_ping(&GRID_PORT_W);
    9926:	4846      	ldr	r0, [pc, #280]	; (9a40 <main+0x1f4>)
    9928:	4b42      	ldr	r3, [pc, #264]	; (9a34 <main+0x1e8>)
    992a:	4798      	blx	r3
    992c:	e0d5      	b.n	9ada <main+0x28e>
						grid_led_set_min(&grid_led_state, i, 1, color_r*0   , color_g*0   , color_b*0);
    992e:	2300      	movs	r3, #0
    9930:	9301      	str	r3, [sp, #4]
    9932:	9300      	str	r3, [sp, #0]
    9934:	2201      	movs	r2, #1
    9936:	4621      	mov	r1, r4
    9938:	4648      	mov	r0, r9
    993a:	4d42      	ldr	r5, [pc, #264]	; (9a44 <main+0x1f8>)
    993c:	47a8      	blx	r5
						grid_led_set_mid(&grid_led_state, i, 1, color_r*0.5 , color_g*0.5 , color_b*0.5);
    993e:	4f42      	ldr	r7, [pc, #264]	; (9a48 <main+0x1fc>)
    9940:	9802      	ldr	r0, [sp, #8]
    9942:	47b8      	blx	r7
    9944:	4e41      	ldr	r6, [pc, #260]	; (9a4c <main+0x200>)
    9946:	2200      	movs	r2, #0
    9948:	4b41      	ldr	r3, [pc, #260]	; (9a50 <main+0x204>)
    994a:	47b0      	blx	r6
    994c:	4d41      	ldr	r5, [pc, #260]	; (9a54 <main+0x208>)
    994e:	47a8      	blx	r5
    9950:	fa5f fb80 	uxtb.w	fp, r0
    9954:	9803      	ldr	r0, [sp, #12]
    9956:	47b8      	blx	r7
    9958:	2200      	movs	r2, #0
    995a:	4b3d      	ldr	r3, [pc, #244]	; (9a50 <main+0x204>)
    995c:	47b0      	blx	r6
    995e:	47a8      	blx	r5
    9960:	b2c0      	uxtb	r0, r0
    9962:	9001      	str	r0, [sp, #4]
    9964:	4650      	mov	r0, sl
    9966:	47b8      	blx	r7
    9968:	2200      	movs	r2, #0
    996a:	4b39      	ldr	r3, [pc, #228]	; (9a50 <main+0x204>)
    996c:	47b0      	blx	r6
    996e:	47a8      	blx	r5
    9970:	b2c0      	uxtb	r0, r0
    9972:	9000      	str	r0, [sp, #0]
    9974:	465b      	mov	r3, fp
    9976:	2201      	movs	r2, #1
    9978:	4621      	mov	r1, r4
    997a:	4648      	mov	r0, r9
    997c:	4d36      	ldr	r5, [pc, #216]	; (9a58 <main+0x20c>)
    997e:	47a8      	blx	r5
						grid_led_set_max(&grid_led_state, i, 1, color_r*1   , color_g*1   , color_b*1);
    9980:	9a03      	ldr	r2, [sp, #12]
    9982:	9201      	str	r2, [sp, #4]
    9984:	f8cd a000 	str.w	sl, [sp]
    9988:	9b02      	ldr	r3, [sp, #8]
    998a:	2201      	movs	r2, #1
    998c:	4621      	mov	r1, r4
    998e:	4648      	mov	r0, r9
    9990:	4c25      	ldr	r4, [pc, #148]	; (9a28 <main+0x1dc>)
    9992:	47a0      	blx	r4
    9994:	fa5f f488 	uxtb.w	r4, r8
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    9998:	4648      	mov	r0, r9
    999a:	4b30      	ldr	r3, [pc, #192]	; (9a5c <main+0x210>)
    999c:	4798      	blx	r3
    999e:	f108 0801 	add.w	r8, r8, #1
    99a2:	4284      	cmp	r4, r0
    99a4:	d3c3      	bcc.n	992e <main+0xe2>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    99a6:	481c      	ldr	r0, [pc, #112]	; (9a18 <main+0x1cc>)
    99a8:	4b2d      	ldr	r3, [pc, #180]	; (9a60 <main+0x214>)
    99aa:	4798      	blx	r3
    99ac:	4605      	mov	r5, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    99ae:	f899 3001 	ldrb.w	r3, [r9, #1]
    99b2:	b16b      	cbz	r3, 99d0 <main+0x184>
    99b4:	2400      	movs	r4, #0
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, 1, intensity);
    99b6:	2701      	movs	r7, #1
    99b8:	4e2a      	ldr	r6, [pc, #168]	; (9a64 <main+0x218>)
    99ba:	462b      	mov	r3, r5
    99bc:	463a      	mov	r2, r7
    99be:	4621      	mov	r1, r4
    99c0:	4648      	mov	r0, r9
    99c2:	47b0      	blx	r6
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    99c4:	3401      	adds	r4, #1
    99c6:	b2e4      	uxtb	r4, r4
    99c8:	f899 3001 	ldrb.w	r3, [r9, #1]
    99cc:	42a3      	cmp	r3, r4
    99ce:	d8f4      	bhi.n	99ba <main+0x16e>
			
		}
		
		
	
		grid_led_tick(&grid_led_state);
    99d0:	4648      	mov	r0, r9
    99d2:	4b25      	ldr	r3, [pc, #148]	; (9a68 <main+0x21c>)
    99d4:	4798      	blx	r3
			
			
		while(grid_led_hardware_is_transfer_completed(&grid_led_state) != 1){
    99d6:	4c25      	ldr	r4, [pc, #148]	; (9a6c <main+0x220>)
    99d8:	4648      	mov	r0, r9
    99da:	47a0      	blx	r4
    99dc:	2801      	cmp	r0, #1
    99de:	d1fb      	bne.n	99d8 <main+0x18c>
			
		}
		
		grid_led_render_all(&grid_led_state);
    99e0:	4648      	mov	r0, r9
    99e2:	4b23      	ldr	r3, [pc, #140]	; (9a70 <main+0x224>)
    99e4:	4798      	blx	r3
				

					
		grid_led_hardware_start_transfer(&grid_led_state);
    99e6:	4648      	mov	r0, r9
    99e8:	4b22      	ldr	r3, [pc, #136]	; (9a74 <main+0x228>)
    99ea:	4798      	blx	r3
	
	
	

		// IDLETASK
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    99ec:	4c22      	ldr	r4, [pc, #136]	; (9a78 <main+0x22c>)
			
			delay_us(10);
    99ee:	4d23      	ldr	r5, [pc, #140]	; (9a7c <main+0x230>)
    99f0:	9e04      	ldr	r6, [sp, #16]
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    99f2:	e047      	b.n	9a84 <main+0x238>
    99f4:	000002d1 	.word	0x000002d1
    99f8:	0000a6c5 	.word	0x0000a6c5
    99fc:	0000b06d 	.word	0x0000b06d
    9a00:	00002385 	.word	0x00002385
    9a04:	000038b1 	.word	0x000038b1
    9a08:	20003614 	.word	0x20003614
    9a0c:	41008000 	.word	0x41008000
    9a10:	c0000004 	.word	0xc0000004
    9a14:	000097e5 	.word	0x000097e5
    9a18:	20001d08 	.word	0x20001d08
    9a1c:	000039a1 	.word	0x000039a1
    9a20:	0000d2a8 	.word	0x0000d2a8
    9a24:	0000baf9 	.word	0x0000baf9
    9a28:	00001f2f 	.word	0x00001f2f
    9a2c:	000054c1 	.word	0x000054c1
    9a30:	20001298 	.word	0x20001298
    9a34:	00003c51 	.word	0x00003c51
    9a38:	20003100 	.word	0x20003100
    9a3c:	200026dc 	.word	0x200026dc
    9a40:	200021b8 	.word	0x200021b8
    9a44:	00001e9d 	.word	0x00001e9d
    9a48:	0000b339 	.word	0x0000b339
    9a4c:	0000b405 	.word	0x0000b405
    9a50:	3fe00000 	.word	0x3fe00000
    9a54:	0000b829 	.word	0x0000b829
    9a58:	00001ee5 	.word	0x00001ee5
    9a5c:	00001e55 	.word	0x00001e55
    9a60:	0000379d 	.word	0x0000379d
    9a64:	00001f79 	.word	0x00001f79
    9a68:	00001e59 	.word	0x00001e59
    9a6c:	00002379 	.word	0x00002379
    9a70:	00002191 	.word	0x00002191
    9a74:	0000234d 	.word	0x0000234d
    9a78:	0000377d 	.word	0x0000377d
    9a7c:	00004455 	.word	0x00004455
			delay_us(10);
    9a80:	200a      	movs	r0, #10
    9a82:	47a8      	blx	r5
		while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){
    9a84:	4631      	mov	r1, r6
    9a86:	483c      	ldr	r0, [pc, #240]	; (9b78 <main+0x32c>)
    9a88:	47a0      	blx	r4
    9a8a:	280f      	cmp	r0, #15
    9a8c:	d9f8      	bls.n	9a80 <main+0x234>
		if (usb_init_variable == 0){
    9a8e:	9b05      	ldr	r3, [sp, #20]
    9a90:	2b00      	cmp	r3, #0
    9a92:	f43f af30 	beq.w	98f6 <main+0xaa>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    9a96:	4838      	ldr	r0, [pc, #224]	; (9b78 <main+0x32c>)
    9a98:	4b38      	ldr	r3, [pc, #224]	; (9b7c <main+0x330>)
    9a9a:	4798      	blx	r3
    9a9c:	9004      	str	r0, [sp, #16]
		if (pingflag_active){
    9a9e:	4b38      	ldr	r3, [pc, #224]	; (9b80 <main+0x334>)
    9aa0:	785b      	ldrb	r3, [r3, #1]
    9aa2:	b1eb      	cbz	r3, 9ae0 <main+0x294>
			if (pingflag%4 == 0){
    9aa4:	4b36      	ldr	r3, [pc, #216]	; (9b80 <main+0x334>)
    9aa6:	781b      	ldrb	r3, [r3, #0]
    9aa8:	f013 0f03 	tst.w	r3, #3
    9aac:	f43f af2f 	beq.w	990e <main+0xc2>
			if (pingflag%4 == 1){
    9ab0:	4b33      	ldr	r3, [pc, #204]	; (9b80 <main+0x334>)
    9ab2:	781b      	ldrb	r3, [r3, #0]
    9ab4:	f003 0303 	and.w	r3, r3, #3
    9ab8:	2b01      	cmp	r3, #1
    9aba:	f43f af2c 	beq.w	9916 <main+0xca>
			if (pingflag%4 == 2){
    9abe:	4b30      	ldr	r3, [pc, #192]	; (9b80 <main+0x334>)
    9ac0:	781b      	ldrb	r3, [r3, #0]
    9ac2:	f003 0303 	and.w	r3, r3, #3
    9ac6:	2b02      	cmp	r3, #2
    9ac8:	f43f af29 	beq.w	991e <main+0xd2>
			if (pingflag%4 == 3){
    9acc:	4b2c      	ldr	r3, [pc, #176]	; (9b80 <main+0x334>)
    9ace:	781b      	ldrb	r3, [r3, #0]
    9ad0:	f003 0303 	and.w	r3, r3, #3
    9ad4:	2b03      	cmp	r3, #3
    9ad6:	f43f af26 	beq.w	9926 <main+0xda>
			pingflag_active = 0;
    9ada:	2200      	movs	r2, #0
    9adc:	4b28      	ldr	r3, [pc, #160]	; (9b80 <main+0x334>)
    9ade:	705a      	strb	r2, [r3, #1]
		grid_port_receive_complete_task(&GRID_PORT_N);
    9ae0:	4828      	ldr	r0, [pc, #160]	; (9b84 <main+0x338>)
    9ae2:	4c29      	ldr	r4, [pc, #164]	; (9b88 <main+0x33c>)
    9ae4:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_E);
    9ae6:	4829      	ldr	r0, [pc, #164]	; (9b8c <main+0x340>)
    9ae8:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_S);
    9aea:	4829      	ldr	r0, [pc, #164]	; (9b90 <main+0x344>)
    9aec:	47a0      	blx	r4
		grid_port_receive_complete_task(&GRID_PORT_W);
    9aee:	4829      	ldr	r0, [pc, #164]	; (9b94 <main+0x348>)
    9af0:	47a0      	blx	r4
		grid_port_process_ui(&GRID_PORT_U);
    9af2:	4d29      	ldr	r5, [pc, #164]	; (9b98 <main+0x34c>)
    9af4:	4628      	mov	r0, r5
    9af6:	4b29      	ldr	r3, [pc, #164]	; (9b9c <main+0x350>)
    9af8:	4798      	blx	r3
		grid_port_process_inbound(&GRID_PORT_U); // Copy data from UI_RX to HOST_TX & north TX AND STUFF
    9afa:	4628      	mov	r0, r5
    9afc:	4c28      	ldr	r4, [pc, #160]	; (9ba0 <main+0x354>)
    9afe:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_N);		
    9b00:	4820      	ldr	r0, [pc, #128]	; (9b84 <main+0x338>)
    9b02:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_E);		
    9b04:	4821      	ldr	r0, [pc, #132]	; (9b8c <main+0x340>)
    9b06:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_S);		
    9b08:	4821      	ldr	r0, [pc, #132]	; (9b90 <main+0x344>)
    9b0a:	47a0      	blx	r4
		grid_port_process_inbound(&GRID_PORT_W);						
    9b0c:	4821      	ldr	r0, [pc, #132]	; (9b94 <main+0x348>)
    9b0e:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_N);
    9b10:	481c      	ldr	r0, [pc, #112]	; (9b84 <main+0x338>)
    9b12:	4c24      	ldr	r4, [pc, #144]	; (9ba4 <main+0x358>)
    9b14:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_E);
    9b16:	481d      	ldr	r0, [pc, #116]	; (9b8c <main+0x340>)
    9b18:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_S);
    9b1a:	481d      	ldr	r0, [pc, #116]	; (9b90 <main+0x344>)
    9b1c:	47a0      	blx	r4
		grid_port_process_outbound_usart(&GRID_PORT_W);
    9b1e:	481d      	ldr	r0, [pc, #116]	; (9b94 <main+0x348>)
    9b20:	47a0      	blx	r4
		grid_port_process_outbound_usb(&GRID_PORT_H); // Send data from HOST_TX through USB
    9b22:	4821      	ldr	r0, [pc, #132]	; (9ba8 <main+0x35c>)
    9b24:	4b21      	ldr	r3, [pc, #132]	; (9bac <main+0x360>)
    9b26:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    9b28:	4628      	mov	r0, r5
    9b2a:	4b21      	ldr	r3, [pc, #132]	; (9bb0 <main+0x364>)
    9b2c:	4798      	blx	r3
		if (grid_sys_state.alert_state){
    9b2e:	4b12      	ldr	r3, [pc, #72]	; (9b78 <main+0x32c>)
    9b30:	889b      	ldrh	r3, [r3, #4]
    9b32:	b29b      	uxth	r3, r3
    9b34:	2b00      	cmp	r3, #0
    9b36:	f43f af4b 	beq.w	99d0 <main+0x184>
			grid_sys_state.alert_state--;
    9b3a:	4b0f      	ldr	r3, [pc, #60]	; (9b78 <main+0x32c>)
    9b3c:	889b      	ldrh	r3, [r3, #4]
    9b3e:	3b01      	subs	r3, #1
    9b40:	b29b      	uxth	r3, r3
    9b42:	4a0d      	ldr	r2, [pc, #52]	; (9b78 <main+0x32c>)
    9b44:	8093      	strh	r3, [r2, #4]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    9b46:	4610      	mov	r0, r2
    9b48:	4b1a      	ldr	r3, [pc, #104]	; (9bb4 <main+0x368>)
    9b4a:	4798      	blx	r3
    9b4c:	2800      	cmp	r0, #0
    9b4e:	f43f af2a 	beq.w	99a6 <main+0x15a>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    9b52:	4809      	ldr	r0, [pc, #36]	; (9b78 <main+0x32c>)
    9b54:	4b18      	ldr	r3, [pc, #96]	; (9bb8 <main+0x36c>)
    9b56:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    9b58:	4807      	ldr	r0, [pc, #28]	; (9b78 <main+0x32c>)
    9b5a:	4b18      	ldr	r3, [pc, #96]	; (9bbc <main+0x370>)
    9b5c:	4798      	blx	r3
    9b5e:	9002      	str	r0, [sp, #8]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    9b60:	4805      	ldr	r0, [pc, #20]	; (9b78 <main+0x32c>)
    9b62:	4b17      	ldr	r3, [pc, #92]	; (9bc0 <main+0x374>)
    9b64:	4798      	blx	r3
    9b66:	4682      	mov	sl, r0
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    9b68:	4803      	ldr	r0, [pc, #12]	; (9b78 <main+0x32c>)
    9b6a:	4b16      	ldr	r3, [pc, #88]	; (9bc4 <main+0x378>)
    9b6c:	4798      	blx	r3
    9b6e:	9003      	str	r0, [sp, #12]
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    9b70:	f04f 0800 	mov.w	r8, #0
    9b74:	e70e      	b.n	9994 <main+0x148>
    9b76:	bf00      	nop
    9b78:	20001d08 	.word	0x20001d08
    9b7c:	00003779 	.word	0x00003779
    9b80:	20000d68 	.word	0x20000d68
    9b84:	20001298 	.word	0x20001298
    9b88:	000097b5 	.word	0x000097b5
    9b8c:	20003100 	.word	0x20003100
    9b90:	200026dc 	.word	0x200026dc
    9b94:	200021b8 	.word	0x200021b8
    9b98:	200017e8 	.word	0x200017e8
    9b9c:	00003ecd 	.word	0x00003ecd
    9ba0:	000016bd 	.word	0x000016bd
    9ba4:	00001d71 	.word	0x00001d71
    9ba8:	20002bf0 	.word	0x20002bf0
    9bac:	00001861 	.word	0x00001861
    9bb0:	00001d2d 	.word	0x00001d2d
    9bb4:	00003793 	.word	0x00003793
    9bb8:	00003797 	.word	0x00003797
    9bbc:	00003803 	.word	0x00003803
    9bc0:	00003807 	.word	0x00003807
    9bc4:	0000380b 	.word	0x0000380b

00009bc8 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    9bc8:	b940      	cbnz	r0, 9bdc <_read+0x14>
{
    9bca:	b508      	push	{r3, lr}
    9bcc:	460b      	mov	r3, r1
    9bce:	4611      	mov	r1, r2
    9bd0:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    9bd2:	4b04      	ldr	r3, [pc, #16]	; (9be4 <_read+0x1c>)
    9bd4:	4798      	blx	r3
    9bd6:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    9bda:	bd08      	pop	{r3, pc}
		return -1;
    9bdc:	f04f 30ff 	mov.w	r0, #4294967295
    9be0:	4770      	bx	lr
    9be2:	bf00      	nop
    9be4:	00009c39 	.word	0x00009c39

00009be8 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    9be8:	3801      	subs	r0, #1
    9bea:	2802      	cmp	r0, #2
    9bec:	d808      	bhi.n	9c00 <_write+0x18>
{
    9bee:	b508      	push	{r3, lr}
    9bf0:	460b      	mov	r3, r1
    9bf2:	4611      	mov	r1, r2
    9bf4:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    9bf6:	4b04      	ldr	r3, [pc, #16]	; (9c08 <_write+0x20>)
    9bf8:	4798      	blx	r3
    9bfa:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    9bfe:	bd08      	pop	{r3, pc}
		return -1;
    9c00:	f04f 30ff 	mov.w	r0, #4294967295
    9c04:	4770      	bx	lr
    9c06:	bf00      	nop
    9c08:	00009c5d 	.word	0x00009c5d

00009c0c <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    9c0c:	b570      	push	{r4, r5, r6, lr}
    9c0e:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    9c10:	4d06      	ldr	r5, [pc, #24]	; (9c2c <stdio_io_init+0x20>)
    9c12:	682b      	ldr	r3, [r5, #0]
    9c14:	2100      	movs	r1, #0
    9c16:	6898      	ldr	r0, [r3, #8]
    9c18:	4c05      	ldr	r4, [pc, #20]	; (9c30 <stdio_io_init+0x24>)
    9c1a:	47a0      	blx	r4
	setbuf(stdin, NULL);
    9c1c:	682b      	ldr	r3, [r5, #0]
    9c1e:	2100      	movs	r1, #0
    9c20:	6858      	ldr	r0, [r3, #4]
    9c22:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    9c24:	4b03      	ldr	r3, [pc, #12]	; (9c34 <stdio_io_init+0x28>)
    9c26:	601e      	str	r6, [r3, #0]
    9c28:	bd70      	pop	{r4, r5, r6, pc}
    9c2a:	bf00      	nop
    9c2c:	20000558 	.word	0x20000558
    9c30:	0000bb29 	.word	0x0000bb29
    9c34:	20000e3c 	.word	0x20000e3c

00009c38 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    9c38:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    9c3a:	4b06      	ldr	r3, [pc, #24]	; (9c54 <stdio_io_read+0x1c>)
    9c3c:	681b      	ldr	r3, [r3, #0]
    9c3e:	b133      	cbz	r3, 9c4e <stdio_io_read+0x16>
    9c40:	460a      	mov	r2, r1
    9c42:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    9c44:	b292      	uxth	r2, r2
    9c46:	4618      	mov	r0, r3
    9c48:	4b03      	ldr	r3, [pc, #12]	; (9c58 <stdio_io_read+0x20>)
    9c4a:	4798      	blx	r3
    9c4c:	bd08      	pop	{r3, pc}
		return 0;
    9c4e:	2000      	movs	r0, #0
}
    9c50:	bd08      	pop	{r3, pc}
    9c52:	bf00      	nop
    9c54:	20000e3c 	.word	0x20000e3c
    9c58:	00004631 	.word	0x00004631

00009c5c <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    9c5c:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    9c5e:	4b06      	ldr	r3, [pc, #24]	; (9c78 <stdio_io_write+0x1c>)
    9c60:	681b      	ldr	r3, [r3, #0]
    9c62:	b133      	cbz	r3, 9c72 <stdio_io_write+0x16>
    9c64:	460a      	mov	r2, r1
    9c66:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    9c68:	b292      	uxth	r2, r2
    9c6a:	4618      	mov	r0, r3
    9c6c:	4b03      	ldr	r3, [pc, #12]	; (9c7c <stdio_io_write+0x20>)
    9c6e:	4798      	blx	r3
    9c70:	bd08      	pop	{r3, pc}
		return 0;
    9c72:	2000      	movs	r0, #0
}
    9c74:	bd08      	pop	{r3, pc}
    9c76:	bf00      	nop
    9c78:	20000e3c 	.word	0x20000e3c
    9c7c:	00004601 	.word	0x00004601

00009c80 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    9c80:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    9c82:	4c04      	ldr	r4, [pc, #16]	; (9c94 <stdio_redirect_init+0x14>)
    9c84:	4620      	mov	r0, r4
    9c86:	4b04      	ldr	r3, [pc, #16]	; (9c98 <stdio_redirect_init+0x18>)
    9c88:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    9c8a:	4620      	mov	r0, r4
    9c8c:	4b03      	ldr	r3, [pc, #12]	; (9c9c <stdio_redirect_init+0x1c>)
    9c8e:	4798      	blx	r3
    9c90:	bd10      	pop	{r4, pc}
    9c92:	bf00      	nop
    9c94:	20001038 	.word	0x20001038
    9c98:	000051b5 	.word	0x000051b5
    9c9c:	00009c0d 	.word	0x00009c0d

00009ca0 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9ca2:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9ca4:	780b      	ldrb	r3, [r1, #0]
    9ca6:	f3c3 1441 	ubfx	r4, r3, #5, #2
    9caa:	2c01      	cmp	r4, #1
    9cac:	d15e      	bne.n	9d6c <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    9cae:	888c      	ldrh	r4, [r1, #4]
    9cb0:	4d35      	ldr	r5, [pc, #212]	; (9d88 <cdcdf_acm_req+0xe8>)
    9cb2:	782d      	ldrb	r5, [r5, #0]
    9cb4:	42a5      	cmp	r5, r4
    9cb6:	d003      	beq.n	9cc0 <cdcdf_acm_req+0x20>
    9cb8:	4d33      	ldr	r5, [pc, #204]	; (9d88 <cdcdf_acm_req+0xe8>)
    9cba:	786d      	ldrb	r5, [r5, #1]
    9cbc:	42a5      	cmp	r5, r4
    9cbe:	d158      	bne.n	9d72 <cdcdf_acm_req+0xd2>
    9cc0:	4616      	mov	r6, r2
    9cc2:	460c      	mov	r4, r1
    9cc4:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    9cc6:	f013 0f80 	tst.w	r3, #128	; 0x80
    9cca:	d10c      	bne.n	9ce6 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    9ccc:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    9cce:	4b2f      	ldr	r3, [pc, #188]	; (9d8c <cdcdf_acm_req+0xec>)
    9cd0:	4798      	blx	r3
    9cd2:	4601      	mov	r1, r0
	switch (req->bRequest) {
    9cd4:	7863      	ldrb	r3, [r4, #1]
    9cd6:	2b20      	cmp	r3, #32
    9cd8:	d013      	beq.n	9d02 <cdcdf_acm_req+0x62>
    9cda:	2b22      	cmp	r3, #34	; 0x22
    9cdc:	d032      	beq.n	9d44 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    9cde:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    9ce2:	b003      	add	sp, #12
    9ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    9ce6:	2a01      	cmp	r2, #1
    9ce8:	d046      	beq.n	9d78 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    9cea:	784b      	ldrb	r3, [r1, #1]
    9cec:	2b21      	cmp	r3, #33	; 0x21
    9cee:	d145      	bne.n	9d7c <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9cf0:	88cb      	ldrh	r3, [r1, #6]
    9cf2:	2b07      	cmp	r3, #7
    9cf4:	d145      	bne.n	9d82 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    9cf6:	2300      	movs	r3, #0
    9cf8:	2207      	movs	r2, #7
    9cfa:	4925      	ldr	r1, [pc, #148]	; (9d90 <cdcdf_acm_req+0xf0>)
    9cfc:	4c25      	ldr	r4, [pc, #148]	; (9d94 <cdcdf_acm_req+0xf4>)
    9cfe:	47a0      	blx	r4
    9d00:	e7ef      	b.n	9ce2 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    9d02:	2f07      	cmp	r7, #7
    9d04:	d12b      	bne.n	9d5e <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    9d06:	b1be      	cbz	r6, 9d38 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    9d08:	6800      	ldr	r0, [r0, #0]
    9d0a:	9000      	str	r0, [sp, #0]
    9d0c:	888a      	ldrh	r2, [r1, #4]
    9d0e:	798b      	ldrb	r3, [r1, #6]
    9d10:	f8ad 2004 	strh.w	r2, [sp, #4]
    9d14:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    9d18:	4b1b      	ldr	r3, [pc, #108]	; (9d88 <cdcdf_acm_req+0xe8>)
    9d1a:	691b      	ldr	r3, [r3, #16]
    9d1c:	b113      	cbz	r3, 9d24 <cdcdf_acm_req+0x84>
    9d1e:	4668      	mov	r0, sp
    9d20:	4798      	blx	r3
    9d22:	b1f8      	cbz	r0, 9d64 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    9d24:	4b18      	ldr	r3, [pc, #96]	; (9d88 <cdcdf_acm_req+0xe8>)
    9d26:	aa02      	add	r2, sp, #8
    9d28:	e912 0003 	ldmdb	r2, {r0, r1}
    9d2c:	6098      	str	r0, [r3, #8]
    9d2e:	8199      	strh	r1, [r3, #12]
    9d30:	0c09      	lsrs	r1, r1, #16
    9d32:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    9d34:	2000      	movs	r0, #0
    9d36:	e7d4      	b.n	9ce2 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    9d38:	2300      	movs	r3, #0
    9d3a:	2207      	movs	r2, #7
    9d3c:	4628      	mov	r0, r5
    9d3e:	4c15      	ldr	r4, [pc, #84]	; (9d94 <cdcdf_acm_req+0xf4>)
    9d40:	47a0      	blx	r4
    9d42:	e7ce      	b.n	9ce2 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    9d44:	2300      	movs	r3, #0
    9d46:	461a      	mov	r2, r3
    9d48:	4619      	mov	r1, r3
    9d4a:	4618      	mov	r0, r3
    9d4c:	4d11      	ldr	r5, [pc, #68]	; (9d94 <cdcdf_acm_req+0xf4>)
    9d4e:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    9d50:	4b0d      	ldr	r3, [pc, #52]	; (9d88 <cdcdf_acm_req+0xe8>)
    9d52:	695b      	ldr	r3, [r3, #20]
    9d54:	b143      	cbz	r3, 9d68 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    9d56:	8860      	ldrh	r0, [r4, #2]
    9d58:	4798      	blx	r3
		return ERR_NONE;
    9d5a:	2000      	movs	r0, #0
    9d5c:	e7c1      	b.n	9ce2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    9d5e:	f04f 30ff 	mov.w	r0, #4294967295
    9d62:	e7be      	b.n	9ce2 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    9d64:	2000      	movs	r0, #0
    9d66:	e7bc      	b.n	9ce2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9d68:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    9d6a:	e7ba      	b.n	9ce2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    9d6c:	f06f 0009 	mvn.w	r0, #9
    9d70:	e7b7      	b.n	9ce2 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    9d72:	f06f 0009 	mvn.w	r0, #9
    9d76:	e7b4      	b.n	9ce2 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    9d78:	2000      	movs	r0, #0
    9d7a:	e7b2      	b.n	9ce2 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    9d7c:	f06f 000c 	mvn.w	r0, #12
    9d80:	e7af      	b.n	9ce2 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    9d82:	f04f 30ff 	mov.w	r0, #4294967295
    9d86:	e7ac      	b.n	9ce2 <cdcdf_acm_req+0x42>
    9d88:	20000e40 	.word	0x20000e40
    9d8c:	0000ade9 	.word	0x0000ade9
    9d90:	20000e48 	.word	0x20000e48
    9d94:	0000a8c5 	.word	0x0000a8c5

00009d98 <cdcdf_acm_ctrl>:
{
    9d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d9c:	b083      	sub	sp, #12
    9d9e:	4616      	mov	r6, r2
	switch (ctrl) {
    9da0:	2901      	cmp	r1, #1
    9da2:	d066      	beq.n	9e72 <cdcdf_acm_ctrl+0xda>
    9da4:	b141      	cbz	r1, 9db8 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    9da6:	2902      	cmp	r1, #2
    9da8:	bf0c      	ite	eq
    9daa:	f06f 001a 	mvneq.w	r0, #26
    9dae:	f06f 000c 	mvnne.w	r0, #12
}
    9db2:	b003      	add	sp, #12
    9db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    9db8:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    9dbc:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    9dbe:	2800      	cmp	r0, #0
    9dc0:	f000 8085 	beq.w	9ece <cdcdf_acm_ctrl+0x136>
    9dc4:	f10a 3bff 	add.w	fp, sl, #4294967295
    9dc8:	f10a 0301 	add.w	r3, sl, #1
    9dcc:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9dce:	4f46      	ldr	r7, [pc, #280]	; (9ee8 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    9dd0:	f8df 9124 	ldr.w	r9, [pc, #292]	; 9ef8 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9dd4:	f8df 8124 	ldr.w	r8, [pc, #292]	; 9efc <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    9dd8:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    9dda:	7943      	ldrb	r3, [r0, #5]
    9ddc:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    9de0:	2b02      	cmp	r3, #2
    9de2:	d002      	beq.n	9dea <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    9de4:	f06f 0009 	mvn.w	r0, #9
    9de8:	e7e3      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
    9dea:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    9dee:	f89b 3000 	ldrb.w	r3, [fp]
    9df2:	429a      	cmp	r2, r3
    9df4:	d06e      	beq.n	9ed4 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    9df6:	2bff      	cmp	r3, #255	; 0xff
    9df8:	d16f      	bne.n	9eda <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    9dfa:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    9dfe:	2205      	movs	r2, #5
    9e00:	6871      	ldr	r1, [r6, #4]
    9e02:	4b3a      	ldr	r3, [pc, #232]	; (9eec <cdcdf_acm_ctrl+0x154>)
    9e04:	4798      	blx	r3
		while (NULL != ep) {
    9e06:	4604      	mov	r4, r0
    9e08:	b1f8      	cbz	r0, 9e4a <cdcdf_acm_ctrl+0xb2>
    9e0a:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    9e0e:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    9e10:	7963      	ldrb	r3, [r4, #5]
    9e12:	7922      	ldrb	r2, [r4, #4]
    9e14:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    9e18:	b292      	uxth	r2, r2
    9e1a:	78e1      	ldrb	r1, [r4, #3]
    9e1c:	4628      	mov	r0, r5
    9e1e:	47b8      	blx	r7
    9e20:	2800      	cmp	r0, #0
    9e22:	d15d      	bne.n	9ee0 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    9e24:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    9e28:	bf14      	ite	ne
    9e2a:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    9e2e:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    9e32:	4628      	mov	r0, r5
    9e34:	47c8      	blx	r9
			desc->sod = ep;
    9e36:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    9e38:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    9e3a:	6871      	ldr	r1, [r6, #4]
    9e3c:	4420      	add	r0, r4
    9e3e:	47c0      	blx	r8
		while (NULL != ep) {
    9e40:	4604      	mov	r4, r0
    9e42:	2800      	cmp	r0, #0
    9e44:	d1e3      	bne.n	9e0e <cdcdf_acm_ctrl+0x76>
    9e46:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    9e4a:	6833      	ldr	r3, [r6, #0]
    9e4c:	7818      	ldrb	r0, [r3, #0]
    9e4e:	2204      	movs	r2, #4
    9e50:	6871      	ldr	r1, [r6, #4]
    9e52:	4418      	add	r0, r3
    9e54:	4b25      	ldr	r3, [pc, #148]	; (9eec <cdcdf_acm_ctrl+0x154>)
    9e56:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    9e58:	9b00      	ldr	r3, [sp, #0]
    9e5a:	459b      	cmp	fp, r3
    9e5c:	d004      	beq.n	9e68 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    9e5e:	2800      	cmp	r0, #0
    9e60:	d1ba      	bne.n	9dd8 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    9e62:	f06f 0009 	mvn.w	r0, #9
    9e66:	e7a4      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    9e68:	2201      	movs	r2, #1
    9e6a:	4b21      	ldr	r3, [pc, #132]	; (9ef0 <cdcdf_acm_ctrl+0x158>)
    9e6c:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    9e6e:	2000      	movs	r0, #0
    9e70:	e79f      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    9e72:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    9e74:	b142      	cbz	r2, 9e88 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    9e76:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    9e78:	795b      	ldrb	r3, [r3, #5]
    9e7a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    9e7e:	2b02      	cmp	r3, #2
    9e80:	d002      	beq.n	9e88 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    9e82:	f06f 0009 	mvn.w	r0, #9
    9e86:	e794      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    9e88:	7823      	ldrb	r3, [r4, #0]
    9e8a:	2bff      	cmp	r3, #255	; 0xff
    9e8c:	d008      	beq.n	9ea0 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    9e8e:	23ff      	movs	r3, #255	; 0xff
    9e90:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    9e92:	78a0      	ldrb	r0, [r4, #2]
    9e94:	4298      	cmp	r0, r3
    9e96:	d003      	beq.n	9ea0 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    9e98:	4b16      	ldr	r3, [pc, #88]	; (9ef4 <cdcdf_acm_ctrl+0x15c>)
    9e9a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    9e9c:	23ff      	movs	r3, #255	; 0xff
    9e9e:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    9ea0:	7863      	ldrb	r3, [r4, #1]
    9ea2:	2bff      	cmp	r3, #255	; 0xff
    9ea4:	d008      	beq.n	9eb8 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    9ea6:	23ff      	movs	r3, #255	; 0xff
    9ea8:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    9eaa:	78e0      	ldrb	r0, [r4, #3]
    9eac:	4298      	cmp	r0, r3
    9eae:	d003      	beq.n	9eb8 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    9eb0:	4b10      	ldr	r3, [pc, #64]	; (9ef4 <cdcdf_acm_ctrl+0x15c>)
    9eb2:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    9eb4:	23ff      	movs	r3, #255	; 0xff
    9eb6:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    9eb8:	7920      	ldrb	r0, [r4, #4]
    9eba:	28ff      	cmp	r0, #255	; 0xff
    9ebc:	d003      	beq.n	9ec6 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    9ebe:	4b0d      	ldr	r3, [pc, #52]	; (9ef4 <cdcdf_acm_ctrl+0x15c>)
    9ec0:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    9ec2:	23ff      	movs	r3, #255	; 0xff
    9ec4:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    9ec6:	2000      	movs	r0, #0
    9ec8:	4b09      	ldr	r3, [pc, #36]	; (9ef0 <cdcdf_acm_ctrl+0x158>)
    9eca:	7158      	strb	r0, [r3, #5]
    9ecc:	e771      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    9ece:	f06f 0009 	mvn.w	r0, #9
    9ed2:	e76e      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    9ed4:	f06f 0011 	mvn.w	r0, #17
    9ed8:	e76b      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    9eda:	f06f 001b 	mvn.w	r0, #27
    9ede:	e768      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    9ee0:	f06f 0013 	mvn.w	r0, #19
    9ee4:	e765      	b.n	9db2 <cdcdf_acm_ctrl+0x1a>
    9ee6:	bf00      	nop
    9ee8:	000054d9 	.word	0x000054d9
    9eec:	0000ae09 	.word	0x0000ae09
    9ef0:	20000e40 	.word	0x20000e40
    9ef4:	00005541 	.word	0x00005541
    9ef8:	0000556d 	.word	0x0000556d
    9efc:	0000ae43 	.word	0x0000ae43

00009f00 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    9f00:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    9f02:	4b0a      	ldr	r3, [pc, #40]	; (9f2c <cdcdf_acm_init+0x2c>)
    9f04:	4798      	blx	r3
    9f06:	2801      	cmp	r0, #1
    9f08:	d80c      	bhi.n	9f24 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    9f0a:	4809      	ldr	r0, [pc, #36]	; (9f30 <cdcdf_acm_init+0x30>)
    9f0c:	4b09      	ldr	r3, [pc, #36]	; (9f34 <cdcdf_acm_init+0x34>)
    9f0e:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    9f10:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    9f12:	3018      	adds	r0, #24
    9f14:	4b08      	ldr	r3, [pc, #32]	; (9f38 <cdcdf_acm_init+0x38>)
    9f16:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    9f18:	4908      	ldr	r1, [pc, #32]	; (9f3c <cdcdf_acm_init+0x3c>)
    9f1a:	2001      	movs	r0, #1
    9f1c:	4b08      	ldr	r3, [pc, #32]	; (9f40 <cdcdf_acm_init+0x40>)
    9f1e:	4798      	blx	r3
	return ERR_NONE;
    9f20:	2000      	movs	r0, #0
    9f22:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    9f24:	f06f 0010 	mvn.w	r0, #16
}
    9f28:	bd08      	pop	{r3, pc}
    9f2a:	bf00      	nop
    9f2c:	0000adf5 	.word	0x0000adf5
    9f30:	20000e40 	.word	0x20000e40
    9f34:	00009d99 	.word	0x00009d99
    9f38:	0000ad95 	.word	0x0000ad95
    9f3c:	20000398 	.word	0x20000398
    9f40:	0000ad01 	.word	0x0000ad01

00009f44 <cdcdf_acm_write>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    9f44:	4b07      	ldr	r3, [pc, #28]	; (9f64 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    9f46:	795b      	ldrb	r3, [r3, #5]
    9f48:	b143      	cbz	r3, 9f5c <cdcdf_acm_write+0x18>
{
    9f4a:	b510      	push	{r4, lr}
    9f4c:	460a      	mov	r2, r1
    9f4e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    9f50:	2301      	movs	r3, #1
    9f52:	4804      	ldr	r0, [pc, #16]	; (9f64 <cdcdf_acm_write+0x20>)
    9f54:	78c0      	ldrb	r0, [r0, #3]
    9f56:	4c04      	ldr	r4, [pc, #16]	; (9f68 <cdcdf_acm_write+0x24>)
    9f58:	47a0      	blx	r4
    9f5a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    9f5c:	f06f 0010 	mvn.w	r0, #16
    9f60:	4770      	bx	lr
    9f62:	bf00      	nop
    9f64:	20000e40 	.word	0x20000e40
    9f68:	0000a8c5 	.word	0x0000a8c5

00009f6c <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    9f6c:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    9f6e:	780b      	ldrb	r3, [r1, #0]
    9f70:	2b81      	cmp	r3, #129	; 0x81
    9f72:	d010      	beq.n	9f96 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    9f74:	f3c3 1341 	ubfx	r3, r3, #5, #2
    9f78:	2b01      	cmp	r3, #1
    9f7a:	d13f      	bne.n	9ffc <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    9f7c:	888a      	ldrh	r2, [r1, #4]
    9f7e:	4b22      	ldr	r3, [pc, #136]	; (a008 <hid_keyboard_req+0x9c>)
    9f80:	7b1b      	ldrb	r3, [r3, #12]
    9f82:	429a      	cmp	r2, r3
    9f84:	d13d      	bne.n	a002 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    9f86:	784b      	ldrb	r3, [r1, #1]
    9f88:	2b03      	cmp	r3, #3
    9f8a:	d028      	beq.n	9fde <hid_keyboard_req+0x72>
    9f8c:	2b0b      	cmp	r3, #11
    9f8e:	d02c      	beq.n	9fea <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    9f90:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    9f94:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    9f96:	784b      	ldrb	r3, [r1, #1]
    9f98:	2b06      	cmp	r3, #6
    9f9a:	d002      	beq.n	9fa2 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    9f9c:	f06f 0009 	mvn.w	r0, #9
    9fa0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    9fa2:	888a      	ldrh	r2, [r1, #4]
    9fa4:	4b18      	ldr	r3, [pc, #96]	; (a008 <hid_keyboard_req+0x9c>)
    9fa6:	7b1b      	ldrb	r3, [r3, #12]
    9fa8:	429a      	cmp	r2, r3
    9faa:	d002      	beq.n	9fb2 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    9fac:	f06f 0009 	mvn.w	r0, #9
    9fb0:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    9fb2:	884b      	ldrh	r3, [r1, #2]
    9fb4:	0a1b      	lsrs	r3, r3, #8
    9fb6:	2b21      	cmp	r3, #33	; 0x21
    9fb8:	d004      	beq.n	9fc4 <hid_keyboard_req+0x58>
    9fba:	2b22      	cmp	r3, #34	; 0x22
    9fbc:	d009      	beq.n	9fd2 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    9fbe:	f06f 000c 	mvn.w	r0, #12
    9fc2:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    9fc4:	4b10      	ldr	r3, [pc, #64]	; (a008 <hid_keyboard_req+0x9c>)
    9fc6:	6819      	ldr	r1, [r3, #0]
    9fc8:	2300      	movs	r3, #0
    9fca:	780a      	ldrb	r2, [r1, #0]
    9fcc:	4c0f      	ldr	r4, [pc, #60]	; (a00c <hid_keyboard_req+0xa0>)
    9fce:	47a0      	blx	r4
    9fd0:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    9fd2:	2300      	movs	r3, #0
    9fd4:	223b      	movs	r2, #59	; 0x3b
    9fd6:	490e      	ldr	r1, [pc, #56]	; (a010 <hid_keyboard_req+0xa4>)
    9fd8:	4c0c      	ldr	r4, [pc, #48]	; (a00c <hid_keyboard_req+0xa0>)
    9fda:	47a0      	blx	r4
    9fdc:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    9fde:	2300      	movs	r3, #0
    9fe0:	2201      	movs	r2, #1
    9fe2:	490c      	ldr	r1, [pc, #48]	; (a014 <hid_keyboard_req+0xa8>)
    9fe4:	4c09      	ldr	r4, [pc, #36]	; (a00c <hid_keyboard_req+0xa0>)
    9fe6:	47a0      	blx	r4
    9fe8:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    9fea:	884a      	ldrh	r2, [r1, #2]
    9fec:	4b06      	ldr	r3, [pc, #24]	; (a008 <hid_keyboard_req+0x9c>)
    9fee:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    9ff0:	2300      	movs	r3, #0
    9ff2:	461a      	mov	r2, r3
    9ff4:	4619      	mov	r1, r3
    9ff6:	4c05      	ldr	r4, [pc, #20]	; (a00c <hid_keyboard_req+0xa0>)
    9ff8:	47a0      	blx	r4
    9ffa:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    9ffc:	f06f 0009 	mvn.w	r0, #9
    a000:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a002:	f06f 0009 	mvn.w	r0, #9
    a006:	bd10      	pop	{r4, pc}
    a008:	20000e64 	.word	0x20000e64
    a00c:	0000a8c5 	.word	0x0000a8c5
    a010:	0000d2bc 	.word	0x0000d2bc
    a014:	20000e73 	.word	0x20000e73

0000a018 <hid_keyboard_ctrl>:
{
    a018:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a01c:	4614      	mov	r4, r2
	switch (ctrl) {
    a01e:	2901      	cmp	r1, #1
    a020:	d050      	beq.n	a0c4 <hid_keyboard_ctrl+0xac>
    a022:	b141      	cbz	r1, a036 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    a024:	2902      	cmp	r1, #2
    a026:	bf0c      	ite	eq
    a028:	f06f 051a 	mvneq.w	r5, #26
    a02c:	f06f 050c 	mvnne.w	r5, #12
}
    a030:	4628      	mov	r0, r5
    a032:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    a036:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    a03a:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    a03c:	2b00      	cmp	r3, #0
    a03e:	d05e      	beq.n	a0fe <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    a040:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    a042:	795b      	ldrb	r3, [r3, #5]
    a044:	2b03      	cmp	r3, #3
    a046:	d15d      	bne.n	a104 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    a048:	f898 300c 	ldrb.w	r3, [r8, #12]
    a04c:	429a      	cmp	r2, r3
    a04e:	d05c      	beq.n	a10a <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    a050:	2bff      	cmp	r3, #255	; 0xff
    a052:	d15d      	bne.n	a110 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    a054:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    a058:	6823      	ldr	r3, [r4, #0]
    a05a:	7818      	ldrb	r0, [r3, #0]
    a05c:	2221      	movs	r2, #33	; 0x21
    a05e:	6861      	ldr	r1, [r4, #4]
    a060:	4418      	add	r0, r3
    a062:	4b31      	ldr	r3, [pc, #196]	; (a128 <hid_keyboard_ctrl+0x110>)
    a064:	4798      	blx	r3
    a066:	4b31      	ldr	r3, [pc, #196]	; (a12c <hid_keyboard_ctrl+0x114>)
    a068:	6018      	str	r0, [r3, #0]
    a06a:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a06c:	f8df 90c4 	ldr.w	r9, [pc, #196]	; a134 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a070:	f8df a0c4 	ldr.w	sl, [pc, #196]	; a138 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    a074:	f8df b0c4 	ldr.w	fp, [pc, #196]	; a13c <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a078:	6823      	ldr	r3, [r4, #0]
    a07a:	7818      	ldrb	r0, [r3, #0]
    a07c:	6861      	ldr	r1, [r4, #4]
    a07e:	4418      	add	r0, r3
    a080:	47c8      	blx	r9
		desc->sod = ep;
    a082:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    a084:	2800      	cmp	r0, #0
    a086:	d046      	beq.n	a116 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    a088:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    a08a:	7943      	ldrb	r3, [r0, #5]
    a08c:	7902      	ldrb	r2, [r0, #4]
    a08e:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a092:	b292      	uxth	r2, r2
    a094:	78c1      	ldrb	r1, [r0, #3]
    a096:	4638      	mov	r0, r7
    a098:	47d0      	blx	sl
    a09a:	4605      	mov	r5, r0
    a09c:	2800      	cmp	r0, #0
    a09e:	d13d      	bne.n	a11c <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a0a0:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    a0a4:	bf14      	ite	ne
    a0a6:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    a0aa:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    a0ae:	4638      	mov	r0, r7
    a0b0:	47d8      	blx	fp
    a0b2:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    a0b4:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    a0b8:	d1de      	bne.n	a078 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    a0ba:	4b1c      	ldr	r3, [pc, #112]	; (a12c <hid_keyboard_ctrl+0x114>)
    a0bc:	2201      	movs	r2, #1
    a0be:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    a0c0:	741a      	strb	r2, [r3, #16]
    a0c2:	e7b5      	b.n	a030 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    a0c4:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    a0c6:	b11a      	cbz	r2, a0d0 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a0c8:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    a0ca:	795b      	ldrb	r3, [r3, #5]
    a0cc:	2b03      	cmp	r3, #3
    a0ce:	d128      	bne.n	a122 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    a0d0:	7b2b      	ldrb	r3, [r5, #12]
    a0d2:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    a0d4:	bf1c      	itt	ne
    a0d6:	23ff      	movne	r3, #255	; 0xff
    a0d8:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    a0da:	7b68      	ldrb	r0, [r5, #13]
    a0dc:	28ff      	cmp	r0, #255	; 0xff
    a0de:	d003      	beq.n	a0e8 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    a0e0:	4b13      	ldr	r3, [pc, #76]	; (a130 <hid_keyboard_ctrl+0x118>)
    a0e2:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a0e4:	23ff      	movs	r3, #255	; 0xff
    a0e6:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    a0e8:	7ba8      	ldrb	r0, [r5, #14]
    a0ea:	28ff      	cmp	r0, #255	; 0xff
    a0ec:	d003      	beq.n	a0f6 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    a0ee:	4b10      	ldr	r3, [pc, #64]	; (a130 <hid_keyboard_ctrl+0x118>)
    a0f0:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    a0f2:	23ff      	movs	r3, #255	; 0xff
    a0f4:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    a0f6:	2500      	movs	r5, #0
    a0f8:	4b0c      	ldr	r3, [pc, #48]	; (a12c <hid_keyboard_ctrl+0x114>)
    a0fa:	741d      	strb	r5, [r3, #16]
    a0fc:	e798      	b.n	a030 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    a0fe:	f06f 0509 	mvn.w	r5, #9
    a102:	e795      	b.n	a030 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    a104:	f06f 0509 	mvn.w	r5, #9
    a108:	e792      	b.n	a030 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    a10a:	f06f 0511 	mvn.w	r5, #17
    a10e:	e78f      	b.n	a030 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    a110:	f06f 051b 	mvn.w	r5, #27
    a114:	e78c      	b.n	a030 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    a116:	f06f 0509 	mvn.w	r5, #9
    a11a:	e789      	b.n	a030 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    a11c:	f06f 0513 	mvn.w	r5, #19
    a120:	e786      	b.n	a030 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    a122:	f06f 0509 	mvn.w	r5, #9
    a126:	e783      	b.n	a030 <hid_keyboard_ctrl+0x18>
    a128:	0000ae09 	.word	0x0000ae09
    a12c:	20000e64 	.word	0x20000e64
    a130:	00005541 	.word	0x00005541
    a134:	0000ae43 	.word	0x0000ae43
    a138:	000054d9 	.word	0x000054d9
    a13c:	0000556d 	.word	0x0000556d

0000a140 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    a140:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a142:	4b0a      	ldr	r3, [pc, #40]	; (a16c <hiddf_keyboard_init+0x2c>)
    a144:	4798      	blx	r3
    a146:	2801      	cmp	r0, #1
    a148:	d80c      	bhi.n	a164 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    a14a:	4809      	ldr	r0, [pc, #36]	; (a170 <hiddf_keyboard_init+0x30>)
    a14c:	4b09      	ldr	r3, [pc, #36]	; (a174 <hiddf_keyboard_init+0x34>)
    a14e:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    a150:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    a152:	3014      	adds	r0, #20
    a154:	4b08      	ldr	r3, [pc, #32]	; (a178 <hiddf_keyboard_init+0x38>)
    a156:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    a158:	4908      	ldr	r1, [pc, #32]	; (a17c <hiddf_keyboard_init+0x3c>)
    a15a:	2001      	movs	r0, #1
    a15c:	4b08      	ldr	r3, [pc, #32]	; (a180 <hiddf_keyboard_init+0x40>)
    a15e:	4798      	blx	r3
	return ERR_NONE;
    a160:	2000      	movs	r0, #0
    a162:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a164:	f06f 0010 	mvn.w	r0, #16
}
    a168:	bd08      	pop	{r3, pc}
    a16a:	bf00      	nop
    a16c:	0000adf5 	.word	0x0000adf5
    a170:	20000e64 	.word	0x20000e64
    a174:	0000a019 	.word	0x0000a019
    a178:	0000ad95 	.word	0x0000ad95
    a17c:	200003a0 	.word	0x200003a0
    a180:	0000ad01 	.word	0x0000ad01

0000a184 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    a184:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    a186:	4b26      	ldr	r3, [pc, #152]	; (a220 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    a188:	7c1b      	ldrb	r3, [r3, #16]
    a18a:	2b00      	cmp	r3, #0
    a18c:	d045      	beq.n	a21a <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    a18e:	4a24      	ldr	r2, [pc, #144]	; (a220 <hiddf_keyboard_keys_state_change+0x9c>)
    a190:	2300      	movs	r3, #0
    a192:	6053      	str	r3, [r2, #4]
    a194:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    a196:	b329      	cbz	r1, a1e4 <hiddf_keyboard_keys_state_change+0x60>
    a198:	4603      	mov	r3, r0
    a19a:	1e4d      	subs	r5, r1, #1
    a19c:	b2ed      	uxtb	r5, r5
    a19e:	3501      	adds	r5, #1
    a1a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    a1a4:	4405      	add	r5, r0
    a1a6:	2200      	movs	r2, #0
    a1a8:	e002      	b.n	a1b0 <hiddf_keyboard_keys_state_change+0x2c>
    a1aa:	3303      	adds	r3, #3
    a1ac:	42ab      	cmp	r3, r5
    a1ae:	d005      	beq.n	a1bc <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    a1b0:	785c      	ldrb	r4, [r3, #1]
    a1b2:	2c00      	cmp	r4, #0
    a1b4:	d0f9      	beq.n	a1aa <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    a1b6:	3201      	adds	r2, #1
    a1b8:	b2d2      	uxtb	r2, r2
    a1ba:	e7f6      	b.n	a1aa <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    a1bc:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    a1be:	b2d2      	uxtb	r2, r2
    a1c0:	2a06      	cmp	r2, #6
    a1c2:	d809      	bhi.n	a1d8 <hiddf_keyboard_keys_state_change+0x54>
    a1c4:	4603      	mov	r3, r0
    a1c6:	1e4a      	subs	r2, r1, #1
    a1c8:	b2d2      	uxtb	r2, r2
    a1ca:	3201      	adds	r2, #1
    a1cc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    a1d0:	4410      	add	r0, r2
    a1d2:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    a1d4:	4d12      	ldr	r5, [pc, #72]	; (a220 <hiddf_keyboard_keys_state_change+0x9c>)
    a1d6:	e015      	b.n	a204 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    a1d8:	4b11      	ldr	r3, [pc, #68]	; (a220 <hiddf_keyboard_keys_state_change+0x9c>)
    a1da:	f04f 32ff 	mov.w	r2, #4294967295
    a1de:	f8c3 2006 	str.w	r2, [r3, #6]
    a1e2:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    a1e4:	480e      	ldr	r0, [pc, #56]	; (a220 <hiddf_keyboard_keys_state_change+0x9c>)
    a1e6:	2300      	movs	r3, #0
    a1e8:	2208      	movs	r2, #8
    a1ea:	1d01      	adds	r1, r0, #4
    a1ec:	7b40      	ldrb	r0, [r0, #13]
    a1ee:	4c0d      	ldr	r4, [pc, #52]	; (a224 <hiddf_keyboard_keys_state_change+0xa0>)
    a1f0:	47a0      	blx	r4
    a1f2:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    a1f4:	1c62      	adds	r2, r4, #1
    a1f6:	7819      	ldrb	r1, [r3, #0]
    a1f8:	442c      	add	r4, r5
    a1fa:	7121      	strb	r1, [r4, #4]
    a1fc:	b2d4      	uxtb	r4, r2
    a1fe:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    a200:	4283      	cmp	r3, r0
    a202:	d0ef      	beq.n	a1e4 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    a204:	789a      	ldrb	r2, [r3, #2]
    a206:	2a01      	cmp	r2, #1
    a208:	d1f9      	bne.n	a1fe <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    a20a:	785a      	ldrb	r2, [r3, #1]
    a20c:	2a00      	cmp	r2, #0
    a20e:	d0f1      	beq.n	a1f4 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    a210:	792a      	ldrb	r2, [r5, #4]
    a212:	7819      	ldrb	r1, [r3, #0]
    a214:	430a      	orrs	r2, r1
    a216:	712a      	strb	r2, [r5, #4]
    a218:	e7f1      	b.n	a1fe <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    a21a:	f06f 0010 	mvn.w	r0, #16
}
    a21e:	bd38      	pop	{r3, r4, r5, pc}
    a220:	20000e64 	.word	0x20000e64
    a224:	0000a8c5 	.word	0x0000a8c5

0000a228 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a228:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a22a:	780b      	ldrb	r3, [r1, #0]
    a22c:	2b81      	cmp	r3, #129	; 0x81
    a22e:	d010      	beq.n	a252 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a230:	f3c3 1341 	ubfx	r3, r3, #5, #2
    a234:	2b01      	cmp	r3, #1
    a236:	d13f      	bne.n	a2b8 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    a238:	888a      	ldrh	r2, [r1, #4]
    a23a:	4b22      	ldr	r3, [pc, #136]	; (a2c4 <hid_mouse_req+0x9c>)
    a23c:	7a1b      	ldrb	r3, [r3, #8]
    a23e:	429a      	cmp	r2, r3
    a240:	d13d      	bne.n	a2be <hid_mouse_req+0x96>
			switch (req->bRequest) {
    a242:	784b      	ldrb	r3, [r1, #1]
    a244:	2b03      	cmp	r3, #3
    a246:	d028      	beq.n	a29a <hid_mouse_req+0x72>
    a248:	2b0b      	cmp	r3, #11
    a24a:	d02c      	beq.n	a2a6 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    a24c:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    a250:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a252:	784b      	ldrb	r3, [r1, #1]
    a254:	2b06      	cmp	r3, #6
    a256:	d002      	beq.n	a25e <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    a258:	f06f 0009 	mvn.w	r0, #9
    a25c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    a25e:	888a      	ldrh	r2, [r1, #4]
    a260:	4b18      	ldr	r3, [pc, #96]	; (a2c4 <hid_mouse_req+0x9c>)
    a262:	7a1b      	ldrb	r3, [r3, #8]
    a264:	429a      	cmp	r2, r3
    a266:	d002      	beq.n	a26e <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    a268:	f06f 0009 	mvn.w	r0, #9
    a26c:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    a26e:	884b      	ldrh	r3, [r1, #2]
    a270:	0a1b      	lsrs	r3, r3, #8
    a272:	2b21      	cmp	r3, #33	; 0x21
    a274:	d004      	beq.n	a280 <hid_mouse_req+0x58>
    a276:	2b22      	cmp	r3, #34	; 0x22
    a278:	d009      	beq.n	a28e <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    a27a:	f06f 000c 	mvn.w	r0, #12
    a27e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    a280:	4b10      	ldr	r3, [pc, #64]	; (a2c4 <hid_mouse_req+0x9c>)
    a282:	6819      	ldr	r1, [r3, #0]
    a284:	2300      	movs	r3, #0
    a286:	780a      	ldrb	r2, [r1, #0]
    a288:	4c0f      	ldr	r4, [pc, #60]	; (a2c8 <hid_mouse_req+0xa0>)
    a28a:	47a0      	blx	r4
    a28c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    a28e:	2300      	movs	r3, #0
    a290:	2234      	movs	r2, #52	; 0x34
    a292:	490e      	ldr	r1, [pc, #56]	; (a2cc <hid_mouse_req+0xa4>)
    a294:	4c0c      	ldr	r4, [pc, #48]	; (a2c8 <hid_mouse_req+0xa0>)
    a296:	47a0      	blx	r4
    a298:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    a29a:	2300      	movs	r3, #0
    a29c:	2201      	movs	r2, #1
    a29e:	490c      	ldr	r1, [pc, #48]	; (a2d0 <hid_mouse_req+0xa8>)
    a2a0:	4c09      	ldr	r4, [pc, #36]	; (a2c8 <hid_mouse_req+0xa0>)
    a2a2:	47a0      	blx	r4
    a2a4:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    a2a6:	884a      	ldrh	r2, [r1, #2]
    a2a8:	4b06      	ldr	r3, [pc, #24]	; (a2c4 <hid_mouse_req+0x9c>)
    a2aa:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    a2ac:	2300      	movs	r3, #0
    a2ae:	461a      	mov	r2, r3
    a2b0:	4619      	mov	r1, r3
    a2b2:	4c05      	ldr	r4, [pc, #20]	; (a2c8 <hid_mouse_req+0xa0>)
    a2b4:	47a0      	blx	r4
    a2b6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a2b8:	f06f 0009 	mvn.w	r0, #9
    a2bc:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a2be:	f06f 0009 	mvn.w	r0, #9
    a2c2:	bd10      	pop	{r4, pc}
    a2c4:	20000e84 	.word	0x20000e84
    a2c8:	0000a8c5 	.word	0x0000a8c5
    a2cc:	0000d2f8 	.word	0x0000d2f8
    a2d0:	20000e8e 	.word	0x20000e8e

0000a2d4 <hid_mouse_ctrl>:
{
    a2d4:	b570      	push	{r4, r5, r6, lr}
    a2d6:	4614      	mov	r4, r2
	switch (ctrl) {
    a2d8:	2901      	cmp	r1, #1
    a2da:	d040      	beq.n	a35e <hid_mouse_ctrl+0x8a>
    a2dc:	b139      	cbz	r1, a2ee <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    a2de:	2902      	cmp	r1, #2
    a2e0:	bf0c      	ite	eq
    a2e2:	f06f 041a 	mvneq.w	r4, #26
    a2e6:	f06f 040c 	mvnne.w	r4, #12
}
    a2ea:	4620      	mov	r0, r4
    a2ec:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    a2ee:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    a2f0:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    a2f2:	2b00      	cmp	r3, #0
    a2f4:	d049      	beq.n	a38a <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    a2f6:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    a2f8:	795b      	ldrb	r3, [r3, #5]
    a2fa:	2b03      	cmp	r3, #3
    a2fc:	d148      	bne.n	a390 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    a2fe:	7a2b      	ldrb	r3, [r5, #8]
    a300:	429a      	cmp	r2, r3
    a302:	d048      	beq.n	a396 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    a304:	2bff      	cmp	r3, #255	; 0xff
    a306:	d149      	bne.n	a39c <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    a308:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    a30a:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    a30c:	7818      	ldrb	r0, [r3, #0]
    a30e:	2221      	movs	r2, #33	; 0x21
    a310:	6861      	ldr	r1, [r4, #4]
    a312:	4418      	add	r0, r3
    a314:	4b29      	ldr	r3, [pc, #164]	; (a3bc <hid_mouse_ctrl+0xe8>)
    a316:	4798      	blx	r3
    a318:	4b29      	ldr	r3, [pc, #164]	; (a3c0 <hid_mouse_ctrl+0xec>)
    a31a:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a31c:	6823      	ldr	r3, [r4, #0]
    a31e:	7818      	ldrb	r0, [r3, #0]
    a320:	6861      	ldr	r1, [r4, #4]
    a322:	4418      	add	r0, r3
    a324:	4b27      	ldr	r3, [pc, #156]	; (a3c4 <hid_mouse_ctrl+0xf0>)
    a326:	4798      	blx	r3
	desc->sod = ep;
    a328:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    a32a:	2800      	cmp	r0, #0
    a32c:	d039      	beq.n	a3a2 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    a32e:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    a330:	7943      	ldrb	r3, [r0, #5]
    a332:	7902      	ldrb	r2, [r0, #4]
    a334:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a338:	b292      	uxth	r2, r2
    a33a:	78c1      	ldrb	r1, [r0, #3]
    a33c:	4630      	mov	r0, r6
    a33e:	4b22      	ldr	r3, [pc, #136]	; (a3c8 <hid_mouse_ctrl+0xf4>)
    a340:	4798      	blx	r3
    a342:	4604      	mov	r4, r0
    a344:	bb80      	cbnz	r0, a3a8 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a346:	f016 0f80 	tst.w	r6, #128	; 0x80
    a34a:	d030      	beq.n	a3ae <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    a34c:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    a34e:	4630      	mov	r0, r6
    a350:	4b1e      	ldr	r3, [pc, #120]	; (a3cc <hid_mouse_ctrl+0xf8>)
    a352:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    a354:	4b1a      	ldr	r3, [pc, #104]	; (a3c0 <hid_mouse_ctrl+0xec>)
    a356:	2201      	movs	r2, #1
    a358:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    a35a:	72da      	strb	r2, [r3, #11]
    a35c:	e7c5      	b.n	a2ea <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    a35e:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    a360:	b11a      	cbz	r2, a36a <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a362:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    a364:	795b      	ldrb	r3, [r3, #5]
    a366:	2b03      	cmp	r3, #3
    a368:	d124      	bne.n	a3b4 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    a36a:	7a2b      	ldrb	r3, [r5, #8]
    a36c:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    a36e:	bf1c      	itt	ne
    a370:	23ff      	movne	r3, #255	; 0xff
    a372:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    a374:	7a68      	ldrb	r0, [r5, #9]
    a376:	28ff      	cmp	r0, #255	; 0xff
    a378:	d003      	beq.n	a382 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    a37a:	4b15      	ldr	r3, [pc, #84]	; (a3d0 <hid_mouse_ctrl+0xfc>)
    a37c:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a37e:	23ff      	movs	r3, #255	; 0xff
    a380:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    a382:	2400      	movs	r4, #0
    a384:	4b0e      	ldr	r3, [pc, #56]	; (a3c0 <hid_mouse_ctrl+0xec>)
    a386:	72dc      	strb	r4, [r3, #11]
    a388:	e7af      	b.n	a2ea <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a38a:	f06f 0409 	mvn.w	r4, #9
    a38e:	e7ac      	b.n	a2ea <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a390:	f06f 0409 	mvn.w	r4, #9
    a394:	e7a9      	b.n	a2ea <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    a396:	f06f 0411 	mvn.w	r4, #17
    a39a:	e7a6      	b.n	a2ea <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    a39c:	f06f 041b 	mvn.w	r4, #27
    a3a0:	e7a3      	b.n	a2ea <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    a3a2:	f06f 0409 	mvn.w	r4, #9
    a3a6:	e7a0      	b.n	a2ea <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    a3a8:	f06f 0413 	mvn.w	r4, #19
    a3ac:	e79d      	b.n	a2ea <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    a3ae:	f04f 34ff 	mov.w	r4, #4294967295
    a3b2:	e79a      	b.n	a2ea <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    a3b4:	f06f 0409 	mvn.w	r4, #9
    a3b8:	e797      	b.n	a2ea <hid_mouse_ctrl+0x16>
    a3ba:	bf00      	nop
    a3bc:	0000ae09 	.word	0x0000ae09
    a3c0:	20000e84 	.word	0x20000e84
    a3c4:	0000ae43 	.word	0x0000ae43
    a3c8:	000054d9 	.word	0x000054d9
    a3cc:	0000556d 	.word	0x0000556d
    a3d0:	00005541 	.word	0x00005541

0000a3d4 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    a3d4:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    a3d6:	4b0a      	ldr	r3, [pc, #40]	; (a400 <hiddf_mouse_init+0x2c>)
    a3d8:	4798      	blx	r3
    a3da:	2801      	cmp	r0, #1
    a3dc:	d80c      	bhi.n	a3f8 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    a3de:	4809      	ldr	r0, [pc, #36]	; (a404 <hiddf_mouse_init+0x30>)
    a3e0:	4b09      	ldr	r3, [pc, #36]	; (a408 <hiddf_mouse_init+0x34>)
    a3e2:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    a3e4:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    a3e6:	300c      	adds	r0, #12
    a3e8:	4b08      	ldr	r3, [pc, #32]	; (a40c <hiddf_mouse_init+0x38>)
    a3ea:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    a3ec:	4908      	ldr	r1, [pc, #32]	; (a410 <hiddf_mouse_init+0x3c>)
    a3ee:	2001      	movs	r0, #1
    a3f0:	4b08      	ldr	r3, [pc, #32]	; (a414 <hiddf_mouse_init+0x40>)
    a3f2:	4798      	blx	r3
	return ERR_NONE;
    a3f4:	2000      	movs	r0, #0
    a3f6:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a3f8:	f06f 0010 	mvn.w	r0, #16
}
    a3fc:	bd08      	pop	{r3, pc}
    a3fe:	bf00      	nop
    a400:	0000adf5 	.word	0x0000adf5
    a404:	20000e84 	.word	0x20000e84
    a408:	0000a2d5 	.word	0x0000a2d5
    a40c:	0000ad95 	.word	0x0000ad95
    a410:	200003a8 	.word	0x200003a8
    a414:	0000ad01 	.word	0x0000ad01

0000a418 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    a418:	2200      	movs	r2, #0
    a41a:	4b0d      	ldr	r3, [pc, #52]	; (a450 <hiddf_mouse_move+0x38>)
    a41c:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    a41e:	2901      	cmp	r1, #1
    a420:	d00e      	beq.n	a440 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    a422:	2902      	cmp	r1, #2
    a424:	d00e      	beq.n	a444 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    a426:	2903      	cmp	r1, #3
    a428:	d10f      	bne.n	a44a <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    a42a:	4b09      	ldr	r3, [pc, #36]	; (a450 <hiddf_mouse_move+0x38>)
    a42c:	71d8      	strb	r0, [r3, #7]
{
    a42e:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    a430:	4807      	ldr	r0, [pc, #28]	; (a450 <hiddf_mouse_move+0x38>)
    a432:	2300      	movs	r3, #0
    a434:	2204      	movs	r2, #4
    a436:	1881      	adds	r1, r0, r2
    a438:	7a40      	ldrb	r0, [r0, #9]
    a43a:	4c06      	ldr	r4, [pc, #24]	; (a454 <hiddf_mouse_move+0x3c>)
    a43c:	47a0      	blx	r4
    a43e:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    a440:	7158      	strb	r0, [r3, #5]
    a442:	e7f4      	b.n	a42e <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    a444:	4b02      	ldr	r3, [pc, #8]	; (a450 <hiddf_mouse_move+0x38>)
    a446:	7198      	strb	r0, [r3, #6]
    a448:	e7f1      	b.n	a42e <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    a44a:	f06f 000c 	mvn.w	r0, #12
    a44e:	4770      	bx	lr
    a450:	20000e84 	.word	0x20000e84
    a454:	0000a8c5 	.word	0x0000a8c5

0000a458 <midi_cb_ep_bulk_in>:
// 	while(1){
// 		
// 		
// 	}

}
    a458:	4770      	bx	lr

0000a45a <midi_cb_ep_bulk_out>:
 * \param[in] rc transfer return status
 * \param[in] count the amount of bytes has been transferred
 * \return Operation status.
 */
static bool midi_cb_ep_bulk_out(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    a45a:	e7fe      	b.n	a45a <midi_cb_ep_bulk_out>

0000a45c <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a45c:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    a45e:	780b      	ldrb	r3, [r1, #0]
    a460:	2b81      	cmp	r3, #129	; 0x81
    a462:	d014      	beq.n	a48e <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    a464:	f3c3 1341 	ubfx	r3, r3, #5, #2
    a468:	2b01      	cmp	r3, #1
    a46a:	d132      	bne.n	a4d2 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    a46c:	888b      	ldrh	r3, [r1, #4]
    a46e:	4a1c      	ldr	r2, [pc, #112]	; (a4e0 <audio_midi_req+0x84>)
    a470:	7912      	ldrb	r2, [r2, #4]
    a472:	429a      	cmp	r2, r3
    a474:	d003      	beq.n	a47e <audio_midi_req+0x22>
    a476:	4a1a      	ldr	r2, [pc, #104]	; (a4e0 <audio_midi_req+0x84>)
    a478:	7952      	ldrb	r2, [r2, #5]
    a47a:	429a      	cmp	r2, r3
    a47c:	d12c      	bne.n	a4d8 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    a47e:	784b      	ldrb	r3, [r1, #1]
    a480:	2b03      	cmp	r3, #3
    a482:	d017      	beq.n	a4b4 <audio_midi_req+0x58>
    a484:	2b0b      	cmp	r3, #11
    a486:	d01b      	beq.n	a4c0 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    a488:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    a48c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    a48e:	888b      	ldrh	r3, [r1, #4]
    a490:	4a13      	ldr	r2, [pc, #76]	; (a4e0 <audio_midi_req+0x84>)
    a492:	7912      	ldrb	r2, [r2, #4]
    a494:	429a      	cmp	r2, r3
    a496:	d006      	beq.n	a4a6 <audio_midi_req+0x4a>
    a498:	4a11      	ldr	r2, [pc, #68]	; (a4e0 <audio_midi_req+0x84>)
    a49a:	7952      	ldrb	r2, [r2, #5]
    a49c:	429a      	cmp	r2, r3
    a49e:	d002      	beq.n	a4a6 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    a4a0:	f06f 0009 	mvn.w	r0, #9
    a4a4:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    a4a6:	4b0e      	ldr	r3, [pc, #56]	; (a4e0 <audio_midi_req+0x84>)
    a4a8:	6819      	ldr	r1, [r3, #0]
    a4aa:	2300      	movs	r3, #0
    a4ac:	780a      	ldrb	r2, [r1, #0]
    a4ae:	4c0d      	ldr	r4, [pc, #52]	; (a4e4 <audio_midi_req+0x88>)
    a4b0:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    a4b2:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    a4b4:	2300      	movs	r3, #0
    a4b6:	2201      	movs	r2, #1
    a4b8:	490b      	ldr	r1, [pc, #44]	; (a4e8 <audio_midi_req+0x8c>)
    a4ba:	4c0a      	ldr	r4, [pc, #40]	; (a4e4 <audio_midi_req+0x88>)
    a4bc:	47a0      	blx	r4
    a4be:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    a4c0:	884a      	ldrh	r2, [r1, #2]
    a4c2:	4b07      	ldr	r3, [pc, #28]	; (a4e0 <audio_midi_req+0x84>)
    a4c4:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    a4c6:	2300      	movs	r3, #0
    a4c8:	461a      	mov	r2, r3
    a4ca:	4619      	mov	r1, r3
    a4cc:	4c05      	ldr	r4, [pc, #20]	; (a4e4 <audio_midi_req+0x88>)
    a4ce:	47a0      	blx	r4
    a4d0:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    a4d2:	f06f 0009 	mvn.w	r0, #9
    a4d6:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    a4d8:	f06f 0009 	mvn.w	r0, #9
    a4dc:	bd10      	pop	{r4, pc}
    a4de:	bf00      	nop
    a4e0:	20000e9c 	.word	0x20000e9c
    a4e4:	0000a8c5 	.word	0x0000a8c5
    a4e8:	20000ea4 	.word	0x20000ea4

0000a4ec <audio_midi_ctrl>:
{
    a4ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a4f0:	b083      	sub	sp, #12
    a4f2:	4615      	mov	r5, r2
	switch (ctrl) {
    a4f4:	2901      	cmp	r1, #1
    a4f6:	f000 8092 	beq.w	a61e <audio_midi_ctrl+0x132>
    a4fa:	b141      	cbz	r1, a50e <audio_midi_ctrl+0x22>
		return ERR_INVALID_ARG;
    a4fc:	2902      	cmp	r1, #2
    a4fe:	bf0c      	ite	eq
    a500:	f06f 001a 	mvneq.w	r0, #26
    a504:	f06f 000c 	mvnne.w	r0, #12
}
    a508:	b003      	add	sp, #12
    a50a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    a50e:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    a512:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    a514:	2800      	cmp	r0, #0
    a516:	f000 80a9 	beq.w	a66c <audio_midi_ctrl+0x180>
    a51a:	f109 0604 	add.w	r6, r9, #4
    a51e:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a520:	f04f 0804 	mov.w	r8, #4
    a524:	4f5d      	ldr	r7, [pc, #372]	; (a69c <audio_midi_ctrl+0x1b0>)
    a526:	e019      	b.n	a55c <audio_midi_ctrl+0x70>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    a528:	f816 3b01 	ldrb.w	r3, [r6], #1
    a52c:	429a      	cmp	r2, r3
    a52e:	f000 80a3 	beq.w	a678 <audio_midi_ctrl+0x18c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    a532:	2bff      	cmp	r3, #255	; 0xff
    a534:	f040 80a3 	bne.w	a67e <audio_midi_ctrl+0x192>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    a538:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    a53c:	2c01      	cmp	r4, #1
    a53e:	d016      	beq.n	a56e <audio_midi_ctrl+0x82>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a540:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    a542:	7818      	ldrb	r0, [r3, #0]
    a544:	4642      	mov	r2, r8
    a546:	6869      	ldr	r1, [r5, #4]
    a548:	4418      	add	r0, r3
    a54a:	47b8      	blx	r7
    a54c:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    a54e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    a552:	f000 809e 	beq.w	a692 <audio_midi_ctrl+0x1a6>
		if (NULL == ifc) {
    a556:	2800      	cmp	r0, #0
    a558:	f000 808b 	beq.w	a672 <audio_midi_ctrl+0x186>
		ifc_desc.bInterfaceNumber = ifc[2];
    a55c:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    a55e:	7943      	ldrb	r3, [r0, #5]
    a560:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    a564:	2b01      	cmp	r3, #1
    a566:	d0df      	beq.n	a528 <audio_midi_ctrl+0x3c>
			return ERR_NOT_FOUND;
    a568:	f06f 0009 	mvn.w	r0, #9
    a56c:	e7cc      	b.n	a508 <audio_midi_ctrl+0x1c>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    a56e:	2205      	movs	r2, #5
    a570:	6869      	ldr	r1, [r5, #4]
    a572:	4b4a      	ldr	r3, [pc, #296]	; (a69c <audio_midi_ctrl+0x1b0>)
    a574:	4798      	blx	r3
    a576:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    a578:	4e49      	ldr	r6, [pc, #292]	; (a6a0 <audio_midi_ctrl+0x1b4>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a57a:	f8df 8144 	ldr.w	r8, [pc, #324]	; a6c0 <audio_midi_ctrl+0x1d4>
					usb_d_ep_enable(func_data->func_ep_out);
    a57e:	4f49      	ldr	r7, [pc, #292]	; (a6a4 <audio_midi_ctrl+0x1b8>)
    a580:	e01a      	b.n	a5b8 <audio_midi_ctrl+0xcc>
					usb_debug2[6] = - usb_debug2[5];
    a582:	4a47      	ldr	r2, [pc, #284]	; (a6a0 <audio_midi_ctrl+0x1b4>)
    a584:	7953      	ldrb	r3, [r2, #5]
    a586:	425b      	negs	r3, r3
    a588:	b2db      	uxtb	r3, r3
    a58a:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    a58c:	f06f 0013 	mvn.w	r0, #19
    a590:	e7ba      	b.n	a508 <audio_midi_ctrl+0x1c>
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    a592:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a596:	b2c0      	uxtb	r0, r0
    a598:	f889 0006 	strb.w	r0, [r9, #6]
					usb_d_ep_enable(func_data->func_ep_in);
    a59c:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_in, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_in);
    a59e:	4a42      	ldr	r2, [pc, #264]	; (a6a8 <audio_midi_ctrl+0x1bc>)
    a5a0:	2102      	movs	r1, #2
    a5a2:	f899 0006 	ldrb.w	r0, [r9, #6]
    a5a6:	4b41      	ldr	r3, [pc, #260]	; (a6ac <audio_midi_ctrl+0x1c0>)
    a5a8:	4798      	blx	r3
				desc->sod = ep;
    a5aa:	602c      	str	r4, [r5, #0]
    a5ac:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    a5ae:	6869      	ldr	r1, [r5, #4]
    a5b0:	4420      	add	r0, r4
    a5b2:	4b3f      	ldr	r3, [pc, #252]	; (a6b0 <audio_midi_ctrl+0x1c4>)
    a5b4:	4798      	blx	r3
    a5b6:	4604      	mov	r4, r0
			while (NULL != ep) {
    a5b8:	2c00      	cmp	r4, #0
    a5ba:	d063      	beq.n	a684 <audio_midi_ctrl+0x198>
				ep_desc.bEndpointAddress = ep[2];
    a5bc:	78a3      	ldrb	r3, [r4, #2]
    a5be:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    a5c2:	78e3      	ldrb	r3, [r4, #3]
    a5c4:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    a5c8:	7962      	ldrb	r2, [r4, #5]
    a5ca:	7923      	ldrb	r3, [r4, #4]
    a5cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    a5d0:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    a5d2:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    a5d6:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    a5da:	b2db      	uxtb	r3, r3
    a5dc:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    a5de:	2301      	movs	r3, #1
    a5e0:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    a5e2:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a5e6:	f89d 1003 	ldrb.w	r1, [sp, #3]
    a5ea:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a5ee:	b292      	uxth	r2, r2
    a5f0:	47c0      	blx	r8
    a5f2:	b2c0      	uxtb	r0, r0
    a5f4:	7170      	strb	r0, [r6, #5]
    a5f6:	2800      	cmp	r0, #0
    a5f8:	d1c3      	bne.n	a582 <audio_midi_ctrl+0x96>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    a5fa:	f89d 3002 	ldrb.w	r3, [sp, #2]
    a5fe:	f013 0f80 	tst.w	r3, #128	; 0x80
    a602:	d1c6      	bne.n	a592 <audio_midi_ctrl+0xa6>
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    a604:	f89d 0002 	ldrb.w	r0, [sp, #2]
    a608:	b2c0      	uxtb	r0, r0
    a60a:	f889 0007 	strb.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    a60e:	47b8      	blx	r7
					usb_d_ep_register_callback(func_data->func_ep_out, USB_D_EP_CB_XFER, (FUNC_PTR)midi_cb_ep_bulk_out);
    a610:	4a28      	ldr	r2, [pc, #160]	; (a6b4 <audio_midi_ctrl+0x1c8>)
    a612:	2102      	movs	r1, #2
    a614:	f899 0007 	ldrb.w	r0, [r9, #7]
    a618:	4b24      	ldr	r3, [pc, #144]	; (a6ac <audio_midi_ctrl+0x1c0>)
    a61a:	4798      	blx	r3
    a61c:	e7c5      	b.n	a5aa <audio_midi_ctrl+0xbe>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    a61e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    a620:	b142      	cbz	r2, a634 <audio_midi_ctrl+0x148>
		ifc_desc.bInterfaceClass = desc->sod[5];
    a622:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    a624:	795b      	ldrb	r3, [r3, #5]
    a626:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    a62a:	2b01      	cmp	r3, #1
    a62c:	d002      	beq.n	a634 <audio_midi_ctrl+0x148>
			return ERR_NOT_FOUND;
    a62e:	f06f 0009 	mvn.w	r0, #9
    a632:	e769      	b.n	a508 <audio_midi_ctrl+0x1c>
	if (func_data->func_iface[0] != 0xFF) {
    a634:	7923      	ldrb	r3, [r4, #4]
    a636:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    a638:	bf1c      	itt	ne
    a63a:	23ff      	movne	r3, #255	; 0xff
    a63c:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    a63e:	7963      	ldrb	r3, [r4, #5]
    a640:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    a642:	bf1c      	itt	ne
    a644:	23ff      	movne	r3, #255	; 0xff
    a646:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    a648:	79a0      	ldrb	r0, [r4, #6]
    a64a:	28ff      	cmp	r0, #255	; 0xff
    a64c:	d003      	beq.n	a656 <audio_midi_ctrl+0x16a>
		usb_d_ep_deinit(func_data->func_ep_in);
    a64e:	4b1a      	ldr	r3, [pc, #104]	; (a6b8 <audio_midi_ctrl+0x1cc>)
    a650:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    a652:	23ff      	movs	r3, #255	; 0xff
    a654:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    a656:	79e0      	ldrb	r0, [r4, #7]
    a658:	28ff      	cmp	r0, #255	; 0xff
    a65a:	d003      	beq.n	a664 <audio_midi_ctrl+0x178>
		usb_d_ep_deinit(func_data->func_ep_out);
    a65c:	4b16      	ldr	r3, [pc, #88]	; (a6b8 <audio_midi_ctrl+0x1cc>)
    a65e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    a660:	23ff      	movs	r3, #255	; 0xff
    a662:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    a664:	2000      	movs	r0, #0
    a666:	4b15      	ldr	r3, [pc, #84]	; (a6bc <audio_midi_ctrl+0x1d0>)
    a668:	7358      	strb	r0, [r3, #13]
    a66a:	e74d      	b.n	a508 <audio_midi_ctrl+0x1c>
			return ERR_NOT_FOUND;
    a66c:	f06f 0009 	mvn.w	r0, #9
    a670:	e74a      	b.n	a508 <audio_midi_ctrl+0x1c>
    a672:	f06f 0009 	mvn.w	r0, #9
    a676:	e747      	b.n	a508 <audio_midi_ctrl+0x1c>
				return ERR_ALREADY_INITIALIZED;
    a678:	f06f 0011 	mvn.w	r0, #17
    a67c:	e744      	b.n	a508 <audio_midi_ctrl+0x1c>
				return ERR_NO_RESOURCE;
    a67e:	f06f 001b 	mvn.w	r0, #27
    a682:	e741      	b.n	a508 <audio_midi_ctrl+0x1c>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    a684:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    a686:	7818      	ldrb	r0, [r3, #0]
    a688:	2204      	movs	r2, #4
    a68a:	6869      	ldr	r1, [r5, #4]
    a68c:	4418      	add	r0, r3
    a68e:	4b03      	ldr	r3, [pc, #12]	; (a69c <audio_midi_ctrl+0x1b0>)
    a690:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    a692:	2201      	movs	r2, #1
    a694:	4b09      	ldr	r3, [pc, #36]	; (a6bc <audio_midi_ctrl+0x1d0>)
    a696:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    a698:	2000      	movs	r0, #0
    a69a:	e735      	b.n	a508 <audio_midi_ctrl+0x1c>
    a69c:	0000ae09 	.word	0x0000ae09
    a6a0:	20003d70 	.word	0x20003d70
    a6a4:	0000556d 	.word	0x0000556d
    a6a8:	0000a459 	.word	0x0000a459
    a6ac:	00005741 	.word	0x00005741
    a6b0:	0000ae43 	.word	0x0000ae43
    a6b4:	0000a45b 	.word	0x0000a45b
    a6b8:	00005541 	.word	0x00005541
    a6bc:	20000e9c 	.word	0x20000e9c
    a6c0:	000054d9 	.word	0x000054d9

0000a6c4 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    a6c4:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    a6c6:	4b0a      	ldr	r3, [pc, #40]	; (a6f0 <audiodf_midi_init+0x2c>)
    a6c8:	4798      	blx	r3
    a6ca:	2801      	cmp	r0, #1
    a6cc:	d80c      	bhi.n	a6e8 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    a6ce:	4809      	ldr	r0, [pc, #36]	; (a6f4 <audiodf_midi_init+0x30>)
    a6d0:	4b09      	ldr	r3, [pc, #36]	; (a6f8 <audiodf_midi_init+0x34>)
    a6d2:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    a6d4:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    a6d6:	3010      	adds	r0, #16
    a6d8:	4b08      	ldr	r3, [pc, #32]	; (a6fc <audiodf_midi_init+0x38>)
    a6da:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    a6dc:	4908      	ldr	r1, [pc, #32]	; (a700 <audiodf_midi_init+0x3c>)
    a6de:	2001      	movs	r0, #1
    a6e0:	4b08      	ldr	r3, [pc, #32]	; (a704 <audiodf_midi_init+0x40>)
    a6e2:	4798      	blx	r3
	return ERR_NONE;
    a6e4:	2000      	movs	r0, #0
    a6e6:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    a6e8:	f06f 0010 	mvn.w	r0, #16
}
    a6ec:	bd08      	pop	{r3, pc}
    a6ee:	bf00      	nop
    a6f0:	0000adf5 	.word	0x0000adf5
    a6f4:	20000e9c 	.word	0x20000e9c
    a6f8:	0000a4ed 	.word	0x0000a4ed
    a6fc:	0000ad95 	.word	0x0000ad95
    a700:	200003b0 	.word	0x200003b0
    a704:	0000ad01 	.word	0x0000ad01

0000a708 <audiodf_midi_xfer_packet>:
}



int32_t audiodf_midi_xfer_packet(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    a708:	b510      	push	{r4, lr}
	
	// if previous xfer is completed
	_audiodf_midi_funcd.midi_report[0] = byte0;
    a70a:	4c06      	ldr	r4, [pc, #24]	; (a724 <audiodf_midi_xfer_packet+0x1c>)
    a70c:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    a70e:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    a710:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    a712:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    a714:	2300      	movs	r3, #0
    a716:	2204      	movs	r2, #4
    a718:	f104 0109 	add.w	r1, r4, #9
    a71c:	79a0      	ldrb	r0, [r4, #6]
    a71e:	4c02      	ldr	r4, [pc, #8]	; (a728 <audiodf_midi_xfer_packet+0x20>)
    a720:	47a0      	blx	r4
	
	
}
    a722:	bd10      	pop	{r4, pc}
    a724:	20000e9c 	.word	0x20000e9c
    a728:	0000a8c5 	.word	0x0000a8c5

0000a72c <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    a72c:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    a72e:	4b07      	ldr	r3, [pc, #28]	; (a74c <usbdc_unconfig+0x20>)
    a730:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    a732:	b14c      	cbz	r4, a748 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    a734:	2600      	movs	r6, #0
    a736:	2501      	movs	r5, #1
    a738:	6863      	ldr	r3, [r4, #4]
    a73a:	4632      	mov	r2, r6
    a73c:	4629      	mov	r1, r5
    a73e:	4620      	mov	r0, r4
    a740:	4798      	blx	r3
		func = func->next;
    a742:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    a744:	2c00      	cmp	r4, #0
    a746:	d1f7      	bne.n	a738 <usbdc_unconfig+0xc>
    a748:	bd70      	pop	{r4, r5, r6, pc}
    a74a:	bf00      	nop
    a74c:	20000eb8 	.word	0x20000eb8

0000a750 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    a750:	b570      	push	{r4, r5, r6, lr}
    a752:	4606      	mov	r6, r0
    a754:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    a756:	4b07      	ldr	r3, [pc, #28]	; (a774 <usbdc_change_notify+0x24>)
    a758:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    a75a:	b91c      	cbnz	r4, a764 <usbdc_change_notify+0x14>
    a75c:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    a75e:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    a760:	2c00      	cmp	r4, #0
    a762:	d0fb      	beq.n	a75c <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    a764:	6863      	ldr	r3, [r4, #4]
    a766:	2b00      	cmp	r3, #0
    a768:	d0f9      	beq.n	a75e <usbdc_change_notify+0xe>
			cg->cb(change, value);
    a76a:	4629      	mov	r1, r5
    a76c:	4630      	mov	r0, r6
    a76e:	4798      	blx	r3
    a770:	e7f5      	b.n	a75e <usbdc_change_notify+0xe>
    a772:	bf00      	nop
    a774:	20000eb8 	.word	0x20000eb8

0000a778 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    a778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a77a:	4607      	mov	r7, r0
    a77c:	460e      	mov	r6, r1
    a77e:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    a780:	4b0c      	ldr	r3, [pc, #48]	; (a7b4 <usbdc_request_handler+0x3c>)
    a782:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    a784:	b91c      	cbnz	r4, a78e <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    a786:	2000      	movs	r0, #0
    a788:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    a78a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    a78c:	b16c      	cbz	r4, a7aa <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    a78e:	6863      	ldr	r3, [r4, #4]
    a790:	2b00      	cmp	r3, #0
    a792:	d0fa      	beq.n	a78a <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    a794:	462a      	mov	r2, r5
    a796:	4631      	mov	r1, r6
    a798:	4638      	mov	r0, r7
    a79a:	4798      	blx	r3
			if (0 == rc) {
    a79c:	b138      	cbz	r0, a7ae <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    a79e:	f110 0f0a 	cmn.w	r0, #10
    a7a2:	d0f2      	beq.n	a78a <usbdc_request_handler+0x12>
				return -1;
    a7a4:	f04f 30ff 	mov.w	r0, #4294967295
}
    a7a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    a7aa:	2000      	movs	r0, #0
    a7ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    a7ae:	2001      	movs	r0, #1
    a7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a7b2:	bf00      	nop
    a7b4:	20000eb8 	.word	0x20000eb8

0000a7b8 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    a7b8:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    a7ba:	4b06      	ldr	r3, [pc, #24]	; (a7d4 <usbd_sof_cb+0x1c>)
    a7bc:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    a7be:	b91c      	cbnz	r4, a7c8 <usbd_sof_cb+0x10>
    a7c0:	bd10      	pop	{r4, pc}
		sof = sof->next;
    a7c2:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    a7c4:	2c00      	cmp	r4, #0
    a7c6:	d0fb      	beq.n	a7c0 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    a7c8:	6863      	ldr	r3, [r4, #4]
    a7ca:	2b00      	cmp	r3, #0
    a7cc:	d0f9      	beq.n	a7c2 <usbd_sof_cb+0xa>
			sof->cb();
    a7ce:	4798      	blx	r3
    a7d0:	e7f7      	b.n	a7c2 <usbd_sof_cb+0xa>
    a7d2:	bf00      	nop
    a7d4:	20000eb8 	.word	0x20000eb8

0000a7d8 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    a7d8:	b510      	push	{r4, lr}
    a7da:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    a7dc:	b119      	cbz	r1, a7e6 <usbdc_cb_ctl_done+0xe>
    a7de:	2901      	cmp	r1, #1
    a7e0:	d026      	beq.n	a830 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    a7e2:	2000      	movs	r0, #0
    a7e4:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    a7e6:	7813      	ldrb	r3, [r2, #0]
    a7e8:	2b00      	cmp	r3, #0
    a7ea:	d1fa      	bne.n	a7e2 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    a7ec:	7853      	ldrb	r3, [r2, #1]
    a7ee:	2b05      	cmp	r3, #5
    a7f0:	d00f      	beq.n	a812 <usbdc_cb_ctl_done+0x3a>
    a7f2:	2b09      	cmp	r3, #9
    a7f4:	d1f5      	bne.n	a7e2 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    a7f6:	8852      	ldrh	r2, [r2, #2]
    a7f8:	4b10      	ldr	r3, [pc, #64]	; (a83c <usbdc_cb_ctl_done+0x64>)
    a7fa:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    a7fc:	8863      	ldrh	r3, [r4, #2]
    a7fe:	2b00      	cmp	r3, #0
    a800:	bf14      	ite	ne
    a802:	2104      	movne	r1, #4
    a804:	2103      	moveq	r1, #3
    a806:	4b0d      	ldr	r3, [pc, #52]	; (a83c <usbdc_cb_ctl_done+0x64>)
    a808:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a80a:	2001      	movs	r0, #1
    a80c:	4b0c      	ldr	r3, [pc, #48]	; (a840 <usbdc_cb_ctl_done+0x68>)
    a80e:	4798      	blx	r3
    a810:	e7e7      	b.n	a7e2 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    a812:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    a814:	b2c0      	uxtb	r0, r0
    a816:	4b0b      	ldr	r3, [pc, #44]	; (a844 <usbdc_cb_ctl_done+0x6c>)
    a818:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    a81a:	8863      	ldrh	r3, [r4, #2]
    a81c:	2b00      	cmp	r3, #0
    a81e:	bf14      	ite	ne
    a820:	2103      	movne	r1, #3
    a822:	2102      	moveq	r1, #2
    a824:	4b05      	ldr	r3, [pc, #20]	; (a83c <usbdc_cb_ctl_done+0x64>)
    a826:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    a828:	2001      	movs	r0, #1
    a82a:	4b05      	ldr	r3, [pc, #20]	; (a840 <usbdc_cb_ctl_done+0x68>)
    a82c:	4798      	blx	r3
    a82e:	e7d8      	b.n	a7e2 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    a830:	2201      	movs	r2, #1
    a832:	4621      	mov	r1, r4
    a834:	2000      	movs	r0, #0
    a836:	4b04      	ldr	r3, [pc, #16]	; (a848 <usbdc_cb_ctl_done+0x70>)
    a838:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    a83a:	e7d2      	b.n	a7e2 <usbdc_cb_ctl_done+0xa>
    a83c:	20000eb8 	.word	0x20000eb8
    a840:	0000a751 	.word	0x0000a751
    a844:	000054cd 	.word	0x000054cd
    a848:	0000a779 	.word	0x0000a779

0000a84c <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    a84c:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    a84e:	4b0d      	ldr	r3, [pc, #52]	; (a884 <usbdc_reset+0x38>)
    a850:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    a852:	4d0d      	ldr	r5, [pc, #52]	; (a888 <usbdc_reset+0x3c>)
    a854:	2602      	movs	r6, #2
    a856:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    a858:	2400      	movs	r4, #0
    a85a:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    a85c:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    a85e:	4620      	mov	r0, r4
    a860:	4b0a      	ldr	r3, [pc, #40]	; (a88c <usbdc_reset+0x40>)
    a862:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    a864:	7f28      	ldrb	r0, [r5, #28]
    a866:	4b0a      	ldr	r3, [pc, #40]	; (a890 <usbdc_reset+0x44>)
    a868:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    a86a:	4a0a      	ldr	r2, [pc, #40]	; (a894 <usbdc_reset+0x48>)
    a86c:	4621      	mov	r1, r4
    a86e:	4620      	mov	r0, r4
    a870:	4d09      	ldr	r5, [pc, #36]	; (a898 <usbdc_reset+0x4c>)
    a872:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    a874:	4a09      	ldr	r2, [pc, #36]	; (a89c <usbdc_reset+0x50>)
    a876:	4631      	mov	r1, r6
    a878:	4620      	mov	r0, r4
    a87a:	47a8      	blx	r5
	usb_d_ep_enable(0);
    a87c:	4620      	mov	r0, r4
    a87e:	4b08      	ldr	r3, [pc, #32]	; (a8a0 <usbdc_reset+0x54>)
    a880:	4798      	blx	r3
    a882:	bd70      	pop	{r4, r5, r6, pc}
    a884:	0000a72d 	.word	0x0000a72d
    a888:	20000eb8 	.word	0x20000eb8
    a88c:	00005541 	.word	0x00005541
    a890:	0000552d 	.word	0x0000552d
    a894:	0000a8e5 	.word	0x0000a8e5
    a898:	00005741 	.word	0x00005741
    a89c:	0000a7d9 	.word	0x0000a7d9
    a8a0:	0000556d 	.word	0x0000556d

0000a8a4 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    a8a4:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    a8a6:	b110      	cbz	r0, a8ae <usbd_event_cb+0xa>
    a8a8:	2801      	cmp	r0, #1
    a8aa:	d004      	beq.n	a8b6 <usbd_event_cb+0x12>
    a8ac:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    a8ae:	2000      	movs	r0, #0
    a8b0:	4b02      	ldr	r3, [pc, #8]	; (a8bc <usbd_event_cb+0x18>)
    a8b2:	4798      	blx	r3
		break;
    a8b4:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    a8b6:	4b02      	ldr	r3, [pc, #8]	; (a8c0 <usbd_event_cb+0x1c>)
    a8b8:	4798      	blx	r3
    a8ba:	bd08      	pop	{r3, pc}
    a8bc:	0000a751 	.word	0x0000a751
    a8c0:	0000a84d 	.word	0x0000a84d

0000a8c4 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    a8c4:	b500      	push	{lr}
    a8c6:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    a8c8:	9101      	str	r1, [sp, #4]
    a8ca:	9202      	str	r2, [sp, #8]
    a8cc:	f88d 000c 	strb.w	r0, [sp, #12]
    a8d0:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    a8d4:	a801      	add	r0, sp, #4
    a8d6:	4b02      	ldr	r3, [pc, #8]	; (a8e0 <usbdc_xfer+0x1c>)
    a8d8:	4798      	blx	r3
}
    a8da:	b005      	add	sp, #20
    a8dc:	f85d fb04 	ldr.w	pc, [sp], #4
    a8e0:	000055b9 	.word	0x000055b9

0000a8e4 <usbdc_cb_ctl_req>:
{
    a8e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a8e8:	b083      	sub	sp, #12
    a8ea:	4605      	mov	r5, r0
    a8ec:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    a8ee:	2200      	movs	r2, #0
    a8f0:	4b9b      	ldr	r3, [pc, #620]	; (ab60 <usbdc_cb_ctl_req+0x27c>)
    a8f2:	4798      	blx	r3
    a8f4:	f1b0 3fff 	cmp.w	r0, #4294967295
    a8f8:	d00b      	beq.n	a912 <usbdc_cb_ctl_req+0x2e>
    a8fa:	2801      	cmp	r0, #1
    a8fc:	f000 81e3 	beq.w	acc6 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    a900:	7823      	ldrb	r3, [r4, #0]
    a902:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    a906:	d008      	beq.n	a91a <usbdc_cb_ctl_req+0x36>
    a908:	2a80      	cmp	r2, #128	; 0x80
    a90a:	f000 80f4 	beq.w	aaf6 <usbdc_cb_ctl_req+0x212>
		return false;
    a90e:	2000      	movs	r0, #0
    a910:	e000      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    a912:	2000      	movs	r0, #0
}
    a914:	b003      	add	sp, #12
    a916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    a91a:	7862      	ldrb	r2, [r4, #1]
    a91c:	3a01      	subs	r2, #1
    a91e:	2a0a      	cmp	r2, #10
    a920:	f200 81d3 	bhi.w	acca <usbdc_cb_ctl_req+0x3e6>
    a924:	e8df f012 	tbh	[pc, r2, lsl #1]
    a928:	01d10060 	.word	0x01d10060
    a92c:	01d10076 	.word	0x01d10076
    a930:	01d1000b 	.word	0x01d1000b
    a934:	01d101d1 	.word	0x01d101d1
    a938:	01d10015 	.word	0x01d10015
    a93c:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    a93e:	2301      	movs	r3, #1
    a940:	2200      	movs	r2, #0
    a942:	4611      	mov	r1, r2
    a944:	4628      	mov	r0, r5
    a946:	4c87      	ldr	r4, [pc, #540]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    a948:	47a0      	blx	r4
    a94a:	fab0 f080 	clz	r0, r0
    a94e:	0940      	lsrs	r0, r0, #5
    a950:	e7e0      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    a952:	8862      	ldrh	r2, [r4, #2]
    a954:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    a956:	b1ca      	cbz	r2, a98c <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    a958:	4b83      	ldr	r3, [pc, #524]	; (ab68 <usbdc_cb_ctl_req+0x284>)
    a95a:	681b      	ldr	r3, [r3, #0]
    a95c:	6859      	ldr	r1, [r3, #4]
    a95e:	6818      	ldr	r0, [r3, #0]
    a960:	4b82      	ldr	r3, [pc, #520]	; (ab6c <usbdc_cb_ctl_req+0x288>)
    a962:	4798      	blx	r3
	if (NULL == cfg_desc) {
    a964:	2800      	cmp	r0, #0
    a966:	f000 81be 	beq.w	ace6 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    a96a:	78c2      	ldrb	r2, [r0, #3]
    a96c:	7881      	ldrb	r1, [r0, #2]
    a96e:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    a972:	fa10 f181 	uxtah	r1, r0, r1
    a976:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    a978:	2204      	movs	r2, #4
    a97a:	4b7d      	ldr	r3, [pc, #500]	; (ab70 <usbdc_cb_ctl_req+0x28c>)
    a97c:	4798      	blx	r3
    a97e:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    a980:	b130      	cbz	r0, a990 <usbdc_cb_ctl_req+0xac>
    a982:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    a984:	f8df 81e0 	ldr.w	r8, [pc, #480]	; ab68 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a988:	4f79      	ldr	r7, [pc, #484]	; (ab70 <usbdc_cb_ctl_req+0x28c>)
    a98a:	e018      	b.n	a9be <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    a98c:	4b79      	ldr	r3, [pc, #484]	; (ab74 <usbdc_cb_ctl_req+0x290>)
    a98e:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    a990:	2301      	movs	r3, #1
    a992:	2200      	movs	r2, #0
    a994:	4611      	mov	r1, r2
    a996:	4628      	mov	r0, r5
    a998:	4c72      	ldr	r4, [pc, #456]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    a99a:	47a0      	blx	r4
    a99c:	fab0 f080 	clz	r0, r0
    a9a0:	0940      	lsrs	r0, r0, #5
    a9a2:	e7b7      	b.n	a914 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    a9a4:	464c      	mov	r4, r9
    a9a6:	e000      	b.n	a9aa <usbdc_cb_ctl_req+0xc6>
    a9a8:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    a9aa:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    a9ac:	7803      	ldrb	r3, [r0, #0]
    a9ae:	4418      	add	r0, r3
    a9b0:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    a9b2:	2204      	movs	r2, #4
    a9b4:	9901      	ldr	r1, [sp, #4]
    a9b6:	47b8      	blx	r7
    a9b8:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    a9ba:	2800      	cmp	r0, #0
    a9bc:	d0e8      	beq.n	a990 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    a9be:	f890 9002 	ldrb.w	r9, [r0, #2]
    a9c2:	45a1      	cmp	r9, r4
    a9c4:	d0f1      	beq.n	a9aa <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    a9c6:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    a9ca:	2c00      	cmp	r4, #0
    a9cc:	d0ea      	beq.n	a9a4 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    a9ce:	2600      	movs	r6, #0
    a9d0:	6863      	ldr	r3, [r4, #4]
    a9d2:	466a      	mov	r2, sp
    a9d4:	4631      	mov	r1, r6
    a9d6:	4620      	mov	r0, r4
    a9d8:	4798      	blx	r3
    a9da:	2800      	cmp	r0, #0
    a9dc:	d0e4      	beq.n	a9a8 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    a9de:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    a9e0:	2c00      	cmp	r4, #0
    a9e2:	d1f5      	bne.n	a9d0 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    a9e4:	464c      	mov	r4, r9
    a9e6:	e7e0      	b.n	a9aa <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    a9e8:	f003 031f 	and.w	r3, r3, #31
    a9ec:	2b02      	cmp	r3, #2
    a9ee:	f040 816e 	bne.w	acce <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    a9f2:	88e3      	ldrh	r3, [r4, #6]
    a9f4:	b10b      	cbz	r3, a9fa <usbdc_cb_ctl_req+0x116>
			return false;
    a9f6:	2000      	movs	r0, #0
    a9f8:	e78c      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    a9fa:	88a0      	ldrh	r0, [r4, #4]
    a9fc:	2100      	movs	r1, #0
    a9fe:	b2c0      	uxtb	r0, r0
    aa00:	4b5d      	ldr	r3, [pc, #372]	; (ab78 <usbdc_cb_ctl_req+0x294>)
    aa02:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    aa04:	2301      	movs	r3, #1
    aa06:	2200      	movs	r2, #0
    aa08:	4611      	mov	r1, r2
    aa0a:	4628      	mov	r0, r5
    aa0c:	4c55      	ldr	r4, [pc, #340]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    aa0e:	47a0      	blx	r4
		return true;
    aa10:	2001      	movs	r0, #1
    aa12:	e77f      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    aa14:	f003 031f 	and.w	r3, r3, #31
    aa18:	2b02      	cmp	r3, #2
    aa1a:	f040 815a 	bne.w	acd2 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    aa1e:	88e3      	ldrh	r3, [r4, #6]
    aa20:	b10b      	cbz	r3, aa26 <usbdc_cb_ctl_req+0x142>
			return false;
    aa22:	2000      	movs	r0, #0
    aa24:	e776      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    aa26:	88a0      	ldrh	r0, [r4, #4]
    aa28:	2101      	movs	r1, #1
    aa2a:	b2c0      	uxtb	r0, r0
    aa2c:	4b52      	ldr	r3, [pc, #328]	; (ab78 <usbdc_cb_ctl_req+0x294>)
    aa2e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    aa30:	2301      	movs	r3, #1
    aa32:	2200      	movs	r2, #0
    aa34:	4611      	mov	r1, r2
    aa36:	4628      	mov	r0, r5
    aa38:	4c4a      	ldr	r4, [pc, #296]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    aa3a:	47a0      	blx	r4
		return true;
    aa3c:	2001      	movs	r0, #1
    aa3e:	e769      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    aa40:	8866      	ldrh	r6, [r4, #2]
    aa42:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    aa44:	4a48      	ldr	r2, [pc, #288]	; (ab68 <usbdc_cb_ctl_req+0x284>)
    aa46:	6813      	ldr	r3, [r2, #0]
    aa48:	7ed2      	ldrb	r2, [r2, #27]
    aa4a:	6859      	ldr	r1, [r3, #4]
    aa4c:	6818      	ldr	r0, [r3, #0]
    aa4e:	4b47      	ldr	r3, [pc, #284]	; (ab6c <usbdc_cb_ctl_req+0x288>)
    aa50:	4798      	blx	r3
	if (NULL == ifc) {
    aa52:	2800      	cmp	r0, #0
    aa54:	d045      	beq.n	aae2 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    aa56:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    aa58:	78c2      	ldrb	r2, [r0, #3]
    aa5a:	7881      	ldrb	r1, [r0, #2]
    aa5c:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    aa60:	fa10 f181 	uxtah	r1, r0, r1
    aa64:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    aa66:	2204      	movs	r2, #4
    aa68:	4b41      	ldr	r3, [pc, #260]	; (ab70 <usbdc_cb_ctl_req+0x28c>)
    aa6a:	4798      	blx	r3
    aa6c:	4603      	mov	r3, r0
    aa6e:	2800      	cmp	r0, #0
    aa70:	d039      	beq.n	aae6 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    aa72:	2704      	movs	r7, #4
    aa74:	4d3e      	ldr	r5, [pc, #248]	; (ab70 <usbdc_cb_ctl_req+0x28c>)
    aa76:	e008      	b.n	aa8a <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    aa78:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    aa7a:	7803      	ldrb	r3, [r0, #0]
    aa7c:	4418      	add	r0, r3
    aa7e:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    aa80:	463a      	mov	r2, r7
    aa82:	9901      	ldr	r1, [sp, #4]
    aa84:	47a8      	blx	r5
		if (NULL == ifc) {
    aa86:	4603      	mov	r3, r0
    aa88:	b378      	cbz	r0, aaea <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    aa8a:	789a      	ldrb	r2, [r3, #2]
    aa8c:	42a2      	cmp	r2, r4
    aa8e:	d1f3      	bne.n	aa78 <usbdc_cb_ctl_req+0x194>
    aa90:	78da      	ldrb	r2, [r3, #3]
    aa92:	42b2      	cmp	r2, r6
    aa94:	d1f0      	bne.n	aa78 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    aa96:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    aa98:	4b33      	ldr	r3, [pc, #204]	; (ab68 <usbdc_cb_ctl_req+0x284>)
    aa9a:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    aa9c:	b33d      	cbz	r5, aaee <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    aa9e:	2701      	movs	r7, #1
    aaa0:	686b      	ldr	r3, [r5, #4]
    aaa2:	466a      	mov	r2, sp
    aaa4:	4639      	mov	r1, r7
    aaa6:	4628      	mov	r0, r5
    aaa8:	4798      	blx	r3
    aaaa:	b120      	cbz	r0, aab6 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    aaac:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    aaae:	2d00      	cmp	r5, #0
    aab0:	d1f6      	bne.n	aaa0 <usbdc_cb_ctl_req+0x1bc>
	return false;
    aab2:	2000      	movs	r0, #0
    aab4:	e72e      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    aab6:	686b      	ldr	r3, [r5, #4]
    aab8:	466a      	mov	r2, sp
    aaba:	2100      	movs	r1, #0
    aabc:	4628      	mov	r0, r5
    aabe:	4798      	blx	r3
    aac0:	b9b8      	cbnz	r0, aaf2 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    aac2:	b136      	cbz	r6, aad2 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    aac4:	4a28      	ldr	r2, [pc, #160]	; (ab68 <usbdc_cb_ctl_req+0x284>)
    aac6:	2301      	movs	r3, #1
    aac8:	fa03 f404 	lsl.w	r4, r3, r4
    aacc:	7f53      	ldrb	r3, [r2, #29]
    aace:	4323      	orrs	r3, r4
    aad0:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    aad2:	2300      	movs	r3, #0
    aad4:	461a      	mov	r2, r3
    aad6:	4619      	mov	r1, r3
    aad8:	4618      	mov	r0, r3
    aada:	4c22      	ldr	r4, [pc, #136]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    aadc:	47a0      	blx	r4
			return true;
    aade:	2001      	movs	r0, #1
    aae0:	e718      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    aae2:	2000      	movs	r0, #0
    aae4:	e716      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    aae6:	2000      	movs	r0, #0
    aae8:	e714      	b.n	a914 <usbdc_cb_ctl_req+0x30>
			return false;
    aaea:	2000      	movs	r0, #0
    aaec:	e712      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	return false;
    aaee:	2000      	movs	r0, #0
    aaf0:	e710      	b.n	a914 <usbdc_cb_ctl_req+0x30>
			return false;
    aaf2:	2000      	movs	r0, #0
    aaf4:	e70e      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    aaf6:	7862      	ldrb	r2, [r4, #1]
    aaf8:	2a0a      	cmp	r2, #10
    aafa:	f200 80ec 	bhi.w	acd6 <usbdc_cb_ctl_req+0x3f2>
    aafe:	e8df f012 	tbh	[pc, r2, lsl #1]
    ab02:	008e      	.short	0x008e
    ab04:	00ea00ea 	.word	0x00ea00ea
    ab08:	00ea00ea 	.word	0x00ea00ea
    ab0c:	000b00ea 	.word	0x000b00ea
    ab10:	008200ea 	.word	0x008200ea
    ab14:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    ab18:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    ab1a:	0a13      	lsrs	r3, r2, #8
    ab1c:	2b02      	cmp	r3, #2
    ab1e:	d02d      	beq.n	ab7c <usbdc_cb_ctl_req+0x298>
    ab20:	2b03      	cmp	r3, #3
    ab22:	d050      	beq.n	abc6 <usbdc_cb_ctl_req+0x2e2>
    ab24:	2b01      	cmp	r3, #1
    ab26:	d001      	beq.n	ab2c <usbdc_cb_ctl_req+0x248>
	return false;
    ab28:	2000      	movs	r0, #0
    ab2a:	e6f3      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    ab2c:	88e2      	ldrh	r2, [r4, #6]
    ab2e:	2a12      	cmp	r2, #18
    ab30:	bf28      	it	cs
    ab32:	2212      	movcs	r2, #18
    ab34:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    ab36:	4b0c      	ldr	r3, [pc, #48]	; (ab68 <usbdc_cb_ctl_req+0x284>)
    ab38:	681b      	ldr	r3, [r3, #0]
    ab3a:	2201      	movs	r2, #1
    ab3c:	6859      	ldr	r1, [r3, #4]
    ab3e:	6818      	ldr	r0, [r3, #0]
    ab40:	4b0b      	ldr	r3, [pc, #44]	; (ab70 <usbdc_cb_ctl_req+0x28c>)
    ab42:	4798      	blx	r3
	if (!dev_desc) {
    ab44:	4601      	mov	r1, r0
    ab46:	2800      	cmp	r0, #0
    ab48:	f000 80c7 	beq.w	acda <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    ab4c:	2300      	movs	r3, #0
    ab4e:	4622      	mov	r2, r4
    ab50:	4628      	mov	r0, r5
    ab52:	4c04      	ldr	r4, [pc, #16]	; (ab64 <usbdc_cb_ctl_req+0x280>)
    ab54:	47a0      	blx	r4
    ab56:	fab0 f080 	clz	r0, r0
    ab5a:	0940      	lsrs	r0, r0, #5
    ab5c:	e6da      	b.n	a914 <usbdc_cb_ctl_req+0x30>
    ab5e:	bf00      	nop
    ab60:	0000a779 	.word	0x0000a779
    ab64:	0000a8c5 	.word	0x0000a8c5
    ab68:	20000eb8 	.word	0x20000eb8
    ab6c:	0000ae89 	.word	0x0000ae89
    ab70:	0000ae09 	.word	0x0000ae09
    ab74:	0000a72d 	.word	0x0000a72d
    ab78:	000056d9 	.word	0x000056d9
	uint16_t length   = req->wLength;
    ab7c:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    ab7e:	4b5b      	ldr	r3, [pc, #364]	; (acec <usbdc_cb_ctl_req+0x408>)
    ab80:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    ab82:	681b      	ldr	r3, [r3, #0]
    ab84:	3201      	adds	r2, #1
    ab86:	b2d2      	uxtb	r2, r2
    ab88:	6859      	ldr	r1, [r3, #4]
    ab8a:	6818      	ldr	r0, [r3, #0]
    ab8c:	4b58      	ldr	r3, [pc, #352]	; (acf0 <usbdc_cb_ctl_req+0x40c>)
    ab8e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    ab90:	4601      	mov	r1, r0
    ab92:	2800      	cmp	r0, #0
    ab94:	f000 80a3 	beq.w	acde <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    ab98:	78c3      	ldrb	r3, [r0, #3]
    ab9a:	7882      	ldrb	r2, [r0, #2]
    ab9c:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    aba0:	b292      	uxth	r2, r2
	if (length <= total_len) {
    aba2:	4294      	cmp	r4, r2
    aba4:	d90d      	bls.n	abc2 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    aba6:	3e01      	subs	r6, #1
    aba8:	4226      	tst	r6, r4
    abaa:	bf0c      	ite	eq
    abac:	2301      	moveq	r3, #1
    abae:	2300      	movne	r3, #0
		length = total_len;
    abb0:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    abb2:	4622      	mov	r2, r4
    abb4:	4628      	mov	r0, r5
    abb6:	4c4f      	ldr	r4, [pc, #316]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    abb8:	47a0      	blx	r4
    abba:	fab0 f080 	clz	r0, r0
    abbe:	0940      	lsrs	r0, r0, #5
    abc0:	e6a8      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    abc2:	2300      	movs	r3, #0
    abc4:	e7f5      	b.n	abb2 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    abc6:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    abc8:	4b48      	ldr	r3, [pc, #288]	; (acec <usbdc_cb_ctl_req+0x408>)
    abca:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    abcc:	681b      	ldr	r3, [r3, #0]
    abce:	b2d2      	uxtb	r2, r2
    abd0:	6859      	ldr	r1, [r3, #4]
    abd2:	6818      	ldr	r0, [r3, #0]
    abd4:	4b48      	ldr	r3, [pc, #288]	; (acf8 <usbdc_cb_ctl_req+0x414>)
    abd6:	4798      	blx	r3
	if (NULL == str_desc) {
    abd8:	4601      	mov	r1, r0
    abda:	2800      	cmp	r0, #0
    abdc:	f000 8081 	beq.w	ace2 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    abe0:	7802      	ldrb	r2, [r0, #0]
    abe2:	4294      	cmp	r4, r2
    abe4:	d90d      	bls.n	ac02 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    abe6:	3e01      	subs	r6, #1
    abe8:	4226      	tst	r6, r4
    abea:	bf0c      	ite	eq
    abec:	2301      	moveq	r3, #1
    abee:	2300      	movne	r3, #0
		length = str_desc[0];
    abf0:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    abf2:	4622      	mov	r2, r4
    abf4:	4628      	mov	r0, r5
    abf6:	4c3f      	ldr	r4, [pc, #252]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    abf8:	47a0      	blx	r4
    abfa:	fab0 f080 	clz	r0, r0
    abfe:	0940      	lsrs	r0, r0, #5
    ac00:	e688      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    ac02:	2300      	movs	r3, #0
    ac04:	e7f5      	b.n	abf2 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    ac06:	4939      	ldr	r1, [pc, #228]	; (acec <usbdc_cb_ctl_req+0x408>)
    ac08:	694b      	ldr	r3, [r1, #20]
    ac0a:	7eca      	ldrb	r2, [r1, #27]
    ac0c:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    ac0e:	2300      	movs	r3, #0
    ac10:	2201      	movs	r2, #1
    ac12:	6949      	ldr	r1, [r1, #20]
    ac14:	4628      	mov	r0, r5
    ac16:	4c37      	ldr	r4, [pc, #220]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    ac18:	47a0      	blx	r4
		return true;
    ac1a:	2001      	movs	r0, #1
    ac1c:	e67a      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    ac1e:	f003 031f 	and.w	r3, r3, #31
    ac22:	2b01      	cmp	r3, #1
    ac24:	d903      	bls.n	ac2e <usbdc_cb_ctl_req+0x34a>
    ac26:	2b02      	cmp	r3, #2
    ac28:	d010      	beq.n	ac4c <usbdc_cb_ctl_req+0x368>
		return false;
    ac2a:	2000      	movs	r0, #0
    ac2c:	e672      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		st = 0;
    ac2e:	2300      	movs	r3, #0
    ac30:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    ac32:	492e      	ldr	r1, [pc, #184]	; (acec <usbdc_cb_ctl_req+0x408>)
    ac34:	694b      	ldr	r3, [r1, #20]
    ac36:	f8bd 2000 	ldrh.w	r2, [sp]
    ac3a:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    ac3c:	2300      	movs	r3, #0
    ac3e:	2202      	movs	r2, #2
    ac40:	6949      	ldr	r1, [r1, #20]
    ac42:	4628      	mov	r0, r5
    ac44:	4c2b      	ldr	r4, [pc, #172]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    ac46:	47a0      	blx	r4
	return true;
    ac48:	2001      	movs	r0, #1
    ac4a:	e663      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    ac4c:	88a0      	ldrh	r0, [r4, #4]
    ac4e:	2102      	movs	r1, #2
    ac50:	b2c0      	uxtb	r0, r0
    ac52:	4b2a      	ldr	r3, [pc, #168]	; (acfc <usbdc_cb_ctl_req+0x418>)
    ac54:	4798      	blx	r3
		if (st < 0) {
    ac56:	2800      	cmp	r0, #0
    ac58:	db03      	blt.n	ac62 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    ac5a:	f000 0001 	and.w	r0, r0, #1
    ac5e:	9000      	str	r0, [sp, #0]
    ac60:	e7e7      	b.n	ac32 <usbdc_cb_ctl_req+0x34e>
			return false;
    ac62:	2000      	movs	r0, #0
    ac64:	e656      	b.n	a914 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    ac66:	4b21      	ldr	r3, [pc, #132]	; (acec <usbdc_cb_ctl_req+0x408>)
    ac68:	7f5b      	ldrb	r3, [r3, #29]
    ac6a:	88a2      	ldrh	r2, [r4, #4]
    ac6c:	4113      	asrs	r3, r2
    ac6e:	f013 0f01 	tst.w	r3, #1
    ac72:	d012      	beq.n	ac9a <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    ac74:	4b1d      	ldr	r3, [pc, #116]	; (acec <usbdc_cb_ctl_req+0x408>)
    ac76:	691d      	ldr	r5, [r3, #16]
	return false;
    ac78:	2000      	movs	r0, #0
	while (NULL != func) {
    ac7a:	2d00      	cmp	r5, #0
    ac7c:	f43f ae4a 	beq.w	a914 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    ac80:	2602      	movs	r6, #2
    ac82:	686b      	ldr	r3, [r5, #4]
    ac84:	4622      	mov	r2, r4
    ac86:	4631      	mov	r1, r6
    ac88:	4628      	mov	r0, r5
    ac8a:	4798      	blx	r3
    ac8c:	2800      	cmp	r0, #0
    ac8e:	da0f      	bge.n	acb0 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    ac90:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    ac92:	2d00      	cmp	r5, #0
    ac94:	d1f5      	bne.n	ac82 <usbdc_cb_ctl_req+0x39e>
	return false;
    ac96:	2000      	movs	r0, #0
    ac98:	e63c      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    ac9a:	4914      	ldr	r1, [pc, #80]	; (acec <usbdc_cb_ctl_req+0x408>)
    ac9c:	694b      	ldr	r3, [r1, #20]
    ac9e:	2000      	movs	r0, #0
    aca0:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    aca2:	4603      	mov	r3, r0
    aca4:	2201      	movs	r2, #1
    aca6:	6949      	ldr	r1, [r1, #20]
    aca8:	4c12      	ldr	r4, [pc, #72]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    acaa:	47a0      	blx	r4
		return true;
    acac:	2001      	movs	r0, #1
    acae:	e631      	b.n	a914 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    acb0:	490e      	ldr	r1, [pc, #56]	; (acec <usbdc_cb_ctl_req+0x408>)
    acb2:	694b      	ldr	r3, [r1, #20]
    acb4:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    acb6:	2300      	movs	r3, #0
    acb8:	2201      	movs	r2, #1
    acba:	6949      	ldr	r1, [r1, #20]
    acbc:	4618      	mov	r0, r3
    acbe:	4c0d      	ldr	r4, [pc, #52]	; (acf4 <usbdc_cb_ctl_req+0x410>)
    acc0:	47a0      	blx	r4
			return true;
    acc2:	2001      	movs	r0, #1
    acc4:	e626      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return true;
    acc6:	2001      	movs	r0, #1
    acc8:	e624      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acca:	2000      	movs	r0, #0
    accc:	e622      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acce:	2000      	movs	r0, #0
    acd0:	e620      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acd2:	2000      	movs	r0, #0
    acd4:	e61e      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acd6:	2000      	movs	r0, #0
    acd8:	e61c      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acda:	2000      	movs	r0, #0
    acdc:	e61a      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    acde:	2000      	movs	r0, #0
    ace0:	e618      	b.n	a914 <usbdc_cb_ctl_req+0x30>
		return false;
    ace2:	2000      	movs	r0, #0
    ace4:	e616      	b.n	a914 <usbdc_cb_ctl_req+0x30>
			return false;
    ace6:	2000      	movs	r0, #0
    ace8:	e614      	b.n	a914 <usbdc_cb_ctl_req+0x30>
    acea:	bf00      	nop
    acec:	20000eb8 	.word	0x20000eb8
    acf0:	0000ae89 	.word	0x0000ae89
    acf4:	0000a8c5 	.word	0x0000a8c5
    acf8:	0000aef1 	.word	0x0000aef1
    acfc:	000056d9 	.word	0x000056d9

0000ad00 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    ad00:	b508      	push	{r3, lr}
	switch (type) {
    ad02:	2801      	cmp	r0, #1
    ad04:	d007      	beq.n	ad16 <usbdc_register_handler+0x16>
    ad06:	b110      	cbz	r0, ad0e <usbdc_register_handler+0xe>
    ad08:	2802      	cmp	r0, #2
    ad0a:	d008      	beq.n	ad1e <usbdc_register_handler+0x1e>
    ad0c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    ad0e:	4806      	ldr	r0, [pc, #24]	; (ad28 <usbdc_register_handler+0x28>)
    ad10:	4b06      	ldr	r3, [pc, #24]	; (ad2c <usbdc_register_handler+0x2c>)
    ad12:	4798      	blx	r3
		break;
    ad14:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    ad16:	4806      	ldr	r0, [pc, #24]	; (ad30 <usbdc_register_handler+0x30>)
    ad18:	4b04      	ldr	r3, [pc, #16]	; (ad2c <usbdc_register_handler+0x2c>)
    ad1a:	4798      	blx	r3
		break;
    ad1c:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    ad1e:	4805      	ldr	r0, [pc, #20]	; (ad34 <usbdc_register_handler+0x34>)
    ad20:	4b02      	ldr	r3, [pc, #8]	; (ad2c <usbdc_register_handler+0x2c>)
    ad22:	4798      	blx	r3
    ad24:	bd08      	pop	{r3, pc}
    ad26:	bf00      	nop
    ad28:	20000ebc 	.word	0x20000ebc
    ad2c:	000057e9 	.word	0x000057e9
    ad30:	20000ec0 	.word	0x20000ec0
    ad34:	20000ec4 	.word	0x20000ec4

0000ad38 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    ad38:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    ad3a:	4605      	mov	r5, r0
    ad3c:	f240 3255 	movw	r2, #853	; 0x355
    ad40:	490c      	ldr	r1, [pc, #48]	; (ad74 <usbdc_init+0x3c>)
    ad42:	3000      	adds	r0, #0
    ad44:	bf18      	it	ne
    ad46:	2001      	movne	r0, #1
    ad48:	4b0b      	ldr	r3, [pc, #44]	; (ad78 <usbdc_init+0x40>)
    ad4a:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    ad4c:	4b0b      	ldr	r3, [pc, #44]	; (ad7c <usbdc_init+0x44>)
    ad4e:	4798      	blx	r3
	if (rc < 0) {
    ad50:	2800      	cmp	r0, #0
    ad52:	db0e      	blt.n	ad72 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    ad54:	4c0a      	ldr	r4, [pc, #40]	; (ad80 <usbdc_init+0x48>)
    ad56:	2220      	movs	r2, #32
    ad58:	2100      	movs	r1, #0
    ad5a:	4620      	mov	r0, r4
    ad5c:	4b09      	ldr	r3, [pc, #36]	; (ad84 <usbdc_init+0x4c>)
    ad5e:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    ad60:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    ad62:	4909      	ldr	r1, [pc, #36]	; (ad88 <usbdc_init+0x50>)
    ad64:	2000      	movs	r0, #0
    ad66:	4c09      	ldr	r4, [pc, #36]	; (ad8c <usbdc_init+0x54>)
    ad68:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    ad6a:	4909      	ldr	r1, [pc, #36]	; (ad90 <usbdc_init+0x58>)
    ad6c:	2001      	movs	r0, #1
    ad6e:	47a0      	blx	r4

	return 0;
    ad70:	2000      	movs	r0, #0
}
    ad72:	bd38      	pop	{r3, r4, r5, pc}
    ad74:	0000d32c 	.word	0x0000d32c
    ad78:	0000578d 	.word	0x0000578d
    ad7c:	00005435 	.word	0x00005435
    ad80:	20000eb8 	.word	0x20000eb8
    ad84:	0000b8d7 	.word	0x0000b8d7
    ad88:	0000a7b9 	.word	0x0000a7b9
    ad8c:	0000549d 	.word	0x0000549d
    ad90:	0000a8a5 	.word	0x0000a8a5

0000ad94 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    ad94:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    ad96:	4601      	mov	r1, r0
    ad98:	4801      	ldr	r0, [pc, #4]	; (ada0 <usbdc_register_function+0xc>)
    ad9a:	4b02      	ldr	r3, [pc, #8]	; (ada4 <usbdc_register_function+0x10>)
    ad9c:	4798      	blx	r3
    ad9e:	bd08      	pop	{r3, pc}
    ada0:	20000ec8 	.word	0x20000ec8
    ada4:	000057e9 	.word	0x000057e9

0000ada8 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    ada8:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    adaa:	4b0a      	ldr	r3, [pc, #40]	; (add4 <usbdc_start+0x2c>)
    adac:	7e9b      	ldrb	r3, [r3, #26]
    adae:	b95b      	cbnz	r3, adc8 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    adb0:	b168      	cbz	r0, adce <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    adb2:	4b08      	ldr	r3, [pc, #32]	; (add4 <usbdc_start+0x2c>)
    adb4:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    adb6:	6802      	ldr	r2, [r0, #0]
    adb8:	79d2      	ldrb	r2, [r2, #7]
    adba:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    adbc:	2201      	movs	r2, #1
    adbe:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    adc0:	4b05      	ldr	r3, [pc, #20]	; (add8 <usbdc_start+0x30>)
    adc2:	4798      	blx	r3
	return ERR_NONE;
    adc4:	2000      	movs	r0, #0
    adc6:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    adc8:	f06f 0003 	mvn.w	r0, #3
    adcc:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    adce:	f06f 0008 	mvn.w	r0, #8
}
    add2:	bd08      	pop	{r3, pc}
    add4:	20000eb8 	.word	0x20000eb8
    add8:	000054a9 	.word	0x000054a9

0000addc <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    addc:	b508      	push	{r3, lr}
	usb_d_attach();
    adde:	4b01      	ldr	r3, [pc, #4]	; (ade4 <usbdc_attach+0x8>)
    ade0:	4798      	blx	r3
    ade2:	bd08      	pop	{r3, pc}
    ade4:	000054b5 	.word	0x000054b5

0000ade8 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    ade8:	4b01      	ldr	r3, [pc, #4]	; (adf0 <usbdc_get_ctrl_buffer+0x8>)
    adea:	6958      	ldr	r0, [r3, #20]
    adec:	4770      	bx	lr
    adee:	bf00      	nop
    adf0:	20000eb8 	.word	0x20000eb8

0000adf4 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    adf4:	4b03      	ldr	r3, [pc, #12]	; (ae04 <usbdc_get_state+0x10>)
    adf6:	7e98      	ldrb	r0, [r3, #26]
    adf8:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    adfc:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    adfe:	bf18      	it	ne
    ae00:	2010      	movne	r0, #16
    ae02:	4770      	bx	lr
    ae04:	20000eb8 	.word	0x20000eb8

0000ae08 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    ae08:	4288      	cmp	r0, r1
    ae0a:	d214      	bcs.n	ae36 <usb_find_desc+0x2e>
	return desc[0];
    ae0c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ae0e:	2b01      	cmp	r3, #1
    ae10:	d913      	bls.n	ae3a <usb_find_desc+0x32>
{
    ae12:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    ae14:	7844      	ldrb	r4, [r0, #1]
    ae16:	4294      	cmp	r4, r2
    ae18:	d00a      	beq.n	ae30 <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    ae1a:	4418      	add	r0, r3
	while (desc < eof) {
    ae1c:	4281      	cmp	r1, r0
    ae1e:	d906      	bls.n	ae2e <usb_find_desc+0x26>
	return desc[0];
    ae20:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ae22:	2b01      	cmp	r3, #1
    ae24:	d90b      	bls.n	ae3e <usb_find_desc+0x36>
	return desc[1];
    ae26:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    ae28:	4294      	cmp	r4, r2
    ae2a:	d1f6      	bne.n	ae1a <usb_find_desc+0x12>
    ae2c:	e000      	b.n	ae30 <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    ae2e:	2000      	movs	r0, #0
}
    ae30:	f85d 4b04 	ldr.w	r4, [sp], #4
    ae34:	4770      	bx	lr
	return NULL;
    ae36:	2000      	movs	r0, #0
    ae38:	4770      	bx	lr
		_desc_len_check();
    ae3a:	2000      	movs	r0, #0
    ae3c:	4770      	bx	lr
    ae3e:	2000      	movs	r0, #0
    ae40:	e7f6      	b.n	ae30 <usb_find_desc+0x28>

0000ae42 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    ae42:	4288      	cmp	r0, r1
    ae44:	d216      	bcs.n	ae74 <usb_find_ep_desc+0x32>
	return desc[0];
    ae46:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ae48:	2b01      	cmp	r3, #1
    ae4a:	d915      	bls.n	ae78 <usb_find_ep_desc+0x36>
	return desc[1];
    ae4c:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    ae4e:	2a04      	cmp	r2, #4
    ae50:	d014      	beq.n	ae7c <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    ae52:	2a05      	cmp	r2, #5
    ae54:	d00b      	beq.n	ae6e <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    ae56:	4418      	add	r0, r3
	while (desc < eof) {
    ae58:	4281      	cmp	r1, r0
    ae5a:	d909      	bls.n	ae70 <usb_find_ep_desc+0x2e>
	return desc[0];
    ae5c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ae5e:	2b01      	cmp	r3, #1
    ae60:	d90e      	bls.n	ae80 <usb_find_ep_desc+0x3e>
	return desc[1];
    ae62:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    ae64:	2a04      	cmp	r2, #4
    ae66:	d00d      	beq.n	ae84 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    ae68:	2a05      	cmp	r2, #5
    ae6a:	d1f4      	bne.n	ae56 <usb_find_ep_desc+0x14>
    ae6c:	e00b      	b.n	ae86 <usb_find_ep_desc+0x44>
    ae6e:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    ae70:	2000      	movs	r0, #0
    ae72:	4770      	bx	lr
    ae74:	2000      	movs	r0, #0
    ae76:	4770      	bx	lr
		_desc_len_check();
    ae78:	2000      	movs	r0, #0
    ae7a:	4770      	bx	lr
	return NULL;
    ae7c:	2000      	movs	r0, #0
    ae7e:	4770      	bx	lr
		_desc_len_check();
    ae80:	2000      	movs	r0, #0
    ae82:	4770      	bx	lr
	return NULL;
    ae84:	2000      	movs	r0, #0
}
    ae86:	4770      	bx	lr

0000ae88 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    ae88:	b538      	push	{r3, r4, r5, lr}
    ae8a:	460c      	mov	r4, r1
    ae8c:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    ae8e:	2202      	movs	r2, #2
    ae90:	4b16      	ldr	r3, [pc, #88]	; (aeec <usb_find_cfg_desc+0x64>)
    ae92:	4798      	blx	r3
	if (!desc) {
    ae94:	4603      	mov	r3, r0
    ae96:	b1e8      	cbz	r0, aed4 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    ae98:	4284      	cmp	r4, r0
    ae9a:	d91d      	bls.n	aed8 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    ae9c:	7802      	ldrb	r2, [r0, #0]
    ae9e:	2a01      	cmp	r2, #1
    aea0:	d91c      	bls.n	aedc <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    aea2:	7842      	ldrb	r2, [r0, #1]
    aea4:	2a02      	cmp	r2, #2
    aea6:	d11b      	bne.n	aee0 <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    aea8:	7942      	ldrb	r2, [r0, #5]
    aeaa:	42aa      	cmp	r2, r5
    aeac:	d012      	beq.n	aed4 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    aeae:	78d9      	ldrb	r1, [r3, #3]
    aeb0:	789a      	ldrb	r2, [r3, #2]
    aeb2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    aeb6:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    aeba:	429c      	cmp	r4, r3
    aebc:	d909      	bls.n	aed2 <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    aebe:	781a      	ldrb	r2, [r3, #0]
    aec0:	2a01      	cmp	r2, #1
    aec2:	d90f      	bls.n	aee4 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    aec4:	785a      	ldrb	r2, [r3, #1]
    aec6:	2a02      	cmp	r2, #2
    aec8:	d10e      	bne.n	aee8 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    aeca:	795a      	ldrb	r2, [r3, #5]
    aecc:	42aa      	cmp	r2, r5
    aece:	d1ee      	bne.n	aeae <usb_find_cfg_desc+0x26>
    aed0:	e000      	b.n	aed4 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    aed2:	2300      	movs	r3, #0
}
    aed4:	4618      	mov	r0, r3
    aed6:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    aed8:	2300      	movs	r3, #0
    aeda:	e7fb      	b.n	aed4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    aedc:	2300      	movs	r3, #0
    aede:	e7f9      	b.n	aed4 <usb_find_cfg_desc+0x4c>
	return NULL;
    aee0:	2300      	movs	r3, #0
    aee2:	e7f7      	b.n	aed4 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    aee4:	2300      	movs	r3, #0
    aee6:	e7f5      	b.n	aed4 <usb_find_cfg_desc+0x4c>
	return NULL;
    aee8:	2300      	movs	r3, #0
    aeea:	e7f3      	b.n	aed4 <usb_find_cfg_desc+0x4c>
    aeec:	0000ae09 	.word	0x0000ae09

0000aef0 <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    aef0:	4288      	cmp	r0, r1
    aef2:	d217      	bcs.n	af24 <usb_find_str_desc+0x34>
{
    aef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aef8:	460d      	mov	r5, r1
    aefa:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    aefc:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    aefe:	f04f 0803 	mov.w	r8, #3
    af02:	4f0c      	ldr	r7, [pc, #48]	; (af34 <usb_find_str_desc+0x44>)
    af04:	4642      	mov	r2, r8
    af06:	4629      	mov	r1, r5
    af08:	47b8      	blx	r7
		if (desc) {
    af0a:	4603      	mov	r3, r0
    af0c:	b170      	cbz	r0, af2c <usb_find_str_desc+0x3c>
	return desc[0];
    af0e:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    af10:	2801      	cmp	r0, #1
    af12:	d90a      	bls.n	af2a <usb_find_str_desc+0x3a>
			if (i == str_index) {
    af14:	42a6      	cmp	r6, r4
    af16:	d009      	beq.n	af2c <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    af18:	4418      	add	r0, r3
    af1a:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    af1c:	4285      	cmp	r5, r0
    af1e:	d8f1      	bhi.n	af04 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    af20:	2300      	movs	r3, #0
    af22:	e003      	b.n	af2c <usb_find_str_desc+0x3c>
    af24:	2300      	movs	r3, #0
}
    af26:	4618      	mov	r0, r3
    af28:	4770      	bx	lr
			_desc_len_check();
    af2a:	2300      	movs	r3, #0
}
    af2c:	4618      	mov	r0, r3
    af2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    af32:	bf00      	nop
    af34:	0000ae09 	.word	0x0000ae09

0000af38 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    af38:	4b3a      	ldr	r3, [pc, #232]	; (b024 <hiddf_demo_sof_event+0xec>)
    af3a:	791b      	ldrb	r3, [r3, #4]
    af3c:	2b0a      	cmp	r3, #10
    af3e:	d803      	bhi.n	af48 <hiddf_demo_sof_event+0x10>
    af40:	3301      	adds	r3, #1
    af42:	4a38      	ldr	r2, [pc, #224]	; (b024 <hiddf_demo_sof_event+0xec>)
    af44:	7113      	strb	r3, [r2, #4]
    af46:	4770      	bx	lr
{
    af48:	b570      	push	{r4, r5, r6, lr}
    af4a:	b084      	sub	sp, #16
		interval = 0;
    af4c:	4b35      	ldr	r3, [pc, #212]	; (b024 <hiddf_demo_sof_event+0xec>)
    af4e:	2200      	movs	r2, #0
    af50:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    af52:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    af54:	a801      	add	r0, sp, #4
    af56:	4b34      	ldr	r3, [pc, #208]	; (b028 <hiddf_demo_sof_event+0xf0>)
    af58:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    af5a:	096b      	lsrs	r3, r5, #5
    af5c:	4933      	ldr	r1, [pc, #204]	; (b02c <hiddf_demo_sof_event+0xf4>)
    af5e:	01db      	lsls	r3, r3, #7
    af60:	18ca      	adds	r2, r1, r3
    af62:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    af64:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    af66:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    af68:	405c      	eors	r4, r3
    af6a:	400c      	ands	r4, r1
    af6c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    af6e:	a801      	add	r0, sp, #4
    af70:	4b2f      	ldr	r3, [pc, #188]	; (b030 <hiddf_demo_sof_event+0xf8>)
    af72:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    af74:	f005 051f 	and.w	r5, r5, #31
    af78:	2301      	movs	r3, #1
    af7a:	fa03 f505 	lsl.w	r5, r3, r5
    af7e:	4225      	tst	r5, r4
    af80:	d040      	beq.n	b004 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    af82:	4b28      	ldr	r3, [pc, #160]	; (b024 <hiddf_demo_sof_event+0xec>)
    af84:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    af86:	a802      	add	r0, sp, #8
    af88:	4b27      	ldr	r3, [pc, #156]	; (b028 <hiddf_demo_sof_event+0xf0>)
    af8a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    af8c:	096b      	lsrs	r3, r5, #5
    af8e:	4927      	ldr	r1, [pc, #156]	; (b02c <hiddf_demo_sof_event+0xf4>)
    af90:	01db      	lsls	r3, r3, #7
    af92:	18ca      	adds	r2, r1, r3
    af94:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    af96:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    af98:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    af9a:	405c      	eors	r4, r3
    af9c:	400c      	ands	r4, r1
    af9e:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    afa0:	a802      	add	r0, sp, #8
    afa2:	4b23      	ldr	r3, [pc, #140]	; (b030 <hiddf_demo_sof_event+0xf8>)
    afa4:	4798      	blx	r3
    afa6:	f005 051f 	and.w	r5, r5, #31
    afaa:	2301      	movs	r3, #1
    afac:	fa03 f505 	lsl.w	r5, r3, r5
    afb0:	4225      	tst	r5, r4
    afb2:	d02d      	beq.n	b010 <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    afb4:	4d1b      	ldr	r5, [pc, #108]	; (b024 <hiddf_demo_sof_event+0xec>)
    afb6:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    afb8:	a803      	add	r0, sp, #12
    afba:	4b1b      	ldr	r3, [pc, #108]	; (b028 <hiddf_demo_sof_event+0xf0>)
    afbc:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    afbe:	0973      	lsrs	r3, r6, #5
    afc0:	491a      	ldr	r1, [pc, #104]	; (b02c <hiddf_demo_sof_event+0xf4>)
    afc2:	01db      	lsls	r3, r3, #7
    afc4:	18ca      	adds	r2, r1, r3
    afc6:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    afc8:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    afca:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    afcc:	405c      	eors	r4, r3
    afce:	400c      	ands	r4, r1
    afd0:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    afd2:	a803      	add	r0, sp, #12
    afd4:	4b16      	ldr	r3, [pc, #88]	; (b030 <hiddf_demo_sof_event+0xf8>)
    afd6:	4798      	blx	r3
    afd8:	f006 061f 	and.w	r6, r6, #31
    afdc:	2301      	movs	r3, #1
    afde:	40b3      	lsls	r3, r6
    afe0:	401c      	ands	r4, r3
    afe2:	bf0c      	ite	eq
    afe4:	2301      	moveq	r3, #1
    afe6:	2300      	movne	r3, #0
    afe8:	7d2a      	ldrb	r2, [r5, #20]
    afea:	429a      	cmp	r2, r3
    afec:	d008      	beq.n	b000 <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    afee:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    aff0:	b19c      	cbz	r4, b01a <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    aff2:	2200      	movs	r2, #0
    aff4:	4b0f      	ldr	r3, [pc, #60]	; (b034 <hiddf_demo_sof_event+0xfc>)
    aff6:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    aff8:	2101      	movs	r1, #1
    affa:	480e      	ldr	r0, [pc, #56]	; (b034 <hiddf_demo_sof_event+0xfc>)
    affc:	4b0e      	ldr	r3, [pc, #56]	; (b038 <hiddf_demo_sof_event+0x100>)
    affe:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    b000:	b004      	add	sp, #16
    b002:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    b004:	4619      	mov	r1, r3
    b006:	f06f 0004 	mvn.w	r0, #4
    b00a:	4b0c      	ldr	r3, [pc, #48]	; (b03c <hiddf_demo_sof_event+0x104>)
    b00c:	4798      	blx	r3
    b00e:	e7b8      	b.n	af82 <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    b010:	4619      	mov	r1, r3
    b012:	2005      	movs	r0, #5
    b014:	4b09      	ldr	r3, [pc, #36]	; (b03c <hiddf_demo_sof_event+0x104>)
    b016:	4798      	blx	r3
    b018:	e7cc      	b.n	afb4 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    b01a:	2201      	movs	r2, #1
    b01c:	4b05      	ldr	r3, [pc, #20]	; (b034 <hiddf_demo_sof_event+0xfc>)
    b01e:	709a      	strb	r2, [r3, #2]
    b020:	e7ea      	b.n	aff8 <hiddf_demo_sof_event+0xc0>
    b022:	bf00      	nop
    b024:	20000ed8 	.word	0x20000ed8
    b028:	000043f5 	.word	0x000043f5
    b02c:	41008000 	.word	0x41008000
    b030:	00004403 	.word	0x00004403
    b034:	200003b8 	.word	0x200003b8
    b038:	0000a185 	.word	0x0000a185
    b03c:	0000a419 	.word	0x0000a419

0000b040 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    b040:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    b042:	4805      	ldr	r0, [pc, #20]	; (b058 <composite_device_init+0x18>)
    b044:	4b05      	ldr	r3, [pc, #20]	; (b05c <composite_device_init+0x1c>)
    b046:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    b048:	4b05      	ldr	r3, [pc, #20]	; (b060 <composite_device_init+0x20>)
    b04a:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    b04c:	4b05      	ldr	r3, [pc, #20]	; (b064 <composite_device_init+0x24>)
    b04e:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    b050:	4b05      	ldr	r3, [pc, #20]	; (b068 <composite_device_init+0x28>)
    b052:	4798      	blx	r3
    b054:	bd08      	pop	{r3, pc}
    b056:	bf00      	nop
    b058:	20000ef0 	.word	0x20000ef0
    b05c:	0000ad39 	.word	0x0000ad39
    b060:	00009f01 	.word	0x00009f01
    b064:	0000a3d5 	.word	0x0000a3d5
    b068:	0000a141 	.word	0x0000a141

0000b06c <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    b06c:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    b06e:	4803      	ldr	r0, [pc, #12]	; (b07c <composite_device_start+0x10>)
    b070:	4b03      	ldr	r3, [pc, #12]	; (b080 <composite_device_start+0x14>)
    b072:	4798      	blx	r3
	usbdc_attach();
    b074:	4b03      	ldr	r3, [pc, #12]	; (b084 <composite_device_start+0x18>)
    b076:	4798      	blx	r3
    b078:	bd08      	pop	{r3, pc}
    b07a:	bf00      	nop
    b07c:	200003c4 	.word	0x200003c4
    b080:	0000ada9 	.word	0x0000ada9
    b084:	0000addd 	.word	0x0000addd

0000b088 <usb_init>:
		}
	}
}

void usb_init(void)
{
    b088:	b508      	push	{r3, lr}

	composite_device_init();
    b08a:	4b01      	ldr	r3, [pc, #4]	; (b090 <usb_init+0x8>)
    b08c:	4798      	blx	r3
    b08e:	bd08      	pop	{r3, pc}
    b090:	0000b041 	.word	0x0000b041

0000b094 <__aeabi_drsub>:
    b094:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    b098:	e002      	b.n	b0a0 <__adddf3>
    b09a:	bf00      	nop

0000b09c <__aeabi_dsub>:
    b09c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000b0a0 <__adddf3>:
    b0a0:	b530      	push	{r4, r5, lr}
    b0a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    b0a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    b0aa:	ea94 0f05 	teq	r4, r5
    b0ae:	bf08      	it	eq
    b0b0:	ea90 0f02 	teqeq	r0, r2
    b0b4:	bf1f      	itttt	ne
    b0b6:	ea54 0c00 	orrsne.w	ip, r4, r0
    b0ba:	ea55 0c02 	orrsne.w	ip, r5, r2
    b0be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    b0c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b0c6:	f000 80e2 	beq.w	b28e <__adddf3+0x1ee>
    b0ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
    b0ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    b0d2:	bfb8      	it	lt
    b0d4:	426d      	neglt	r5, r5
    b0d6:	dd0c      	ble.n	b0f2 <__adddf3+0x52>
    b0d8:	442c      	add	r4, r5
    b0da:	ea80 0202 	eor.w	r2, r0, r2
    b0de:	ea81 0303 	eor.w	r3, r1, r3
    b0e2:	ea82 0000 	eor.w	r0, r2, r0
    b0e6:	ea83 0101 	eor.w	r1, r3, r1
    b0ea:	ea80 0202 	eor.w	r2, r0, r2
    b0ee:	ea81 0303 	eor.w	r3, r1, r3
    b0f2:	2d36      	cmp	r5, #54	; 0x36
    b0f4:	bf88      	it	hi
    b0f6:	bd30      	pophi	{r4, r5, pc}
    b0f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    b0fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b100:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    b104:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    b108:	d002      	beq.n	b110 <__adddf3+0x70>
    b10a:	4240      	negs	r0, r0
    b10c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b110:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    b114:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b118:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    b11c:	d002      	beq.n	b124 <__adddf3+0x84>
    b11e:	4252      	negs	r2, r2
    b120:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    b124:	ea94 0f05 	teq	r4, r5
    b128:	f000 80a7 	beq.w	b27a <__adddf3+0x1da>
    b12c:	f1a4 0401 	sub.w	r4, r4, #1
    b130:	f1d5 0e20 	rsbs	lr, r5, #32
    b134:	db0d      	blt.n	b152 <__adddf3+0xb2>
    b136:	fa02 fc0e 	lsl.w	ip, r2, lr
    b13a:	fa22 f205 	lsr.w	r2, r2, r5
    b13e:	1880      	adds	r0, r0, r2
    b140:	f141 0100 	adc.w	r1, r1, #0
    b144:	fa03 f20e 	lsl.w	r2, r3, lr
    b148:	1880      	adds	r0, r0, r2
    b14a:	fa43 f305 	asr.w	r3, r3, r5
    b14e:	4159      	adcs	r1, r3
    b150:	e00e      	b.n	b170 <__adddf3+0xd0>
    b152:	f1a5 0520 	sub.w	r5, r5, #32
    b156:	f10e 0e20 	add.w	lr, lr, #32
    b15a:	2a01      	cmp	r2, #1
    b15c:	fa03 fc0e 	lsl.w	ip, r3, lr
    b160:	bf28      	it	cs
    b162:	f04c 0c02 	orrcs.w	ip, ip, #2
    b166:	fa43 f305 	asr.w	r3, r3, r5
    b16a:	18c0      	adds	r0, r0, r3
    b16c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    b170:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b174:	d507      	bpl.n	b186 <__adddf3+0xe6>
    b176:	f04f 0e00 	mov.w	lr, #0
    b17a:	f1dc 0c00 	rsbs	ip, ip, #0
    b17e:	eb7e 0000 	sbcs.w	r0, lr, r0
    b182:	eb6e 0101 	sbc.w	r1, lr, r1
    b186:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    b18a:	d31b      	bcc.n	b1c4 <__adddf3+0x124>
    b18c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    b190:	d30c      	bcc.n	b1ac <__adddf3+0x10c>
    b192:	0849      	lsrs	r1, r1, #1
    b194:	ea5f 0030 	movs.w	r0, r0, rrx
    b198:	ea4f 0c3c 	mov.w	ip, ip, rrx
    b19c:	f104 0401 	add.w	r4, r4, #1
    b1a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    b1a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    b1a8:	f080 809a 	bcs.w	b2e0 <__adddf3+0x240>
    b1ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    b1b0:	bf08      	it	eq
    b1b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b1b6:	f150 0000 	adcs.w	r0, r0, #0
    b1ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b1be:	ea41 0105 	orr.w	r1, r1, r5
    b1c2:	bd30      	pop	{r4, r5, pc}
    b1c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    b1c8:	4140      	adcs	r0, r0
    b1ca:	eb41 0101 	adc.w	r1, r1, r1
    b1ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b1d2:	f1a4 0401 	sub.w	r4, r4, #1
    b1d6:	d1e9      	bne.n	b1ac <__adddf3+0x10c>
    b1d8:	f091 0f00 	teq	r1, #0
    b1dc:	bf04      	itt	eq
    b1de:	4601      	moveq	r1, r0
    b1e0:	2000      	moveq	r0, #0
    b1e2:	fab1 f381 	clz	r3, r1
    b1e6:	bf08      	it	eq
    b1e8:	3320      	addeq	r3, #32
    b1ea:	f1a3 030b 	sub.w	r3, r3, #11
    b1ee:	f1b3 0220 	subs.w	r2, r3, #32
    b1f2:	da0c      	bge.n	b20e <__adddf3+0x16e>
    b1f4:	320c      	adds	r2, #12
    b1f6:	dd08      	ble.n	b20a <__adddf3+0x16a>
    b1f8:	f102 0c14 	add.w	ip, r2, #20
    b1fc:	f1c2 020c 	rsb	r2, r2, #12
    b200:	fa01 f00c 	lsl.w	r0, r1, ip
    b204:	fa21 f102 	lsr.w	r1, r1, r2
    b208:	e00c      	b.n	b224 <__adddf3+0x184>
    b20a:	f102 0214 	add.w	r2, r2, #20
    b20e:	bfd8      	it	le
    b210:	f1c2 0c20 	rsble	ip, r2, #32
    b214:	fa01 f102 	lsl.w	r1, r1, r2
    b218:	fa20 fc0c 	lsr.w	ip, r0, ip
    b21c:	bfdc      	itt	le
    b21e:	ea41 010c 	orrle.w	r1, r1, ip
    b222:	4090      	lslle	r0, r2
    b224:	1ae4      	subs	r4, r4, r3
    b226:	bfa2      	ittt	ge
    b228:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    b22c:	4329      	orrge	r1, r5
    b22e:	bd30      	popge	{r4, r5, pc}
    b230:	ea6f 0404 	mvn.w	r4, r4
    b234:	3c1f      	subs	r4, #31
    b236:	da1c      	bge.n	b272 <__adddf3+0x1d2>
    b238:	340c      	adds	r4, #12
    b23a:	dc0e      	bgt.n	b25a <__adddf3+0x1ba>
    b23c:	f104 0414 	add.w	r4, r4, #20
    b240:	f1c4 0220 	rsb	r2, r4, #32
    b244:	fa20 f004 	lsr.w	r0, r0, r4
    b248:	fa01 f302 	lsl.w	r3, r1, r2
    b24c:	ea40 0003 	orr.w	r0, r0, r3
    b250:	fa21 f304 	lsr.w	r3, r1, r4
    b254:	ea45 0103 	orr.w	r1, r5, r3
    b258:	bd30      	pop	{r4, r5, pc}
    b25a:	f1c4 040c 	rsb	r4, r4, #12
    b25e:	f1c4 0220 	rsb	r2, r4, #32
    b262:	fa20 f002 	lsr.w	r0, r0, r2
    b266:	fa01 f304 	lsl.w	r3, r1, r4
    b26a:	ea40 0003 	orr.w	r0, r0, r3
    b26e:	4629      	mov	r1, r5
    b270:	bd30      	pop	{r4, r5, pc}
    b272:	fa21 f004 	lsr.w	r0, r1, r4
    b276:	4629      	mov	r1, r5
    b278:	bd30      	pop	{r4, r5, pc}
    b27a:	f094 0f00 	teq	r4, #0
    b27e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    b282:	bf06      	itte	eq
    b284:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    b288:	3401      	addeq	r4, #1
    b28a:	3d01      	subne	r5, #1
    b28c:	e74e      	b.n	b12c <__adddf3+0x8c>
    b28e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b292:	bf18      	it	ne
    b294:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    b298:	d029      	beq.n	b2ee <__adddf3+0x24e>
    b29a:	ea94 0f05 	teq	r4, r5
    b29e:	bf08      	it	eq
    b2a0:	ea90 0f02 	teqeq	r0, r2
    b2a4:	d005      	beq.n	b2b2 <__adddf3+0x212>
    b2a6:	ea54 0c00 	orrs.w	ip, r4, r0
    b2aa:	bf04      	itt	eq
    b2ac:	4619      	moveq	r1, r3
    b2ae:	4610      	moveq	r0, r2
    b2b0:	bd30      	pop	{r4, r5, pc}
    b2b2:	ea91 0f03 	teq	r1, r3
    b2b6:	bf1e      	ittt	ne
    b2b8:	2100      	movne	r1, #0
    b2ba:	2000      	movne	r0, #0
    b2bc:	bd30      	popne	{r4, r5, pc}
    b2be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    b2c2:	d105      	bne.n	b2d0 <__adddf3+0x230>
    b2c4:	0040      	lsls	r0, r0, #1
    b2c6:	4149      	adcs	r1, r1
    b2c8:	bf28      	it	cs
    b2ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    b2ce:	bd30      	pop	{r4, r5, pc}
    b2d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    b2d4:	bf3c      	itt	cc
    b2d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    b2da:	bd30      	popcc	{r4, r5, pc}
    b2dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b2e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    b2e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b2e8:	f04f 0000 	mov.w	r0, #0
    b2ec:	bd30      	pop	{r4, r5, pc}
    b2ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    b2f2:	bf1a      	itte	ne
    b2f4:	4619      	movne	r1, r3
    b2f6:	4610      	movne	r0, r2
    b2f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    b2fc:	bf1c      	itt	ne
    b2fe:	460b      	movne	r3, r1
    b300:	4602      	movne	r2, r0
    b302:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b306:	bf06      	itte	eq
    b308:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    b30c:	ea91 0f03 	teqeq	r1, r3
    b310:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    b314:	bd30      	pop	{r4, r5, pc}
    b316:	bf00      	nop

0000b318 <__aeabi_ui2d>:
    b318:	f090 0f00 	teq	r0, #0
    b31c:	bf04      	itt	eq
    b31e:	2100      	moveq	r1, #0
    b320:	4770      	bxeq	lr
    b322:	b530      	push	{r4, r5, lr}
    b324:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b328:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b32c:	f04f 0500 	mov.w	r5, #0
    b330:	f04f 0100 	mov.w	r1, #0
    b334:	e750      	b.n	b1d8 <__adddf3+0x138>
    b336:	bf00      	nop

0000b338 <__aeabi_i2d>:
    b338:	f090 0f00 	teq	r0, #0
    b33c:	bf04      	itt	eq
    b33e:	2100      	moveq	r1, #0
    b340:	4770      	bxeq	lr
    b342:	b530      	push	{r4, r5, lr}
    b344:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b348:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b34c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    b350:	bf48      	it	mi
    b352:	4240      	negmi	r0, r0
    b354:	f04f 0100 	mov.w	r1, #0
    b358:	e73e      	b.n	b1d8 <__adddf3+0x138>
    b35a:	bf00      	nop

0000b35c <__aeabi_f2d>:
    b35c:	0042      	lsls	r2, r0, #1
    b35e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    b362:	ea4f 0131 	mov.w	r1, r1, rrx
    b366:	ea4f 7002 	mov.w	r0, r2, lsl #28
    b36a:	bf1f      	itttt	ne
    b36c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    b370:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b374:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    b378:	4770      	bxne	lr
    b37a:	f092 0f00 	teq	r2, #0
    b37e:	bf14      	ite	ne
    b380:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    b384:	4770      	bxeq	lr
    b386:	b530      	push	{r4, r5, lr}
    b388:	f44f 7460 	mov.w	r4, #896	; 0x380
    b38c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    b390:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b394:	e720      	b.n	b1d8 <__adddf3+0x138>
    b396:	bf00      	nop

0000b398 <__aeabi_ul2d>:
    b398:	ea50 0201 	orrs.w	r2, r0, r1
    b39c:	bf08      	it	eq
    b39e:	4770      	bxeq	lr
    b3a0:	b530      	push	{r4, r5, lr}
    b3a2:	f04f 0500 	mov.w	r5, #0
    b3a6:	e00a      	b.n	b3be <__aeabi_l2d+0x16>

0000b3a8 <__aeabi_l2d>:
    b3a8:	ea50 0201 	orrs.w	r2, r0, r1
    b3ac:	bf08      	it	eq
    b3ae:	4770      	bxeq	lr
    b3b0:	b530      	push	{r4, r5, lr}
    b3b2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    b3b6:	d502      	bpl.n	b3be <__aeabi_l2d+0x16>
    b3b8:	4240      	negs	r0, r0
    b3ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    b3be:	f44f 6480 	mov.w	r4, #1024	; 0x400
    b3c2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    b3c6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    b3ca:	f43f aedc 	beq.w	b186 <__adddf3+0xe6>
    b3ce:	f04f 0203 	mov.w	r2, #3
    b3d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b3d6:	bf18      	it	ne
    b3d8:	3203      	addne	r2, #3
    b3da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    b3de:	bf18      	it	ne
    b3e0:	3203      	addne	r2, #3
    b3e2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    b3e6:	f1c2 0320 	rsb	r3, r2, #32
    b3ea:	fa00 fc03 	lsl.w	ip, r0, r3
    b3ee:	fa20 f002 	lsr.w	r0, r0, r2
    b3f2:	fa01 fe03 	lsl.w	lr, r1, r3
    b3f6:	ea40 000e 	orr.w	r0, r0, lr
    b3fa:	fa21 f102 	lsr.w	r1, r1, r2
    b3fe:	4414      	add	r4, r2
    b400:	e6c1      	b.n	b186 <__adddf3+0xe6>
    b402:	bf00      	nop

0000b404 <__aeabi_dmul>:
    b404:	b570      	push	{r4, r5, r6, lr}
    b406:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b40a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b40e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b412:	bf1d      	ittte	ne
    b414:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b418:	ea94 0f0c 	teqne	r4, ip
    b41c:	ea95 0f0c 	teqne	r5, ip
    b420:	f000 f8de 	bleq	b5e0 <__aeabi_dmul+0x1dc>
    b424:	442c      	add	r4, r5
    b426:	ea81 0603 	eor.w	r6, r1, r3
    b42a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    b42e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    b432:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    b436:	bf18      	it	ne
    b438:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    b43c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b440:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    b444:	d038      	beq.n	b4b8 <__aeabi_dmul+0xb4>
    b446:	fba0 ce02 	umull	ip, lr, r0, r2
    b44a:	f04f 0500 	mov.w	r5, #0
    b44e:	fbe1 e502 	umlal	lr, r5, r1, r2
    b452:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    b456:	fbe0 e503 	umlal	lr, r5, r0, r3
    b45a:	f04f 0600 	mov.w	r6, #0
    b45e:	fbe1 5603 	umlal	r5, r6, r1, r3
    b462:	f09c 0f00 	teq	ip, #0
    b466:	bf18      	it	ne
    b468:	f04e 0e01 	orrne.w	lr, lr, #1
    b46c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    b470:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    b474:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    b478:	d204      	bcs.n	b484 <__aeabi_dmul+0x80>
    b47a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    b47e:	416d      	adcs	r5, r5
    b480:	eb46 0606 	adc.w	r6, r6, r6
    b484:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    b488:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    b48c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    b490:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    b494:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    b498:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b49c:	bf88      	it	hi
    b49e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b4a2:	d81e      	bhi.n	b4e2 <__aeabi_dmul+0xde>
    b4a4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    b4a8:	bf08      	it	eq
    b4aa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    b4ae:	f150 0000 	adcs.w	r0, r0, #0
    b4b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b4b6:	bd70      	pop	{r4, r5, r6, pc}
    b4b8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    b4bc:	ea46 0101 	orr.w	r1, r6, r1
    b4c0:	ea40 0002 	orr.w	r0, r0, r2
    b4c4:	ea81 0103 	eor.w	r1, r1, r3
    b4c8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    b4cc:	bfc2      	ittt	gt
    b4ce:	ebd4 050c 	rsbsgt	r5, r4, ip
    b4d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b4d6:	bd70      	popgt	{r4, r5, r6, pc}
    b4d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b4dc:	f04f 0e00 	mov.w	lr, #0
    b4e0:	3c01      	subs	r4, #1
    b4e2:	f300 80ab 	bgt.w	b63c <__aeabi_dmul+0x238>
    b4e6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    b4ea:	bfde      	ittt	le
    b4ec:	2000      	movle	r0, #0
    b4ee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    b4f2:	bd70      	pople	{r4, r5, r6, pc}
    b4f4:	f1c4 0400 	rsb	r4, r4, #0
    b4f8:	3c20      	subs	r4, #32
    b4fa:	da35      	bge.n	b568 <__aeabi_dmul+0x164>
    b4fc:	340c      	adds	r4, #12
    b4fe:	dc1b      	bgt.n	b538 <__aeabi_dmul+0x134>
    b500:	f104 0414 	add.w	r4, r4, #20
    b504:	f1c4 0520 	rsb	r5, r4, #32
    b508:	fa00 f305 	lsl.w	r3, r0, r5
    b50c:	fa20 f004 	lsr.w	r0, r0, r4
    b510:	fa01 f205 	lsl.w	r2, r1, r5
    b514:	ea40 0002 	orr.w	r0, r0, r2
    b518:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    b51c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b520:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b524:	fa21 f604 	lsr.w	r6, r1, r4
    b528:	eb42 0106 	adc.w	r1, r2, r6
    b52c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b530:	bf08      	it	eq
    b532:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b536:	bd70      	pop	{r4, r5, r6, pc}
    b538:	f1c4 040c 	rsb	r4, r4, #12
    b53c:	f1c4 0520 	rsb	r5, r4, #32
    b540:	fa00 f304 	lsl.w	r3, r0, r4
    b544:	fa20 f005 	lsr.w	r0, r0, r5
    b548:	fa01 f204 	lsl.w	r2, r1, r4
    b54c:	ea40 0002 	orr.w	r0, r0, r2
    b550:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b554:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    b558:	f141 0100 	adc.w	r1, r1, #0
    b55c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b560:	bf08      	it	eq
    b562:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b566:	bd70      	pop	{r4, r5, r6, pc}
    b568:	f1c4 0520 	rsb	r5, r4, #32
    b56c:	fa00 f205 	lsl.w	r2, r0, r5
    b570:	ea4e 0e02 	orr.w	lr, lr, r2
    b574:	fa20 f304 	lsr.w	r3, r0, r4
    b578:	fa01 f205 	lsl.w	r2, r1, r5
    b57c:	ea43 0302 	orr.w	r3, r3, r2
    b580:	fa21 f004 	lsr.w	r0, r1, r4
    b584:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b588:	fa21 f204 	lsr.w	r2, r1, r4
    b58c:	ea20 0002 	bic.w	r0, r0, r2
    b590:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    b594:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    b598:	bf08      	it	eq
    b59a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    b59e:	bd70      	pop	{r4, r5, r6, pc}
    b5a0:	f094 0f00 	teq	r4, #0
    b5a4:	d10f      	bne.n	b5c6 <__aeabi_dmul+0x1c2>
    b5a6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    b5aa:	0040      	lsls	r0, r0, #1
    b5ac:	eb41 0101 	adc.w	r1, r1, r1
    b5b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b5b4:	bf08      	it	eq
    b5b6:	3c01      	subeq	r4, #1
    b5b8:	d0f7      	beq.n	b5aa <__aeabi_dmul+0x1a6>
    b5ba:	ea41 0106 	orr.w	r1, r1, r6
    b5be:	f095 0f00 	teq	r5, #0
    b5c2:	bf18      	it	ne
    b5c4:	4770      	bxne	lr
    b5c6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    b5ca:	0052      	lsls	r2, r2, #1
    b5cc:	eb43 0303 	adc.w	r3, r3, r3
    b5d0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    b5d4:	bf08      	it	eq
    b5d6:	3d01      	subeq	r5, #1
    b5d8:	d0f7      	beq.n	b5ca <__aeabi_dmul+0x1c6>
    b5da:	ea43 0306 	orr.w	r3, r3, r6
    b5de:	4770      	bx	lr
    b5e0:	ea94 0f0c 	teq	r4, ip
    b5e4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b5e8:	bf18      	it	ne
    b5ea:	ea95 0f0c 	teqne	r5, ip
    b5ee:	d00c      	beq.n	b60a <__aeabi_dmul+0x206>
    b5f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b5f4:	bf18      	it	ne
    b5f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b5fa:	d1d1      	bne.n	b5a0 <__aeabi_dmul+0x19c>
    b5fc:	ea81 0103 	eor.w	r1, r1, r3
    b600:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b604:	f04f 0000 	mov.w	r0, #0
    b608:	bd70      	pop	{r4, r5, r6, pc}
    b60a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b60e:	bf06      	itte	eq
    b610:	4610      	moveq	r0, r2
    b612:	4619      	moveq	r1, r3
    b614:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b618:	d019      	beq.n	b64e <__aeabi_dmul+0x24a>
    b61a:	ea94 0f0c 	teq	r4, ip
    b61e:	d102      	bne.n	b626 <__aeabi_dmul+0x222>
    b620:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    b624:	d113      	bne.n	b64e <__aeabi_dmul+0x24a>
    b626:	ea95 0f0c 	teq	r5, ip
    b62a:	d105      	bne.n	b638 <__aeabi_dmul+0x234>
    b62c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    b630:	bf1c      	itt	ne
    b632:	4610      	movne	r0, r2
    b634:	4619      	movne	r1, r3
    b636:	d10a      	bne.n	b64e <__aeabi_dmul+0x24a>
    b638:	ea81 0103 	eor.w	r1, r1, r3
    b63c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    b640:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b644:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    b648:	f04f 0000 	mov.w	r0, #0
    b64c:	bd70      	pop	{r4, r5, r6, pc}
    b64e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    b652:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    b656:	bd70      	pop	{r4, r5, r6, pc}

0000b658 <__aeabi_ddiv>:
    b658:	b570      	push	{r4, r5, r6, lr}
    b65a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    b65e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    b662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    b666:	bf1d      	ittte	ne
    b668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    b66c:	ea94 0f0c 	teqne	r4, ip
    b670:	ea95 0f0c 	teqne	r5, ip
    b674:	f000 f8a7 	bleq	b7c6 <__aeabi_ddiv+0x16e>
    b678:	eba4 0405 	sub.w	r4, r4, r5
    b67c:	ea81 0e03 	eor.w	lr, r1, r3
    b680:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b684:	ea4f 3101 	mov.w	r1, r1, lsl #12
    b688:	f000 8088 	beq.w	b79c <__aeabi_ddiv+0x144>
    b68c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    b690:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    b694:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    b698:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    b69c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    b6a0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    b6a4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    b6a8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    b6ac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    b6b0:	429d      	cmp	r5, r3
    b6b2:	bf08      	it	eq
    b6b4:	4296      	cmpeq	r6, r2
    b6b6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    b6ba:	f504 7440 	add.w	r4, r4, #768	; 0x300
    b6be:	d202      	bcs.n	b6c6 <__aeabi_ddiv+0x6e>
    b6c0:	085b      	lsrs	r3, r3, #1
    b6c2:	ea4f 0232 	mov.w	r2, r2, rrx
    b6c6:	1ab6      	subs	r6, r6, r2
    b6c8:	eb65 0503 	sbc.w	r5, r5, r3
    b6cc:	085b      	lsrs	r3, r3, #1
    b6ce:	ea4f 0232 	mov.w	r2, r2, rrx
    b6d2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    b6d6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    b6da:	ebb6 0e02 	subs.w	lr, r6, r2
    b6de:	eb75 0e03 	sbcs.w	lr, r5, r3
    b6e2:	bf22      	ittt	cs
    b6e4:	1ab6      	subcs	r6, r6, r2
    b6e6:	4675      	movcs	r5, lr
    b6e8:	ea40 000c 	orrcs.w	r0, r0, ip
    b6ec:	085b      	lsrs	r3, r3, #1
    b6ee:	ea4f 0232 	mov.w	r2, r2, rrx
    b6f2:	ebb6 0e02 	subs.w	lr, r6, r2
    b6f6:	eb75 0e03 	sbcs.w	lr, r5, r3
    b6fa:	bf22      	ittt	cs
    b6fc:	1ab6      	subcs	r6, r6, r2
    b6fe:	4675      	movcs	r5, lr
    b700:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    b704:	085b      	lsrs	r3, r3, #1
    b706:	ea4f 0232 	mov.w	r2, r2, rrx
    b70a:	ebb6 0e02 	subs.w	lr, r6, r2
    b70e:	eb75 0e03 	sbcs.w	lr, r5, r3
    b712:	bf22      	ittt	cs
    b714:	1ab6      	subcs	r6, r6, r2
    b716:	4675      	movcs	r5, lr
    b718:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    b71c:	085b      	lsrs	r3, r3, #1
    b71e:	ea4f 0232 	mov.w	r2, r2, rrx
    b722:	ebb6 0e02 	subs.w	lr, r6, r2
    b726:	eb75 0e03 	sbcs.w	lr, r5, r3
    b72a:	bf22      	ittt	cs
    b72c:	1ab6      	subcs	r6, r6, r2
    b72e:	4675      	movcs	r5, lr
    b730:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    b734:	ea55 0e06 	orrs.w	lr, r5, r6
    b738:	d018      	beq.n	b76c <__aeabi_ddiv+0x114>
    b73a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    b73e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    b742:	ea4f 1606 	mov.w	r6, r6, lsl #4
    b746:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    b74a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    b74e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    b752:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    b756:	d1c0      	bne.n	b6da <__aeabi_ddiv+0x82>
    b758:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b75c:	d10b      	bne.n	b776 <__aeabi_ddiv+0x11e>
    b75e:	ea41 0100 	orr.w	r1, r1, r0
    b762:	f04f 0000 	mov.w	r0, #0
    b766:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    b76a:	e7b6      	b.n	b6da <__aeabi_ddiv+0x82>
    b76c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    b770:	bf04      	itt	eq
    b772:	4301      	orreq	r1, r0
    b774:	2000      	moveq	r0, #0
    b776:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    b77a:	bf88      	it	hi
    b77c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    b780:	f63f aeaf 	bhi.w	b4e2 <__aeabi_dmul+0xde>
    b784:	ebb5 0c03 	subs.w	ip, r5, r3
    b788:	bf04      	itt	eq
    b78a:	ebb6 0c02 	subseq.w	ip, r6, r2
    b78e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    b792:	f150 0000 	adcs.w	r0, r0, #0
    b796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    b79a:	bd70      	pop	{r4, r5, r6, pc}
    b79c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    b7a0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    b7a4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    b7a8:	bfc2      	ittt	gt
    b7aa:	ebd4 050c 	rsbsgt	r5, r4, ip
    b7ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    b7b2:	bd70      	popgt	{r4, r5, r6, pc}
    b7b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    b7b8:	f04f 0e00 	mov.w	lr, #0
    b7bc:	3c01      	subs	r4, #1
    b7be:	e690      	b.n	b4e2 <__aeabi_dmul+0xde>
    b7c0:	ea45 0e06 	orr.w	lr, r5, r6
    b7c4:	e68d      	b.n	b4e2 <__aeabi_dmul+0xde>
    b7c6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    b7ca:	ea94 0f0c 	teq	r4, ip
    b7ce:	bf08      	it	eq
    b7d0:	ea95 0f0c 	teqeq	r5, ip
    b7d4:	f43f af3b 	beq.w	b64e <__aeabi_dmul+0x24a>
    b7d8:	ea94 0f0c 	teq	r4, ip
    b7dc:	d10a      	bne.n	b7f4 <__aeabi_ddiv+0x19c>
    b7de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    b7e2:	f47f af34 	bne.w	b64e <__aeabi_dmul+0x24a>
    b7e6:	ea95 0f0c 	teq	r5, ip
    b7ea:	f47f af25 	bne.w	b638 <__aeabi_dmul+0x234>
    b7ee:	4610      	mov	r0, r2
    b7f0:	4619      	mov	r1, r3
    b7f2:	e72c      	b.n	b64e <__aeabi_dmul+0x24a>
    b7f4:	ea95 0f0c 	teq	r5, ip
    b7f8:	d106      	bne.n	b808 <__aeabi_ddiv+0x1b0>
    b7fa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    b7fe:	f43f aefd 	beq.w	b5fc <__aeabi_dmul+0x1f8>
    b802:	4610      	mov	r0, r2
    b804:	4619      	mov	r1, r3
    b806:	e722      	b.n	b64e <__aeabi_dmul+0x24a>
    b808:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    b80c:	bf18      	it	ne
    b80e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    b812:	f47f aec5 	bne.w	b5a0 <__aeabi_dmul+0x19c>
    b816:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    b81a:	f47f af0d 	bne.w	b638 <__aeabi_dmul+0x234>
    b81e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    b822:	f47f aeeb 	bne.w	b5fc <__aeabi_dmul+0x1f8>
    b826:	e712      	b.n	b64e <__aeabi_dmul+0x24a>

0000b828 <__aeabi_d2uiz>:
    b828:	004a      	lsls	r2, r1, #1
    b82a:	d211      	bcs.n	b850 <__aeabi_d2uiz+0x28>
    b82c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    b830:	d211      	bcs.n	b856 <__aeabi_d2uiz+0x2e>
    b832:	d50d      	bpl.n	b850 <__aeabi_d2uiz+0x28>
    b834:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    b838:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    b83c:	d40e      	bmi.n	b85c <__aeabi_d2uiz+0x34>
    b83e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    b842:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    b846:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    b84a:	fa23 f002 	lsr.w	r0, r3, r2
    b84e:	4770      	bx	lr
    b850:	f04f 0000 	mov.w	r0, #0
    b854:	4770      	bx	lr
    b856:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    b85a:	d102      	bne.n	b862 <__aeabi_d2uiz+0x3a>
    b85c:	f04f 30ff 	mov.w	r0, #4294967295
    b860:	4770      	bx	lr
    b862:	f04f 0000 	mov.w	r0, #0
    b866:	4770      	bx	lr

0000b868 <__libc_init_array>:
    b868:	b570      	push	{r4, r5, r6, lr}
    b86a:	4e0d      	ldr	r6, [pc, #52]	; (b8a0 <__libc_init_array+0x38>)
    b86c:	4c0d      	ldr	r4, [pc, #52]	; (b8a4 <__libc_init_array+0x3c>)
    b86e:	1ba4      	subs	r4, r4, r6
    b870:	10a4      	asrs	r4, r4, #2
    b872:	2500      	movs	r5, #0
    b874:	42a5      	cmp	r5, r4
    b876:	d109      	bne.n	b88c <__libc_init_array+0x24>
    b878:	4e0b      	ldr	r6, [pc, #44]	; (b8a8 <__libc_init_array+0x40>)
    b87a:	4c0c      	ldr	r4, [pc, #48]	; (b8ac <__libc_init_array+0x44>)
    b87c:	f001 fdae 	bl	d3dc <_init>
    b880:	1ba4      	subs	r4, r4, r6
    b882:	10a4      	asrs	r4, r4, #2
    b884:	2500      	movs	r5, #0
    b886:	42a5      	cmp	r5, r4
    b888:	d105      	bne.n	b896 <__libc_init_array+0x2e>
    b88a:	bd70      	pop	{r4, r5, r6, pc}
    b88c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b890:	4798      	blx	r3
    b892:	3501      	adds	r5, #1
    b894:	e7ee      	b.n	b874 <__libc_init_array+0xc>
    b896:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    b89a:	4798      	blx	r3
    b89c:	3501      	adds	r5, #1
    b89e:	e7f2      	b.n	b886 <__libc_init_array+0x1e>
    b8a0:	0000d3e8 	.word	0x0000d3e8
    b8a4:	0000d3e8 	.word	0x0000d3e8
    b8a8:	0000d3e8 	.word	0x0000d3e8
    b8ac:	0000d3ec 	.word	0x0000d3ec

0000b8b0 <malloc>:
    b8b0:	4b02      	ldr	r3, [pc, #8]	; (b8bc <malloc+0xc>)
    b8b2:	4601      	mov	r1, r0
    b8b4:	6818      	ldr	r0, [r3, #0]
    b8b6:	f000 b865 	b.w	b984 <_malloc_r>
    b8ba:	bf00      	nop
    b8bc:	20000558 	.word	0x20000558

0000b8c0 <memcpy>:
    b8c0:	b510      	push	{r4, lr}
    b8c2:	1e43      	subs	r3, r0, #1
    b8c4:	440a      	add	r2, r1
    b8c6:	4291      	cmp	r1, r2
    b8c8:	d100      	bne.n	b8cc <memcpy+0xc>
    b8ca:	bd10      	pop	{r4, pc}
    b8cc:	f811 4b01 	ldrb.w	r4, [r1], #1
    b8d0:	f803 4f01 	strb.w	r4, [r3, #1]!
    b8d4:	e7f7      	b.n	b8c6 <memcpy+0x6>

0000b8d6 <memset>:
    b8d6:	4402      	add	r2, r0
    b8d8:	4603      	mov	r3, r0
    b8da:	4293      	cmp	r3, r2
    b8dc:	d100      	bne.n	b8e0 <memset+0xa>
    b8de:	4770      	bx	lr
    b8e0:	f803 1b01 	strb.w	r1, [r3], #1
    b8e4:	e7f9      	b.n	b8da <memset+0x4>
	...

0000b8e8 <_free_r>:
    b8e8:	b538      	push	{r3, r4, r5, lr}
    b8ea:	4605      	mov	r5, r0
    b8ec:	2900      	cmp	r1, #0
    b8ee:	d045      	beq.n	b97c <_free_r+0x94>
    b8f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
    b8f4:	1f0c      	subs	r4, r1, #4
    b8f6:	2b00      	cmp	r3, #0
    b8f8:	bfb8      	it	lt
    b8fa:	18e4      	addlt	r4, r4, r3
    b8fc:	f000 fc96 	bl	c22c <__malloc_lock>
    b900:	4a1f      	ldr	r2, [pc, #124]	; (b980 <_free_r+0x98>)
    b902:	6813      	ldr	r3, [r2, #0]
    b904:	4610      	mov	r0, r2
    b906:	b933      	cbnz	r3, b916 <_free_r+0x2e>
    b908:	6063      	str	r3, [r4, #4]
    b90a:	6014      	str	r4, [r2, #0]
    b90c:	4628      	mov	r0, r5
    b90e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    b912:	f000 bc8c 	b.w	c22e <__malloc_unlock>
    b916:	42a3      	cmp	r3, r4
    b918:	d90c      	bls.n	b934 <_free_r+0x4c>
    b91a:	6821      	ldr	r1, [r4, #0]
    b91c:	1862      	adds	r2, r4, r1
    b91e:	4293      	cmp	r3, r2
    b920:	bf04      	itt	eq
    b922:	681a      	ldreq	r2, [r3, #0]
    b924:	685b      	ldreq	r3, [r3, #4]
    b926:	6063      	str	r3, [r4, #4]
    b928:	bf04      	itt	eq
    b92a:	1852      	addeq	r2, r2, r1
    b92c:	6022      	streq	r2, [r4, #0]
    b92e:	6004      	str	r4, [r0, #0]
    b930:	e7ec      	b.n	b90c <_free_r+0x24>
    b932:	4613      	mov	r3, r2
    b934:	685a      	ldr	r2, [r3, #4]
    b936:	b10a      	cbz	r2, b93c <_free_r+0x54>
    b938:	42a2      	cmp	r2, r4
    b93a:	d9fa      	bls.n	b932 <_free_r+0x4a>
    b93c:	6819      	ldr	r1, [r3, #0]
    b93e:	1858      	adds	r0, r3, r1
    b940:	42a0      	cmp	r0, r4
    b942:	d10b      	bne.n	b95c <_free_r+0x74>
    b944:	6820      	ldr	r0, [r4, #0]
    b946:	4401      	add	r1, r0
    b948:	1858      	adds	r0, r3, r1
    b94a:	4282      	cmp	r2, r0
    b94c:	6019      	str	r1, [r3, #0]
    b94e:	d1dd      	bne.n	b90c <_free_r+0x24>
    b950:	6810      	ldr	r0, [r2, #0]
    b952:	6852      	ldr	r2, [r2, #4]
    b954:	605a      	str	r2, [r3, #4]
    b956:	4401      	add	r1, r0
    b958:	6019      	str	r1, [r3, #0]
    b95a:	e7d7      	b.n	b90c <_free_r+0x24>
    b95c:	d902      	bls.n	b964 <_free_r+0x7c>
    b95e:	230c      	movs	r3, #12
    b960:	602b      	str	r3, [r5, #0]
    b962:	e7d3      	b.n	b90c <_free_r+0x24>
    b964:	6820      	ldr	r0, [r4, #0]
    b966:	1821      	adds	r1, r4, r0
    b968:	428a      	cmp	r2, r1
    b96a:	bf04      	itt	eq
    b96c:	6811      	ldreq	r1, [r2, #0]
    b96e:	6852      	ldreq	r2, [r2, #4]
    b970:	6062      	str	r2, [r4, #4]
    b972:	bf04      	itt	eq
    b974:	1809      	addeq	r1, r1, r0
    b976:	6021      	streq	r1, [r4, #0]
    b978:	605c      	str	r4, [r3, #4]
    b97a:	e7c7      	b.n	b90c <_free_r+0x24>
    b97c:	bd38      	pop	{r3, r4, r5, pc}
    b97e:	bf00      	nop
    b980:	20000f30 	.word	0x20000f30

0000b984 <_malloc_r>:
    b984:	b570      	push	{r4, r5, r6, lr}
    b986:	1ccd      	adds	r5, r1, #3
    b988:	f025 0503 	bic.w	r5, r5, #3
    b98c:	3508      	adds	r5, #8
    b98e:	2d0c      	cmp	r5, #12
    b990:	bf38      	it	cc
    b992:	250c      	movcc	r5, #12
    b994:	2d00      	cmp	r5, #0
    b996:	4606      	mov	r6, r0
    b998:	db01      	blt.n	b99e <_malloc_r+0x1a>
    b99a:	42a9      	cmp	r1, r5
    b99c:	d903      	bls.n	b9a6 <_malloc_r+0x22>
    b99e:	230c      	movs	r3, #12
    b9a0:	6033      	str	r3, [r6, #0]
    b9a2:	2000      	movs	r0, #0
    b9a4:	bd70      	pop	{r4, r5, r6, pc}
    b9a6:	f000 fc41 	bl	c22c <__malloc_lock>
    b9aa:	4a23      	ldr	r2, [pc, #140]	; (ba38 <_malloc_r+0xb4>)
    b9ac:	6814      	ldr	r4, [r2, #0]
    b9ae:	4621      	mov	r1, r4
    b9b0:	b991      	cbnz	r1, b9d8 <_malloc_r+0x54>
    b9b2:	4c22      	ldr	r4, [pc, #136]	; (ba3c <_malloc_r+0xb8>)
    b9b4:	6823      	ldr	r3, [r4, #0]
    b9b6:	b91b      	cbnz	r3, b9c0 <_malloc_r+0x3c>
    b9b8:	4630      	mov	r0, r6
    b9ba:	f000 f8a5 	bl	bb08 <_sbrk_r>
    b9be:	6020      	str	r0, [r4, #0]
    b9c0:	4629      	mov	r1, r5
    b9c2:	4630      	mov	r0, r6
    b9c4:	f000 f8a0 	bl	bb08 <_sbrk_r>
    b9c8:	1c43      	adds	r3, r0, #1
    b9ca:	d126      	bne.n	ba1a <_malloc_r+0x96>
    b9cc:	230c      	movs	r3, #12
    b9ce:	6033      	str	r3, [r6, #0]
    b9d0:	4630      	mov	r0, r6
    b9d2:	f000 fc2c 	bl	c22e <__malloc_unlock>
    b9d6:	e7e4      	b.n	b9a2 <_malloc_r+0x1e>
    b9d8:	680b      	ldr	r3, [r1, #0]
    b9da:	1b5b      	subs	r3, r3, r5
    b9dc:	d41a      	bmi.n	ba14 <_malloc_r+0x90>
    b9de:	2b0b      	cmp	r3, #11
    b9e0:	d90f      	bls.n	ba02 <_malloc_r+0x7e>
    b9e2:	600b      	str	r3, [r1, #0]
    b9e4:	50cd      	str	r5, [r1, r3]
    b9e6:	18cc      	adds	r4, r1, r3
    b9e8:	4630      	mov	r0, r6
    b9ea:	f000 fc20 	bl	c22e <__malloc_unlock>
    b9ee:	f104 000b 	add.w	r0, r4, #11
    b9f2:	1d23      	adds	r3, r4, #4
    b9f4:	f020 0007 	bic.w	r0, r0, #7
    b9f8:	1ac3      	subs	r3, r0, r3
    b9fa:	d01b      	beq.n	ba34 <_malloc_r+0xb0>
    b9fc:	425a      	negs	r2, r3
    b9fe:	50e2      	str	r2, [r4, r3]
    ba00:	bd70      	pop	{r4, r5, r6, pc}
    ba02:	428c      	cmp	r4, r1
    ba04:	bf0d      	iteet	eq
    ba06:	6863      	ldreq	r3, [r4, #4]
    ba08:	684b      	ldrne	r3, [r1, #4]
    ba0a:	6063      	strne	r3, [r4, #4]
    ba0c:	6013      	streq	r3, [r2, #0]
    ba0e:	bf18      	it	ne
    ba10:	460c      	movne	r4, r1
    ba12:	e7e9      	b.n	b9e8 <_malloc_r+0x64>
    ba14:	460c      	mov	r4, r1
    ba16:	6849      	ldr	r1, [r1, #4]
    ba18:	e7ca      	b.n	b9b0 <_malloc_r+0x2c>
    ba1a:	1cc4      	adds	r4, r0, #3
    ba1c:	f024 0403 	bic.w	r4, r4, #3
    ba20:	42a0      	cmp	r0, r4
    ba22:	d005      	beq.n	ba30 <_malloc_r+0xac>
    ba24:	1a21      	subs	r1, r4, r0
    ba26:	4630      	mov	r0, r6
    ba28:	f000 f86e 	bl	bb08 <_sbrk_r>
    ba2c:	3001      	adds	r0, #1
    ba2e:	d0cd      	beq.n	b9cc <_malloc_r+0x48>
    ba30:	6025      	str	r5, [r4, #0]
    ba32:	e7d9      	b.n	b9e8 <_malloc_r+0x64>
    ba34:	bd70      	pop	{r4, r5, r6, pc}
    ba36:	bf00      	nop
    ba38:	20000f30 	.word	0x20000f30
    ba3c:	20000f34 	.word	0x20000f34

0000ba40 <_puts_r>:
    ba40:	b570      	push	{r4, r5, r6, lr}
    ba42:	460e      	mov	r6, r1
    ba44:	4605      	mov	r5, r0
    ba46:	b118      	cbz	r0, ba50 <_puts_r+0x10>
    ba48:	6983      	ldr	r3, [r0, #24]
    ba4a:	b90b      	cbnz	r3, ba50 <_puts_r+0x10>
    ba4c:	f000 fb00 	bl	c050 <__sinit>
    ba50:	69ab      	ldr	r3, [r5, #24]
    ba52:	68ac      	ldr	r4, [r5, #8]
    ba54:	b913      	cbnz	r3, ba5c <_puts_r+0x1c>
    ba56:	4628      	mov	r0, r5
    ba58:	f000 fafa 	bl	c050 <__sinit>
    ba5c:	4b23      	ldr	r3, [pc, #140]	; (baec <_puts_r+0xac>)
    ba5e:	429c      	cmp	r4, r3
    ba60:	d117      	bne.n	ba92 <_puts_r+0x52>
    ba62:	686c      	ldr	r4, [r5, #4]
    ba64:	89a3      	ldrh	r3, [r4, #12]
    ba66:	071b      	lsls	r3, r3, #28
    ba68:	d51d      	bpl.n	baa6 <_puts_r+0x66>
    ba6a:	6923      	ldr	r3, [r4, #16]
    ba6c:	b1db      	cbz	r3, baa6 <_puts_r+0x66>
    ba6e:	3e01      	subs	r6, #1
    ba70:	68a3      	ldr	r3, [r4, #8]
    ba72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    ba76:	3b01      	subs	r3, #1
    ba78:	60a3      	str	r3, [r4, #8]
    ba7a:	b9e9      	cbnz	r1, bab8 <_puts_r+0x78>
    ba7c:	2b00      	cmp	r3, #0
    ba7e:	da2e      	bge.n	bade <_puts_r+0x9e>
    ba80:	4622      	mov	r2, r4
    ba82:	210a      	movs	r1, #10
    ba84:	4628      	mov	r0, r5
    ba86:	f000 f931 	bl	bcec <__swbuf_r>
    ba8a:	3001      	adds	r0, #1
    ba8c:	d011      	beq.n	bab2 <_puts_r+0x72>
    ba8e:	200a      	movs	r0, #10
    ba90:	bd70      	pop	{r4, r5, r6, pc}
    ba92:	4b17      	ldr	r3, [pc, #92]	; (baf0 <_puts_r+0xb0>)
    ba94:	429c      	cmp	r4, r3
    ba96:	d101      	bne.n	ba9c <_puts_r+0x5c>
    ba98:	68ac      	ldr	r4, [r5, #8]
    ba9a:	e7e3      	b.n	ba64 <_puts_r+0x24>
    ba9c:	4b15      	ldr	r3, [pc, #84]	; (baf4 <_puts_r+0xb4>)
    ba9e:	429c      	cmp	r4, r3
    baa0:	bf08      	it	eq
    baa2:	68ec      	ldreq	r4, [r5, #12]
    baa4:	e7de      	b.n	ba64 <_puts_r+0x24>
    baa6:	4621      	mov	r1, r4
    baa8:	4628      	mov	r0, r5
    baaa:	f000 f971 	bl	bd90 <__swsetup_r>
    baae:	2800      	cmp	r0, #0
    bab0:	d0dd      	beq.n	ba6e <_puts_r+0x2e>
    bab2:	f04f 30ff 	mov.w	r0, #4294967295
    bab6:	bd70      	pop	{r4, r5, r6, pc}
    bab8:	2b00      	cmp	r3, #0
    baba:	da04      	bge.n	bac6 <_puts_r+0x86>
    babc:	69a2      	ldr	r2, [r4, #24]
    babe:	4293      	cmp	r3, r2
    bac0:	db06      	blt.n	bad0 <_puts_r+0x90>
    bac2:	290a      	cmp	r1, #10
    bac4:	d004      	beq.n	bad0 <_puts_r+0x90>
    bac6:	6823      	ldr	r3, [r4, #0]
    bac8:	1c5a      	adds	r2, r3, #1
    baca:	6022      	str	r2, [r4, #0]
    bacc:	7019      	strb	r1, [r3, #0]
    bace:	e7cf      	b.n	ba70 <_puts_r+0x30>
    bad0:	4622      	mov	r2, r4
    bad2:	4628      	mov	r0, r5
    bad4:	f000 f90a 	bl	bcec <__swbuf_r>
    bad8:	3001      	adds	r0, #1
    bada:	d1c9      	bne.n	ba70 <_puts_r+0x30>
    badc:	e7e9      	b.n	bab2 <_puts_r+0x72>
    bade:	6823      	ldr	r3, [r4, #0]
    bae0:	200a      	movs	r0, #10
    bae2:	1c5a      	adds	r2, r3, #1
    bae4:	6022      	str	r2, [r4, #0]
    bae6:	7018      	strb	r0, [r3, #0]
    bae8:	bd70      	pop	{r4, r5, r6, pc}
    baea:	bf00      	nop
    baec:	0000d368 	.word	0x0000d368
    baf0:	0000d388 	.word	0x0000d388
    baf4:	0000d348 	.word	0x0000d348

0000baf8 <puts>:
    baf8:	4b02      	ldr	r3, [pc, #8]	; (bb04 <puts+0xc>)
    bafa:	4601      	mov	r1, r0
    bafc:	6818      	ldr	r0, [r3, #0]
    bafe:	f7ff bf9f 	b.w	ba40 <_puts_r>
    bb02:	bf00      	nop
    bb04:	20000558 	.word	0x20000558

0000bb08 <_sbrk_r>:
    bb08:	b538      	push	{r3, r4, r5, lr}
    bb0a:	4c06      	ldr	r4, [pc, #24]	; (bb24 <_sbrk_r+0x1c>)
    bb0c:	2300      	movs	r3, #0
    bb0e:	4605      	mov	r5, r0
    bb10:	4608      	mov	r0, r1
    bb12:	6023      	str	r3, [r4, #0]
    bb14:	f7f9 ff0a 	bl	592c <_sbrk>
    bb18:	1c43      	adds	r3, r0, #1
    bb1a:	d102      	bne.n	bb22 <_sbrk_r+0x1a>
    bb1c:	6823      	ldr	r3, [r4, #0]
    bb1e:	b103      	cbz	r3, bb22 <_sbrk_r+0x1a>
    bb20:	602b      	str	r3, [r5, #0]
    bb22:	bd38      	pop	{r3, r4, r5, pc}
    bb24:	20003d7c 	.word	0x20003d7c

0000bb28 <setbuf>:
    bb28:	2900      	cmp	r1, #0
    bb2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    bb2e:	bf0c      	ite	eq
    bb30:	2202      	moveq	r2, #2
    bb32:	2200      	movne	r2, #0
    bb34:	f000 b800 	b.w	bb38 <setvbuf>

0000bb38 <setvbuf>:
    bb38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    bb3c:	461d      	mov	r5, r3
    bb3e:	4b51      	ldr	r3, [pc, #324]	; (bc84 <setvbuf+0x14c>)
    bb40:	681e      	ldr	r6, [r3, #0]
    bb42:	4604      	mov	r4, r0
    bb44:	460f      	mov	r7, r1
    bb46:	4690      	mov	r8, r2
    bb48:	b126      	cbz	r6, bb54 <setvbuf+0x1c>
    bb4a:	69b3      	ldr	r3, [r6, #24]
    bb4c:	b913      	cbnz	r3, bb54 <setvbuf+0x1c>
    bb4e:	4630      	mov	r0, r6
    bb50:	f000 fa7e 	bl	c050 <__sinit>
    bb54:	4b4c      	ldr	r3, [pc, #304]	; (bc88 <setvbuf+0x150>)
    bb56:	429c      	cmp	r4, r3
    bb58:	d152      	bne.n	bc00 <setvbuf+0xc8>
    bb5a:	6874      	ldr	r4, [r6, #4]
    bb5c:	f1b8 0f02 	cmp.w	r8, #2
    bb60:	d006      	beq.n	bb70 <setvbuf+0x38>
    bb62:	f1b8 0f01 	cmp.w	r8, #1
    bb66:	f200 8089 	bhi.w	bc7c <setvbuf+0x144>
    bb6a:	2d00      	cmp	r5, #0
    bb6c:	f2c0 8086 	blt.w	bc7c <setvbuf+0x144>
    bb70:	4621      	mov	r1, r4
    bb72:	4630      	mov	r0, r6
    bb74:	f000 fa02 	bl	bf7c <_fflush_r>
    bb78:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bb7a:	b141      	cbz	r1, bb8e <setvbuf+0x56>
    bb7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    bb80:	4299      	cmp	r1, r3
    bb82:	d002      	beq.n	bb8a <setvbuf+0x52>
    bb84:	4630      	mov	r0, r6
    bb86:	f7ff feaf 	bl	b8e8 <_free_r>
    bb8a:	2300      	movs	r3, #0
    bb8c:	6363      	str	r3, [r4, #52]	; 0x34
    bb8e:	2300      	movs	r3, #0
    bb90:	61a3      	str	r3, [r4, #24]
    bb92:	6063      	str	r3, [r4, #4]
    bb94:	89a3      	ldrh	r3, [r4, #12]
    bb96:	061b      	lsls	r3, r3, #24
    bb98:	d503      	bpl.n	bba2 <setvbuf+0x6a>
    bb9a:	6921      	ldr	r1, [r4, #16]
    bb9c:	4630      	mov	r0, r6
    bb9e:	f7ff fea3 	bl	b8e8 <_free_r>
    bba2:	89a3      	ldrh	r3, [r4, #12]
    bba4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    bba8:	f023 0303 	bic.w	r3, r3, #3
    bbac:	f1b8 0f02 	cmp.w	r8, #2
    bbb0:	81a3      	strh	r3, [r4, #12]
    bbb2:	d05d      	beq.n	bc70 <setvbuf+0x138>
    bbb4:	ab01      	add	r3, sp, #4
    bbb6:	466a      	mov	r2, sp
    bbb8:	4621      	mov	r1, r4
    bbba:	4630      	mov	r0, r6
    bbbc:	f000 fad2 	bl	c164 <__swhatbuf_r>
    bbc0:	89a3      	ldrh	r3, [r4, #12]
    bbc2:	4318      	orrs	r0, r3
    bbc4:	81a0      	strh	r0, [r4, #12]
    bbc6:	bb2d      	cbnz	r5, bc14 <setvbuf+0xdc>
    bbc8:	9d00      	ldr	r5, [sp, #0]
    bbca:	4628      	mov	r0, r5
    bbcc:	f7ff fe70 	bl	b8b0 <malloc>
    bbd0:	4607      	mov	r7, r0
    bbd2:	2800      	cmp	r0, #0
    bbd4:	d14e      	bne.n	bc74 <setvbuf+0x13c>
    bbd6:	f8dd 9000 	ldr.w	r9, [sp]
    bbda:	45a9      	cmp	r9, r5
    bbdc:	d13c      	bne.n	bc58 <setvbuf+0x120>
    bbde:	f04f 30ff 	mov.w	r0, #4294967295
    bbe2:	89a3      	ldrh	r3, [r4, #12]
    bbe4:	f043 0302 	orr.w	r3, r3, #2
    bbe8:	81a3      	strh	r3, [r4, #12]
    bbea:	2300      	movs	r3, #0
    bbec:	60a3      	str	r3, [r4, #8]
    bbee:	f104 0347 	add.w	r3, r4, #71	; 0x47
    bbf2:	6023      	str	r3, [r4, #0]
    bbf4:	6123      	str	r3, [r4, #16]
    bbf6:	2301      	movs	r3, #1
    bbf8:	6163      	str	r3, [r4, #20]
    bbfa:	b003      	add	sp, #12
    bbfc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    bc00:	4b22      	ldr	r3, [pc, #136]	; (bc8c <setvbuf+0x154>)
    bc02:	429c      	cmp	r4, r3
    bc04:	d101      	bne.n	bc0a <setvbuf+0xd2>
    bc06:	68b4      	ldr	r4, [r6, #8]
    bc08:	e7a8      	b.n	bb5c <setvbuf+0x24>
    bc0a:	4b21      	ldr	r3, [pc, #132]	; (bc90 <setvbuf+0x158>)
    bc0c:	429c      	cmp	r4, r3
    bc0e:	bf08      	it	eq
    bc10:	68f4      	ldreq	r4, [r6, #12]
    bc12:	e7a3      	b.n	bb5c <setvbuf+0x24>
    bc14:	2f00      	cmp	r7, #0
    bc16:	d0d8      	beq.n	bbca <setvbuf+0x92>
    bc18:	69b3      	ldr	r3, [r6, #24]
    bc1a:	b913      	cbnz	r3, bc22 <setvbuf+0xea>
    bc1c:	4630      	mov	r0, r6
    bc1e:	f000 fa17 	bl	c050 <__sinit>
    bc22:	f1b8 0f01 	cmp.w	r8, #1
    bc26:	bf08      	it	eq
    bc28:	89a3      	ldrheq	r3, [r4, #12]
    bc2a:	6027      	str	r7, [r4, #0]
    bc2c:	bf04      	itt	eq
    bc2e:	f043 0301 	orreq.w	r3, r3, #1
    bc32:	81a3      	strheq	r3, [r4, #12]
    bc34:	89a3      	ldrh	r3, [r4, #12]
    bc36:	6127      	str	r7, [r4, #16]
    bc38:	f013 0008 	ands.w	r0, r3, #8
    bc3c:	6165      	str	r5, [r4, #20]
    bc3e:	d01b      	beq.n	bc78 <setvbuf+0x140>
    bc40:	f013 0001 	ands.w	r0, r3, #1
    bc44:	bf18      	it	ne
    bc46:	426d      	negne	r5, r5
    bc48:	f04f 0300 	mov.w	r3, #0
    bc4c:	bf1d      	ittte	ne
    bc4e:	60a3      	strne	r3, [r4, #8]
    bc50:	61a5      	strne	r5, [r4, #24]
    bc52:	4618      	movne	r0, r3
    bc54:	60a5      	streq	r5, [r4, #8]
    bc56:	e7d0      	b.n	bbfa <setvbuf+0xc2>
    bc58:	4648      	mov	r0, r9
    bc5a:	f7ff fe29 	bl	b8b0 <malloc>
    bc5e:	4607      	mov	r7, r0
    bc60:	2800      	cmp	r0, #0
    bc62:	d0bc      	beq.n	bbde <setvbuf+0xa6>
    bc64:	89a3      	ldrh	r3, [r4, #12]
    bc66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    bc6a:	81a3      	strh	r3, [r4, #12]
    bc6c:	464d      	mov	r5, r9
    bc6e:	e7d3      	b.n	bc18 <setvbuf+0xe0>
    bc70:	2000      	movs	r0, #0
    bc72:	e7b6      	b.n	bbe2 <setvbuf+0xaa>
    bc74:	46a9      	mov	r9, r5
    bc76:	e7f5      	b.n	bc64 <setvbuf+0x12c>
    bc78:	60a0      	str	r0, [r4, #8]
    bc7a:	e7be      	b.n	bbfa <setvbuf+0xc2>
    bc7c:	f04f 30ff 	mov.w	r0, #4294967295
    bc80:	e7bb      	b.n	bbfa <setvbuf+0xc2>
    bc82:	bf00      	nop
    bc84:	20000558 	.word	0x20000558
    bc88:	0000d368 	.word	0x0000d368
    bc8c:	0000d388 	.word	0x0000d388
    bc90:	0000d348 	.word	0x0000d348

0000bc94 <siprintf>:
    bc94:	b40e      	push	{r1, r2, r3}
    bc96:	b500      	push	{lr}
    bc98:	b09c      	sub	sp, #112	; 0x70
    bc9a:	f44f 7102 	mov.w	r1, #520	; 0x208
    bc9e:	ab1d      	add	r3, sp, #116	; 0x74
    bca0:	f8ad 1014 	strh.w	r1, [sp, #20]
    bca4:	9002      	str	r0, [sp, #8]
    bca6:	9006      	str	r0, [sp, #24]
    bca8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    bcac:	480a      	ldr	r0, [pc, #40]	; (bcd8 <siprintf+0x44>)
    bcae:	9104      	str	r1, [sp, #16]
    bcb0:	9107      	str	r1, [sp, #28]
    bcb2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    bcb6:	f853 2b04 	ldr.w	r2, [r3], #4
    bcba:	f8ad 1016 	strh.w	r1, [sp, #22]
    bcbe:	6800      	ldr	r0, [r0, #0]
    bcc0:	9301      	str	r3, [sp, #4]
    bcc2:	a902      	add	r1, sp, #8
    bcc4:	f000 fb10 	bl	c2e8 <_svfiprintf_r>
    bcc8:	9b02      	ldr	r3, [sp, #8]
    bcca:	2200      	movs	r2, #0
    bccc:	701a      	strb	r2, [r3, #0]
    bcce:	b01c      	add	sp, #112	; 0x70
    bcd0:	f85d eb04 	ldr.w	lr, [sp], #4
    bcd4:	b003      	add	sp, #12
    bcd6:	4770      	bx	lr
    bcd8:	20000558 	.word	0x20000558

0000bcdc <strlen>:
    bcdc:	4603      	mov	r3, r0
    bcde:	f813 2b01 	ldrb.w	r2, [r3], #1
    bce2:	2a00      	cmp	r2, #0
    bce4:	d1fb      	bne.n	bcde <strlen+0x2>
    bce6:	1a18      	subs	r0, r3, r0
    bce8:	3801      	subs	r0, #1
    bcea:	4770      	bx	lr

0000bcec <__swbuf_r>:
    bcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bcee:	460e      	mov	r6, r1
    bcf0:	4614      	mov	r4, r2
    bcf2:	4605      	mov	r5, r0
    bcf4:	b118      	cbz	r0, bcfe <__swbuf_r+0x12>
    bcf6:	6983      	ldr	r3, [r0, #24]
    bcf8:	b90b      	cbnz	r3, bcfe <__swbuf_r+0x12>
    bcfa:	f000 f9a9 	bl	c050 <__sinit>
    bcfe:	4b21      	ldr	r3, [pc, #132]	; (bd84 <__swbuf_r+0x98>)
    bd00:	429c      	cmp	r4, r3
    bd02:	d12a      	bne.n	bd5a <__swbuf_r+0x6e>
    bd04:	686c      	ldr	r4, [r5, #4]
    bd06:	69a3      	ldr	r3, [r4, #24]
    bd08:	60a3      	str	r3, [r4, #8]
    bd0a:	89a3      	ldrh	r3, [r4, #12]
    bd0c:	071a      	lsls	r2, r3, #28
    bd0e:	d52e      	bpl.n	bd6e <__swbuf_r+0x82>
    bd10:	6923      	ldr	r3, [r4, #16]
    bd12:	b363      	cbz	r3, bd6e <__swbuf_r+0x82>
    bd14:	6923      	ldr	r3, [r4, #16]
    bd16:	6820      	ldr	r0, [r4, #0]
    bd18:	1ac0      	subs	r0, r0, r3
    bd1a:	6963      	ldr	r3, [r4, #20]
    bd1c:	b2f6      	uxtb	r6, r6
    bd1e:	4298      	cmp	r0, r3
    bd20:	4637      	mov	r7, r6
    bd22:	db04      	blt.n	bd2e <__swbuf_r+0x42>
    bd24:	4621      	mov	r1, r4
    bd26:	4628      	mov	r0, r5
    bd28:	f000 f928 	bl	bf7c <_fflush_r>
    bd2c:	bb28      	cbnz	r0, bd7a <__swbuf_r+0x8e>
    bd2e:	68a3      	ldr	r3, [r4, #8]
    bd30:	3b01      	subs	r3, #1
    bd32:	60a3      	str	r3, [r4, #8]
    bd34:	6823      	ldr	r3, [r4, #0]
    bd36:	1c5a      	adds	r2, r3, #1
    bd38:	6022      	str	r2, [r4, #0]
    bd3a:	701e      	strb	r6, [r3, #0]
    bd3c:	6963      	ldr	r3, [r4, #20]
    bd3e:	3001      	adds	r0, #1
    bd40:	4298      	cmp	r0, r3
    bd42:	d004      	beq.n	bd4e <__swbuf_r+0x62>
    bd44:	89a3      	ldrh	r3, [r4, #12]
    bd46:	07db      	lsls	r3, r3, #31
    bd48:	d519      	bpl.n	bd7e <__swbuf_r+0x92>
    bd4a:	2e0a      	cmp	r6, #10
    bd4c:	d117      	bne.n	bd7e <__swbuf_r+0x92>
    bd4e:	4621      	mov	r1, r4
    bd50:	4628      	mov	r0, r5
    bd52:	f000 f913 	bl	bf7c <_fflush_r>
    bd56:	b190      	cbz	r0, bd7e <__swbuf_r+0x92>
    bd58:	e00f      	b.n	bd7a <__swbuf_r+0x8e>
    bd5a:	4b0b      	ldr	r3, [pc, #44]	; (bd88 <__swbuf_r+0x9c>)
    bd5c:	429c      	cmp	r4, r3
    bd5e:	d101      	bne.n	bd64 <__swbuf_r+0x78>
    bd60:	68ac      	ldr	r4, [r5, #8]
    bd62:	e7d0      	b.n	bd06 <__swbuf_r+0x1a>
    bd64:	4b09      	ldr	r3, [pc, #36]	; (bd8c <__swbuf_r+0xa0>)
    bd66:	429c      	cmp	r4, r3
    bd68:	bf08      	it	eq
    bd6a:	68ec      	ldreq	r4, [r5, #12]
    bd6c:	e7cb      	b.n	bd06 <__swbuf_r+0x1a>
    bd6e:	4621      	mov	r1, r4
    bd70:	4628      	mov	r0, r5
    bd72:	f000 f80d 	bl	bd90 <__swsetup_r>
    bd76:	2800      	cmp	r0, #0
    bd78:	d0cc      	beq.n	bd14 <__swbuf_r+0x28>
    bd7a:	f04f 37ff 	mov.w	r7, #4294967295
    bd7e:	4638      	mov	r0, r7
    bd80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bd82:	bf00      	nop
    bd84:	0000d368 	.word	0x0000d368
    bd88:	0000d388 	.word	0x0000d388
    bd8c:	0000d348 	.word	0x0000d348

0000bd90 <__swsetup_r>:
    bd90:	4b32      	ldr	r3, [pc, #200]	; (be5c <__swsetup_r+0xcc>)
    bd92:	b570      	push	{r4, r5, r6, lr}
    bd94:	681d      	ldr	r5, [r3, #0]
    bd96:	4606      	mov	r6, r0
    bd98:	460c      	mov	r4, r1
    bd9a:	b125      	cbz	r5, bda6 <__swsetup_r+0x16>
    bd9c:	69ab      	ldr	r3, [r5, #24]
    bd9e:	b913      	cbnz	r3, bda6 <__swsetup_r+0x16>
    bda0:	4628      	mov	r0, r5
    bda2:	f000 f955 	bl	c050 <__sinit>
    bda6:	4b2e      	ldr	r3, [pc, #184]	; (be60 <__swsetup_r+0xd0>)
    bda8:	429c      	cmp	r4, r3
    bdaa:	d10f      	bne.n	bdcc <__swsetup_r+0x3c>
    bdac:	686c      	ldr	r4, [r5, #4]
    bdae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    bdb2:	b29a      	uxth	r2, r3
    bdb4:	0715      	lsls	r5, r2, #28
    bdb6:	d42c      	bmi.n	be12 <__swsetup_r+0x82>
    bdb8:	06d0      	lsls	r0, r2, #27
    bdba:	d411      	bmi.n	bde0 <__swsetup_r+0x50>
    bdbc:	2209      	movs	r2, #9
    bdbe:	6032      	str	r2, [r6, #0]
    bdc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bdc4:	81a3      	strh	r3, [r4, #12]
    bdc6:	f04f 30ff 	mov.w	r0, #4294967295
    bdca:	bd70      	pop	{r4, r5, r6, pc}
    bdcc:	4b25      	ldr	r3, [pc, #148]	; (be64 <__swsetup_r+0xd4>)
    bdce:	429c      	cmp	r4, r3
    bdd0:	d101      	bne.n	bdd6 <__swsetup_r+0x46>
    bdd2:	68ac      	ldr	r4, [r5, #8]
    bdd4:	e7eb      	b.n	bdae <__swsetup_r+0x1e>
    bdd6:	4b24      	ldr	r3, [pc, #144]	; (be68 <__swsetup_r+0xd8>)
    bdd8:	429c      	cmp	r4, r3
    bdda:	bf08      	it	eq
    bddc:	68ec      	ldreq	r4, [r5, #12]
    bdde:	e7e6      	b.n	bdae <__swsetup_r+0x1e>
    bde0:	0751      	lsls	r1, r2, #29
    bde2:	d512      	bpl.n	be0a <__swsetup_r+0x7a>
    bde4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    bde6:	b141      	cbz	r1, bdfa <__swsetup_r+0x6a>
    bde8:	f104 0344 	add.w	r3, r4, #68	; 0x44
    bdec:	4299      	cmp	r1, r3
    bdee:	d002      	beq.n	bdf6 <__swsetup_r+0x66>
    bdf0:	4630      	mov	r0, r6
    bdf2:	f7ff fd79 	bl	b8e8 <_free_r>
    bdf6:	2300      	movs	r3, #0
    bdf8:	6363      	str	r3, [r4, #52]	; 0x34
    bdfa:	89a3      	ldrh	r3, [r4, #12]
    bdfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    be00:	81a3      	strh	r3, [r4, #12]
    be02:	2300      	movs	r3, #0
    be04:	6063      	str	r3, [r4, #4]
    be06:	6923      	ldr	r3, [r4, #16]
    be08:	6023      	str	r3, [r4, #0]
    be0a:	89a3      	ldrh	r3, [r4, #12]
    be0c:	f043 0308 	orr.w	r3, r3, #8
    be10:	81a3      	strh	r3, [r4, #12]
    be12:	6923      	ldr	r3, [r4, #16]
    be14:	b94b      	cbnz	r3, be2a <__swsetup_r+0x9a>
    be16:	89a3      	ldrh	r3, [r4, #12]
    be18:	f403 7320 	and.w	r3, r3, #640	; 0x280
    be1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    be20:	d003      	beq.n	be2a <__swsetup_r+0x9a>
    be22:	4621      	mov	r1, r4
    be24:	4630      	mov	r0, r6
    be26:	f000 f9c1 	bl	c1ac <__smakebuf_r>
    be2a:	89a2      	ldrh	r2, [r4, #12]
    be2c:	f012 0301 	ands.w	r3, r2, #1
    be30:	d00c      	beq.n	be4c <__swsetup_r+0xbc>
    be32:	2300      	movs	r3, #0
    be34:	60a3      	str	r3, [r4, #8]
    be36:	6963      	ldr	r3, [r4, #20]
    be38:	425b      	negs	r3, r3
    be3a:	61a3      	str	r3, [r4, #24]
    be3c:	6923      	ldr	r3, [r4, #16]
    be3e:	b953      	cbnz	r3, be56 <__swsetup_r+0xc6>
    be40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    be44:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    be48:	d1ba      	bne.n	bdc0 <__swsetup_r+0x30>
    be4a:	bd70      	pop	{r4, r5, r6, pc}
    be4c:	0792      	lsls	r2, r2, #30
    be4e:	bf58      	it	pl
    be50:	6963      	ldrpl	r3, [r4, #20]
    be52:	60a3      	str	r3, [r4, #8]
    be54:	e7f2      	b.n	be3c <__swsetup_r+0xac>
    be56:	2000      	movs	r0, #0
    be58:	e7f7      	b.n	be4a <__swsetup_r+0xba>
    be5a:	bf00      	nop
    be5c:	20000558 	.word	0x20000558
    be60:	0000d368 	.word	0x0000d368
    be64:	0000d388 	.word	0x0000d388
    be68:	0000d348 	.word	0x0000d348

0000be6c <__sflush_r>:
    be6c:	898a      	ldrh	r2, [r1, #12]
    be6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    be72:	4605      	mov	r5, r0
    be74:	0710      	lsls	r0, r2, #28
    be76:	460c      	mov	r4, r1
    be78:	d45a      	bmi.n	bf30 <__sflush_r+0xc4>
    be7a:	684b      	ldr	r3, [r1, #4]
    be7c:	2b00      	cmp	r3, #0
    be7e:	dc05      	bgt.n	be8c <__sflush_r+0x20>
    be80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    be82:	2b00      	cmp	r3, #0
    be84:	dc02      	bgt.n	be8c <__sflush_r+0x20>
    be86:	2000      	movs	r0, #0
    be88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    be8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    be8e:	2e00      	cmp	r6, #0
    be90:	d0f9      	beq.n	be86 <__sflush_r+0x1a>
    be92:	2300      	movs	r3, #0
    be94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    be98:	682f      	ldr	r7, [r5, #0]
    be9a:	602b      	str	r3, [r5, #0]
    be9c:	d033      	beq.n	bf06 <__sflush_r+0x9a>
    be9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    bea0:	89a3      	ldrh	r3, [r4, #12]
    bea2:	075a      	lsls	r2, r3, #29
    bea4:	d505      	bpl.n	beb2 <__sflush_r+0x46>
    bea6:	6863      	ldr	r3, [r4, #4]
    bea8:	1ac0      	subs	r0, r0, r3
    beaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
    beac:	b10b      	cbz	r3, beb2 <__sflush_r+0x46>
    beae:	6c23      	ldr	r3, [r4, #64]	; 0x40
    beb0:	1ac0      	subs	r0, r0, r3
    beb2:	2300      	movs	r3, #0
    beb4:	4602      	mov	r2, r0
    beb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    beb8:	6a21      	ldr	r1, [r4, #32]
    beba:	4628      	mov	r0, r5
    bebc:	47b0      	blx	r6
    bebe:	1c43      	adds	r3, r0, #1
    bec0:	89a3      	ldrh	r3, [r4, #12]
    bec2:	d106      	bne.n	bed2 <__sflush_r+0x66>
    bec4:	6829      	ldr	r1, [r5, #0]
    bec6:	291d      	cmp	r1, #29
    bec8:	d84b      	bhi.n	bf62 <__sflush_r+0xf6>
    beca:	4a2b      	ldr	r2, [pc, #172]	; (bf78 <__sflush_r+0x10c>)
    becc:	40ca      	lsrs	r2, r1
    bece:	07d6      	lsls	r6, r2, #31
    bed0:	d547      	bpl.n	bf62 <__sflush_r+0xf6>
    bed2:	2200      	movs	r2, #0
    bed4:	6062      	str	r2, [r4, #4]
    bed6:	04d9      	lsls	r1, r3, #19
    bed8:	6922      	ldr	r2, [r4, #16]
    beda:	6022      	str	r2, [r4, #0]
    bedc:	d504      	bpl.n	bee8 <__sflush_r+0x7c>
    bede:	1c42      	adds	r2, r0, #1
    bee0:	d101      	bne.n	bee6 <__sflush_r+0x7a>
    bee2:	682b      	ldr	r3, [r5, #0]
    bee4:	b903      	cbnz	r3, bee8 <__sflush_r+0x7c>
    bee6:	6560      	str	r0, [r4, #84]	; 0x54
    bee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
    beea:	602f      	str	r7, [r5, #0]
    beec:	2900      	cmp	r1, #0
    beee:	d0ca      	beq.n	be86 <__sflush_r+0x1a>
    bef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
    bef4:	4299      	cmp	r1, r3
    bef6:	d002      	beq.n	befe <__sflush_r+0x92>
    bef8:	4628      	mov	r0, r5
    befa:	f7ff fcf5 	bl	b8e8 <_free_r>
    befe:	2000      	movs	r0, #0
    bf00:	6360      	str	r0, [r4, #52]	; 0x34
    bf02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bf06:	6a21      	ldr	r1, [r4, #32]
    bf08:	2301      	movs	r3, #1
    bf0a:	4628      	mov	r0, r5
    bf0c:	47b0      	blx	r6
    bf0e:	1c41      	adds	r1, r0, #1
    bf10:	d1c6      	bne.n	bea0 <__sflush_r+0x34>
    bf12:	682b      	ldr	r3, [r5, #0]
    bf14:	2b00      	cmp	r3, #0
    bf16:	d0c3      	beq.n	bea0 <__sflush_r+0x34>
    bf18:	2b1d      	cmp	r3, #29
    bf1a:	d001      	beq.n	bf20 <__sflush_r+0xb4>
    bf1c:	2b16      	cmp	r3, #22
    bf1e:	d101      	bne.n	bf24 <__sflush_r+0xb8>
    bf20:	602f      	str	r7, [r5, #0]
    bf22:	e7b0      	b.n	be86 <__sflush_r+0x1a>
    bf24:	89a3      	ldrh	r3, [r4, #12]
    bf26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bf2a:	81a3      	strh	r3, [r4, #12]
    bf2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bf30:	690f      	ldr	r7, [r1, #16]
    bf32:	2f00      	cmp	r7, #0
    bf34:	d0a7      	beq.n	be86 <__sflush_r+0x1a>
    bf36:	0793      	lsls	r3, r2, #30
    bf38:	680e      	ldr	r6, [r1, #0]
    bf3a:	bf08      	it	eq
    bf3c:	694b      	ldreq	r3, [r1, #20]
    bf3e:	600f      	str	r7, [r1, #0]
    bf40:	bf18      	it	ne
    bf42:	2300      	movne	r3, #0
    bf44:	eba6 0807 	sub.w	r8, r6, r7
    bf48:	608b      	str	r3, [r1, #8]
    bf4a:	f1b8 0f00 	cmp.w	r8, #0
    bf4e:	dd9a      	ble.n	be86 <__sflush_r+0x1a>
    bf50:	4643      	mov	r3, r8
    bf52:	463a      	mov	r2, r7
    bf54:	6a21      	ldr	r1, [r4, #32]
    bf56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    bf58:	4628      	mov	r0, r5
    bf5a:	47b0      	blx	r6
    bf5c:	2800      	cmp	r0, #0
    bf5e:	dc07      	bgt.n	bf70 <__sflush_r+0x104>
    bf60:	89a3      	ldrh	r3, [r4, #12]
    bf62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    bf66:	81a3      	strh	r3, [r4, #12]
    bf68:	f04f 30ff 	mov.w	r0, #4294967295
    bf6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bf70:	4407      	add	r7, r0
    bf72:	eba8 0800 	sub.w	r8, r8, r0
    bf76:	e7e8      	b.n	bf4a <__sflush_r+0xde>
    bf78:	20400001 	.word	0x20400001

0000bf7c <_fflush_r>:
    bf7c:	b538      	push	{r3, r4, r5, lr}
    bf7e:	690b      	ldr	r3, [r1, #16]
    bf80:	4605      	mov	r5, r0
    bf82:	460c      	mov	r4, r1
    bf84:	b1db      	cbz	r3, bfbe <_fflush_r+0x42>
    bf86:	b118      	cbz	r0, bf90 <_fflush_r+0x14>
    bf88:	6983      	ldr	r3, [r0, #24]
    bf8a:	b90b      	cbnz	r3, bf90 <_fflush_r+0x14>
    bf8c:	f000 f860 	bl	c050 <__sinit>
    bf90:	4b0c      	ldr	r3, [pc, #48]	; (bfc4 <_fflush_r+0x48>)
    bf92:	429c      	cmp	r4, r3
    bf94:	d109      	bne.n	bfaa <_fflush_r+0x2e>
    bf96:	686c      	ldr	r4, [r5, #4]
    bf98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    bf9c:	b17b      	cbz	r3, bfbe <_fflush_r+0x42>
    bf9e:	4621      	mov	r1, r4
    bfa0:	4628      	mov	r0, r5
    bfa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    bfa6:	f7ff bf61 	b.w	be6c <__sflush_r>
    bfaa:	4b07      	ldr	r3, [pc, #28]	; (bfc8 <_fflush_r+0x4c>)
    bfac:	429c      	cmp	r4, r3
    bfae:	d101      	bne.n	bfb4 <_fflush_r+0x38>
    bfb0:	68ac      	ldr	r4, [r5, #8]
    bfb2:	e7f1      	b.n	bf98 <_fflush_r+0x1c>
    bfb4:	4b05      	ldr	r3, [pc, #20]	; (bfcc <_fflush_r+0x50>)
    bfb6:	429c      	cmp	r4, r3
    bfb8:	bf08      	it	eq
    bfba:	68ec      	ldreq	r4, [r5, #12]
    bfbc:	e7ec      	b.n	bf98 <_fflush_r+0x1c>
    bfbe:	2000      	movs	r0, #0
    bfc0:	bd38      	pop	{r3, r4, r5, pc}
    bfc2:	bf00      	nop
    bfc4:	0000d368 	.word	0x0000d368
    bfc8:	0000d388 	.word	0x0000d388
    bfcc:	0000d348 	.word	0x0000d348

0000bfd0 <_cleanup_r>:
    bfd0:	4901      	ldr	r1, [pc, #4]	; (bfd8 <_cleanup_r+0x8>)
    bfd2:	f000 b8a9 	b.w	c128 <_fwalk_reent>
    bfd6:	bf00      	nop
    bfd8:	0000bf7d 	.word	0x0000bf7d

0000bfdc <std.isra.0>:
    bfdc:	2300      	movs	r3, #0
    bfde:	b510      	push	{r4, lr}
    bfe0:	4604      	mov	r4, r0
    bfe2:	6003      	str	r3, [r0, #0]
    bfe4:	6043      	str	r3, [r0, #4]
    bfe6:	6083      	str	r3, [r0, #8]
    bfe8:	8181      	strh	r1, [r0, #12]
    bfea:	6643      	str	r3, [r0, #100]	; 0x64
    bfec:	81c2      	strh	r2, [r0, #14]
    bfee:	6103      	str	r3, [r0, #16]
    bff0:	6143      	str	r3, [r0, #20]
    bff2:	6183      	str	r3, [r0, #24]
    bff4:	4619      	mov	r1, r3
    bff6:	2208      	movs	r2, #8
    bff8:	305c      	adds	r0, #92	; 0x5c
    bffa:	f7ff fc6c 	bl	b8d6 <memset>
    bffe:	4b05      	ldr	r3, [pc, #20]	; (c014 <std.isra.0+0x38>)
    c000:	6263      	str	r3, [r4, #36]	; 0x24
    c002:	4b05      	ldr	r3, [pc, #20]	; (c018 <std.isra.0+0x3c>)
    c004:	62a3      	str	r3, [r4, #40]	; 0x28
    c006:	4b05      	ldr	r3, [pc, #20]	; (c01c <std.isra.0+0x40>)
    c008:	62e3      	str	r3, [r4, #44]	; 0x2c
    c00a:	4b05      	ldr	r3, [pc, #20]	; (c020 <std.isra.0+0x44>)
    c00c:	6224      	str	r4, [r4, #32]
    c00e:	6323      	str	r3, [r4, #48]	; 0x30
    c010:	bd10      	pop	{r4, pc}
    c012:	bf00      	nop
    c014:	0000c7fd 	.word	0x0000c7fd
    c018:	0000c81f 	.word	0x0000c81f
    c01c:	0000c857 	.word	0x0000c857
    c020:	0000c87b 	.word	0x0000c87b

0000c024 <__sfmoreglue>:
    c024:	b570      	push	{r4, r5, r6, lr}
    c026:	1e4a      	subs	r2, r1, #1
    c028:	2568      	movs	r5, #104	; 0x68
    c02a:	4355      	muls	r5, r2
    c02c:	460e      	mov	r6, r1
    c02e:	f105 0174 	add.w	r1, r5, #116	; 0x74
    c032:	f7ff fca7 	bl	b984 <_malloc_r>
    c036:	4604      	mov	r4, r0
    c038:	b140      	cbz	r0, c04c <__sfmoreglue+0x28>
    c03a:	2100      	movs	r1, #0
    c03c:	e880 0042 	stmia.w	r0, {r1, r6}
    c040:	300c      	adds	r0, #12
    c042:	60a0      	str	r0, [r4, #8]
    c044:	f105 0268 	add.w	r2, r5, #104	; 0x68
    c048:	f7ff fc45 	bl	b8d6 <memset>
    c04c:	4620      	mov	r0, r4
    c04e:	bd70      	pop	{r4, r5, r6, pc}

0000c050 <__sinit>:
    c050:	6983      	ldr	r3, [r0, #24]
    c052:	b510      	push	{r4, lr}
    c054:	4604      	mov	r4, r0
    c056:	bb33      	cbnz	r3, c0a6 <__sinit+0x56>
    c058:	6483      	str	r3, [r0, #72]	; 0x48
    c05a:	64c3      	str	r3, [r0, #76]	; 0x4c
    c05c:	6503      	str	r3, [r0, #80]	; 0x50
    c05e:	4b12      	ldr	r3, [pc, #72]	; (c0a8 <__sinit+0x58>)
    c060:	4a12      	ldr	r2, [pc, #72]	; (c0ac <__sinit+0x5c>)
    c062:	681b      	ldr	r3, [r3, #0]
    c064:	6282      	str	r2, [r0, #40]	; 0x28
    c066:	4298      	cmp	r0, r3
    c068:	bf04      	itt	eq
    c06a:	2301      	moveq	r3, #1
    c06c:	6183      	streq	r3, [r0, #24]
    c06e:	f000 f81f 	bl	c0b0 <__sfp>
    c072:	6060      	str	r0, [r4, #4]
    c074:	4620      	mov	r0, r4
    c076:	f000 f81b 	bl	c0b0 <__sfp>
    c07a:	60a0      	str	r0, [r4, #8]
    c07c:	4620      	mov	r0, r4
    c07e:	f000 f817 	bl	c0b0 <__sfp>
    c082:	2200      	movs	r2, #0
    c084:	60e0      	str	r0, [r4, #12]
    c086:	2104      	movs	r1, #4
    c088:	6860      	ldr	r0, [r4, #4]
    c08a:	f7ff ffa7 	bl	bfdc <std.isra.0>
    c08e:	2201      	movs	r2, #1
    c090:	2109      	movs	r1, #9
    c092:	68a0      	ldr	r0, [r4, #8]
    c094:	f7ff ffa2 	bl	bfdc <std.isra.0>
    c098:	2202      	movs	r2, #2
    c09a:	2112      	movs	r1, #18
    c09c:	68e0      	ldr	r0, [r4, #12]
    c09e:	f7ff ff9d 	bl	bfdc <std.isra.0>
    c0a2:	2301      	movs	r3, #1
    c0a4:	61a3      	str	r3, [r4, #24]
    c0a6:	bd10      	pop	{r4, pc}
    c0a8:	0000d344 	.word	0x0000d344
    c0ac:	0000bfd1 	.word	0x0000bfd1

0000c0b0 <__sfp>:
    c0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c0b2:	4b1c      	ldr	r3, [pc, #112]	; (c124 <__sfp+0x74>)
    c0b4:	681e      	ldr	r6, [r3, #0]
    c0b6:	69b3      	ldr	r3, [r6, #24]
    c0b8:	4607      	mov	r7, r0
    c0ba:	b913      	cbnz	r3, c0c2 <__sfp+0x12>
    c0bc:	4630      	mov	r0, r6
    c0be:	f7ff ffc7 	bl	c050 <__sinit>
    c0c2:	3648      	adds	r6, #72	; 0x48
    c0c4:	68b4      	ldr	r4, [r6, #8]
    c0c6:	6873      	ldr	r3, [r6, #4]
    c0c8:	3b01      	subs	r3, #1
    c0ca:	d503      	bpl.n	c0d4 <__sfp+0x24>
    c0cc:	6833      	ldr	r3, [r6, #0]
    c0ce:	b133      	cbz	r3, c0de <__sfp+0x2e>
    c0d0:	6836      	ldr	r6, [r6, #0]
    c0d2:	e7f7      	b.n	c0c4 <__sfp+0x14>
    c0d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    c0d8:	b16d      	cbz	r5, c0f6 <__sfp+0x46>
    c0da:	3468      	adds	r4, #104	; 0x68
    c0dc:	e7f4      	b.n	c0c8 <__sfp+0x18>
    c0de:	2104      	movs	r1, #4
    c0e0:	4638      	mov	r0, r7
    c0e2:	f7ff ff9f 	bl	c024 <__sfmoreglue>
    c0e6:	6030      	str	r0, [r6, #0]
    c0e8:	2800      	cmp	r0, #0
    c0ea:	d1f1      	bne.n	c0d0 <__sfp+0x20>
    c0ec:	230c      	movs	r3, #12
    c0ee:	603b      	str	r3, [r7, #0]
    c0f0:	4604      	mov	r4, r0
    c0f2:	4620      	mov	r0, r4
    c0f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c0f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    c0fa:	81e3      	strh	r3, [r4, #14]
    c0fc:	2301      	movs	r3, #1
    c0fe:	81a3      	strh	r3, [r4, #12]
    c100:	6665      	str	r5, [r4, #100]	; 0x64
    c102:	6025      	str	r5, [r4, #0]
    c104:	60a5      	str	r5, [r4, #8]
    c106:	6065      	str	r5, [r4, #4]
    c108:	6125      	str	r5, [r4, #16]
    c10a:	6165      	str	r5, [r4, #20]
    c10c:	61a5      	str	r5, [r4, #24]
    c10e:	2208      	movs	r2, #8
    c110:	4629      	mov	r1, r5
    c112:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    c116:	f7ff fbde 	bl	b8d6 <memset>
    c11a:	6365      	str	r5, [r4, #52]	; 0x34
    c11c:	63a5      	str	r5, [r4, #56]	; 0x38
    c11e:	64a5      	str	r5, [r4, #72]	; 0x48
    c120:	64e5      	str	r5, [r4, #76]	; 0x4c
    c122:	e7e6      	b.n	c0f2 <__sfp+0x42>
    c124:	0000d344 	.word	0x0000d344

0000c128 <_fwalk_reent>:
    c128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c12c:	4680      	mov	r8, r0
    c12e:	4689      	mov	r9, r1
    c130:	f100 0448 	add.w	r4, r0, #72	; 0x48
    c134:	2600      	movs	r6, #0
    c136:	b914      	cbnz	r4, c13e <_fwalk_reent+0x16>
    c138:	4630      	mov	r0, r6
    c13a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c13e:	68a5      	ldr	r5, [r4, #8]
    c140:	6867      	ldr	r7, [r4, #4]
    c142:	3f01      	subs	r7, #1
    c144:	d501      	bpl.n	c14a <_fwalk_reent+0x22>
    c146:	6824      	ldr	r4, [r4, #0]
    c148:	e7f5      	b.n	c136 <_fwalk_reent+0xe>
    c14a:	89ab      	ldrh	r3, [r5, #12]
    c14c:	2b01      	cmp	r3, #1
    c14e:	d907      	bls.n	c160 <_fwalk_reent+0x38>
    c150:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    c154:	3301      	adds	r3, #1
    c156:	d003      	beq.n	c160 <_fwalk_reent+0x38>
    c158:	4629      	mov	r1, r5
    c15a:	4640      	mov	r0, r8
    c15c:	47c8      	blx	r9
    c15e:	4306      	orrs	r6, r0
    c160:	3568      	adds	r5, #104	; 0x68
    c162:	e7ee      	b.n	c142 <_fwalk_reent+0x1a>

0000c164 <__swhatbuf_r>:
    c164:	b570      	push	{r4, r5, r6, lr}
    c166:	460e      	mov	r6, r1
    c168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c16c:	2900      	cmp	r1, #0
    c16e:	b090      	sub	sp, #64	; 0x40
    c170:	4614      	mov	r4, r2
    c172:	461d      	mov	r5, r3
    c174:	da07      	bge.n	c186 <__swhatbuf_r+0x22>
    c176:	2300      	movs	r3, #0
    c178:	602b      	str	r3, [r5, #0]
    c17a:	89b3      	ldrh	r3, [r6, #12]
    c17c:	061a      	lsls	r2, r3, #24
    c17e:	d410      	bmi.n	c1a2 <__swhatbuf_r+0x3e>
    c180:	f44f 6380 	mov.w	r3, #1024	; 0x400
    c184:	e00e      	b.n	c1a4 <__swhatbuf_r+0x40>
    c186:	aa01      	add	r2, sp, #4
    c188:	f000 fb9e 	bl	c8c8 <_fstat_r>
    c18c:	2800      	cmp	r0, #0
    c18e:	dbf2      	blt.n	c176 <__swhatbuf_r+0x12>
    c190:	9a02      	ldr	r2, [sp, #8]
    c192:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
    c196:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
    c19a:	425a      	negs	r2, r3
    c19c:	415a      	adcs	r2, r3
    c19e:	602a      	str	r2, [r5, #0]
    c1a0:	e7ee      	b.n	c180 <__swhatbuf_r+0x1c>
    c1a2:	2340      	movs	r3, #64	; 0x40
    c1a4:	2000      	movs	r0, #0
    c1a6:	6023      	str	r3, [r4, #0]
    c1a8:	b010      	add	sp, #64	; 0x40
    c1aa:	bd70      	pop	{r4, r5, r6, pc}

0000c1ac <__smakebuf_r>:
    c1ac:	898b      	ldrh	r3, [r1, #12]
    c1ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c1b0:	079d      	lsls	r5, r3, #30
    c1b2:	4606      	mov	r6, r0
    c1b4:	460c      	mov	r4, r1
    c1b6:	d507      	bpl.n	c1c8 <__smakebuf_r+0x1c>
    c1b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
    c1bc:	6023      	str	r3, [r4, #0]
    c1be:	6123      	str	r3, [r4, #16]
    c1c0:	2301      	movs	r3, #1
    c1c2:	6163      	str	r3, [r4, #20]
    c1c4:	b002      	add	sp, #8
    c1c6:	bd70      	pop	{r4, r5, r6, pc}
    c1c8:	ab01      	add	r3, sp, #4
    c1ca:	466a      	mov	r2, sp
    c1cc:	f7ff ffca 	bl	c164 <__swhatbuf_r>
    c1d0:	9900      	ldr	r1, [sp, #0]
    c1d2:	4605      	mov	r5, r0
    c1d4:	4630      	mov	r0, r6
    c1d6:	f7ff fbd5 	bl	b984 <_malloc_r>
    c1da:	b948      	cbnz	r0, c1f0 <__smakebuf_r+0x44>
    c1dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    c1e0:	059a      	lsls	r2, r3, #22
    c1e2:	d4ef      	bmi.n	c1c4 <__smakebuf_r+0x18>
    c1e4:	f023 0303 	bic.w	r3, r3, #3
    c1e8:	f043 0302 	orr.w	r3, r3, #2
    c1ec:	81a3      	strh	r3, [r4, #12]
    c1ee:	e7e3      	b.n	c1b8 <__smakebuf_r+0xc>
    c1f0:	4b0d      	ldr	r3, [pc, #52]	; (c228 <__smakebuf_r+0x7c>)
    c1f2:	62b3      	str	r3, [r6, #40]	; 0x28
    c1f4:	89a3      	ldrh	r3, [r4, #12]
    c1f6:	6020      	str	r0, [r4, #0]
    c1f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    c1fc:	81a3      	strh	r3, [r4, #12]
    c1fe:	9b00      	ldr	r3, [sp, #0]
    c200:	6163      	str	r3, [r4, #20]
    c202:	9b01      	ldr	r3, [sp, #4]
    c204:	6120      	str	r0, [r4, #16]
    c206:	b15b      	cbz	r3, c220 <__smakebuf_r+0x74>
    c208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    c20c:	4630      	mov	r0, r6
    c20e:	f000 fb6d 	bl	c8ec <_isatty_r>
    c212:	b128      	cbz	r0, c220 <__smakebuf_r+0x74>
    c214:	89a3      	ldrh	r3, [r4, #12]
    c216:	f023 0303 	bic.w	r3, r3, #3
    c21a:	f043 0301 	orr.w	r3, r3, #1
    c21e:	81a3      	strh	r3, [r4, #12]
    c220:	89a3      	ldrh	r3, [r4, #12]
    c222:	431d      	orrs	r5, r3
    c224:	81a5      	strh	r5, [r4, #12]
    c226:	e7cd      	b.n	c1c4 <__smakebuf_r+0x18>
    c228:	0000bfd1 	.word	0x0000bfd1

0000c22c <__malloc_lock>:
    c22c:	4770      	bx	lr

0000c22e <__malloc_unlock>:
    c22e:	4770      	bx	lr

0000c230 <__ssputs_r>:
    c230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c234:	688e      	ldr	r6, [r1, #8]
    c236:	429e      	cmp	r6, r3
    c238:	4682      	mov	sl, r0
    c23a:	460c      	mov	r4, r1
    c23c:	4691      	mov	r9, r2
    c23e:	4698      	mov	r8, r3
    c240:	d835      	bhi.n	c2ae <__ssputs_r+0x7e>
    c242:	898a      	ldrh	r2, [r1, #12]
    c244:	f412 6f90 	tst.w	r2, #1152	; 0x480
    c248:	d031      	beq.n	c2ae <__ssputs_r+0x7e>
    c24a:	6825      	ldr	r5, [r4, #0]
    c24c:	6909      	ldr	r1, [r1, #16]
    c24e:	1a6f      	subs	r7, r5, r1
    c250:	6965      	ldr	r5, [r4, #20]
    c252:	2302      	movs	r3, #2
    c254:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    c258:	fb95 f5f3 	sdiv	r5, r5, r3
    c25c:	f108 0301 	add.w	r3, r8, #1
    c260:	443b      	add	r3, r7
    c262:	429d      	cmp	r5, r3
    c264:	bf38      	it	cc
    c266:	461d      	movcc	r5, r3
    c268:	0553      	lsls	r3, r2, #21
    c26a:	d531      	bpl.n	c2d0 <__ssputs_r+0xa0>
    c26c:	4629      	mov	r1, r5
    c26e:	f7ff fb89 	bl	b984 <_malloc_r>
    c272:	4606      	mov	r6, r0
    c274:	b950      	cbnz	r0, c28c <__ssputs_r+0x5c>
    c276:	230c      	movs	r3, #12
    c278:	f8ca 3000 	str.w	r3, [sl]
    c27c:	89a3      	ldrh	r3, [r4, #12]
    c27e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c282:	81a3      	strh	r3, [r4, #12]
    c284:	f04f 30ff 	mov.w	r0, #4294967295
    c288:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c28c:	463a      	mov	r2, r7
    c28e:	6921      	ldr	r1, [r4, #16]
    c290:	f7ff fb16 	bl	b8c0 <memcpy>
    c294:	89a3      	ldrh	r3, [r4, #12]
    c296:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    c29a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    c29e:	81a3      	strh	r3, [r4, #12]
    c2a0:	6126      	str	r6, [r4, #16]
    c2a2:	6165      	str	r5, [r4, #20]
    c2a4:	443e      	add	r6, r7
    c2a6:	1bed      	subs	r5, r5, r7
    c2a8:	6026      	str	r6, [r4, #0]
    c2aa:	60a5      	str	r5, [r4, #8]
    c2ac:	4646      	mov	r6, r8
    c2ae:	4546      	cmp	r6, r8
    c2b0:	bf28      	it	cs
    c2b2:	4646      	movcs	r6, r8
    c2b4:	4632      	mov	r2, r6
    c2b6:	4649      	mov	r1, r9
    c2b8:	6820      	ldr	r0, [r4, #0]
    c2ba:	f000 fb89 	bl	c9d0 <memmove>
    c2be:	68a3      	ldr	r3, [r4, #8]
    c2c0:	1b9b      	subs	r3, r3, r6
    c2c2:	60a3      	str	r3, [r4, #8]
    c2c4:	6823      	ldr	r3, [r4, #0]
    c2c6:	441e      	add	r6, r3
    c2c8:	6026      	str	r6, [r4, #0]
    c2ca:	2000      	movs	r0, #0
    c2cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c2d0:	462a      	mov	r2, r5
    c2d2:	f000 fb97 	bl	ca04 <_realloc_r>
    c2d6:	4606      	mov	r6, r0
    c2d8:	2800      	cmp	r0, #0
    c2da:	d1e1      	bne.n	c2a0 <__ssputs_r+0x70>
    c2dc:	6921      	ldr	r1, [r4, #16]
    c2de:	4650      	mov	r0, sl
    c2e0:	f7ff fb02 	bl	b8e8 <_free_r>
    c2e4:	e7c7      	b.n	c276 <__ssputs_r+0x46>
	...

0000c2e8 <_svfiprintf_r>:
    c2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c2ec:	b09d      	sub	sp, #116	; 0x74
    c2ee:	4680      	mov	r8, r0
    c2f0:	9303      	str	r3, [sp, #12]
    c2f2:	898b      	ldrh	r3, [r1, #12]
    c2f4:	061c      	lsls	r4, r3, #24
    c2f6:	460d      	mov	r5, r1
    c2f8:	4616      	mov	r6, r2
    c2fa:	d50f      	bpl.n	c31c <_svfiprintf_r+0x34>
    c2fc:	690b      	ldr	r3, [r1, #16]
    c2fe:	b96b      	cbnz	r3, c31c <_svfiprintf_r+0x34>
    c300:	2140      	movs	r1, #64	; 0x40
    c302:	f7ff fb3f 	bl	b984 <_malloc_r>
    c306:	6028      	str	r0, [r5, #0]
    c308:	6128      	str	r0, [r5, #16]
    c30a:	b928      	cbnz	r0, c318 <_svfiprintf_r+0x30>
    c30c:	230c      	movs	r3, #12
    c30e:	f8c8 3000 	str.w	r3, [r8]
    c312:	f04f 30ff 	mov.w	r0, #4294967295
    c316:	e0c5      	b.n	c4a4 <_svfiprintf_r+0x1bc>
    c318:	2340      	movs	r3, #64	; 0x40
    c31a:	616b      	str	r3, [r5, #20]
    c31c:	2300      	movs	r3, #0
    c31e:	9309      	str	r3, [sp, #36]	; 0x24
    c320:	2320      	movs	r3, #32
    c322:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    c326:	2330      	movs	r3, #48	; 0x30
    c328:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    c32c:	f04f 0b01 	mov.w	fp, #1
    c330:	4637      	mov	r7, r6
    c332:	463c      	mov	r4, r7
    c334:	f814 3b01 	ldrb.w	r3, [r4], #1
    c338:	2b00      	cmp	r3, #0
    c33a:	d13c      	bne.n	c3b6 <_svfiprintf_r+0xce>
    c33c:	ebb7 0a06 	subs.w	sl, r7, r6
    c340:	d00b      	beq.n	c35a <_svfiprintf_r+0x72>
    c342:	4653      	mov	r3, sl
    c344:	4632      	mov	r2, r6
    c346:	4629      	mov	r1, r5
    c348:	4640      	mov	r0, r8
    c34a:	f7ff ff71 	bl	c230 <__ssputs_r>
    c34e:	3001      	adds	r0, #1
    c350:	f000 80a3 	beq.w	c49a <_svfiprintf_r+0x1b2>
    c354:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c356:	4453      	add	r3, sl
    c358:	9309      	str	r3, [sp, #36]	; 0x24
    c35a:	783b      	ldrb	r3, [r7, #0]
    c35c:	2b00      	cmp	r3, #0
    c35e:	f000 809c 	beq.w	c49a <_svfiprintf_r+0x1b2>
    c362:	2300      	movs	r3, #0
    c364:	f04f 32ff 	mov.w	r2, #4294967295
    c368:	9304      	str	r3, [sp, #16]
    c36a:	9307      	str	r3, [sp, #28]
    c36c:	9205      	str	r2, [sp, #20]
    c36e:	9306      	str	r3, [sp, #24]
    c370:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    c374:	931a      	str	r3, [sp, #104]	; 0x68
    c376:	2205      	movs	r2, #5
    c378:	7821      	ldrb	r1, [r4, #0]
    c37a:	4850      	ldr	r0, [pc, #320]	; (c4bc <_svfiprintf_r+0x1d4>)
    c37c:	f000 fad8 	bl	c930 <memchr>
    c380:	1c67      	adds	r7, r4, #1
    c382:	9b04      	ldr	r3, [sp, #16]
    c384:	b9d8      	cbnz	r0, c3be <_svfiprintf_r+0xd6>
    c386:	06d9      	lsls	r1, r3, #27
    c388:	bf44      	itt	mi
    c38a:	2220      	movmi	r2, #32
    c38c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c390:	071a      	lsls	r2, r3, #28
    c392:	bf44      	itt	mi
    c394:	222b      	movmi	r2, #43	; 0x2b
    c396:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    c39a:	7822      	ldrb	r2, [r4, #0]
    c39c:	2a2a      	cmp	r2, #42	; 0x2a
    c39e:	d016      	beq.n	c3ce <_svfiprintf_r+0xe6>
    c3a0:	9a07      	ldr	r2, [sp, #28]
    c3a2:	2100      	movs	r1, #0
    c3a4:	200a      	movs	r0, #10
    c3a6:	4627      	mov	r7, r4
    c3a8:	3401      	adds	r4, #1
    c3aa:	783b      	ldrb	r3, [r7, #0]
    c3ac:	3b30      	subs	r3, #48	; 0x30
    c3ae:	2b09      	cmp	r3, #9
    c3b0:	d951      	bls.n	c456 <_svfiprintf_r+0x16e>
    c3b2:	b1c9      	cbz	r1, c3e8 <_svfiprintf_r+0x100>
    c3b4:	e011      	b.n	c3da <_svfiprintf_r+0xf2>
    c3b6:	2b25      	cmp	r3, #37	; 0x25
    c3b8:	d0c0      	beq.n	c33c <_svfiprintf_r+0x54>
    c3ba:	4627      	mov	r7, r4
    c3bc:	e7b9      	b.n	c332 <_svfiprintf_r+0x4a>
    c3be:	4a3f      	ldr	r2, [pc, #252]	; (c4bc <_svfiprintf_r+0x1d4>)
    c3c0:	1a80      	subs	r0, r0, r2
    c3c2:	fa0b f000 	lsl.w	r0, fp, r0
    c3c6:	4318      	orrs	r0, r3
    c3c8:	9004      	str	r0, [sp, #16]
    c3ca:	463c      	mov	r4, r7
    c3cc:	e7d3      	b.n	c376 <_svfiprintf_r+0x8e>
    c3ce:	9a03      	ldr	r2, [sp, #12]
    c3d0:	1d11      	adds	r1, r2, #4
    c3d2:	6812      	ldr	r2, [r2, #0]
    c3d4:	9103      	str	r1, [sp, #12]
    c3d6:	2a00      	cmp	r2, #0
    c3d8:	db01      	blt.n	c3de <_svfiprintf_r+0xf6>
    c3da:	9207      	str	r2, [sp, #28]
    c3dc:	e004      	b.n	c3e8 <_svfiprintf_r+0x100>
    c3de:	4252      	negs	r2, r2
    c3e0:	f043 0302 	orr.w	r3, r3, #2
    c3e4:	9207      	str	r2, [sp, #28]
    c3e6:	9304      	str	r3, [sp, #16]
    c3e8:	783b      	ldrb	r3, [r7, #0]
    c3ea:	2b2e      	cmp	r3, #46	; 0x2e
    c3ec:	d10e      	bne.n	c40c <_svfiprintf_r+0x124>
    c3ee:	787b      	ldrb	r3, [r7, #1]
    c3f0:	2b2a      	cmp	r3, #42	; 0x2a
    c3f2:	f107 0101 	add.w	r1, r7, #1
    c3f6:	d132      	bne.n	c45e <_svfiprintf_r+0x176>
    c3f8:	9b03      	ldr	r3, [sp, #12]
    c3fa:	1d1a      	adds	r2, r3, #4
    c3fc:	681b      	ldr	r3, [r3, #0]
    c3fe:	9203      	str	r2, [sp, #12]
    c400:	2b00      	cmp	r3, #0
    c402:	bfb8      	it	lt
    c404:	f04f 33ff 	movlt.w	r3, #4294967295
    c408:	3702      	adds	r7, #2
    c40a:	9305      	str	r3, [sp, #20]
    c40c:	4c2c      	ldr	r4, [pc, #176]	; (c4c0 <_svfiprintf_r+0x1d8>)
    c40e:	7839      	ldrb	r1, [r7, #0]
    c410:	2203      	movs	r2, #3
    c412:	4620      	mov	r0, r4
    c414:	f000 fa8c 	bl	c930 <memchr>
    c418:	b138      	cbz	r0, c42a <_svfiprintf_r+0x142>
    c41a:	2340      	movs	r3, #64	; 0x40
    c41c:	1b00      	subs	r0, r0, r4
    c41e:	fa03 f000 	lsl.w	r0, r3, r0
    c422:	9b04      	ldr	r3, [sp, #16]
    c424:	4303      	orrs	r3, r0
    c426:	9304      	str	r3, [sp, #16]
    c428:	3701      	adds	r7, #1
    c42a:	7839      	ldrb	r1, [r7, #0]
    c42c:	4825      	ldr	r0, [pc, #148]	; (c4c4 <_svfiprintf_r+0x1dc>)
    c42e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    c432:	2206      	movs	r2, #6
    c434:	1c7e      	adds	r6, r7, #1
    c436:	f000 fa7b 	bl	c930 <memchr>
    c43a:	2800      	cmp	r0, #0
    c43c:	d035      	beq.n	c4aa <_svfiprintf_r+0x1c2>
    c43e:	4b22      	ldr	r3, [pc, #136]	; (c4c8 <_svfiprintf_r+0x1e0>)
    c440:	b9fb      	cbnz	r3, c482 <_svfiprintf_r+0x19a>
    c442:	9b03      	ldr	r3, [sp, #12]
    c444:	3307      	adds	r3, #7
    c446:	f023 0307 	bic.w	r3, r3, #7
    c44a:	3308      	adds	r3, #8
    c44c:	9303      	str	r3, [sp, #12]
    c44e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c450:	444b      	add	r3, r9
    c452:	9309      	str	r3, [sp, #36]	; 0x24
    c454:	e76c      	b.n	c330 <_svfiprintf_r+0x48>
    c456:	fb00 3202 	mla	r2, r0, r2, r3
    c45a:	2101      	movs	r1, #1
    c45c:	e7a3      	b.n	c3a6 <_svfiprintf_r+0xbe>
    c45e:	2300      	movs	r3, #0
    c460:	9305      	str	r3, [sp, #20]
    c462:	4618      	mov	r0, r3
    c464:	240a      	movs	r4, #10
    c466:	460f      	mov	r7, r1
    c468:	3101      	adds	r1, #1
    c46a:	783a      	ldrb	r2, [r7, #0]
    c46c:	3a30      	subs	r2, #48	; 0x30
    c46e:	2a09      	cmp	r2, #9
    c470:	d903      	bls.n	c47a <_svfiprintf_r+0x192>
    c472:	2b00      	cmp	r3, #0
    c474:	d0ca      	beq.n	c40c <_svfiprintf_r+0x124>
    c476:	9005      	str	r0, [sp, #20]
    c478:	e7c8      	b.n	c40c <_svfiprintf_r+0x124>
    c47a:	fb04 2000 	mla	r0, r4, r0, r2
    c47e:	2301      	movs	r3, #1
    c480:	e7f1      	b.n	c466 <_svfiprintf_r+0x17e>
    c482:	ab03      	add	r3, sp, #12
    c484:	9300      	str	r3, [sp, #0]
    c486:	462a      	mov	r2, r5
    c488:	4b10      	ldr	r3, [pc, #64]	; (c4cc <_svfiprintf_r+0x1e4>)
    c48a:	a904      	add	r1, sp, #16
    c48c:	4640      	mov	r0, r8
    c48e:	f3af 8000 	nop.w
    c492:	f1b0 3fff 	cmp.w	r0, #4294967295
    c496:	4681      	mov	r9, r0
    c498:	d1d9      	bne.n	c44e <_svfiprintf_r+0x166>
    c49a:	89ab      	ldrh	r3, [r5, #12]
    c49c:	065b      	lsls	r3, r3, #25
    c49e:	f53f af38 	bmi.w	c312 <_svfiprintf_r+0x2a>
    c4a2:	9809      	ldr	r0, [sp, #36]	; 0x24
    c4a4:	b01d      	add	sp, #116	; 0x74
    c4a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c4aa:	ab03      	add	r3, sp, #12
    c4ac:	9300      	str	r3, [sp, #0]
    c4ae:	462a      	mov	r2, r5
    c4b0:	4b06      	ldr	r3, [pc, #24]	; (c4cc <_svfiprintf_r+0x1e4>)
    c4b2:	a904      	add	r1, sp, #16
    c4b4:	4640      	mov	r0, r8
    c4b6:	f000 f881 	bl	c5bc <_printf_i>
    c4ba:	e7ea      	b.n	c492 <_svfiprintf_r+0x1aa>
    c4bc:	0000d3a8 	.word	0x0000d3a8
    c4c0:	0000d3ae 	.word	0x0000d3ae
    c4c4:	0000d3b2 	.word	0x0000d3b2
    c4c8:	00000000 	.word	0x00000000
    c4cc:	0000c231 	.word	0x0000c231

0000c4d0 <_printf_common>:
    c4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c4d4:	4691      	mov	r9, r2
    c4d6:	461f      	mov	r7, r3
    c4d8:	688a      	ldr	r2, [r1, #8]
    c4da:	690b      	ldr	r3, [r1, #16]
    c4dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
    c4e0:	4293      	cmp	r3, r2
    c4e2:	bfb8      	it	lt
    c4e4:	4613      	movlt	r3, r2
    c4e6:	f8c9 3000 	str.w	r3, [r9]
    c4ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    c4ee:	4606      	mov	r6, r0
    c4f0:	460c      	mov	r4, r1
    c4f2:	b112      	cbz	r2, c4fa <_printf_common+0x2a>
    c4f4:	3301      	adds	r3, #1
    c4f6:	f8c9 3000 	str.w	r3, [r9]
    c4fa:	6823      	ldr	r3, [r4, #0]
    c4fc:	0699      	lsls	r1, r3, #26
    c4fe:	bf42      	ittt	mi
    c500:	f8d9 3000 	ldrmi.w	r3, [r9]
    c504:	3302      	addmi	r3, #2
    c506:	f8c9 3000 	strmi.w	r3, [r9]
    c50a:	6825      	ldr	r5, [r4, #0]
    c50c:	f015 0506 	ands.w	r5, r5, #6
    c510:	d107      	bne.n	c522 <_printf_common+0x52>
    c512:	f104 0a19 	add.w	sl, r4, #25
    c516:	68e3      	ldr	r3, [r4, #12]
    c518:	f8d9 2000 	ldr.w	r2, [r9]
    c51c:	1a9b      	subs	r3, r3, r2
    c51e:	429d      	cmp	r5, r3
    c520:	db29      	blt.n	c576 <_printf_common+0xa6>
    c522:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    c526:	6822      	ldr	r2, [r4, #0]
    c528:	3300      	adds	r3, #0
    c52a:	bf18      	it	ne
    c52c:	2301      	movne	r3, #1
    c52e:	0692      	lsls	r2, r2, #26
    c530:	d42e      	bmi.n	c590 <_printf_common+0xc0>
    c532:	f104 0243 	add.w	r2, r4, #67	; 0x43
    c536:	4639      	mov	r1, r7
    c538:	4630      	mov	r0, r6
    c53a:	47c0      	blx	r8
    c53c:	3001      	adds	r0, #1
    c53e:	d021      	beq.n	c584 <_printf_common+0xb4>
    c540:	6823      	ldr	r3, [r4, #0]
    c542:	68e5      	ldr	r5, [r4, #12]
    c544:	f8d9 2000 	ldr.w	r2, [r9]
    c548:	f003 0306 	and.w	r3, r3, #6
    c54c:	2b04      	cmp	r3, #4
    c54e:	bf08      	it	eq
    c550:	1aad      	subeq	r5, r5, r2
    c552:	68a3      	ldr	r3, [r4, #8]
    c554:	6922      	ldr	r2, [r4, #16]
    c556:	bf0c      	ite	eq
    c558:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    c55c:	2500      	movne	r5, #0
    c55e:	4293      	cmp	r3, r2
    c560:	bfc4      	itt	gt
    c562:	1a9b      	subgt	r3, r3, r2
    c564:	18ed      	addgt	r5, r5, r3
    c566:	f04f 0900 	mov.w	r9, #0
    c56a:	341a      	adds	r4, #26
    c56c:	454d      	cmp	r5, r9
    c56e:	d11b      	bne.n	c5a8 <_printf_common+0xd8>
    c570:	2000      	movs	r0, #0
    c572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c576:	2301      	movs	r3, #1
    c578:	4652      	mov	r2, sl
    c57a:	4639      	mov	r1, r7
    c57c:	4630      	mov	r0, r6
    c57e:	47c0      	blx	r8
    c580:	3001      	adds	r0, #1
    c582:	d103      	bne.n	c58c <_printf_common+0xbc>
    c584:	f04f 30ff 	mov.w	r0, #4294967295
    c588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c58c:	3501      	adds	r5, #1
    c58e:	e7c2      	b.n	c516 <_printf_common+0x46>
    c590:	18e1      	adds	r1, r4, r3
    c592:	1c5a      	adds	r2, r3, #1
    c594:	2030      	movs	r0, #48	; 0x30
    c596:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    c59a:	4422      	add	r2, r4
    c59c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    c5a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    c5a4:	3302      	adds	r3, #2
    c5a6:	e7c4      	b.n	c532 <_printf_common+0x62>
    c5a8:	2301      	movs	r3, #1
    c5aa:	4622      	mov	r2, r4
    c5ac:	4639      	mov	r1, r7
    c5ae:	4630      	mov	r0, r6
    c5b0:	47c0      	blx	r8
    c5b2:	3001      	adds	r0, #1
    c5b4:	d0e6      	beq.n	c584 <_printf_common+0xb4>
    c5b6:	f109 0901 	add.w	r9, r9, #1
    c5ba:	e7d7      	b.n	c56c <_printf_common+0x9c>

0000c5bc <_printf_i>:
    c5bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    c5c0:	4617      	mov	r7, r2
    c5c2:	7e0a      	ldrb	r2, [r1, #24]
    c5c4:	b085      	sub	sp, #20
    c5c6:	2a6e      	cmp	r2, #110	; 0x6e
    c5c8:	4698      	mov	r8, r3
    c5ca:	4606      	mov	r6, r0
    c5cc:	460c      	mov	r4, r1
    c5ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c5d0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    c5d4:	f000 80bc 	beq.w	c750 <_printf_i+0x194>
    c5d8:	d81a      	bhi.n	c610 <_printf_i+0x54>
    c5da:	2a63      	cmp	r2, #99	; 0x63
    c5dc:	d02e      	beq.n	c63c <_printf_i+0x80>
    c5de:	d80a      	bhi.n	c5f6 <_printf_i+0x3a>
    c5e0:	2a00      	cmp	r2, #0
    c5e2:	f000 80c8 	beq.w	c776 <_printf_i+0x1ba>
    c5e6:	2a58      	cmp	r2, #88	; 0x58
    c5e8:	f000 808a 	beq.w	c700 <_printf_i+0x144>
    c5ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
    c5f0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    c5f4:	e02a      	b.n	c64c <_printf_i+0x90>
    c5f6:	2a64      	cmp	r2, #100	; 0x64
    c5f8:	d001      	beq.n	c5fe <_printf_i+0x42>
    c5fa:	2a69      	cmp	r2, #105	; 0x69
    c5fc:	d1f6      	bne.n	c5ec <_printf_i+0x30>
    c5fe:	6821      	ldr	r1, [r4, #0]
    c600:	681a      	ldr	r2, [r3, #0]
    c602:	f011 0f80 	tst.w	r1, #128	; 0x80
    c606:	d023      	beq.n	c650 <_printf_i+0x94>
    c608:	1d11      	adds	r1, r2, #4
    c60a:	6019      	str	r1, [r3, #0]
    c60c:	6813      	ldr	r3, [r2, #0]
    c60e:	e027      	b.n	c660 <_printf_i+0xa4>
    c610:	2a73      	cmp	r2, #115	; 0x73
    c612:	f000 80b4 	beq.w	c77e <_printf_i+0x1c2>
    c616:	d808      	bhi.n	c62a <_printf_i+0x6e>
    c618:	2a6f      	cmp	r2, #111	; 0x6f
    c61a:	d02a      	beq.n	c672 <_printf_i+0xb6>
    c61c:	2a70      	cmp	r2, #112	; 0x70
    c61e:	d1e5      	bne.n	c5ec <_printf_i+0x30>
    c620:	680a      	ldr	r2, [r1, #0]
    c622:	f042 0220 	orr.w	r2, r2, #32
    c626:	600a      	str	r2, [r1, #0]
    c628:	e003      	b.n	c632 <_printf_i+0x76>
    c62a:	2a75      	cmp	r2, #117	; 0x75
    c62c:	d021      	beq.n	c672 <_printf_i+0xb6>
    c62e:	2a78      	cmp	r2, #120	; 0x78
    c630:	d1dc      	bne.n	c5ec <_printf_i+0x30>
    c632:	2278      	movs	r2, #120	; 0x78
    c634:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    c638:	496e      	ldr	r1, [pc, #440]	; (c7f4 <_printf_i+0x238>)
    c63a:	e064      	b.n	c706 <_printf_i+0x14a>
    c63c:	681a      	ldr	r2, [r3, #0]
    c63e:	f101 0542 	add.w	r5, r1, #66	; 0x42
    c642:	1d11      	adds	r1, r2, #4
    c644:	6019      	str	r1, [r3, #0]
    c646:	6813      	ldr	r3, [r2, #0]
    c648:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    c64c:	2301      	movs	r3, #1
    c64e:	e0a3      	b.n	c798 <_printf_i+0x1dc>
    c650:	f011 0f40 	tst.w	r1, #64	; 0x40
    c654:	f102 0104 	add.w	r1, r2, #4
    c658:	6019      	str	r1, [r3, #0]
    c65a:	d0d7      	beq.n	c60c <_printf_i+0x50>
    c65c:	f9b2 3000 	ldrsh.w	r3, [r2]
    c660:	2b00      	cmp	r3, #0
    c662:	da03      	bge.n	c66c <_printf_i+0xb0>
    c664:	222d      	movs	r2, #45	; 0x2d
    c666:	425b      	negs	r3, r3
    c668:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    c66c:	4962      	ldr	r1, [pc, #392]	; (c7f8 <_printf_i+0x23c>)
    c66e:	220a      	movs	r2, #10
    c670:	e017      	b.n	c6a2 <_printf_i+0xe6>
    c672:	6820      	ldr	r0, [r4, #0]
    c674:	6819      	ldr	r1, [r3, #0]
    c676:	f010 0f80 	tst.w	r0, #128	; 0x80
    c67a:	d003      	beq.n	c684 <_printf_i+0xc8>
    c67c:	1d08      	adds	r0, r1, #4
    c67e:	6018      	str	r0, [r3, #0]
    c680:	680b      	ldr	r3, [r1, #0]
    c682:	e006      	b.n	c692 <_printf_i+0xd6>
    c684:	f010 0f40 	tst.w	r0, #64	; 0x40
    c688:	f101 0004 	add.w	r0, r1, #4
    c68c:	6018      	str	r0, [r3, #0]
    c68e:	d0f7      	beq.n	c680 <_printf_i+0xc4>
    c690:	880b      	ldrh	r3, [r1, #0]
    c692:	4959      	ldr	r1, [pc, #356]	; (c7f8 <_printf_i+0x23c>)
    c694:	2a6f      	cmp	r2, #111	; 0x6f
    c696:	bf14      	ite	ne
    c698:	220a      	movne	r2, #10
    c69a:	2208      	moveq	r2, #8
    c69c:	2000      	movs	r0, #0
    c69e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    c6a2:	6865      	ldr	r5, [r4, #4]
    c6a4:	60a5      	str	r5, [r4, #8]
    c6a6:	2d00      	cmp	r5, #0
    c6a8:	f2c0 809c 	blt.w	c7e4 <_printf_i+0x228>
    c6ac:	6820      	ldr	r0, [r4, #0]
    c6ae:	f020 0004 	bic.w	r0, r0, #4
    c6b2:	6020      	str	r0, [r4, #0]
    c6b4:	2b00      	cmp	r3, #0
    c6b6:	d13f      	bne.n	c738 <_printf_i+0x17c>
    c6b8:	2d00      	cmp	r5, #0
    c6ba:	f040 8095 	bne.w	c7e8 <_printf_i+0x22c>
    c6be:	4675      	mov	r5, lr
    c6c0:	2a08      	cmp	r2, #8
    c6c2:	d10b      	bne.n	c6dc <_printf_i+0x120>
    c6c4:	6823      	ldr	r3, [r4, #0]
    c6c6:	07da      	lsls	r2, r3, #31
    c6c8:	d508      	bpl.n	c6dc <_printf_i+0x120>
    c6ca:	6923      	ldr	r3, [r4, #16]
    c6cc:	6862      	ldr	r2, [r4, #4]
    c6ce:	429a      	cmp	r2, r3
    c6d0:	bfde      	ittt	le
    c6d2:	2330      	movle	r3, #48	; 0x30
    c6d4:	f805 3c01 	strble.w	r3, [r5, #-1]
    c6d8:	f105 35ff 	addle.w	r5, r5, #4294967295
    c6dc:	ebae 0305 	sub.w	r3, lr, r5
    c6e0:	6123      	str	r3, [r4, #16]
    c6e2:	f8cd 8000 	str.w	r8, [sp]
    c6e6:	463b      	mov	r3, r7
    c6e8:	aa03      	add	r2, sp, #12
    c6ea:	4621      	mov	r1, r4
    c6ec:	4630      	mov	r0, r6
    c6ee:	f7ff feef 	bl	c4d0 <_printf_common>
    c6f2:	3001      	adds	r0, #1
    c6f4:	d155      	bne.n	c7a2 <_printf_i+0x1e6>
    c6f6:	f04f 30ff 	mov.w	r0, #4294967295
    c6fa:	b005      	add	sp, #20
    c6fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    c700:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    c704:	493c      	ldr	r1, [pc, #240]	; (c7f8 <_printf_i+0x23c>)
    c706:	6822      	ldr	r2, [r4, #0]
    c708:	6818      	ldr	r0, [r3, #0]
    c70a:	f012 0f80 	tst.w	r2, #128	; 0x80
    c70e:	f100 0504 	add.w	r5, r0, #4
    c712:	601d      	str	r5, [r3, #0]
    c714:	d001      	beq.n	c71a <_printf_i+0x15e>
    c716:	6803      	ldr	r3, [r0, #0]
    c718:	e002      	b.n	c720 <_printf_i+0x164>
    c71a:	0655      	lsls	r5, r2, #25
    c71c:	d5fb      	bpl.n	c716 <_printf_i+0x15a>
    c71e:	8803      	ldrh	r3, [r0, #0]
    c720:	07d0      	lsls	r0, r2, #31
    c722:	bf44      	itt	mi
    c724:	f042 0220 	orrmi.w	r2, r2, #32
    c728:	6022      	strmi	r2, [r4, #0]
    c72a:	b91b      	cbnz	r3, c734 <_printf_i+0x178>
    c72c:	6822      	ldr	r2, [r4, #0]
    c72e:	f022 0220 	bic.w	r2, r2, #32
    c732:	6022      	str	r2, [r4, #0]
    c734:	2210      	movs	r2, #16
    c736:	e7b1      	b.n	c69c <_printf_i+0xe0>
    c738:	4675      	mov	r5, lr
    c73a:	fbb3 f0f2 	udiv	r0, r3, r2
    c73e:	fb02 3310 	mls	r3, r2, r0, r3
    c742:	5ccb      	ldrb	r3, [r1, r3]
    c744:	f805 3d01 	strb.w	r3, [r5, #-1]!
    c748:	4603      	mov	r3, r0
    c74a:	2800      	cmp	r0, #0
    c74c:	d1f5      	bne.n	c73a <_printf_i+0x17e>
    c74e:	e7b7      	b.n	c6c0 <_printf_i+0x104>
    c750:	6808      	ldr	r0, [r1, #0]
    c752:	681a      	ldr	r2, [r3, #0]
    c754:	6949      	ldr	r1, [r1, #20]
    c756:	f010 0f80 	tst.w	r0, #128	; 0x80
    c75a:	d004      	beq.n	c766 <_printf_i+0x1aa>
    c75c:	1d10      	adds	r0, r2, #4
    c75e:	6018      	str	r0, [r3, #0]
    c760:	6813      	ldr	r3, [r2, #0]
    c762:	6019      	str	r1, [r3, #0]
    c764:	e007      	b.n	c776 <_printf_i+0x1ba>
    c766:	f010 0f40 	tst.w	r0, #64	; 0x40
    c76a:	f102 0004 	add.w	r0, r2, #4
    c76e:	6018      	str	r0, [r3, #0]
    c770:	6813      	ldr	r3, [r2, #0]
    c772:	d0f6      	beq.n	c762 <_printf_i+0x1a6>
    c774:	8019      	strh	r1, [r3, #0]
    c776:	2300      	movs	r3, #0
    c778:	6123      	str	r3, [r4, #16]
    c77a:	4675      	mov	r5, lr
    c77c:	e7b1      	b.n	c6e2 <_printf_i+0x126>
    c77e:	681a      	ldr	r2, [r3, #0]
    c780:	1d11      	adds	r1, r2, #4
    c782:	6019      	str	r1, [r3, #0]
    c784:	6815      	ldr	r5, [r2, #0]
    c786:	6862      	ldr	r2, [r4, #4]
    c788:	2100      	movs	r1, #0
    c78a:	4628      	mov	r0, r5
    c78c:	f000 f8d0 	bl	c930 <memchr>
    c790:	b108      	cbz	r0, c796 <_printf_i+0x1da>
    c792:	1b40      	subs	r0, r0, r5
    c794:	6060      	str	r0, [r4, #4]
    c796:	6863      	ldr	r3, [r4, #4]
    c798:	6123      	str	r3, [r4, #16]
    c79a:	2300      	movs	r3, #0
    c79c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    c7a0:	e79f      	b.n	c6e2 <_printf_i+0x126>
    c7a2:	6923      	ldr	r3, [r4, #16]
    c7a4:	462a      	mov	r2, r5
    c7a6:	4639      	mov	r1, r7
    c7a8:	4630      	mov	r0, r6
    c7aa:	47c0      	blx	r8
    c7ac:	3001      	adds	r0, #1
    c7ae:	d0a2      	beq.n	c6f6 <_printf_i+0x13a>
    c7b0:	6823      	ldr	r3, [r4, #0]
    c7b2:	079b      	lsls	r3, r3, #30
    c7b4:	d507      	bpl.n	c7c6 <_printf_i+0x20a>
    c7b6:	2500      	movs	r5, #0
    c7b8:	f104 0919 	add.w	r9, r4, #25
    c7bc:	68e3      	ldr	r3, [r4, #12]
    c7be:	9a03      	ldr	r2, [sp, #12]
    c7c0:	1a9b      	subs	r3, r3, r2
    c7c2:	429d      	cmp	r5, r3
    c7c4:	db05      	blt.n	c7d2 <_printf_i+0x216>
    c7c6:	68e0      	ldr	r0, [r4, #12]
    c7c8:	9b03      	ldr	r3, [sp, #12]
    c7ca:	4298      	cmp	r0, r3
    c7cc:	bfb8      	it	lt
    c7ce:	4618      	movlt	r0, r3
    c7d0:	e793      	b.n	c6fa <_printf_i+0x13e>
    c7d2:	2301      	movs	r3, #1
    c7d4:	464a      	mov	r2, r9
    c7d6:	4639      	mov	r1, r7
    c7d8:	4630      	mov	r0, r6
    c7da:	47c0      	blx	r8
    c7dc:	3001      	adds	r0, #1
    c7de:	d08a      	beq.n	c6f6 <_printf_i+0x13a>
    c7e0:	3501      	adds	r5, #1
    c7e2:	e7eb      	b.n	c7bc <_printf_i+0x200>
    c7e4:	2b00      	cmp	r3, #0
    c7e6:	d1a7      	bne.n	c738 <_printf_i+0x17c>
    c7e8:	780b      	ldrb	r3, [r1, #0]
    c7ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    c7ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
    c7f2:	e765      	b.n	c6c0 <_printf_i+0x104>
    c7f4:	0000d3ca 	.word	0x0000d3ca
    c7f8:	0000d3b9 	.word	0x0000d3b9

0000c7fc <__sread>:
    c7fc:	b510      	push	{r4, lr}
    c7fe:	460c      	mov	r4, r1
    c800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c804:	f000 f924 	bl	ca50 <_read_r>
    c808:	2800      	cmp	r0, #0
    c80a:	bfab      	itete	ge
    c80c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
    c80e:	89a3      	ldrhlt	r3, [r4, #12]
    c810:	181b      	addge	r3, r3, r0
    c812:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
    c816:	bfac      	ite	ge
    c818:	6563      	strge	r3, [r4, #84]	; 0x54
    c81a:	81a3      	strhlt	r3, [r4, #12]
    c81c:	bd10      	pop	{r4, pc}

0000c81e <__swrite>:
    c81e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c822:	461f      	mov	r7, r3
    c824:	898b      	ldrh	r3, [r1, #12]
    c826:	05db      	lsls	r3, r3, #23
    c828:	4605      	mov	r5, r0
    c82a:	460c      	mov	r4, r1
    c82c:	4616      	mov	r6, r2
    c82e:	d505      	bpl.n	c83c <__swrite+0x1e>
    c830:	2302      	movs	r3, #2
    c832:	2200      	movs	r2, #0
    c834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c838:	f000 f868 	bl	c90c <_lseek_r>
    c83c:	89a3      	ldrh	r3, [r4, #12]
    c83e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    c842:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    c846:	81a3      	strh	r3, [r4, #12]
    c848:	4632      	mov	r2, r6
    c84a:	463b      	mov	r3, r7
    c84c:	4628      	mov	r0, r5
    c84e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    c852:	f000 b817 	b.w	c884 <_write_r>

0000c856 <__sseek>:
    c856:	b510      	push	{r4, lr}
    c858:	460c      	mov	r4, r1
    c85a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c85e:	f000 f855 	bl	c90c <_lseek_r>
    c862:	1c43      	adds	r3, r0, #1
    c864:	89a3      	ldrh	r3, [r4, #12]
    c866:	bf15      	itete	ne
    c868:	6560      	strne	r0, [r4, #84]	; 0x54
    c86a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    c86e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    c872:	81a3      	strheq	r3, [r4, #12]
    c874:	bf18      	it	ne
    c876:	81a3      	strhne	r3, [r4, #12]
    c878:	bd10      	pop	{r4, pc}

0000c87a <__sclose>:
    c87a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    c87e:	f000 b813 	b.w	c8a8 <_close_r>
	...

0000c884 <_write_r>:
    c884:	b538      	push	{r3, r4, r5, lr}
    c886:	4c07      	ldr	r4, [pc, #28]	; (c8a4 <_write_r+0x20>)
    c888:	4605      	mov	r5, r0
    c88a:	4608      	mov	r0, r1
    c88c:	4611      	mov	r1, r2
    c88e:	2200      	movs	r2, #0
    c890:	6022      	str	r2, [r4, #0]
    c892:	461a      	mov	r2, r3
    c894:	f7fd f9a8 	bl	9be8 <_write>
    c898:	1c43      	adds	r3, r0, #1
    c89a:	d102      	bne.n	c8a2 <_write_r+0x1e>
    c89c:	6823      	ldr	r3, [r4, #0]
    c89e:	b103      	cbz	r3, c8a2 <_write_r+0x1e>
    c8a0:	602b      	str	r3, [r5, #0]
    c8a2:	bd38      	pop	{r3, r4, r5, pc}
    c8a4:	20003d7c 	.word	0x20003d7c

0000c8a8 <_close_r>:
    c8a8:	b538      	push	{r3, r4, r5, lr}
    c8aa:	4c06      	ldr	r4, [pc, #24]	; (c8c4 <_close_r+0x1c>)
    c8ac:	2300      	movs	r3, #0
    c8ae:	4605      	mov	r5, r0
    c8b0:	4608      	mov	r0, r1
    c8b2:	6023      	str	r3, [r4, #0]
    c8b4:	f7f9 f84c 	bl	5950 <_close>
    c8b8:	1c43      	adds	r3, r0, #1
    c8ba:	d102      	bne.n	c8c2 <_close_r+0x1a>
    c8bc:	6823      	ldr	r3, [r4, #0]
    c8be:	b103      	cbz	r3, c8c2 <_close_r+0x1a>
    c8c0:	602b      	str	r3, [r5, #0]
    c8c2:	bd38      	pop	{r3, r4, r5, pc}
    c8c4:	20003d7c 	.word	0x20003d7c

0000c8c8 <_fstat_r>:
    c8c8:	b538      	push	{r3, r4, r5, lr}
    c8ca:	4c07      	ldr	r4, [pc, #28]	; (c8e8 <_fstat_r+0x20>)
    c8cc:	2300      	movs	r3, #0
    c8ce:	4605      	mov	r5, r0
    c8d0:	4608      	mov	r0, r1
    c8d2:	4611      	mov	r1, r2
    c8d4:	6023      	str	r3, [r4, #0]
    c8d6:	f7f9 f83e 	bl	5956 <_fstat>
    c8da:	1c43      	adds	r3, r0, #1
    c8dc:	d102      	bne.n	c8e4 <_fstat_r+0x1c>
    c8de:	6823      	ldr	r3, [r4, #0]
    c8e0:	b103      	cbz	r3, c8e4 <_fstat_r+0x1c>
    c8e2:	602b      	str	r3, [r5, #0]
    c8e4:	bd38      	pop	{r3, r4, r5, pc}
    c8e6:	bf00      	nop
    c8e8:	20003d7c 	.word	0x20003d7c

0000c8ec <_isatty_r>:
    c8ec:	b538      	push	{r3, r4, r5, lr}
    c8ee:	4c06      	ldr	r4, [pc, #24]	; (c908 <_isatty_r+0x1c>)
    c8f0:	2300      	movs	r3, #0
    c8f2:	4605      	mov	r5, r0
    c8f4:	4608      	mov	r0, r1
    c8f6:	6023      	str	r3, [r4, #0]
    c8f8:	f7f9 f832 	bl	5960 <_isatty>
    c8fc:	1c43      	adds	r3, r0, #1
    c8fe:	d102      	bne.n	c906 <_isatty_r+0x1a>
    c900:	6823      	ldr	r3, [r4, #0]
    c902:	b103      	cbz	r3, c906 <_isatty_r+0x1a>
    c904:	602b      	str	r3, [r5, #0]
    c906:	bd38      	pop	{r3, r4, r5, pc}
    c908:	20003d7c 	.word	0x20003d7c

0000c90c <_lseek_r>:
    c90c:	b538      	push	{r3, r4, r5, lr}
    c90e:	4c07      	ldr	r4, [pc, #28]	; (c92c <_lseek_r+0x20>)
    c910:	4605      	mov	r5, r0
    c912:	4608      	mov	r0, r1
    c914:	4611      	mov	r1, r2
    c916:	2200      	movs	r2, #0
    c918:	6022      	str	r2, [r4, #0]
    c91a:	461a      	mov	r2, r3
    c91c:	f7f9 f822 	bl	5964 <_lseek>
    c920:	1c43      	adds	r3, r0, #1
    c922:	d102      	bne.n	c92a <_lseek_r+0x1e>
    c924:	6823      	ldr	r3, [r4, #0]
    c926:	b103      	cbz	r3, c92a <_lseek_r+0x1e>
    c928:	602b      	str	r3, [r5, #0]
    c92a:	bd38      	pop	{r3, r4, r5, pc}
    c92c:	20003d7c 	.word	0x20003d7c

0000c930 <memchr>:
    c930:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    c934:	2a10      	cmp	r2, #16
    c936:	db2b      	blt.n	c990 <memchr+0x60>
    c938:	f010 0f07 	tst.w	r0, #7
    c93c:	d008      	beq.n	c950 <memchr+0x20>
    c93e:	f810 3b01 	ldrb.w	r3, [r0], #1
    c942:	3a01      	subs	r2, #1
    c944:	428b      	cmp	r3, r1
    c946:	d02d      	beq.n	c9a4 <memchr+0x74>
    c948:	f010 0f07 	tst.w	r0, #7
    c94c:	b342      	cbz	r2, c9a0 <memchr+0x70>
    c94e:	d1f6      	bne.n	c93e <memchr+0xe>
    c950:	b4f0      	push	{r4, r5, r6, r7}
    c952:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    c956:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    c95a:	f022 0407 	bic.w	r4, r2, #7
    c95e:	f07f 0700 	mvns.w	r7, #0
    c962:	2300      	movs	r3, #0
    c964:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    c968:	3c08      	subs	r4, #8
    c96a:	ea85 0501 	eor.w	r5, r5, r1
    c96e:	ea86 0601 	eor.w	r6, r6, r1
    c972:	fa85 f547 	uadd8	r5, r5, r7
    c976:	faa3 f587 	sel	r5, r3, r7
    c97a:	fa86 f647 	uadd8	r6, r6, r7
    c97e:	faa5 f687 	sel	r6, r5, r7
    c982:	b98e      	cbnz	r6, c9a8 <memchr+0x78>
    c984:	d1ee      	bne.n	c964 <memchr+0x34>
    c986:	bcf0      	pop	{r4, r5, r6, r7}
    c988:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    c98c:	f002 0207 	and.w	r2, r2, #7
    c990:	b132      	cbz	r2, c9a0 <memchr+0x70>
    c992:	f810 3b01 	ldrb.w	r3, [r0], #1
    c996:	3a01      	subs	r2, #1
    c998:	ea83 0301 	eor.w	r3, r3, r1
    c99c:	b113      	cbz	r3, c9a4 <memchr+0x74>
    c99e:	d1f8      	bne.n	c992 <memchr+0x62>
    c9a0:	2000      	movs	r0, #0
    c9a2:	4770      	bx	lr
    c9a4:	3801      	subs	r0, #1
    c9a6:	4770      	bx	lr
    c9a8:	2d00      	cmp	r5, #0
    c9aa:	bf06      	itte	eq
    c9ac:	4635      	moveq	r5, r6
    c9ae:	3803      	subeq	r0, #3
    c9b0:	3807      	subne	r0, #7
    c9b2:	f015 0f01 	tst.w	r5, #1
    c9b6:	d107      	bne.n	c9c8 <memchr+0x98>
    c9b8:	3001      	adds	r0, #1
    c9ba:	f415 7f80 	tst.w	r5, #256	; 0x100
    c9be:	bf02      	ittt	eq
    c9c0:	3001      	addeq	r0, #1
    c9c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    c9c6:	3001      	addeq	r0, #1
    c9c8:	bcf0      	pop	{r4, r5, r6, r7}
    c9ca:	3801      	subs	r0, #1
    c9cc:	4770      	bx	lr
    c9ce:	bf00      	nop

0000c9d0 <memmove>:
    c9d0:	4288      	cmp	r0, r1
    c9d2:	b510      	push	{r4, lr}
    c9d4:	eb01 0302 	add.w	r3, r1, r2
    c9d8:	d803      	bhi.n	c9e2 <memmove+0x12>
    c9da:	1e42      	subs	r2, r0, #1
    c9dc:	4299      	cmp	r1, r3
    c9de:	d10c      	bne.n	c9fa <memmove+0x2a>
    c9e0:	bd10      	pop	{r4, pc}
    c9e2:	4298      	cmp	r0, r3
    c9e4:	d2f9      	bcs.n	c9da <memmove+0xa>
    c9e6:	1881      	adds	r1, r0, r2
    c9e8:	1ad2      	subs	r2, r2, r3
    c9ea:	42d3      	cmn	r3, r2
    c9ec:	d100      	bne.n	c9f0 <memmove+0x20>
    c9ee:	bd10      	pop	{r4, pc}
    c9f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    c9f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
    c9f8:	e7f7      	b.n	c9ea <memmove+0x1a>
    c9fa:	f811 4b01 	ldrb.w	r4, [r1], #1
    c9fe:	f802 4f01 	strb.w	r4, [r2, #1]!
    ca02:	e7eb      	b.n	c9dc <memmove+0xc>

0000ca04 <_realloc_r>:
    ca04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ca06:	4607      	mov	r7, r0
    ca08:	4614      	mov	r4, r2
    ca0a:	460e      	mov	r6, r1
    ca0c:	b921      	cbnz	r1, ca18 <_realloc_r+0x14>
    ca0e:	4611      	mov	r1, r2
    ca10:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ca14:	f7fe bfb6 	b.w	b984 <_malloc_r>
    ca18:	b922      	cbnz	r2, ca24 <_realloc_r+0x20>
    ca1a:	f7fe ff65 	bl	b8e8 <_free_r>
    ca1e:	4625      	mov	r5, r4
    ca20:	4628      	mov	r0, r5
    ca22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ca24:	f000 f826 	bl	ca74 <_malloc_usable_size_r>
    ca28:	4284      	cmp	r4, r0
    ca2a:	d90f      	bls.n	ca4c <_realloc_r+0x48>
    ca2c:	4621      	mov	r1, r4
    ca2e:	4638      	mov	r0, r7
    ca30:	f7fe ffa8 	bl	b984 <_malloc_r>
    ca34:	4605      	mov	r5, r0
    ca36:	2800      	cmp	r0, #0
    ca38:	d0f2      	beq.n	ca20 <_realloc_r+0x1c>
    ca3a:	4631      	mov	r1, r6
    ca3c:	4622      	mov	r2, r4
    ca3e:	f7fe ff3f 	bl	b8c0 <memcpy>
    ca42:	4631      	mov	r1, r6
    ca44:	4638      	mov	r0, r7
    ca46:	f7fe ff4f 	bl	b8e8 <_free_r>
    ca4a:	e7e9      	b.n	ca20 <_realloc_r+0x1c>
    ca4c:	4635      	mov	r5, r6
    ca4e:	e7e7      	b.n	ca20 <_realloc_r+0x1c>

0000ca50 <_read_r>:
    ca50:	b538      	push	{r3, r4, r5, lr}
    ca52:	4c07      	ldr	r4, [pc, #28]	; (ca70 <_read_r+0x20>)
    ca54:	4605      	mov	r5, r0
    ca56:	4608      	mov	r0, r1
    ca58:	4611      	mov	r1, r2
    ca5a:	2200      	movs	r2, #0
    ca5c:	6022      	str	r2, [r4, #0]
    ca5e:	461a      	mov	r2, r3
    ca60:	f7fd f8b2 	bl	9bc8 <_read>
    ca64:	1c43      	adds	r3, r0, #1
    ca66:	d102      	bne.n	ca6e <_read_r+0x1e>
    ca68:	6823      	ldr	r3, [r4, #0]
    ca6a:	b103      	cbz	r3, ca6e <_read_r+0x1e>
    ca6c:	602b      	str	r3, [r5, #0]
    ca6e:	bd38      	pop	{r3, r4, r5, pc}
    ca70:	20003d7c 	.word	0x20003d7c

0000ca74 <_malloc_usable_size_r>:
    ca74:	f851 0c04 	ldr.w	r0, [r1, #-4]
    ca78:	2800      	cmp	r0, #0
    ca7a:	f1a0 0004 	sub.w	r0, r0, #4
    ca7e:	bfbc      	itt	lt
    ca80:	580b      	ldrlt	r3, [r1, r0]
    ca82:	18c0      	addlt	r0, r0, r3
    ca84:	4770      	bx	lr
    ca86:	0000      	movs	r0, r0
    ca88:	682f2e2e 	.word	0x682f2e2e
    ca8c:	692f6c61 	.word	0x692f6c61
    ca90:	756c636e 	.word	0x756c636e
    ca94:	682f6564 	.word	0x682f6564
    ca98:	775f6c61 	.word	0x775f6c61
    ca9c:	682e7464 	.word	0x682e7464
    caa0:	00000000 	.word	0x00000000
    caa4:	4952475b 	.word	0x4952475b
    caa8:	25205d44 	.word	0x25205d44
    caac:	25206433 	.word	0x25206433
    cab0:	25206434 	.word	0x25206434
    cab4:	25206434 	.word	0x25206434
    cab8:	4d5b2064 	.word	0x4d5b2064
    cabc:	5d494449 	.word	0x5d494449
    cac0:	3a684320 	.word	0x3a684320
    cac4:	20642520 	.word	0x20642520
    cac8:	646d4320 	.word	0x646d4320
    cacc:	6425203a 	.word	0x6425203a
    cad0:	61502020 	.word	0x61502020
    cad4:	316d6172 	.word	0x316d6172
    cad8:	6425203a 	.word	0x6425203a
    cadc:	61502020 	.word	0x61502020
    cae0:	326d6172 	.word	0x326d6172
    cae4:	6425203a 	.word	0x6425203a
    cae8:	0000000a 	.word	0x0000000a
    caec:	4952475b 	.word	0x4952475b
    caf0:	25205d44 	.word	0x25205d44
    caf4:	25206433 	.word	0x25206433
    caf8:	25206434 	.word	0x25206434
    cafc:	25206434 	.word	0x25206434
    cb00:	4b5b2064 	.word	0x4b5b2064
    cb04:	4f425945 	.word	0x4f425945
    cb08:	5d445241 	.word	0x5d445241
    cb0c:	79654b20 	.word	0x79654b20
    cb10:	6425203a 	.word	0x6425203a
    cb14:	646f4d20 	.word	0x646f4d20
    cb18:	6425203a 	.word	0x6425203a
    cb1c:	646d4320 	.word	0x646d4320
    cb20:	6425203a 	.word	0x6425203a
    cb24:	4357480a 	.word	0x4357480a
    cb28:	203a4746 	.word	0x203a4746
    cb2c:	78383025 	.word	0x78383025
    cb30:	0000000a 	.word	0x0000000a
    cb34:	4952475b 	.word	0x4952475b
    cb38:	25205d44 	.word	0x25205d44
    cb3c:	25206433 	.word	0x25206433
    cb40:	25206434 	.word	0x25206434
    cb44:	25206434 	.word	0x25206434
    cb48:	535b2064 	.word	0x535b2064
    cb4c:	205d5359 	.word	0x205d5359
    cb50:	20643325 	.word	0x20643325
    cb54:	20643325 	.word	0x20643325
    cb58:	0a643325 	.word	0x0a643325
    cb5c:	00000000 	.word	0x00000000
    cb60:	4b4e555b 	.word	0x4b4e555b
    cb64:	4e574f4e 	.word	0x4e574f4e
    cb68:	3e2d205d 	.word	0x3e2d205d
    cb6c:	6f725020 	.word	0x6f725020
    cb70:	6f636f74 	.word	0x6f636f74
    cb74:	25203a6c 	.word	0x25203a6c
    cb78:	00000a64 	.word	0x00000a64
    cb7c:	0f0e0d0c 	.word	0x0f0e0d0c
    cb80:	0b0a0908 	.word	0x0b0a0908
    cb84:	07060504 	.word	0x07060504
    cb88:	03020100 	.word	0x03020100
    cb8c:	30256325 	.word	0x30256325
    cb90:	30257832 	.word	0x30257832
    cb94:	30257832 	.word	0x30257832
    cb98:	30257832 	.word	0x30257832
    cb9c:	30257832 	.word	0x30257832
    cba0:	63257832 	.word	0x63257832
    cba4:	30256325 	.word	0x30256325
    cba8:	30257832 	.word	0x30257832
    cbac:	30257832 	.word	0x30257832
    cbb0:	30257832 	.word	0x30257832
    cbb4:	30257832 	.word	0x30257832
    cbb8:	63257832 	.word	0x63257832
    cbbc:	00000000 	.word	0x00000000
    cbc0:	78383025 	.word	0x78383025
    cbc4:	00000000 	.word	0x00000000
    cbc8:	30256325 	.word	0x30256325
    cbcc:	30257832 	.word	0x30257832
    cbd0:	30257832 	.word	0x30257832
    cbd4:	30257832 	.word	0x30257832
    cbd8:	63257832 	.word	0x63257832
    cbdc:	00000000 	.word	0x00000000
    cbe0:	63256325 	.word	0x63256325
    cbe4:	78323025 	.word	0x78323025
    cbe8:	78323025 	.word	0x78323025
    cbec:	78323025 	.word	0x78323025
    cbf0:	78323025 	.word	0x78323025
    cbf4:	78323025 	.word	0x78323025
    cbf8:	00006325 	.word	0x00006325
    cbfc:	78323025 	.word	0x78323025
    cc00:	00000000 	.word	0x00000000
    cc04:	000a3030 	.word	0x000a3030
    cc08:	682f2e2e 	.word	0x682f2e2e
    cc0c:	732f6c61 	.word	0x732f6c61
    cc10:	682f6372 	.word	0x682f6372
    cc14:	615f6c61 	.word	0x615f6c61
    cc18:	615f6364 	.word	0x615f6364
    cc1c:	636e7973 	.word	0x636e7973
    cc20:	0000632e 	.word	0x0000632e
    cc24:	682f2e2e 	.word	0x682f2e2e
    cc28:	732f6c61 	.word	0x732f6c61
    cc2c:	682f6372 	.word	0x682f6372
    cc30:	635f6c61 	.word	0x635f6c61
    cc34:	735f6372 	.word	0x735f6372
    cc38:	2e636e79 	.word	0x2e636e79
    cc3c:	00000063 	.word	0x00000063
    cc40:	682f2e2e 	.word	0x682f2e2e
    cc44:	732f6c61 	.word	0x732f6c61
    cc48:	682f6372 	.word	0x682f6372
    cc4c:	665f6c61 	.word	0x665f6c61
    cc50:	6873616c 	.word	0x6873616c
    cc54:	0000632e 	.word	0x0000632e
    cc58:	682f2e2e 	.word	0x682f2e2e
    cc5c:	732f6c61 	.word	0x732f6c61
    cc60:	682f6372 	.word	0x682f6372
    cc64:	695f6c61 	.word	0x695f6c61
    cc68:	6d5f6332 	.word	0x6d5f6332
    cc6c:	7973615f 	.word	0x7973615f
    cc70:	632e636e 	.word	0x632e636e
    cc74:	00000000 	.word	0x00000000
    cc78:	682f2e2e 	.word	0x682f2e2e
    cc7c:	732f6c61 	.word	0x732f6c61
    cc80:	682f6372 	.word	0x682f6372
    cc84:	695f6c61 	.word	0x695f6c61
    cc88:	00632e6f 	.word	0x00632e6f
    cc8c:	682f2e2e 	.word	0x682f2e2e
    cc90:	732f6c61 	.word	0x732f6c61
    cc94:	682f6372 	.word	0x682f6372
    cc98:	715f6c61 	.word	0x715f6c61
    cc9c:	5f697073 	.word	0x5f697073
    cca0:	2e616d64 	.word	0x2e616d64
    cca4:	00000063 	.word	0x00000063
    cca8:	682f2e2e 	.word	0x682f2e2e
    ccac:	732f6c61 	.word	0x732f6c61
    ccb0:	682f6372 	.word	0x682f6372
    ccb4:	735f6c61 	.word	0x735f6c61
    ccb8:	6d5f6970 	.word	0x6d5f6970
    ccbc:	7973615f 	.word	0x7973615f
    ccc0:	632e636e 	.word	0x632e636e
    ccc4:	00000000 	.word	0x00000000
    ccc8:	682f2e2e 	.word	0x682f2e2e
    cccc:	732f6c61 	.word	0x732f6c61
    ccd0:	682f6372 	.word	0x682f6372
    ccd4:	735f6c61 	.word	0x735f6c61
    ccd8:	6d5f6970 	.word	0x6d5f6970
    ccdc:	616d645f 	.word	0x616d645f
    cce0:	0000632e 	.word	0x0000632e
    cce4:	682f2e2e 	.word	0x682f2e2e
    cce8:	732f6c61 	.word	0x732f6c61
    ccec:	682f6372 	.word	0x682f6372
    ccf0:	745f6c61 	.word	0x745f6c61
    ccf4:	72656d69 	.word	0x72656d69
    ccf8:	0000632e 	.word	0x0000632e
    ccfc:	682f2e2e 	.word	0x682f2e2e
    cd00:	732f6c61 	.word	0x732f6c61
    cd04:	682f6372 	.word	0x682f6372
    cd08:	755f6c61 	.word	0x755f6c61
    cd0c:	74726173 	.word	0x74726173
    cd10:	7973615f 	.word	0x7973615f
    cd14:	632e636e 	.word	0x632e636e
    cd18:	00000000 	.word	0x00000000
    cd1c:	682f2e2e 	.word	0x682f2e2e
    cd20:	732f6c61 	.word	0x732f6c61
    cd24:	682f6372 	.word	0x682f6372
    cd28:	755f6c61 	.word	0x755f6c61
    cd2c:	74726173 	.word	0x74726173
    cd30:	6e79735f 	.word	0x6e79735f
    cd34:	00632e63 	.word	0x00632e63
    cd38:	682f2e2e 	.word	0x682f2e2e
    cd3c:	752f6c61 	.word	0x752f6c61
    cd40:	736c6974 	.word	0x736c6974
    cd44:	6372732f 	.word	0x6372732f
    cd48:	6974752f 	.word	0x6974752f
    cd4c:	6c5f736c 	.word	0x6c5f736c
    cd50:	2e747369 	.word	0x2e747369
    cd54:	00000063 	.word	0x00000063
    cd58:	682f2e2e 	.word	0x682f2e2e
    cd5c:	752f6c61 	.word	0x752f6c61
    cd60:	736c6974 	.word	0x736c6974
    cd64:	6372732f 	.word	0x6372732f
    cd68:	6974752f 	.word	0x6974752f
    cd6c:	725f736c 	.word	0x725f736c
    cd70:	62676e69 	.word	0x62676e69
    cd74:	65666675 	.word	0x65666675
    cd78:	00632e72 	.word	0x00632e72

0000cd7c <_adcs>:
    cd7c:	01000000 0003000c 00041807 00000000     ................
    cd8c:	0014080b 00010000 000c0100 18040003     ................
    cd9c:	00000004 080b0000 00000014 682f2e2e     ............../h
    cdac:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
    cdbc:	00000000                                ....

0000cdc0 <_cfgs>:
    cdc0:	00200600 08068000 00200400 08068000     .. ....... .....
    cdd0:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
    cdf0:	00200b00 14000003 00200a00 08000002     .. ....... .....
    ce00:	00201300 14000003 00000000 00000000     .. .............
	...
    ceb0:	00005400 1c000000 00005300 0c000000     .T.......S......

0000cec0 <user_mux_confs>:
	...
    ceec:	04030201 04030201 00000000 00000000     ................
	...

0000cf04 <channel_confs>:
    cf04:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0000cf44 <interrupt_cfg>:
    cf44:	00000002 00000002 00000002 00000002     ................
	...
    cfc4:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    cfd4:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    cfe4:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
    cff4:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
    d004:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    d014:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    d024:	43000000 43000400 43000800 43000c00     ...C...C...C...C

0000d034 <_usarts>:
    d034:	00000000 40100004 00030000 00700002     .......@......p.
    d044:	0000aaaa 00000000 00000001 40100004     ...............@
    d054:	00030000 00700002 0000aaaa 00000000     ......p.........
    d064:	00000002 40100004 00030000 00700002     .......@......p.
    d074:	00005555 00000000 00000004 40100004     UU.............@
    d084:	00030000 00700002 0000aaaa 00000000     ......p.........
    d094:	00000006 40100004 00030000 00700002     .......@......p.
    d0a4:	0000aaaa 00000000                       ........

0000d0ac <_i2cms>:
    d0ac:	00000005 00200014 00000100 0000e6e5     ...... .........
    d0bc:	00d70000 02dc6c00                       .....l..

0000d0c4 <sercomspi_regs>:
    d0c4:	3020000c 00020000 00000000 01ff0005     .. 0............
    d0d4:	20000c03 00000000 00000000 ff000600     ... ............
    d0e4:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    d0f4:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    d104:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    d114:	42001400 42001800 43001400 43001800     ...B...B...C...C

0000d124 <_tcs>:
    d124:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
    d134:	00000000 006c0001 00000308 00000021     ......l.....!...
    d144:	00003a98 00000000 006d0002 00000308     .:........m.....
    d154:	00000021 00003a98 00000000 006e0003     !....:........n.
    d164:	00000308 00000021 00003a98 00000000     ....!....:......
    d174:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    d184:	0000632e                                .c..

0000d188 <_usb_ep_cfgs>:
    d188:	20000d28 00000000 00000040 00000000     (.. ....@.......
	...
    d1a0:	20000d20 00000000 00000008 20000ce0      .. ........... 
    d1b0:	20000cd8 00080040 00000000 00000000     ... @...........
	...
    d1c8:	20000c98 00400000 682f2e2e 772f6c70     ... ..@.../hpl/w
    d1d8:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    d1e8:	49505351 6f725020 6d617267 61745320     QSPI Program Sta
    d1f8:	64657472 00000d0a 73616c46 72652068     rted....Flash er
    d208:	20657361 63637573 66737365 0d0a6c75     ase successful..
    d218:	00000000 73616c46 72772068 20657469     ....Flash write 
    d228:	63637573 66737365 0d0a6c75 00000000     successful......
    d238:	73616c46 65722068 73206461 65636375     Flash read succe
    d248:	75667373 000d0a6c 73616c46 61642068     ssful...Flash da
    d258:	76206174 66697265 74616369 206e6f69     ta verification 
    d268:	6c696166 0a2e6465 0000000d 74697257     failed......Writ
    d278:	202d2065 64616552 20736920 63637573     e - Read is succ
    d288:	66737365 69206c75 5351206e 46204950     essful in QSPI F
    d298:	6873616c 6d656d20 2e79726f 00000d0a     lash memory.....
    d2a8:	65746e45 676e6972 69614d20 6f4c206e     Entering Main Lo
    d2b8:	000d706f                                op..

0000d2bc <keyboard_report_desc>:
    d2bc:	06090105 070501a1 e729e019 01250015     ..........)...%.
    d2cc:	08950175 01810281 65290019 65250015     u.........)e..%e
    d2dc:	06950875 08050081 05290119 01250015     u.........)...%.
    d2ec:	05950175 03950291 00c00191              u...........

0000d2f8 <mouse_report_desc>:
    d2f8:	02090105 010901a1 090500a1 03290119     ..............).
    d308:	01250015 03950175 05750281 01810195     ..%.u.....u.....
    d318:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
    d328:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
    d338:	73752f65 2e636462 00000063              e/usbdc.c...

0000d344 <_global_impure_ptr>:
    d344:	2000055c                                \.. 

0000d348 <__sf_fake_stderr>:
	...

0000d368 <__sf_fake_stdin>:
	...

0000d388 <__sf_fake_stdout>:
	...
    d3a8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    d3b8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    d3c8:	31300046 35343332 39383736 64636261     F.0123456789abcd
    d3d8:	00006665                                ef..

0000d3dc <_init>:
    d3dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d3de:	bf00      	nop
    d3e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d3e2:	bc08      	pop	{r3}
    d3e4:	469e      	mov	lr, r3
    d3e6:	4770      	bx	lr

0000d3e8 <__init_array_start>:
    d3e8:	00000289 	.word	0x00000289

0000d3ec <_fini>:
    d3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d3ee:	bf00      	nop
    d3f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    d3f2:	bc08      	pop	{r3}
    d3f4:	469e      	mov	lr, r3
    d3f6:	4770      	bx	lr

0000d3f8 <__fini_array_start>:
    d3f8:	00000265 	.word	0x00000265
