{"vcs1":{"timestamp_begin":1746602100.462827632, "rt":0.66, "ut":0.10, "st":0.03}}
{"vcselab":{"timestamp_begin":1746602101.158775922, "rt":0.39, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1746602101.598587289, "rt":0.42, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746602100.318746927}
{"VCS_COMP_START_TIME": 1746602100.318746927}
{"VCS_COMP_END_TIME": 1746602102.107956247}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264008}}
{"vcselab": {"peak_mem": 140056}}
