@inproceedings{DBLP:conf/iscas/SotiropoulouVGNVDB12,
  author    = {Calliope{-}Louisa Sotiropoulou and
               Liberis Voudouris and
               Christos Gentsos and
               Spiridon Nikolaidis and
               Nikolaos Vassiliadis and
               Athanasios M. Demiris and
               Spyros Blionas},
  title     = {FPGA-based machine vision implementation for Lab-on-Chip flow detection},
  booktitle = {2012 {IEEE} International Symposium on Circuits and Systems, {ISCAS}
               2012, Seoul, Korea (South), May 20-23, 2012},
  pages     = {2047--2050},
  year      = {2012},
  crossref  = {DBLP:conf/iscas/2012},
  url       = {http://dx.doi.org/10.1109/ISCAS.2012.6271683},
  doi       = {10.1109/ISCAS.2012.6271683},
  timestamp = {Mon, 02 Jun 2014 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/SotiropoulouVGNVDB12},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/ejasp/KornarosB08,
  author    = {George Kornaros and
               Spyros Blionas},
  title     = {Microarchitecture of a MultiCore SoC for Data Analysis of a Lab-on-Chip
               Microarray},
  journal   = {{EURASIP} J. Adv. Sig. Proc.},
  volume    = {2008},
  year      = {2008},
  url       = {http://dx.doi.org/10.1155/2008/520641},
  doi       = {10.1155/2008/520641},
  timestamp = {Mon, 28 Feb 2011 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ejasp/KornarosB08},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jolpe/BisdounisBMNZ06,
  author    = {Labros Bisdounis and
               Spyros Blionas and
               Enrico Macii and
               Spiridon Nikolaidis and
               Roberto Zafalon},
  title     = {Implementation Strategy and Results of an Energy-Aware System-on-Chip
               for 5 GHz {WLAN} Applications},
  journal   = {J. Low Power Electronics},
  volume    = {2},
  number    = {1},
  pages     = {18--26},
  year      = {2006},
  url       = {http://dx.doi.org/10.1166/jolpe.2006.003},
  doi       = {10.1166/jolpe.2006.003},
  timestamp = {Fri, 27 Jul 2007 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jolpe/BisdounisBMNZ06},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jcsc/PnevmatikakisBT05,
  author    = {Aristodemos Pnevmatikakis and
               Spyros Blionas and
               Dimitris Triantis},
  title     = {Physical Layer of a Base-band Ofdm Modem: Algorithms and Performance},
  journal   = {Journal of Circuits, Systems, and Computers},
  volume    = {14},
  number    = {3},
  pages     = {631--651},
  year      = {2005},
  url       = {http://dx.doi.org/10.1142/S0218126605002489},
  doi       = {10.1142/S0218126605002489},
  timestamp = {Tue, 25 Jul 2006 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jcsc/PnevmatikakisBT05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jec/NikolaidisKLBB05,
  author    = {Spiridon Nikolaidis and
               Nikolaos Kavvadias and
               Theodore Laopoulos and
               Labros Bisdounis and
               Spyros Blionas},
  title     = {Instruction level energy modeling for pipelined processors},
  journal   = {J. Embedded Computing},
  volume    = {1},
  number    = {3},
  pages     = {317--324},
  year      = {2005},
  url       = {http://content.iospress.com/articles/journal-of-embedded-computing/jec00035},
  timestamp = {Mon, 18 May 2015 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jec/NikolaidisKLBB05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/BisdounisBMNZ05,
  author    = {Labros Bisdounis and
               Spyros Blionas and
               Enrico Macii and
               Spiridon Nikolaidis and
               Roberto Zafalon},
  title     = {Energy-Aware System-on-Chip for 5 GHz Wireless LANs},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation, 15th International Workshop, {PATMOS} 2005, Leuven,
               Belgium, September 21-23, 2005, Proceedings},
  pages     = {166--176},
  year      = {2005},
  crossref  = {DBLP:conf/patmos/2005},
  url       = {http://dx.doi.org/10.1007/11556930_18},
  doi       = {10.1007/11556930_18},
  timestamp = {Thu, 01 Sep 2005 10:25:09 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/BisdounisBMNZ05},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/ieicet/DrososMBP04,
  author    = {Christos Drosos and
               Dimitris Metafas and
               Spyros Blionas and
               George D. Papadopoulos},
  title     = {Rapid Prototyping of a Wireless {LAN} Implementation Using a UML-Based
               System Design Methodology},
  journal   = {{IEICE} Transactions},
  volume    = {87-D},
  number    = {8},
  pages     = {2058--2069},
  year      = {2004},
  url       = {http://search.ieice.org/bin/summary.php?id=e87-d_8_2058},
  timestamp = {Wed, 17 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/ieicet/DrososMBP04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/mj/DrososDMSB04,
  author    = {Christos Drosos and
               Chrissavgi Dre and
               Dimitris Metafas and
               Dimitrios Soudris and
               Spyros Blionas},
  title     = {The low power analogue and digital baseband processing parts of a
               novel multimode {DECT/GSM/DCS1800} terminal},
  journal   = {Microelectronics Journal},
  volume    = {35},
  number    = {7},
  pages     = {609--620},
  year      = {2004},
  url       = {http://dx.doi.org/10.1016/j.mejo.2004.02.002},
  doi       = {10.1016/j.mejo.2004.02.002},
  timestamp = {Wed, 28 Mar 2007 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/mj/DrososDMSB04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/TheochariTSMPBT04,
  author    = {Evaggelia Theochari and
               Konstantinos Tatas and
               Dimitrios Soudris and
               Kostas Masselos and
               Konstantinos Potamianos and
               Spyros Blionas and
               Antonios Thanailakis},
  title     = {A reusable {IP} {FFT} core for {DSP} applications},
  booktitle = {{ISCAS} {(3)}},
  pages     = {621--624},
  year      = {2004},
  url       = {http://dx.doi.org/10.1109/ISCAS.2004.1328823},
  doi       = {10.1109/ISCAS.2004.1328823},
  timestamp = {Wed, 28 Feb 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/TheochariTSMPBT04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/DrososBMBT04,
  author    = {Christos Drosos and
               Labros Bisdounis and
               Dimitris Metafas and
               Spyros Blionas and
               Anna Tatsaki},
  title     = {A Multi-level Validation Methodology for Wireless Network Applications},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation; 14th International Workshop, {PATMOS} 2004, Santorini,
               Greece, September 15-17, 2004, Proceedings},
  pages     = {332--341},
  year      = {2004},
  crossref  = {DBLP:conf/patmos/2004},
  url       = {http://dx.doi.org/10.1007/978-3-540-30205-6_35},
  doi       = {10.1007/978-3-540-30205-6_35},
  timestamp = {Wed, 10 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/DrososBMBT04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/MasselosBMFSN04,
  author    = {Kostas Masselos and
               Spyros Blionas and
               Jean{-}Yves Mignolet and
               A. Foster and
               Dimitrios Soudris and
               Spiridon Nikolaidis},
  title     = {Hardware Building Blocks of a Mixed Granularity Reconfigurable System-on-Chip
               Platform},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation; 14th International Workshop, {PATMOS} 2004, Santorini,
               Greece, September 15-17, 2004, Proceedings},
  pages     = {613--622},
  year      = {2004},
  crossref  = {DBLP:conf/patmos/2004},
  url       = {http://dx.doi.org/10.1007/978-3-540-30205-6_63},
  doi       = {10.1007/978-3-540-30205-6_63},
  timestamp = {Wed, 10 Aug 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/MasselosBMFSN04},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{DBLP:journals/jsa/MasselosPCB03,
  author    = {Kostas Masselos and
               Antti Pelkonen and
               Miroslav Cup{\'{a}}k and
               Spyros Blionas},
  title     = {Realization of wireless multimedia communication systems on reconfigurable
               platforms},
  journal   = {Journal of Systems Architecture},
  volume    = {49},
  number    = {4-6},
  pages     = {155--175},
  year      = {2003},
  url       = {http://dx.doi.org/10.1016/S1383-7621(03)00069-9},
  doi       = {10.1016/S1383-7621(03)00069-9},
  timestamp = {Wed, 28 Feb 2007 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/jsa/MasselosPCB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/SoudrisKKTB03,
  author    = {Dimitrios Soudris and
               Marios Kesoulis and
               Christos S. Koukourlis and
               Adonios Thanailakis and
               Spyros Blionas},
  title     = {Alternative Direct Digital Frequency Synthesizer architectures with
               reduced memory size},
  booktitle = {{ISCAS} {(2)}},
  pages     = {73--76},
  year      = {2003},
  url       = {http://dx.doi.org/10.1109/ISCAS.2003.1205892},
  doi       = {10.1109/ISCAS.2003.1205892},
  timestamp = {Thu, 18 Apr 2013 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/SoudrisKKTB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/NikolaidisKLBB03,
  author    = {Spiridon Nikolaidis and
               Nikolaos Kavvadias and
               Theodore Laopoulos and
               Labros Bisdounis and
               Spyros Blionas},
  title     = {Instruction Level Energy Modeling for Pipelined Processors},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation, 13th International Workshop, {PATMOS} 2003, Torino,
               Italy, September 10-12, 2003, Proceedings},
  pages     = {279--288},
  year      = {2003},
  crossref  = {DBLP:conf/patmos/2003},
  url       = {http://dx.doi.org/10.1007/978-3-540-39762-5_34},
  doi       = {10.1007/978-3-540-39762-5_34},
  timestamp = {Tue, 05 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/NikolaidisKLBB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/patmos/TatasSSTMPB03,
  author    = {Konstantinos Tatas and
               Kostas Siozios and
               Dimitrios Soudris and
               Adonios Thanailakis and
               Kostas Masselos and
               Konstantinos Potamianos and
               Spyros Blionas},
  title     = {Power Optimization Methdology for Multimedia Applications Implementation
               on Reconfigurable Platforms},
  booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
               and Simulation, 13th International Workshop, {PATMOS} 2003, Torino,
               Italy, September 10-12, 2003, Proceedings},
  pages     = {430--439},
  year      = {2003},
  crossref  = {DBLP:conf/patmos/2003},
  url       = {http://dx.doi.org/10.1007/978-3-540-39762-5_49},
  doi       = {10.1007/978-3-540-39762-5_49},
  timestamp = {Wed, 25 Mar 2015 00:00:00 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/patmos/TatasSSTMPB03},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/KoutroumpezisTSBMT02,
  author    = {George Koutroumpezis and
               Konstantinos Tatas and
               Dimitrios Soudris and
               Spyros Blionas and
               Kostas Masselos and
               Adonios Thanailakis},
  title     = {Architecture Design of a Reconfigurable Multiplier for Flexible Coarse-Grain
               Implementations},
  booktitle = {Field-Programmable Logic and Applications, Reconfigurable Computing
               Is Going Mainstream, 12th International Conference, {FPL} 2002, Montpellier,
               France, September 2-4, 2002, Proceedings},
  pages     = {1027--1036},
  year      = {2002},
  crossref  = {DBLP:conf/fpl/2002},
  url       = {http://dx.doi.org/10.1007/3-540-46117-5_105},
  doi       = {10.1007/3-540-46117-5_105},
  timestamp = {Mon, 04 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/KoutroumpezisTSBMT02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/fpl/BlionasMDDIPPTTVM02,
  author    = {Spyros Blionas and
               Kostas Masselos and
               Chrissavgi Dre and
               Christos Drosos and
               F. Z. Ieromnimon and
               T. Pagonis and
               A. Pneymatikakis and
               Anna Tatsaki and
               T. Trimis and
               A. Vontzalidis and
               Dimitris Metafas},
  title     = {A {HIPERLAN/2} - {IEEE} 802.11a Reconfigurable System-on-Chip},
  booktitle = {Field-Programmable Logic and Applications, Reconfigurable Computing
               Is Going Mainstream, 12th International Conference, {FPL} 2002, Montpellier,
               France, September 2-4, 2002, Proceedings},
  pages     = {1080--1083},
  year      = {2002},
  crossref  = {DBLP:conf/fpl/2002},
  url       = {http://dx.doi.org/10.1007/3-540-46117-5_112},
  doi       = {10.1007/3-540-46117-5_112},
  timestamp = {Mon, 04 Jul 2011 01:00:00 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/fpl/BlionasMDDIPPTTVM02},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/iscas/DrososDBS01,
  author    = {Christos Drosos and
               Chrissavgi Dre and
               Spyros Blionas and
               Dimitrios Soudris},
  title     = {On the implementation of a baseband processor for a portable dual
               mode {DECT/GSM} terminal},
  booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2001), 6-9
               May 2001, Sydney, Australia},
  pages     = {334--337},
  year      = {2001},
  crossref  = {DBLP:conf/iscas/2001},
  url       = {http://doi.ieeecomputersociety.org/10.1109/ISCAS.2001.922240},
  doi       = {10.1109/ISCAS.2001.922240},
  timestamp = {Tue, 02 Jan 2007 14:31:22 +0100},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/iscas/DrososDBS01},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@inproceedings{DBLP:conf/rsp/MetafasKB96,
  author    = {Dimitris Metafas and
               H. C. Karathanasis and
               Spyros Blionas},
  title     = {Industrial approach in design methodologies for mobile communications
               systems},
  booktitle = {Seventh {IEEE} International Workshop on Rapid System Prototyping
               {(RSP} '96), Thessaloniki, Greece, June 19-21, 1996},
  pages     = {122--126},
  year      = {1996},
  crossref  = {DBLP:conf/rsp/1996},
  url       = {http://dx.doi.org/10.1109/IWRSP.1996.506738},
  doi       = {10.1109/IWRSP.1996.506738},
  timestamp = {Tue, 19 May 2015 17:01:12 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/conf/rsp/MetafasKB96},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}


