# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] ins[8] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] outs_valid index[0] index[1] index[2] index_valid
.names $false
.names $true
1
.names $undef
.names $false $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[0] $false $auto$maccmap.cc:240:synth$340.BB[0]
1-0 1
-11 1
.names $auto$maccmap.cc:114:fulladd$339.X[0] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[1] $false $auto$maccmap.cc:240:synth$340.BB[1]
1-0 1
-11 1
.names $auto$maccmap.cc:114:fulladd$339.X[1] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[2] $false $auto$maccmap.cc:240:synth$340.BB[2]
1-0 1
-11 1
.names $auto$maccmap.cc:114:fulladd$339.X[2] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[3] $false $auto$maccmap.cc:240:synth$340.BB[3]
1-0 1
-11 1
.names $auto$maccmap.cc:114:fulladd$339.X[3] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[4] $false $auto$maccmap.cc:240:synth$340.BB[4]
1-0 1
-11 1
.names $auto$maccmap.cc:114:fulladd$339.X[4] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[5] $false $auto$maccmap.cc:240:synth$340.BB[5]
1-0 1
-11 1
.names ins[0] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][0]
1-0 1
-11 1
.names ins[1] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][1]
1-0 1
-11 1
.names ins[2] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][2]
1-0 1
-11 1
.names ins[3] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][3]
1-0 1
-11 1
.names ins[4] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][4]
1-0 1
-11 1
.names ins[5] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][5]
1-0 1
-11 1
.names ins[6] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][6]
1-0 1
-11 1
.names ins[7] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][7]
1-0 1
-11 1
.names ins[8] $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][8]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][9]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][10]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][11]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][12]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][13]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][14]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][15]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][16]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][17]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][18]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][19]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][20]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][21]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][22]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][23]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][24]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][25]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][26]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][27]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][28]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][29]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][30]
1-0 1
-11 1
.names $undef $undef $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][31]
1-0 1
-11 1
.names $undef ins[0] $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][32]
1-0 1
-11 1
.names $undef ins[1] $auto$maccmap.cc:240:synth$340.Y[5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][33]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][1] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][2] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][3] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][4] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][3]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][5] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][4]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][6] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][5]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][7] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][6]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][7] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][8] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][7]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][9] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][10] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][11] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][11] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][12] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][11]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][13] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][12]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][14] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][13]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][15] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][14]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][15] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][16] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][15]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][17] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][18] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][19] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][19] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][20] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][19]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][21] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][20]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][22] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][21]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][23] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][22]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][23] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][24] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][23]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][25] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][24]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][26] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][25]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][27] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][26]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][27] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][28] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][27]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][29] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][28]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][30] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][29]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][31] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][30]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][31] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][32] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][31]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][32] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$3\buffer[40:0][33] $auto$maccmap.cc:240:synth$340.Y[0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][32]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][2] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][3] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][4] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][6] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][4]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][7] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][5]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][8] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][6]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][10] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][11] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][12] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][14] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][12]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][15] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][13]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][16] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][14]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][18] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][19] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][20] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][22] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][20]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][23] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][21]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][24] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][22]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][26] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][24]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][27] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][25]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][28] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][26]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][30] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][28]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][31] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][29]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$4\buffer[40:0][32] $auto$maccmap.cc:240:synth$340.Y[1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][30]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][4] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][5] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][6] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][12] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][13] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][14] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][20] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][8]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][21] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][9]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][22] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][10]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][28] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][29] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$6\buffer[40:0][30] $auto$maccmap.cc:240:synth$340.Y[2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][0] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][1] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][2] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][2]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][16] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][16]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][17] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][17]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][18] $auto$maccmap.cc:240:synth$340.Y[3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][18]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][16] $auto$maccmap.cc:240:synth$340.Y[4] outs[0]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][17] $auto$maccmap.cc:240:synth$340.Y[4] outs[1]
1-0 1
-11 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$10\buffer[40:0][18] $auto$maccmap.cc:240:synth$340.Y[4] outs[2]
1-0 1
-11 1
.names $false $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[0]
0 1
.names $auto$maccmap.cc:114:fulladd$339.X[0] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[1]
0 1
.names $auto$maccmap.cc:114:fulladd$339.X[1] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[2]
0 1
.names $auto$maccmap.cc:114:fulladd$339.X[2] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[3]
0 1
.names $auto$maccmap.cc:114:fulladd$339.X[3] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[4]
0 1
.names $auto$maccmap.cc:114:fulladd$339.X[4] $techmap$auto$maccmap.cc:240:synth$340.$not$/usr/local/bin/../share/yosys/techmap.v:279$595_Y[5]
0 1
.names $auto$maccmap.cc:240:synth$340.X[0] $false $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$954_Y
11 1
.names $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$961_Y $auto$maccmap.cc:240:synth$340.CO[1] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1004_Y
11 1
.names $auto$maccmap.cc:240:synth$340.X[1] $auto$maccmap.cc:240:synth$340.CO[0] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$956_Y
11 1
.names $auto$maccmap.cc:240:synth$340.X[3] $auto$maccmap.cc:240:synth$340.lcu.G[2] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$959_Y
11 1
.names $auto$maccmap.cc:240:synth$340.X[3] $auto$maccmap.cc:240:synth$340.X[2] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:241$961_Y
11 1
.names $auto$maccmap.cc:240:synth$340.X[2] $auto$maccmap.cc:240:synth$340.CO[1] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1082_Y
11 1
.names $auto$maccmap.cc:240:synth$340.X[4] $auto$maccmap.cc:240:synth$340.CO[3] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1085_Y
11 1
.names $auto$maccmap.cc:240:synth$340.lcu.G[0] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:231$954_Y $auto$maccmap.cc:240:synth$340.CO[0]
1- 1
-1 1
.names $techmap$auto$maccmap.cc:240:synth$340.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$960_Y $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$1004_Y $auto$maccmap.cc:240:synth$340.CO[3]
1- 1
-1 1
.names $auto$maccmap.cc:240:synth$340.lcu.G[1] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$956_Y $auto$maccmap.cc:240:synth$340.CO[1]
1- 1
-1 1
.names $auto$maccmap.cc:240:synth$340.lcu.G[3] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:240$959_Y $techmap$auto$maccmap.cc:240:synth$340.lcu.$or$/usr/local/bin/../share/yosys/techmap.v:240$960_Y
1- 1
-1 1
.names $auto$maccmap.cc:240:synth$340.lcu.G[2] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1082_Y $auto$maccmap.cc:240:synth$340.CO[2]
1- 1
-1 1
.names $auto$maccmap.cc:240:synth$340.lcu.G[4] $techmap$auto$maccmap.cc:240:synth$340.lcu.$and$/usr/local/bin/../share/yosys/techmap.v:248$1085_Y $auto$maccmap.cc:240:synth$340.CO[4]
1- 1
-1 1
.names $false control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[0]
11 1
.names $false control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[1]
11 1
.names $true control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[2]
11 1
.names $true control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[3]
11 1
.names $false control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[4]
11 1
.names $false control.tehb.outs[2] $auto$maccmap.cc:114:fulladd$339.B[5]
11 1
.names $true control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[0]
11 1
.names $true control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[1]
11 1
.names $false control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[2]
11 1
.names $false control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[3]
11 1
.names $false control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[4]
11 1
.names $false control.tehb.outs[0] $auto$maccmap.cc:114:fulladd$339.C[5]
11 1
.names $false control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[0]
11 1
.names $true control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[1]
11 1
.names $true control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[2]
11 1
.names $false control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[3]
11 1
.names $false control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[4]
11 1
.names $false control.tehb.outs[1] $auto$maccmap.cc:114:fulladd$339.A[5]
11 1
.names $auto$maccmap.cc:114:fulladd$339.t2[0] $auto$maccmap.cc:114:fulladd$339.t3[0] $auto$maccmap.cc:114:fulladd$339.X[0]
1- 1
-1 1
.names $auto$maccmap.cc:114:fulladd$339.t2[1] $auto$maccmap.cc:114:fulladd$339.t3[1] $auto$maccmap.cc:114:fulladd$339.X[1]
1- 1
-1 1
.names $auto$maccmap.cc:114:fulladd$339.t2[2] $auto$maccmap.cc:114:fulladd$339.t3[2] $auto$maccmap.cc:114:fulladd$339.X[2]
1- 1
-1 1
.names $auto$maccmap.cc:114:fulladd$339.t2[3] $auto$maccmap.cc:114:fulladd$339.t3[3] $auto$maccmap.cc:114:fulladd$339.X[3]
1- 1
-1 1
.names $auto$maccmap.cc:114:fulladd$339.t2[4] $auto$maccmap.cc:114:fulladd$339.t3[4] $auto$maccmap.cc:114:fulladd$339.X[4]
1- 1
-1 1
.names $auto$maccmap.cc:114:fulladd$339.t1[0] $auto$maccmap.cc:114:fulladd$339.C[0] $auto$maccmap.cc:114:fulladd$339.Y[0]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.t1[1] $auto$maccmap.cc:114:fulladd$339.C[1] $auto$maccmap.cc:114:fulladd$339.Y[1]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.t1[2] $auto$maccmap.cc:114:fulladd$339.C[2] $auto$maccmap.cc:114:fulladd$339.Y[2]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.t1[3] $auto$maccmap.cc:114:fulladd$339.C[3] $auto$maccmap.cc:114:fulladd$339.Y[3]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.t1[4] $auto$maccmap.cc:114:fulladd$339.C[4] $auto$maccmap.cc:114:fulladd$339.Y[4]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.t1[5] $auto$maccmap.cc:114:fulladd$339.C[5] $auto$maccmap.cc:114:fulladd$339.Y[5]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.C[0] $auto$maccmap.cc:114:fulladd$339.t1[0] $auto$maccmap.cc:114:fulladd$339.t3[0]
11 1
.names $auto$maccmap.cc:114:fulladd$339.C[1] $auto$maccmap.cc:114:fulladd$339.t1[1] $auto$maccmap.cc:114:fulladd$339.t3[1]
11 1
.names $auto$maccmap.cc:114:fulladd$339.C[2] $auto$maccmap.cc:114:fulladd$339.t1[2] $auto$maccmap.cc:114:fulladd$339.t3[2]
11 1
.names $auto$maccmap.cc:114:fulladd$339.C[3] $auto$maccmap.cc:114:fulladd$339.t1[3] $auto$maccmap.cc:114:fulladd$339.t3[3]
11 1
.names $auto$maccmap.cc:114:fulladd$339.C[4] $auto$maccmap.cc:114:fulladd$339.t1[4] $auto$maccmap.cc:114:fulladd$339.t3[4]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[0] $auto$maccmap.cc:114:fulladd$339.B[0] $auto$maccmap.cc:114:fulladd$339.t2[0]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[1] $auto$maccmap.cc:114:fulladd$339.B[1] $auto$maccmap.cc:114:fulladd$339.t2[1]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[2] $auto$maccmap.cc:114:fulladd$339.B[2] $auto$maccmap.cc:114:fulladd$339.t2[2]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[3] $auto$maccmap.cc:114:fulladd$339.B[3] $auto$maccmap.cc:114:fulladd$339.t2[3]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[4] $auto$maccmap.cc:114:fulladd$339.B[4] $auto$maccmap.cc:114:fulladd$339.t2[4]
11 1
.names $auto$maccmap.cc:114:fulladd$339.A[0] $auto$maccmap.cc:114:fulladd$339.B[0] $auto$maccmap.cc:114:fulladd$339.t1[0]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.A[1] $auto$maccmap.cc:114:fulladd$339.B[1] $auto$maccmap.cc:114:fulladd$339.t1[1]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.A[2] $auto$maccmap.cc:114:fulladd$339.B[2] $auto$maccmap.cc:114:fulladd$339.t1[2]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.A[3] $auto$maccmap.cc:114:fulladd$339.B[3] $auto$maccmap.cc:114:fulladd$339.t1[3]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.A[4] $auto$maccmap.cc:114:fulladd$339.B[4] $auto$maccmap.cc:114:fulladd$339.t1[4]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.A[5] $auto$maccmap.cc:114:fulladd$339.B[5] $auto$maccmap.cc:114:fulladd$339.t1[5]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[0] $false $auto$maccmap.cc:240:synth$340.Y[0]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[1] $auto$maccmap.cc:240:synth$340.CO[0] $auto$maccmap.cc:240:synth$340.Y[1]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[2] $auto$maccmap.cc:240:synth$340.CO[1] $auto$maccmap.cc:240:synth$340.Y[2]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[3] $auto$maccmap.cc:240:synth$340.CO[2] $auto$maccmap.cc:240:synth$340.Y[3]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[4] $auto$maccmap.cc:240:synth$340.CO[3] $auto$maccmap.cc:240:synth$340.Y[4]
10 1
01 1
.names $auto$maccmap.cc:240:synth$340.X[5] $auto$maccmap.cc:240:synth$340.CO[4] $auto$maccmap.cc:240:synth$340.Y[5]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[0] $auto$maccmap.cc:240:synth$340.BB[0] $auto$maccmap.cc:240:synth$340.X[0]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[1] $auto$maccmap.cc:240:synth$340.BB[1] $auto$maccmap.cc:240:synth$340.X[1]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[2] $auto$maccmap.cc:240:synth$340.BB[2] $auto$maccmap.cc:240:synth$340.X[2]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[3] $auto$maccmap.cc:240:synth$340.BB[3] $auto$maccmap.cc:240:synth$340.X[3]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[4] $auto$maccmap.cc:240:synth$340.BB[4] $auto$maccmap.cc:240:synth$340.X[4]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[5] $auto$maccmap.cc:240:synth$340.BB[5] $auto$maccmap.cc:240:synth$340.X[5]
10 1
01 1
.names $auto$maccmap.cc:114:fulladd$339.Y[0] $auto$maccmap.cc:240:synth$340.BB[0] $auto$maccmap.cc:240:synth$340.lcu.G[0]
11 1
.names $auto$maccmap.cc:114:fulladd$339.Y[1] $auto$maccmap.cc:240:synth$340.BB[1] $auto$maccmap.cc:240:synth$340.lcu.G[1]
11 1
.names $auto$maccmap.cc:114:fulladd$339.Y[2] $auto$maccmap.cc:240:synth$340.BB[2] $auto$maccmap.cc:240:synth$340.lcu.G[2]
11 1
.names $auto$maccmap.cc:114:fulladd$339.Y[3] $auto$maccmap.cc:240:synth$340.BB[3] $auto$maccmap.cc:240:synth$340.lcu.G[3]
11 1
.names $auto$maccmap.cc:114:fulladd$339.Y[4] $auto$maccmap.cc:240:synth$340.BB[4] $auto$maccmap.cc:240:synth$340.lcu.G[4]
11 1
.names $flatten\control.$1\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y
0 1
.names $flatten\control.$2\found[0:0] $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y
0 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$12_Y ins_valid[1] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y
11 1
.names $flatten\control.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$14_Y ins_valid[2] $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y
11 1
.names $flatten\control.$2\index_tehb[2:0][0] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y control.index_tehb[0]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[2:0][1] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y control.index_tehb[1]
1-0 1
-11 1
.names $flatten\control.$2\index_tehb[2:0][2] $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$15_Y control.index_tehb[2]
1-0 1
-11 1
.names $flatten\control.$1\found[0:0] $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\found[0:0]
1-0 1
-11 1
.names $false $true $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][0]
1-0 1
-11 1
.names $false $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][1]
1-0 1
-11 1
.names $false $false $flatten\control.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/control_merge.v:32$13_Y $flatten\control.$2\index_tehb[2:0][2]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.$1\found[0:0]
1-0 1
-11 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.ins_ready
0 1
.names control.fork_dataless.ins_valid control.fork_dataless.anyBlockFull.outs control.fork_dataless.backpressure
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$1348
1- 1
-1 1
.names $flatten\control.\fork_dataless.\anyBlockFull.$auto$simplemap.cc:166:logic_reduce$1348 $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$38_Y
0 1
.names $true $false $flatten\control.\fork_dataless.\anyBlockFull.$eq$/home/ubuntu/aig_generation/data/verilog/support/logic.v:38$38_Y control.fork_dataless.anyBlockFull.outs
1-0 1
-11 1
.latch $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[0].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$35_Y $true rst $flatten\control.\fork_dataless.\regBlock[0].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names outs_ready $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$31_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$34_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$31_Y control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.regBlock[0].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[0].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[0].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$34_Y $flatten\control.\fork_dataless.\regBlock[0].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$35_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.outs_valid
11 1
.latch $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0] control.fork_dataless.regBlock[1].regblock.transmitValue re clk 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$35_Y $true rst $flatten\control.\fork_dataless.\regBlock[1].regblock.$0\transmitValue[0:0]
1-0 1
-11 1
.names index_ready $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$31_Y
0 1
.names control.fork_dataless.backpressure $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$34_Y
0 1
.names $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:16$31_Y control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.regBlock[1].regblock.keepValue
11 1
.names control.fork_dataless.regBlock[1].regblock.keepValue $flatten\control.\fork_dataless.\regBlock[1].regblock.$not$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$34_Y $flatten\control.\fork_dataless.\regBlock[1].regblock.$or$/home/ubuntu/aig_generation/data/verilog/support/eager_fork_register_block.v:22$35_Y
1- 1
-1 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.outs_valid
11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$27_Y
0 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$29_Y
0 1
.names ins_valid[1] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$27_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$28_Y
11 1
.names ins_valid[2] $flatten\control.\merge_ins.$logic_not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$29_Y $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$30_Y
11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$28_Y control.merge_ins.ins_ready[1]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$1\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$28_Y $flatten\control.\merge_ins.$2\tmp_valid_out[0:0]
1-0 1
-11 1
.names $false control.merge_ins.outs_ready ins_valid[0] control.merge_ins.ins_ready[0]
1-0 1
-11 1
.names $flatten\control.\merge_ins.$2\tmp_valid_out[0:0] $true $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$30_Y control.merge_ins.outs_valid
1-0 1
-11 1
.names $false control.merge_ins.outs_ready $flatten\control.\merge_ins.$logic_and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/merge.v:23$30_Y control.merge_ins.ins_ready[2]
1-0 1
-11 1
.names $false $true ins_valid[0] $flatten\control.\merge_ins.$1\tmp_valid_out[0:0]
1-0 1
-11 1
.latch $flatten\control.\tehb.$0\dataReg[2:0][0] control.tehb.dataReg[0] re clk 0
.latch $flatten\control.\tehb.$0\dataReg[2:0][1] control.tehb.dataReg[1] re clk 0
.latch $flatten\control.\tehb.$0\dataReg[2:0][2] control.tehb.dataReg[2] re clk 0
.names control.tehb.dataReg[0] control.index_tehb[0] control.merge_ins.outs_ready control.tehb.outs[0]
1-0 1
-11 1
.names control.tehb.dataReg[1] control.index_tehb[1] control.merge_ins.outs_ready control.tehb.outs[1]
1-0 1
-11 1
.names control.tehb.dataReg[2] control.index_tehb[2] control.merge_ins.outs_ready control.tehb.outs[2]
1-0 1
-11 1
.names control.tehb.dataReg[0] control.index_tehb[0] control.tehb.regEnable $flatten\control.\tehb.$procmux$65_Y[0]
1-0 1
-11 1
.names control.tehb.dataReg[1] control.index_tehb[1] control.tehb.regEnable $flatten\control.\tehb.$procmux$65_Y[1]
1-0 1
-11 1
.names control.tehb.dataReg[2] control.index_tehb[2] control.tehb.regEnable $flatten\control.\tehb.$procmux$65_Y[2]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$65_Y[0] $false rst $flatten\control.\tehb.$0\dataReg[2:0][0]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$65_Y[1] $false rst $flatten\control.\tehb.$0\dataReg[2:0][1]
1-0 1
-11 1
.names $flatten\control.\tehb.$procmux$65_Y[2] $false rst $flatten\control.\tehb.$0\dataReg[2:0][2]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$19_Y
0 1
.names control.merge_ins.outs_ready control.merge_ins.outs_valid $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$18_Y
11 1
.names $flatten\control.\tehb.$and$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$18_Y $flatten\control.\tehb.$not$/home/ubuntu/aig_generation/data/verilog/handshake/tehb.v:30$19_Y control.tehb.regEnable
11 1
.latch $flatten\control.\tehb.\control.$0\fullReg[0:0] control.tehb.control.fullReg re clk 0
.names $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$43_Y $false rst $flatten\control.\tehb.\control.$0\fullReg[0:0]
1-0 1
-11 1
.names control.fork_dataless.ins_ready $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$42_Y
0 1
.names control.tehb.control.fullReg control.merge_ins.outs_ready
0 1
.names control.fork_dataless.ins_valid $flatten\control.\tehb.\control.$not$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$42_Y $flatten\control.\tehb.\control.$and$/home/ubuntu/aig_generation/data/verilog/handshake/dataless/tehb.v:18$43_Y
11 1
.names control.merge_ins.outs_valid control.tehb.control.fullReg control.fork_dataless.ins_valid
1- 1
-1 1
.names rst control.fork_dataless.rst
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.fork_dataless.outs_valid[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.fork_dataless.outs_valid[1]
1 1
.names outs_ready control.fork_dataless.outs_ready[0]
1 1
.names index_ready control.fork_dataless.outs_ready[1]
1 1
.names clk control.fork_dataless.clk
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.blockStopArray[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.blockStopArray[1]
1 1
.names control.fork_dataless.anyBlockFull.outs control.fork_dataless.anyBlockStop
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[1].regblock.backpressure
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.regBlock[1].regblock.blockStop
1 1
.names clk control.fork_dataless.regBlock[1].regblock.clk
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[1].regblock.ins_valid
1 1
.names index_ready control.fork_dataless.regBlock[1].regblock.outs_ready
1 1
.names rst control.fork_dataless.regBlock[1].regblock.rst
1 1
.names control.fork_dataless.backpressure control.fork_dataless.regBlock[0].regblock.backpressure
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.regBlock[0].regblock.blockStop
1 1
.names clk control.fork_dataless.regBlock[0].regblock.clk
1 1
.names control.fork_dataless.ins_valid control.fork_dataless.regBlock[0].regblock.ins_valid
1 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.outs_ready
1 1
.names rst control.fork_dataless.regBlock[0].regblock.rst
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[0]
1 1
.names $false control.fork_dataless.anyBlockFull.all_zeros[1]
1 1
.names control.fork_dataless.regBlock[0].regblock.keepValue control.fork_dataless.anyBlockFull.ins[0]
1 1
.names control.fork_dataless.regBlock[1].regblock.keepValue control.fork_dataless.anyBlockFull.ins[1]
1 1
.names control.merge_ins.outs_valid control.merge_ins.tmp_valid_out
1 1
.names control.merge_ins.ins_ready[0] control.merge_ins.tmp_ready_out[0]
1 1
.names control.merge_ins.ins_ready[1] control.merge_ins.tmp_ready_out[1]
1 1
.names control.merge_ins.ins_ready[2] control.merge_ins.tmp_ready_out[2]
1 1
.names rst control.merge_ins.rst
1 1
.names ins_valid[0] control.merge_ins.ins_valid[0]
1 1
.names ins_valid[1] control.merge_ins.ins_valid[1]
1 1
.names ins_valid[2] control.merge_ins.ins_valid[2]
1 1
.names $true control.merge_ins.i[0]
1 1
.names $true control.merge_ins.i[1]
1 1
.names $false control.merge_ins.i[2]
1 1
.names $false control.merge_ins.i[3]
1 1
.names $false control.merge_ins.i[4]
1 1
.names $false control.merge_ins.i[5]
1 1
.names $false control.merge_ins.i[6]
1 1
.names $false control.merge_ins.i[7]
1 1
.names $false control.merge_ins.i[8]
1 1
.names $false control.merge_ins.i[9]
1 1
.names $false control.merge_ins.i[10]
1 1
.names $false control.merge_ins.i[11]
1 1
.names $false control.merge_ins.i[12]
1 1
.names $false control.merge_ins.i[13]
1 1
.names $false control.merge_ins.i[14]
1 1
.names $false control.merge_ins.i[15]
1 1
.names $false control.merge_ins.i[16]
1 1
.names $false control.merge_ins.i[17]
1 1
.names $false control.merge_ins.i[18]
1 1
.names $false control.merge_ins.i[19]
1 1
.names $false control.merge_ins.i[20]
1 1
.names $false control.merge_ins.i[21]
1 1
.names $false control.merge_ins.i[22]
1 1
.names $false control.merge_ins.i[23]
1 1
.names $false control.merge_ins.i[24]
1 1
.names $false control.merge_ins.i[25]
1 1
.names $false control.merge_ins.i[26]
1 1
.names $false control.merge_ins.i[27]
1 1
.names $false control.merge_ins.i[28]
1 1
.names $false control.merge_ins.i[29]
1 1
.names $false control.merge_ins.i[30]
1 1
.names $false control.merge_ins.i[31]
1 1
.names clk control.merge_ins.clk
1 1
.names rst control.tehb.rst
1 1
.names control.merge_ins.outs_ready control.tehb.regNotFull
1 1
.names control.fork_dataless.ins_valid control.tehb.outs_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.outs_ready
1 1
.names control.merge_ins.outs_valid control.tehb.ins_valid
1 1
.names control.merge_ins.outs_ready control.tehb.ins_ready
1 1
.names control.index_tehb[0] control.tehb.ins[0]
1 1
.names control.index_tehb[1] control.tehb.ins[1]
1 1
.names control.index_tehb[2] control.tehb.ins[2]
1 1
.names clk control.tehb.clk
1 1
.names clk control.tehb.control.clk
1 1
.names control.merge_ins.outs_ready control.tehb.control.ins_ready
1 1
.names control.merge_ins.outs_valid control.tehb.control.ins_valid
1 1
.names control.fork_dataless.ins_ready control.tehb.control.outs_ready
1 1
.names control.fork_dataless.ins_valid control.tehb.control.outs_valid
1 1
.names rst control.tehb.control.rst
1 1
.names clk control.clk
1 1
.names control.merge_ins.outs_valid control.dataAvailable
1 1
.names $true control.i[0]
1 1
.names $true control.i[1]
1 1
.names $false control.i[2]
1 1
.names $false control.i[3]
1 1
.names $false control.i[4]
1 1
.names $false control.i[5]
1 1
.names $false control.i[6]
1 1
.names $false control.i[7]
1 1
.names $false control.i[8]
1 1
.names $false control.i[9]
1 1
.names $false control.i[10]
1 1
.names $false control.i[11]
1 1
.names $false control.i[12]
1 1
.names $false control.i[13]
1 1
.names $false control.i[14]
1 1
.names $false control.i[15]
1 1
.names $false control.i[16]
1 1
.names $false control.i[17]
1 1
.names $false control.i[18]
1 1
.names $false control.i[19]
1 1
.names $false control.i[20]
1 1
.names $false control.i[21]
1 1
.names $false control.i[22]
1 1
.names $false control.i[23]
1 1
.names $false control.i[24]
1 1
.names $false control.i[25]
1 1
.names $false control.i[26]
1 1
.names $false control.i[27]
1 1
.names $false control.i[28]
1 1
.names $false control.i[29]
1 1
.names $false control.i[30]
1 1
.names $false control.i[31]
1 1
.names control.tehb.outs[0] control.index[0]
1 1
.names control.tehb.outs[1] control.index[1]
1 1
.names control.tehb.outs[2] control.index[2]
1 1
.names index_ready control.index_ready
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid control.index_valid
1 1
.names control.merge_ins.ins_ready[0] control.ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] control.ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] control.ins_ready[2]
1 1
.names ins_valid[0] control.ins_valid[0]
1 1
.names ins_valid[1] control.ins_valid[1]
1 1
.names ins_valid[2] control.ins_valid[2]
1 1
.names outs_ready control.outs_ready
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][0] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][8]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][1] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][9]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][2] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][10]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][3] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][11]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][4] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][12]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][5] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][13]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][6] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][14]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][7] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][15]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][8] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][16]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][9] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][17]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][10] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][18]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][11] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][19]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][12] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][20]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][13] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][21]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][14] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][22]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][15] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][23]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][16] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][24]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][17] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][25]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][18] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][26]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][19] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][27]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][20] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][28]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][21] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][29]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][22] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][30]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][23] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][31]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][24] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][32]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][25] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][33]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][26] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][34]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][27] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][35]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][28] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][36]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][29] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][37]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][30] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][38]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][31] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][39]
1 1
.names $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][32] $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$8\buffer[40:0][40]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][33]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][34]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][35]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][36]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][37]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][38]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][39]
1 1
.names $undef $techmap$shiftx$/home/ubuntu/aig_generation/data/verilog/handshake/control_merge.v:0$8.$11\buffer[40:0][40]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid control.outs_valid
1 1
.names control.fork_dataless.ins_ready control.readyToFork
1 1
.names rst control.rst
1 1
.names control.merge_ins.outs_ready control.tehbOut_ready
1 1
.names control.fork_dataless.ins_valid control.tehbOut_valid
1 1
.names control.tehb.outs[0] index[0]
1 1
.names control.tehb.outs[1] index[1]
1 1
.names control.tehb.outs[2] index[2]
1 1
.names control.tehb.outs[0] index_internal[0]
1 1
.names control.tehb.outs[1] index_internal[1]
1 1
.names control.tehb.outs[2] index_internal[2]
1 1
.names control.fork_dataless.regBlock[1].regblock.outs_valid index_valid
1 1
.names control.merge_ins.ins_ready[0] ins_ready[0]
1 1
.names control.merge_ins.ins_ready[1] ins_ready[1]
1 1
.names control.merge_ins.ins_ready[2] ins_ready[2]
1 1
.names control.fork_dataless.regBlock[0].regblock.outs_valid outs_valid
1 1
.end
