// Seed: 2874210207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_19;
  wire id_20;
  assign id_18 = (id_20);
  assign module_0[1] = id_14;
  assign id_11 = id_7;
  always_comb @(posedge 1 or posedge 1) id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output wand id_2
    , id_5,
    input supply1 id_3
);
  wire id_6;
  module_0(
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5
  );
endmodule
