verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module mt_cpu /home/bala/git_stuff/internship/syn/librelane/runs/final/01-verilator-lint/_deps.vlt /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/817839111ca74be79d616575f566b039.bb.v /home/bala/git_stuff/internship/syn/librelane/runs/final/tmp/5e14d7f9db0441daa5bfb61a15987022.bb.v /home/bala/git_stuff/internship/src/adder.v /home/bala/git_stuff/internship/src/alu.v /home/bala/git_stuff/internship/src/branch_unit.v /home/bala/git_stuff/internship/src/control_unit.v /home/bala/git_stuff/internship/src/data_memory.v /home/bala/git_stuff/internship/src/decode.v /home/bala/git_stuff/internship/src/execute.v /home/bala/git_stuff/internship/src/fetch.v /home/bala/git_stuff/internship/src/ff.v /home/bala/git_stuff/internship/src/hazard.v /home/bala/git_stuff/internship/src/imm_ext.v /home/bala/git_stuff/internship/src/instr_mem.v /home/bala/git_stuff/internship/src/memory.v /home/bala/git_stuff/internship/src/mt_cpu.v /home/bala/git_stuff/internship/src/mt_pc.v /home/bala/git_stuff/internship/src/mt_reg_file.v /home/bala/git_stuff/internship/src/mux3.v /home/bala/git_stuff/internship/src/pl_reg_de.v /home/bala/git_stuff/internship/src/pl_reg_em.v /home/bala/git_stuff/internship/src/pl_reg_fd.v /home/bala/git_stuff/internship/src/pl_reg_mw.v /home/bala/git_stuff/internship/src/reg_file.v /home/bala/git_stuff/internship/src/reset_ff.v /home/bala/git_stuff/internship/src/thread_sel.v /home/bala/git_stuff/internship/src/writeback.v /home/bala/git_stuff/internship/src/tgrp_switcher.v --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_sky130A +define+SCL_sky130_fd_sc_hd +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
