
---------- Begin Simulation Statistics ----------
final_tick                                  961504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25632                       # Simulator instruction rate (inst/s)
host_mem_usage                                2209500                       # Number of bytes of host memory used
host_op_rate                                    46763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.93                       # Real time elapsed on the host
host_tick_rate                              498189977                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       49462                       # Number of instructions simulated
sim_ops                                         90251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000962                       # Number of seconds simulated
sim_ticks                                   961504000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     51728                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39695                       # number of cc regfile writes
system.cpu.committedInsts                       49462                       # Number of Instructions Simulated
system.cpu.committedOps                         90251                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              19.439267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        19.439267                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1622                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      735                       # number of floating regfile writes
system.cpu.idleCycles                          541953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  866                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10566                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.104347                       # Inst execution rate
system.cpu.iew.exec_refs                         6013                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2275                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1419                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  3139                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  2                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2563                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              102753                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  3738                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               210                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                100330                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2184                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    803                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2298                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          811                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             55                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     73335                       # num instructions consuming a value
system.cpu.iew.wb_count                         98202                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.891948                       # average fanout of values written-back
system.cpu.iew.wb_producers                     65411                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.102134                       # insts written-back per cycle
system.cpu.iew.wb_sent                          98379                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   133261                       # number of integer regfile reads
system.cpu.int_regfile_writes                   84126                       # number of integer regfile writes
system.cpu.ipc                               0.051442                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.051442                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               723      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 93077     92.58%     93.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     93.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.02%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.14%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  190      0.19%     93.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.05%     93.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 216      0.21%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 3636      3.62%     97.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1722      1.71%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             194      0.19%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            574      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100540                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1513                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3027                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1351                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1701                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         151                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001502                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     101     66.89%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      5.96%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     72.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     22     14.57%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    10      6.62%     94.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      2.65%     96.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      3.31%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  98455                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             617803                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        96851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            113561                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     102751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    100540                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                47                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        16993                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        419552                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.239637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              369050     87.96%     87.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19632      4.68%     92.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18525      4.42%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9240      2.20%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1148      0.27%     99.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 844      0.20%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 618      0.15%     99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 342      0.08%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 153      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          419552                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.104565                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                 9                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 3139                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2563                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28502                       # number of misc regfile reads
system.cpu.numCycles                           961505                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           18152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                   11715                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10698                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               920                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 9098                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    8810                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.834469                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     276                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           12495                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               777                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       417542                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.216148                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.702865                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          370568     88.75%     88.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           18666      4.47%     93.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           17557      4.20%     97.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3            9070      2.17%     99.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             678      0.16%     99.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             346      0.08%     99.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             133      0.03%     99.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             171      0.04%     99.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             353      0.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       417542                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                49462                       # Number of instructions committed
system.cpu.commit.opsCommitted                  90251                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3162                       # Number of memory references committed
system.cpu.commit.loads                          1536                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9985                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                       89472                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          317      0.35%      0.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        86256     95.57%     95.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.01%     95.93% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.02%     95.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.15%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     96.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.10%     96.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     96.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.05%     96.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.24%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1482      1.64%     98.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      1.29%     99.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.06%     99.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.52%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        90251                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           353                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                   390334                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                  7352                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                     20867                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   196                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    803                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 8994                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   221                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                 102909                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1098                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2924                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2276                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            77                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    961504000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             391499                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          57199                       # Number of instructions fetch has processed
system.cpu.fetch.branches                       11715                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9103                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         26395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           526                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                     18794                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   797                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             419552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.249971                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.166181                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   398434     94.97%     94.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      199      0.05%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      223      0.05%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     8463      2.02%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      283      0.07%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      299      0.07%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     8383      2.00%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      227      0.05%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     3041      0.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               419552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.012184                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.059489                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       18892                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           141                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    961504000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         125                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1603                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  14                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    937                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    783                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    961504000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    803                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   390585                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    3754                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            142                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                     20773                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  3495                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                 102823                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     99                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3306                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands              130042                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      226298                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                   138941                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1652                       # Number of floating rename lookups
system.cpu.rename.committedMaps                116634                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    13402                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       5                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1414                       # count of insts added to the skid buffer
system.cpu.rob.reads                           519779                       # The number of ROB reads
system.cpu.rob.writes                          207517                       # The number of ROB writes
system.cpu.thread_0.numInsts                    49462                       # Number of Instructions committed
system.cpu.thread_0.numOps                      90251                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples     18794.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2476.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000088343250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            10                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            10                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                43398                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 152                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        21416                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                      21416                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     340                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1433                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.21                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.97                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                    346                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     30                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    392                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1854                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  18794                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    17892                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1412                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      914                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      418                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                      198                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      105                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                       73                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       33                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       20                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      417.800000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     179.905753                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     386.657701                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-63               1     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-127             2     20.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-191            1     10.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::192-255            1     10.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-319            1     10.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-575            1     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-831            1     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-959            1     10.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1087            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             10                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.200000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.189567                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.632456                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 9     90.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             10                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    21760                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  1219616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1268.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      12.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      961497000                       # Total gap between requests
system.mem_ctrl.avgGap                       41726.21                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      1202816                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        14216                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1225                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1250973474.889340162277                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 14785169.900489233434                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 1274045.661796518834                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        18794                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         2622                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst    417214500                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data     88150250                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   2322776000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     22199.35                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     33619.47                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1427643.52                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      1202688                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        16800                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        1219488                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      1202688                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      1202688                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        18792                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         2622                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           21414                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1250840350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      17472626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1268312976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1250840350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1250840350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     12748777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         12748777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1250840350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data     30221403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1281061753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 21076                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  162                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         17067                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          1201                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           134                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           314                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4            29                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            34                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           407                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           143                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            39                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9           112                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           75                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          276                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          432                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           57                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          324                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15          432                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            17                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            41                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2             6                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            52                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15           46                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                110189750                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              105380000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           505364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                  5228.21                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            23978.21                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                19170                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 148                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             90.96                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            91.36                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples         1912                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   707.949791                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   492.535112                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   406.005361                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          275     14.38%     14.38% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          182      9.52%     23.90% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          100      5.23%     29.13% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          118      6.17%     35.30% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           50      2.62%     37.92% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           23      1.20%     39.12% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           14      0.73%     39.85% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023            9      0.47%     40.32% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         1141     59.68%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total         1912                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                1348864                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               10368                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              1402.868839                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                10.783106                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    11.04                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                10.96                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                90.96                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    961504000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         11895240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          6299700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       138009060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         605520                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 75600720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy    418373160                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy     16903680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy      667687080                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    694.419451                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     27397250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF     31980000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    902126750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          1813560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy           956340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        12473580                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy         240120                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 75600720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     61695660                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy    317263680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy      470043660                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    488.862927                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    824195000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF     31980000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    105329000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    961504000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               21416                       # Transaction distribution
system.membus.trans_dist::ReadResp              21414                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        37586                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total        37586                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port         8498                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total         8498                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  46084                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port      1202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total      1202688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        29058                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        29058                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1231746                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23043                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23043    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23043                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    961504000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            24670000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           99050000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             10.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7937498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
