; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_19(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, i32 %13) local_unnamed_addr !dbg !7 {
  %15 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %16 = shl i32 %15, 9, !dbg !11
  %17 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %18 = shl i32 %17, 1, !dbg !12
  %19 = and i32 %18, 510, !dbg !12
  %20 = or disjoint i32 %16, %19, !dbg !13
  %21 = icmp slt i32 %20, 71680, !dbg !14
  %22 = srem i32 %20, 70, !dbg !15
  %23 = sext i32 %20 to i64, !dbg !16
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !16
  %25 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %24, i1 %21) #3, !dbg !17
  %26 = sext i32 %22 to i64, !dbg !18
  %27 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !18
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 %21) #3, !dbg !19
  %29 = getelementptr float, ptr addrspace(1) %1, i64 %23, !dbg !20
  %30 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %29, i1 %21) #3, !dbg !21
  %31 = getelementptr float, ptr addrspace(1) %3, i64 %26, !dbg !22
  %32 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %31, i1 %21) #3, !dbg !23
  %33 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !24
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %33, i1 %21) #3, !dbg !25
  %35 = getelementptr float, ptr addrspace(1) %5, i64 %26, !dbg !26
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %35, i1 %21) #3, !dbg !27
  %37 = extractvalue { i32, i32 } %36, 0, !dbg !27
  %38 = extractvalue { i32, i32 } %36, 1, !dbg !27
  %39 = bitcast i32 %37 to float, !dbg !27
  %40 = bitcast i32 %38 to float, !dbg !27
  %41 = getelementptr float, ptr addrspace(1) %6, i64 %26, !dbg !28
  %42 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %41, i1 %21) #3, !dbg !29
  %43 = getelementptr float, ptr addrspace(1) %7, i64 %26, !dbg !30
  %44 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %43, i1 %21) #3, !dbg !31
  %45 = getelementptr float, ptr addrspace(1) %8, i64 %26, !dbg !32
  %46 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %45, i1 %21) #3, !dbg !33
  %47 = getelementptr float, ptr addrspace(1) %9, i64 %26, !dbg !34
  %48 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %47, i1 %21) #3, !dbg !35
  %49 = extractvalue { i32, i32 } %48, 0, !dbg !35
  %50 = extractvalue { i32, i32 } %48, 1, !dbg !35
  %51 = bitcast i32 %49 to float, !dbg !35
  %52 = bitcast i32 %50 to float, !dbg !35
  %53 = getelementptr float, ptr addrspace(1) %10, i64 %26, !dbg !36
  %54 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %53, i1 %21) #3, !dbg !37
  %55 = getelementptr float, ptr addrspace(1) %11, i64 %26, !dbg !38
  %56 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %55, i1 %21) #3, !dbg !39
  %57 = fadd float %39, 0x3EE4F8B580000000, !dbg !40
  %58 = fadd float %40, 0x3EE4F8B580000000, !dbg !40
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not.i = icmp eq i32 %59, 0, !dbg !41
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !41
  %.not1.i = icmp eq i32 %60, 0, !dbg !41
  br i1 %.not.i, label %66, label %61, !dbg !41

61:                                               ; preds = %14
  br i1 %.not1.i, label %64, label %62, !dbg !41

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %57) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %57) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

66:                                               ; preds = %14
  br i1 %.not1.i, label %69, label %67, !dbg !41

67:                                               ; preds = %66
  %68 = tail call float @llvm.nvvm.sqrt.rn.f(float %57) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

69:                                               ; preds = %66
  %70 = tail call float @llvm.nvvm.sqrt.approx.f(float %57) #3, !dbg !41
  br label %__nv_sqrtf.exit, !dbg !41

__nv_sqrtf.exit:                                  ; preds = %62, %64, %67, %69
  %.0.i = phi float [ %63, %62 ], [ %65, %64 ], [ %68, %67 ], [ %70, %69 ], !dbg !41
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !41
  %.not.i1 = icmp eq i32 %71, 0, !dbg !41
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !41
  %.not1.i4 = icmp eq i32 %72, 0, !dbg !41
  br i1 %.not.i1, label %78, label %73, !dbg !41

73:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %76, label %74, !dbg !41

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

78:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %81, label %79, !dbg !41

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #3, !dbg !41
  br label %__nv_sqrtf.exit5, !dbg !41

__nv_sqrtf.exit5:                                 ; preds = %74, %76, %79, %81
  %.0.i3 = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !41
  %83 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !42
  %84 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !42
  %85 = fadd float %51, 0x3EE4F8B580000000, !dbg !43
  %86 = fadd float %52, 0x3EE4F8B580000000, !dbg !43
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i6 = icmp eq i32 %87, 0, !dbg !44
  %88 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i9 = icmp eq i32 %88, 0, !dbg !44
  br i1 %.not.i6, label %94, label %89, !dbg !44

89:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %92, label %90, !dbg !44

90:                                               ; preds = %89
  %91 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %85) #3, !dbg !44
  br label %__nv_sqrtf.exit10, !dbg !44

92:                                               ; preds = %89
  %93 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %85) #3, !dbg !44
  br label %__nv_sqrtf.exit10, !dbg !44

94:                                               ; preds = %__nv_sqrtf.exit5
  br i1 %.not1.i9, label %97, label %95, !dbg !44

95:                                               ; preds = %94
  %96 = tail call float @llvm.nvvm.sqrt.rn.f(float %85) #3, !dbg !44
  br label %__nv_sqrtf.exit10, !dbg !44

97:                                               ; preds = %94
  %98 = tail call float @llvm.nvvm.sqrt.approx.f(float %85) #3, !dbg !44
  br label %__nv_sqrtf.exit10, !dbg !44

__nv_sqrtf.exit10:                                ; preds = %90, %92, %95, %97
  %.0.i8 = phi float [ %91, %90 ], [ %93, %92 ], [ %96, %95 ], [ %98, %97 ], !dbg !44
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !44
  %.not.i11 = icmp eq i32 %99, 0, !dbg !44
  %100 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !44
  %.not1.i14 = icmp eq i32 %100, 0, !dbg !44
  br i1 %.not.i11, label %106, label %101, !dbg !44

101:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %104, label %102, !dbg !44

102:                                              ; preds = %101
  %103 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %86) #3, !dbg !44
  br label %__nv_sqrtf.exit15, !dbg !44

104:                                              ; preds = %101
  %105 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %86) #3, !dbg !44
  br label %__nv_sqrtf.exit15, !dbg !44

106:                                              ; preds = %__nv_sqrtf.exit10
  br i1 %.not1.i14, label %109, label %107, !dbg !44

107:                                              ; preds = %106
  %108 = tail call float @llvm.nvvm.sqrt.rn.f(float %86) #3, !dbg !44
  br label %__nv_sqrtf.exit15, !dbg !44

109:                                              ; preds = %106
  %110 = tail call float @llvm.nvvm.sqrt.approx.f(float %86) #3, !dbg !44
  br label %__nv_sqrtf.exit15, !dbg !44

__nv_sqrtf.exit15:                                ; preds = %102, %104, %107, %109
  %.0.i13 = phi float [ %103, %102 ], [ %105, %104 ], [ %108, %107 ], [ %110, %109 ], !dbg !44
  %111 = extractvalue { i32, i32 } %30, 1, !dbg !21
  %112 = extractvalue { i32, i32 } %32, 1, !dbg !23
  %113 = extractvalue { i32, i32 } %46, 1, !dbg !33
  %114 = extractvalue { i32, i32 } %30, 0, !dbg !21
  %115 = extractvalue { i32, i32 } %32, 0, !dbg !23
  %116 = extractvalue { i32, i32 } %46, 0, !dbg !33
  %117 = extractvalue { i32, i32 } %25, 1, !dbg !17
  %118 = extractvalue { i32, i32 } %28, 1, !dbg !19
  %119 = extractvalue { i32, i32 } %34, 1, !dbg !25
  %120 = extractvalue { i32, i32 } %42, 1, !dbg !29
  %121 = extractvalue { i32, i32 } %44, 1, !dbg !31
  %122 = extractvalue { i32, i32 } %25, 0, !dbg !17
  %123 = extractvalue { i32, i32 } %28, 0, !dbg !19
  %124 = extractvalue { i32, i32 } %34, 0, !dbg !25
  %125 = extractvalue { i32, i32 } %42, 0, !dbg !29
  %126 = extractvalue { i32, i32 } %44, 0, !dbg !31
  %127 = extractvalue { i32, i32 } %56, 1, !dbg !39
  %128 = extractvalue { i32, i32 } %56, 0, !dbg !39
  %129 = extractvalue { i32, i32 } %54, 1, !dbg !37
  %130 = extractvalue { i32, i32 } %54, 0, !dbg !37
  %131 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i8) #3, !dbg !45
  %132 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i13) #3, !dbg !45
  %133 = insertelement <2 x i32> poison, i32 %122, i64 0, !dbg !17
  %134 = insertelement <2 x i32> %133, i32 %114, i64 1, !dbg !17
  %135 = bitcast <2 x i32> %134 to <2 x float>, !dbg !17
  %136 = insertelement <2 x i32> poison, i32 %123, i64 0, !dbg !19
  %137 = insertelement <2 x i32> %136, i32 %115, i64 1, !dbg !19
  %138 = bitcast <2 x i32> %137 to <2 x float>, !dbg !19
  %139 = fadd <2 x float> %135, %138, !dbg !46
  %140 = insertelement <2 x i32> poison, i32 %124, i64 0, !dbg !25
  %141 = insertelement <2 x i32> %140, i32 %116, i64 1, !dbg !25
  %142 = bitcast <2 x i32> %141 to <2 x float>, !dbg !25
  %143 = fsub <2 x float> %139, %142, !dbg !47
  %144 = insertelement <2 x i32> poison, i32 %126, i64 0, !dbg !31
  %145 = insertelement <2 x i32> %144, i32 %128, i64 1, !dbg !31
  %146 = bitcast <2 x i32> %145 to <2 x float>, !dbg !31
  %147 = insertelement <2 x i32> poison, i32 %125, i64 0, !dbg !29
  %148 = insertelement <2 x i32> %147, i32 %130, i64 1, !dbg !29
  %149 = bitcast <2 x i32> %148 to <2 x float>, !dbg !29
  %150 = insertelement <2 x float> poison, float %83, i64 0, !dbg !48
  %151 = insertelement <2 x float> %150, float %131, i64 1, !dbg !48
  %152 = fmul <2 x float> %143, %151, !dbg !48
  %153 = fmul <2 x float> %152, %149, !dbg !49
  %154 = fadd <2 x float> %153, %146, !dbg !50
  %155 = insertelement <2 x i32> poison, i32 %117, i64 0, !dbg !17
  %156 = insertelement <2 x i32> %155, i32 %111, i64 1, !dbg !17
  %157 = bitcast <2 x i32> %156 to <2 x float>, !dbg !17
  %158 = insertelement <2 x i32> poison, i32 %118, i64 0, !dbg !19
  %159 = insertelement <2 x i32> %158, i32 %112, i64 1, !dbg !19
  %160 = bitcast <2 x i32> %159 to <2 x float>, !dbg !19
  %161 = fadd <2 x float> %157, %160, !dbg !46
  %162 = insertelement <2 x i32> poison, i32 %119, i64 0, !dbg !25
  %163 = insertelement <2 x i32> %162, i32 %113, i64 1, !dbg !25
  %164 = bitcast <2 x i32> %163 to <2 x float>, !dbg !25
  %165 = fsub <2 x float> %161, %164, !dbg !47
  %166 = insertelement <2 x i32> poison, i32 %121, i64 0, !dbg !31
  %167 = insertelement <2 x i32> %166, i32 %127, i64 1, !dbg !31
  %168 = bitcast <2 x i32> %167 to <2 x float>, !dbg !31
  %169 = insertelement <2 x i32> poison, i32 %120, i64 0, !dbg !29
  %170 = insertelement <2 x i32> %169, i32 %129, i64 1, !dbg !29
  %171 = bitcast <2 x i32> %170 to <2 x float>, !dbg !29
  %172 = insertelement <2 x float> poison, float %84, i64 0, !dbg !48
  %173 = insertelement <2 x float> %172, float %132, i64 1, !dbg !48
  %174 = fmul <2 x float> %165, %173, !dbg !48
  %175 = fmul <2 x float> %174, %171, !dbg !49
  %176 = fadd <2 x float> %175, %168, !dbg !50
  %shift = shufflevector <2 x float> %154, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !51
  %177 = fadd <2 x float> %154, %shift, !dbg !51
  %shift16 = shufflevector <2 x float> %176, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !51
  %178 = fadd <2 x float> %176, %shift16, !dbg !51
  %bc = bitcast <2 x float> %139 to <2 x i32>, !dbg !52
  %179 = extractelement <2 x i32> %bc, i64 0, !dbg !52
  %bc17 = bitcast <2 x float> %161 to <2 x i32>, !dbg !52
  %180 = extractelement <2 x i32> %bc17, i64 0, !dbg !52
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %179, i32 %180, ptr addrspace(1) %24, i1 %21) #3, !dbg !52
  %bc18 = bitcast <2 x float> %139 to <2 x i32>, !dbg !53
  %181 = extractelement <2 x i32> %bc18, i64 1, !dbg !53
  %bc19 = bitcast <2 x float> %161 to <2 x i32>, !dbg !53
  %182 = extractelement <2 x i32> %bc19, i64 1, !dbg !53
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %181, i32 %182, ptr addrspace(1) %29, i1 %21) #3, !dbg !53
  %183 = getelementptr float, ptr addrspace(1) %12, i64 %23, !dbg !54
  %bc20 = bitcast <2 x float> %177 to <2 x i32>, !dbg !55
  %184 = extractelement <2 x i32> %bc20, i64 0, !dbg !55
  %bc21 = bitcast <2 x float> %178 to <2 x i32>, !dbg !55
  %185 = extractelement <2 x i32> %bc21, i64 0, !dbg !55
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %184, i32 %185, ptr addrspace(1) %183, i1 %21) #3, !dbg !55
  ret void, !dbg !56
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c2iul5mraaaxa5r3ocpjbym4oltt6vlwsz3cj4vidorr3ockc6up.py", directory: "inductor_cache/2i")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_19, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_19, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_19", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_19", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 34, scope: !7)
!17 = !DILocation(line: 26, column: 39, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 34, scope: !7)
!21 = !DILocation(line: 28, column: 39, scope: !7)
!22 = !DILocation(line: 29, column: 30, scope: !7)
!23 = !DILocation(line: 29, column: 35, scope: !7)
!24 = !DILocation(line: 30, column: 30, scope: !7)
!25 = !DILocation(line: 30, column: 35, scope: !7)
!26 = !DILocation(line: 31, column: 30, scope: !7)
!27 = !DILocation(line: 31, column: 35, scope: !7)
!28 = !DILocation(line: 32, column: 31, scope: !7)
!29 = !DILocation(line: 32, column: 36, scope: !7)
!30 = !DILocation(line: 33, column: 31, scope: !7)
!31 = !DILocation(line: 33, column: 36, scope: !7)
!32 = !DILocation(line: 34, column: 31, scope: !7)
!33 = !DILocation(line: 34, column: 36, scope: !7)
!34 = !DILocation(line: 35, column: 31, scope: !7)
!35 = !DILocation(line: 35, column: 36, scope: !7)
!36 = !DILocation(line: 36, column: 31, scope: !7)
!37 = !DILocation(line: 36, column: 36, scope: !7)
!38 = !DILocation(line: 37, column: 31, scope: !7)
!39 = !DILocation(line: 37, column: 36, scope: !7)
!40 = !DILocation(line: 42, column: 19, scope: !7)
!41 = !DILocation(line: 43, column: 27, scope: !7)
!42 = !DILocation(line: 45, column: 20, scope: !7)
!43 = !DILocation(line: 52, column: 20, scope: !7)
!44 = !DILocation(line: 53, column: 27, scope: !7)
!45 = !DILocation(line: 54, column: 20, scope: !7)
!46 = !DILocation(line: 38, column: 18, scope: !7)
!47 = !DILocation(line: 40, column: 18, scope: !7)
!48 = !DILocation(line: 48, column: 19, scope: !7)
!49 = !DILocation(line: 49, column: 20, scope: !7)
!50 = !DILocation(line: 50, column: 20, scope: !7)
!51 = !DILocation(line: 59, column: 20, scope: !7)
!52 = !DILocation(line: 60, column: 39, scope: !7)
!53 = !DILocation(line: 61, column: 39, scope: !7)
!54 = !DILocation(line: 62, column: 25, scope: !7)
!55 = !DILocation(line: 62, column: 37, scope: !7)
!56 = !DILocation(line: 62, column: 4, scope: !7)
