verilog xil_defaultlib --include "../../../../edit_Huffman_IP_v1_0.srcs/sources_1/bd/mb_design/ipshared/ec67/hdl" --include "../../../../edit_Huffman_IP_v1_0.srcs/sources_1/bd/mb_design/ipshared/8c62/hdl" --include "../../../../edit_Huffman_IP_v1_0.srcs/sources_1/bd/mb_design/ip/mb_design_processing_system7_0_0" \
"../../../bd/mb_design/sim/mb_design.v" \
"../../../bd/mb_design/ip/mb_design_processing_system7_0_0/sim/mb_design_processing_system7_0_0.v" \
"../../../bd/mb_design/ipshared/9b89/hdl/Huffman_IP_v1_0_S00_AXI.v" \
"../../../bd/mb_design/ipshared/9b89/hdl/Huffman_IP_v1_0.v" \
"../../../bd/mb_design/ip/mb_design_Huffman_IP_0_0/sim/mb_design_Huffman_IP_0_0.v" \
"../../../bd/mb_design/ip/mb_design_xbar_1/sim/mb_design_xbar_1.v" \
"../../../bd/mb_design/ip/mb_design_auto_pc_0/sim/mb_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
