// Seed: 3233916012
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_7 = 0;
  assign id_3 = id_1;
  always @(negedge $display) begin : LABEL_0
    id_3.id_1 = 1;
  end
  wire id_4;
endmodule
module module_0 (
    output tri1 id_0,
    inout wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    input supply0 id_11,
    input tri0 module_1,
    input supply1 id_13,
    output tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    output tri0 id_17,
    output wor id_18,
    input supply0 id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply1 id_23
);
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25
  );
  assign id_17 = id_4;
endmodule
