library verilog;
use verilog.vl_types.all;
entity clk_gen is
    port(
        CLK_IN1         : in     vl_logic;
        CLK_OUT1        : out    vl_logic;
        RESET           : in     vl_logic;
        LOCKED          : out    vl_logic
    );
end clk_gen;
