{"auto_keywords": [{"score": 0.0500785296201053, "phrase": "cuda_programs"}, {"score": 0.004195418010131832, "phrase": "preliminary_automated_verifier"}, {"score": 0.0038624981944755813, "phrase": "mechanical_decision_procedures"}, {"score": 0.00327356326590461, "phrase": "functional_correctness"}, {"score": 0.0024842242921857705, "phrase": "race_conditions"}], "paper_keywords": ["Verification", " CUDA", " Formal Verification", " Symbolic Analysis", " SPMD"], "paper_abstract": "We present a preliminary automated verifier based on mechanical decision procedures which is able to prove functional correctness of CUDA programs and guarantee to detect bugs such as race conditions. We also employ a symbolic partial order reduction (POR) technique to mitigate the interleaving explosion problem.", "paper_title": "A Symbolic Verifier for CUDA Programs", "paper_id": "WOS:000280548100046"}