Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 27 20:30:23 2018
| Host         : DESKTOP-8O1K8LG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file time_multiplexing_main_timing_summary_routed.rpt -rpx time_multiplexing_main_timing_summary_routed.rpx -warn_on_violation
| Design       : time_multiplexing_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c5/COUNT_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.645      -88.502                     15                  153        0.237        0.000                      0                  153        4.500        0.000                       0                    86  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.645      -88.502                     15                  153        0.237        0.000                      0                  153        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -7.645ns,  Total Violation      -88.502ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.645ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.597ns  (logic 8.833ns (50.195%)  route 8.764ns (49.805%))
  Logic Levels:           25  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  Counter_reg[12]_i_2/O[1]
                         net (fo=66, routed)          0.885     8.438    out[10]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.741 r  digit1[0]_i_75/O
                         net (fo=2, routed)           0.520     9.261    digit1[0]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.811 r  digit2_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.811    digit2_reg[2]_i_124_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.134 r  digit2_reg[2]_i_107/O[1]
                         net (fo=3, routed)           0.651    10.786    digit2_reg[2]_i_107_n_6
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.306    11.092 r  digit2[2]_i_90/O
                         net (fo=1, routed)           0.480    11.572    digit2[2]_i_90_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.092 r  digit2_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.009    12.101    digit2_reg[2]_i_71_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.340 r  digit2_reg[2]_i_62/O[2]
                         net (fo=10, routed)          1.044    13.384    digit2_reg[2]_i_62_n_5
    SLICE_X53Y24         LUT4 (Prop_lut4_I3_O)        0.301    13.685 r  digit2[2]_i_69/O
                         net (fo=1, routed)           0.000    13.685    digit2[2]_i_69_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.325 r  digit2_reg[2]_i_61/O[3]
                         net (fo=3, routed)           0.595    14.919    digit2_reg[2]_i_61_n_4
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.225 r  digit2[3]_i_82/O
                         net (fo=1, routed)           0.000    15.225    digit2[3]_i_82_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.803 r  digit2_reg[3]_i_70/O[2]
                         net (fo=1, routed)           0.438    16.241    digit2_reg[3]_i_70_n_5
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.301    16.542 r  digit2[3]_i_47/O
                         net (fo=1, routed)           0.000    16.542    digit2[3]_i_47_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.122 f  digit2_reg[3]_i_20/O[2]
                         net (fo=14, routed)          0.628    17.750    digit2_reg[3]_i_20_n_5
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.302    18.052 r  digit2[3]_i_58/O
                         net (fo=8, routed)           0.443    18.495    digit2[3]_i_58_n_0
    SLICE_X53Y27         LUT5 (Prop_lut5_I3_O)        0.124    18.619 r  digit2[2]_i_22/O
                         net (fo=1, routed)           0.000    18.619    digit2[2]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.169 r  digit2_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.169    digit2_reg[2]_i_7_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.408 r  digit2_reg[2]_i_2/O[2]
                         net (fo=12, routed)          0.707    20.115    digit2_reg[2]_i_2_n_5
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.302    20.417 r  digit2[3]_i_49/O
                         net (fo=1, routed)           0.472    20.889    digit2[3]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.285 r  digit2_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.285    digit2_reg[3]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.402 f  digit2_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.626    22.028    digit2_reg[3]_i_7_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.152 r  digit2[1]_i_2/O
                         net (fo=2, routed)           0.407    22.559    digit2[1]_i_2_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.124    22.683 r  digit2[0]_i_1/O
                         net (fo=1, routed)           0.000    22.683    digit2[0]_i_1_n_0
    SLICE_X51Y28         FDRE                                         r  digit2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.440    14.781    clk_IBUF_BUFG
    SLICE_X51Y28         FDRE                                         r  digit2_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y28         FDRE (Setup_fdre_C_D)        0.032    15.038    digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                 -7.645    

Slack (VIOLATED) :        -7.539ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.491ns  (logic 8.833ns (50.499%)  route 8.658ns (49.501%))
  Logic Levels:           25  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  Counter_reg[12]_i_2/O[1]
                         net (fo=66, routed)          0.885     8.438    out[10]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.741 r  digit1[0]_i_75/O
                         net (fo=2, routed)           0.520     9.261    digit1[0]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.811 r  digit2_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.811    digit2_reg[2]_i_124_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.134 r  digit2_reg[2]_i_107/O[1]
                         net (fo=3, routed)           0.651    10.786    digit2_reg[2]_i_107_n_6
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.306    11.092 r  digit2[2]_i_90/O
                         net (fo=1, routed)           0.480    11.572    digit2[2]_i_90_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.092 r  digit2_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.009    12.101    digit2_reg[2]_i_71_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.340 r  digit2_reg[2]_i_62/O[2]
                         net (fo=10, routed)          1.044    13.384    digit2_reg[2]_i_62_n_5
    SLICE_X53Y24         LUT4 (Prop_lut4_I3_O)        0.301    13.685 r  digit2[2]_i_69/O
                         net (fo=1, routed)           0.000    13.685    digit2[2]_i_69_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.325 r  digit2_reg[2]_i_61/O[3]
                         net (fo=3, routed)           0.595    14.919    digit2_reg[2]_i_61_n_4
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.225 r  digit2[3]_i_82/O
                         net (fo=1, routed)           0.000    15.225    digit2[3]_i_82_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.803 r  digit2_reg[3]_i_70/O[2]
                         net (fo=1, routed)           0.438    16.241    digit2_reg[3]_i_70_n_5
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.301    16.542 r  digit2[3]_i_47/O
                         net (fo=1, routed)           0.000    16.542    digit2[3]_i_47_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.122 f  digit2_reg[3]_i_20/O[2]
                         net (fo=14, routed)          0.628    17.750    digit2_reg[3]_i_20_n_5
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.302    18.052 r  digit2[3]_i_58/O
                         net (fo=8, routed)           0.443    18.495    digit2[3]_i_58_n_0
    SLICE_X53Y27         LUT5 (Prop_lut5_I3_O)        0.124    18.619 r  digit2[2]_i_22/O
                         net (fo=1, routed)           0.000    18.619    digit2[2]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.169 r  digit2_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.169    digit2_reg[2]_i_7_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.408 r  digit2_reg[2]_i_2/O[2]
                         net (fo=12, routed)          0.707    20.115    digit2_reg[2]_i_2_n_5
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.302    20.417 r  digit2[3]_i_49/O
                         net (fo=1, routed)           0.472    20.889    digit2[3]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.285 r  digit2_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.285    digit2_reg[3]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.402 f  digit2_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.626    22.028    digit2_reg[3]_i_7_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.152 r  digit2[1]_i_2/O
                         net (fo=2, routed)           0.301    22.453    digit2[1]_i_2_n_0
    SLICE_X53Y29         LUT6 (Prop_lut6_I2_O)        0.124    22.577 r  digit2[1]_i_1/O
                         net (fo=1, routed)           0.000    22.577    digit2[1]_i_1_n_0
    SLICE_X53Y29         FDRE                                         r  digit2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X53Y29         FDRE                                         r  digit2_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X53Y29         FDRE (Setup_fdre_C_D)        0.031    15.038    digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -22.577    
  -------------------------------------------------------------------
                         slack                                 -7.539    

Slack (VIOLATED) :        -7.538ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.572ns  (logic 8.923ns (50.781%)  route 8.649ns (49.219%))
  Logic Levels:           25  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  Counter_reg[12]_i_2/O[1]
                         net (fo=66, routed)          0.885     8.438    out[10]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.741 r  digit1[0]_i_75/O
                         net (fo=2, routed)           0.520     9.261    digit1[0]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.811 r  digit2_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.811    digit2_reg[2]_i_124_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.134 r  digit2_reg[2]_i_107/O[1]
                         net (fo=3, routed)           0.651    10.786    digit2_reg[2]_i_107_n_6
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.306    11.092 r  digit2[2]_i_90/O
                         net (fo=1, routed)           0.480    11.572    digit2[2]_i_90_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.092 r  digit2_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.009    12.101    digit2_reg[2]_i_71_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.340 r  digit2_reg[2]_i_62/O[2]
                         net (fo=10, routed)          1.044    13.384    digit2_reg[2]_i_62_n_5
    SLICE_X53Y24         LUT4 (Prop_lut4_I3_O)        0.301    13.685 r  digit2[2]_i_69/O
                         net (fo=1, routed)           0.000    13.685    digit2[2]_i_69_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.325 r  digit2_reg[2]_i_61/O[3]
                         net (fo=3, routed)           0.595    14.919    digit2_reg[2]_i_61_n_4
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.225 r  digit2[3]_i_82/O
                         net (fo=1, routed)           0.000    15.225    digit2[3]_i_82_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.803 r  digit2_reg[3]_i_70/O[2]
                         net (fo=1, routed)           0.438    16.241    digit2_reg[3]_i_70_n_5
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.301    16.542 r  digit2[3]_i_47/O
                         net (fo=1, routed)           0.000    16.542    digit2[3]_i_47_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.122 f  digit2_reg[3]_i_20/O[2]
                         net (fo=14, routed)          0.628    17.750    digit2_reg[3]_i_20_n_5
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.302    18.052 r  digit2[3]_i_58/O
                         net (fo=8, routed)           0.443    18.495    digit2[3]_i_58_n_0
    SLICE_X53Y27         LUT5 (Prop_lut5_I3_O)        0.124    18.619 r  digit2[2]_i_22/O
                         net (fo=1, routed)           0.000    18.619    digit2[2]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.169 r  digit2_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.169    digit2_reg[2]_i_7_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.408 r  digit2_reg[2]_i_2/O[2]
                         net (fo=12, routed)          0.707    20.115    digit2_reg[2]_i_2_n_5
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.302    20.417 r  digit2[3]_i_49/O
                         net (fo=1, routed)           0.472    20.889    digit2[3]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.285 r  digit2_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.285    digit2_reg[3]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.402 r  digit2_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.917    22.319    digit2_reg[3]_i_7_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I3_O)        0.124    22.443 r  digit2[3]_i_3/O
                         net (fo=1, routed)           0.000    22.443    digit2[3]_i_3_n_0
    SLICE_X52Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    22.657 r  digit2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    22.657    digit2_reg[3]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  digit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.440    14.781    clk_IBUF_BUFG
    SLICE_X52Y28         FDRE                                         r  digit2_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X52Y28         FDRE (Setup_fdre_C_D)        0.113    15.119    digit2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -22.657    
  -------------------------------------------------------------------
                         slack                                 -7.538    

Slack (VIOLATED) :        -7.515ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.530ns  (logic 8.392ns (47.872%)  route 9.138ns (52.128%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=5 LUT4=4 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  Counter_reg[8]_i_2/O[2]
                         net (fo=68, routed)          0.933     8.278    out[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.302     8.580 r  digit1[0]_i_74/O
                         net (fo=2, routed)           0.708     9.287    digit1[0]_i_74_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.794 r  digit1_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.794    digit1_reg[0]_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  digit1_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.908    digit1_reg[0]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  digit1_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.970    11.212    digit1_reg[0]_i_25_n_6
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.329    11.541 r  digit1[0]_i_9/O
                         net (fo=2, routed)           0.448    11.989    digit1[0]_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.326    12.315 r  digit1[0]_i_13/O
                         net (fo=1, routed)           0.000    12.315    digit1[0]_i_13_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.865 r  digit1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.865    digit1_reg[0]_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.979 r  digit1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.979    digit1_reg[3]_i_4_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.292 r  digit1_reg[3]_i_70/O[3]
                         net (fo=10, routed)          1.259    14.551    digit1_reg[3]_i_70_n_4
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.334    14.885 r  digit1[3]_i_98/O
                         net (fo=2, routed)           0.666    15.551    digit1[3]_i_98_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.326    15.877 r  digit1[3]_i_102/O
                         net (fo=1, routed)           0.000    15.877    digit1[3]_i_102_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  digit1_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.427    digit1_reg[3]_i_69_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.649 r  digit1_reg[3]_i_47/O[0]
                         net (fo=2, routed)           0.658    17.307    digit1_reg[3]_i_47_n_7
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.328    17.635 r  digit1[3]_i_39/O
                         net (fo=2, routed)           0.674    18.310    digit1[3]_i_39_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.331    18.641 r  digit1[3]_i_43/O
                         net (fo=1, routed)           0.000    18.641    digit1[3]_i_43_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.017 r  digit1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.017    digit1_reg[3]_i_22_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.340 r  digit1_reg[3]_i_6/O[1]
                         net (fo=3, routed)           1.016    20.355    digit1_reg[3]_i_6_n_6
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.306    20.661 r  digit1[3]_i_20/O
                         net (fo=1, routed)           0.000    20.661    digit1[3]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.235 r  digit1_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.683    21.918    digit1_reg[3]_i_5_n_1
    SLICE_X59Y23         LUT3 (Prop_lut3_I0_O)        0.310    22.228 r  digit1[0]_i_3/O
                         net (fo=1, routed)           0.263    22.491    digit1[0]_i_3_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I1_O)        0.124    22.615 r  digit1[0]_i_1/O
                         net (fo=1, routed)           0.000    22.615    digit1[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  digit1_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.031    15.100    digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -22.615    
  -------------------------------------------------------------------
                         slack                                 -7.515    

Slack (VIOLATED) :        -7.491ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.493ns  (logic 8.833ns (50.493%)  route 8.660ns (49.507%))
  Logic Levels:           25  (CARRY4=14 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.553 r  Counter_reg[12]_i_2/O[1]
                         net (fo=66, routed)          0.885     8.438    out[10]
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.303     8.741 r  digit1[0]_i_75/O
                         net (fo=2, routed)           0.520     9.261    digit1[0]_i_75_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.811 r  digit2_reg[2]_i_124/CO[3]
                         net (fo=1, routed)           0.000     9.811    digit2_reg[2]_i_124_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.134 r  digit2_reg[2]_i_107/O[1]
                         net (fo=3, routed)           0.651    10.786    digit2_reg[2]_i_107_n_6
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.306    11.092 r  digit2[2]_i_90/O
                         net (fo=1, routed)           0.480    11.572    digit2[2]_i_90_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.092 r  digit2_reg[2]_i_71/CO[3]
                         net (fo=1, routed)           0.009    12.101    digit2_reg[2]_i_71_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.340 r  digit2_reg[2]_i_62/O[2]
                         net (fo=10, routed)          1.044    13.384    digit2_reg[2]_i_62_n_5
    SLICE_X53Y24         LUT4 (Prop_lut4_I3_O)        0.301    13.685 r  digit2[2]_i_69/O
                         net (fo=1, routed)           0.000    13.685    digit2[2]_i_69_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.325 r  digit2_reg[2]_i_61/O[3]
                         net (fo=3, routed)           0.595    14.919    digit2_reg[2]_i_61_n_4
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.225 r  digit2[3]_i_82/O
                         net (fo=1, routed)           0.000    15.225    digit2[3]_i_82_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.803 r  digit2_reg[3]_i_70/O[2]
                         net (fo=1, routed)           0.438    16.241    digit2_reg[3]_i_70_n_5
    SLICE_X51Y25         LUT2 (Prop_lut2_I1_O)        0.301    16.542 r  digit2[3]_i_47/O
                         net (fo=1, routed)           0.000    16.542    digit2[3]_i_47_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.122 f  digit2_reg[3]_i_20/O[2]
                         net (fo=14, routed)          0.628    17.750    digit2_reg[3]_i_20_n_5
    SLICE_X50Y27         LUT3 (Prop_lut3_I0_O)        0.302    18.052 r  digit2[3]_i_58/O
                         net (fo=8, routed)           0.443    18.495    digit2[3]_i_58_n_0
    SLICE_X53Y27         LUT5 (Prop_lut5_I3_O)        0.124    18.619 r  digit2[2]_i_22/O
                         net (fo=1, routed)           0.000    18.619    digit2[2]_i_22_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.169 r  digit2_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.169    digit2_reg[2]_i_7_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.408 r  digit2_reg[2]_i_2/O[2]
                         net (fo=12, routed)          0.707    20.115    digit2_reg[2]_i_2_n_5
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.302    20.417 r  digit2[3]_i_49/O
                         net (fo=1, routed)           0.472    20.889    digit2[3]_i_49_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    21.285 r  digit2_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.285    digit2_reg[3]_i_21_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.402 f  digit2_reg[3]_i_7/CO[3]
                         net (fo=3, routed)           0.767    22.169    digit2_reg[3]_i_7_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I3_O)        0.124    22.293 r  digit2[2]_i_3/O
                         net (fo=1, routed)           0.162    22.455    digit2[2]_i_3_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I1_O)        0.124    22.579 r  digit2[2]_i_1/O
                         net (fo=1, routed)           0.000    22.579    digit2[2]_i_1_n_0
    SLICE_X52Y29         FDRE                                         r  digit2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.441    14.782    clk_IBUF_BUFG
    SLICE_X52Y29         FDRE                                         r  digit2_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)        0.081    15.088    digit2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -22.579    
  -------------------------------------------------------------------
                         slack                                 -7.491    

Slack (VIOLATED) :        -7.334ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.382ns  (logic 8.485ns (48.815%)  route 8.897ns (51.185%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=4 LUT4=4 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  Counter_reg[8]_i_2/O[2]
                         net (fo=68, routed)          0.933     8.278    out[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.302     8.580 r  digit1[0]_i_74/O
                         net (fo=2, routed)           0.708     9.287    digit1[0]_i_74_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.794 r  digit1_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.794    digit1_reg[0]_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  digit1_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.908    digit1_reg[0]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  digit1_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.970    11.212    digit1_reg[0]_i_25_n_6
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.329    11.541 r  digit1[0]_i_9/O
                         net (fo=2, routed)           0.448    11.989    digit1[0]_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.326    12.315 r  digit1[0]_i_13/O
                         net (fo=1, routed)           0.000    12.315    digit1[0]_i_13_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.865 r  digit1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.865    digit1_reg[0]_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.979 r  digit1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.979    digit1_reg[3]_i_4_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.292 r  digit1_reg[3]_i_70/O[3]
                         net (fo=10, routed)          1.259    14.551    digit1_reg[3]_i_70_n_4
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.334    14.885 r  digit1[3]_i_98/O
                         net (fo=2, routed)           0.666    15.551    digit1[3]_i_98_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.326    15.877 r  digit1[3]_i_102/O
                         net (fo=1, routed)           0.000    15.877    digit1[3]_i_102_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  digit1_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.427    digit1_reg[3]_i_69_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.649 r  digit1_reg[3]_i_47/O[0]
                         net (fo=2, routed)           0.658    17.307    digit1_reg[3]_i_47_n_7
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.328    17.635 r  digit1[3]_i_39/O
                         net (fo=2, routed)           0.674    18.310    digit1[3]_i_39_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.331    18.641 r  digit1[3]_i_43/O
                         net (fo=1, routed)           0.000    18.641    digit1[3]_i_43_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.017 r  digit1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.017    digit1_reg[3]_i_22_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.340 r  digit1_reg[3]_i_6/O[1]
                         net (fo=3, routed)           1.016    20.355    digit1_reg[3]_i_6_n_6
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.306    20.661 r  digit1[3]_i_20/O
                         net (fo=1, routed)           0.000    20.661    digit1[3]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.235 r  digit1_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.705    21.940    digit1_reg[3]_i_5_n_1
    SLICE_X59Y23         LUT5 (Prop_lut5_I1_O)        0.310    22.250 r  digit1[3]_i_3/O
                         net (fo=1, routed)           0.000    22.250    digit1[3]_i_3_n_0
    SLICE_X59Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    22.467 r  digit1_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    22.467    digit1_reg[3]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  digit1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  digit1_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y23         FDRE (Setup_fdre_C_D)        0.064    15.133    digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                         -22.467    
  -------------------------------------------------------------------
                         slack                                 -7.334    

Slack (VIOLATED) :        -7.159ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.256ns  (logic 8.482ns (49.155%)  route 8.774ns (50.845%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=4 LUT4=4 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  Counter_reg[8]_i_2/O[2]
                         net (fo=68, routed)          0.933     8.278    out[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.302     8.580 r  digit1[0]_i_74/O
                         net (fo=2, routed)           0.708     9.287    digit1[0]_i_74_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.794 r  digit1_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.794    digit1_reg[0]_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  digit1_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.908    digit1_reg[0]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  digit1_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.970    11.212    digit1_reg[0]_i_25_n_6
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.329    11.541 r  digit1[0]_i_9/O
                         net (fo=2, routed)           0.448    11.989    digit1[0]_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.326    12.315 r  digit1[0]_i_13/O
                         net (fo=1, routed)           0.000    12.315    digit1[0]_i_13_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.865 r  digit1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.865    digit1_reg[0]_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.979 r  digit1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.979    digit1_reg[3]_i_4_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.292 r  digit1_reg[3]_i_70/O[3]
                         net (fo=10, routed)          1.259    14.551    digit1_reg[3]_i_70_n_4
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.334    14.885 r  digit1[3]_i_98/O
                         net (fo=2, routed)           0.666    15.551    digit1[3]_i_98_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.326    15.877 r  digit1[3]_i_102/O
                         net (fo=1, routed)           0.000    15.877    digit1[3]_i_102_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  digit1_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.427    digit1_reg[3]_i_69_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.649 r  digit1_reg[3]_i_47/O[0]
                         net (fo=2, routed)           0.658    17.307    digit1_reg[3]_i_47_n_7
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.328    17.635 r  digit1[3]_i_39/O
                         net (fo=2, routed)           0.674    18.310    digit1[3]_i_39_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.331    18.641 r  digit1[3]_i_43/O
                         net (fo=1, routed)           0.000    18.641    digit1[3]_i_43_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.017 r  digit1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.017    digit1_reg[3]_i_22_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.340 r  digit1_reg[3]_i_6/O[1]
                         net (fo=3, routed)           1.016    20.355    digit1_reg[3]_i_6_n_6
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.306    20.661 r  digit1[3]_i_20/O
                         net (fo=1, routed)           0.000    20.661    digit1[3]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.235 r  digit1_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.582    21.817    digit1_reg[3]_i_5_n_1
    SLICE_X60Y23         LUT5 (Prop_lut5_I1_O)        0.310    22.127 r  digit1[1]_i_3/O
                         net (fo=1, routed)           0.000    22.127    digit1[1]_i_3_n_0
    SLICE_X60Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    22.341 r  digit1_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    22.341    digit1_reg[1]_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.503    14.844    clk_IBUF_BUFG
    SLICE_X60Y23         FDRE                                         r  digit1_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.113    15.182    digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -22.341    
  -------------------------------------------------------------------
                         slack                                 -7.159    

Slack (VIOLATED) :        -7.146ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.130ns  (logic 8.485ns (49.534%)  route 8.645ns (50.466%))
  Logic Levels:           24  (CARRY4=13 LUT2=1 LUT3=4 LUT4=4 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.344 r  Counter_reg[8]_i_2/O[2]
                         net (fo=68, routed)          0.933     8.278    out[7]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.302     8.580 r  digit1[0]_i_74/O
                         net (fo=2, routed)           0.708     9.287    digit1[0]_i_74_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.794 r  digit1_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.794    digit1_reg[0]_i_57_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.908 r  digit1_reg[0]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.908    digit1_reg[0]_i_36_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.242 r  digit1_reg[0]_i_25/O[1]
                         net (fo=2, routed)           0.970    11.212    digit1_reg[0]_i_25_n_6
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.329    11.541 r  digit1[0]_i_9/O
                         net (fo=2, routed)           0.448    11.989    digit1[0]_i_9_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.326    12.315 r  digit1[0]_i_13/O
                         net (fo=1, routed)           0.000    12.315    digit1[0]_i_13_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.865 r  digit1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.865    digit1_reg[0]_i_2_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.979 r  digit1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.979    digit1_reg[3]_i_4_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.292 r  digit1_reg[3]_i_70/O[3]
                         net (fo=10, routed)          1.259    14.551    digit1_reg[3]_i_70_n_4
    SLICE_X57Y26         LUT3 (Prop_lut3_I1_O)        0.334    14.885 r  digit1[3]_i_98/O
                         net (fo=2, routed)           0.666    15.551    digit1[3]_i_98_n_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.326    15.877 r  digit1[3]_i_102/O
                         net (fo=1, routed)           0.000    15.877    digit1[3]_i_102_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.427 r  digit1_reg[3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    16.427    digit1_reg[3]_i_69_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.649 r  digit1_reg[3]_i_47/O[0]
                         net (fo=2, routed)           0.658    17.307    digit1_reg[3]_i_47_n_7
    SLICE_X56Y27         LUT3 (Prop_lut3_I0_O)        0.328    17.635 r  digit1[3]_i_39/O
                         net (fo=2, routed)           0.674    18.310    digit1[3]_i_39_n_0
    SLICE_X56Y27         LUT4 (Prop_lut4_I3_O)        0.331    18.641 r  digit1[3]_i_43/O
                         net (fo=1, routed)           0.000    18.641    digit1[3]_i_43_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.017 r  digit1_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.017    digit1_reg[3]_i_22_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.340 r  digit1_reg[3]_i_6/O[1]
                         net (fo=3, routed)           1.016    20.355    digit1_reg[3]_i_6_n_6
    SLICE_X56Y23         LUT4 (Prop_lut4_I2_O)        0.306    20.661 r  digit1[3]_i_20/O
                         net (fo=1, routed)           0.000    20.661    digit1[3]_i_20_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.235 r  digit1_reg[3]_i_5/CO[2]
                         net (fo=4, routed)           0.453    21.688    digit1_reg[3]_i_5_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I1_O)        0.310    21.998 r  digit1[2]_i_3/O
                         net (fo=1, routed)           0.000    21.998    digit1[2]_i_3_n_0
    SLICE_X57Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    22.215 r  digit1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    22.215    digit1_reg[2]_i_1_n_0
    SLICE_X57Y22         FDRE                                         r  digit1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.439    14.780    clk_IBUF_BUFG
    SLICE_X57Y22         FDRE                                         r  digit1_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDRE (Setup_fdre_C_D)        0.064    15.069    digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -22.215    
  -------------------------------------------------------------------
                         slack                                 -7.146    

Slack (VIOLATED) :        -4.951ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.997ns  (logic 6.350ns (42.343%)  route 8.647ns (57.657%))
  Logic Levels:           20  (CARRY4=9 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  Counter_reg[12]_i_2/O[3]
                         net (fo=61, routed)          2.009     9.542    out[12]
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.335     9.877 r  digit3[3]_i_187/O
                         net (fo=2, routed)           0.690    10.566    digit3[3]_i_187_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.893 r  digit3[3]_i_191/O
                         net (fo=1, routed)           0.000    10.893    digit3[3]_i_191_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit3_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit3_reg[3]_i_107_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.628 r  digit3_reg[3]_i_73/O[1]
                         net (fo=3, routed)           0.602    12.230    digit3_reg[3]_i_73_n_6
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.303    12.533 r  digit3[3]_i_105/O
                         net (fo=2, routed)           0.590    13.123    digit3[3]_i_105_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.247 r  digit3[3]_i_60/O
                         net (fo=2, routed)           0.930    14.177    digit3[3]_i_60_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.301 r  digit3[3]_i_64/O
                         net (fo=1, routed)           0.000    14.301    digit3[3]_i_64_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  digit3_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.702    digit3_reg[3]_i_36_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.036 r  digit3_reg[3]_i_29/O[1]
                         net (fo=5, routed)           1.014    16.049    digit3_reg[3]_i_29_n_6
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.303    16.352 r  digit3[3]_i_34/O
                         net (fo=1, routed)           0.000    16.352    digit3[3]_i_34_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.932 r  digit3_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.495    17.428    digit3_reg[3]_i_28_n_5
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.302    17.730 r  digit3[3]_i_8/O
                         net (fo=1, routed)           0.000    17.730    digit3[3]_i_8_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.978 r  digit3_reg[3]_i_4/O[3]
                         net (fo=6, routed)           0.649    18.626    digit3_reg[3]_i_4_n_4
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.306    18.932 r  digit3[1]_i_2/O
                         net (fo=2, routed)           0.809    19.741    digit3[1]_i_2_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.124    19.865 r  digit3[0]_i_3/O
                         net (fo=1, routed)           0.000    19.865    digit3[0]_i_3_n_0
    SLICE_X61Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    20.082 r  digit3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.082    digit3_reg[0]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.501    14.842    clk_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  digit3_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)        0.064    15.131    digit3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -20.082    
  -------------------------------------------------------------------
                         slack                                 -4.951    

Slack (VIOLATED) :        -4.623ns  (required time - arrival time)
  Source:                 Counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 6.133ns (41.895%)  route 8.506ns (58.105%))
  Logic Levels:           19  (CARRY4=9 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Counter_reg[0]/Q
                         net (fo=67, routed)          0.319     5.861    Counter_reg_n_0_[0]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  Counter[4]_i_4/O
                         net (fo=6, routed)           0.541     6.525    A[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.105 r  Counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.105    Counter_reg[4]_i_2_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  Counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    Counter_reg[8]_i_2_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 r  Counter_reg[12]_i_2/O[3]
                         net (fo=61, routed)          2.009     9.542    out[12]
    SLICE_X63Y21         LUT3 (Prop_lut3_I1_O)        0.335     9.877 r  digit3[3]_i_187/O
                         net (fo=2, routed)           0.690    10.566    digit3[3]_i_187_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.893 r  digit3[3]_i_191/O
                         net (fo=1, routed)           0.000    10.893    digit3[3]_i_191_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit3_reg[3]_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit3_reg[3]_i_107_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.628 r  digit3_reg[3]_i_73/O[1]
                         net (fo=3, routed)           0.602    12.230    digit3_reg[3]_i_73_n_6
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.303    12.533 r  digit3[3]_i_105/O
                         net (fo=2, routed)           0.590    13.123    digit3[3]_i_105_n_0
    SLICE_X65Y18         LUT5 (Prop_lut5_I4_O)        0.124    13.247 r  digit3[3]_i_60/O
                         net (fo=2, routed)           0.930    14.177    digit3[3]_i_60_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.301 r  digit3[3]_i_64/O
                         net (fo=1, routed)           0.000    14.301    digit3[3]_i_64_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  digit3_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.702    digit3_reg[3]_i_36_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.036 r  digit3_reg[3]_i_29/O[1]
                         net (fo=5, routed)           1.014    16.049    digit3_reg[3]_i_29_n_6
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.303    16.352 r  digit3[3]_i_34/O
                         net (fo=1, routed)           0.000    16.352    digit3[3]_i_34_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.932 r  digit3_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.495    17.428    digit3_reg[3]_i_28_n_5
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.302    17.730 r  digit3[3]_i_8/O
                         net (fo=1, routed)           0.000    17.730    digit3[3]_i_8_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.978 r  digit3_reg[3]_i_4/O[3]
                         net (fo=6, routed)           0.886    18.864    digit3_reg[3]_i_4_n_4
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.306    19.170 r  digit3[3]_i_2/O
                         net (fo=1, routed)           0.430    19.600    digit3[3]_i_2_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I0_O)        0.124    19.724 r  digit3[3]_i_1/O
                         net (fo=1, routed)           0.000    19.724    digit3[3]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  digit3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.504    14.845    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  digit3_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_D)        0.031    15.101    digit3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -19.724    
  -------------------------------------------------------------------
                         slack                                 -4.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  Counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Counter_reg[14]/Q
                         net (fo=4, routed)           0.149     1.753    Counter_reg_n_0_[14]
    SLICE_X50Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  Counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Counter[14]_i_1_n_0
    SLICE_X50Y20         FDRE                                         r  Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X50Y20         FDRE                                         r  Counter_reg[14]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X50Y20         FDRE (Hold_fdre_C_D)         0.121     1.561    Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Counter_reg[15]/Q
                         net (fo=4, routed)           0.149     1.754    Counter_reg_n_0_[15]
    SLICE_X50Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  Counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.799    Counter[15]_i_1_n_0
    SLICE_X50Y19         FDRE                                         r  Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X50Y19         FDRE                                         r  Counter_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X50Y19         FDRE (Hold_fdre_C_D)         0.121     1.562    Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  Counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Counter_reg[20]/Q
                         net (fo=4, routed)           0.161     1.765    Counter_reg_n_0_[20]
    SLICE_X50Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  Counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Counter[20]_i_1_n_0
    SLICE_X50Y22         FDRE                                         r  Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.824     1.951    clk_IBUF_BUFG
    SLICE_X50Y22         FDRE                                         r  Counter_reg[20]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.121     1.560    Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.585     1.468    c5/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  c5/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  c5/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.114     1.747    c5/COUNT_reg_n_0_[10]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  c5/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    c5/COUNT_reg[8]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  c5/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.853     1.980    c5/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  c5/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    c5/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c5/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c5/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.583     1.466    c5/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  c5/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  c5/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    c5/COUNT_reg_n_0_[6]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  c5/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    c5/COUNT_reg[4]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  c5/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.851     1.978    c5/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  c5/COUNT_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    c5/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X53Y16         FDRE                                         r  Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Counter_reg[1]/Q
                         net (fo=5, routed)           0.169     1.754    Counter_reg_n_0_[1]
    SLICE_X53Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.799 r  Counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    Counter[1]_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.957    clk_IBUF_BUFG
    SLICE_X53Y16         FDRE                                         r  Counter_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X53Y16         FDRE (Hold_fdre_C_D)         0.092     1.536    Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FastCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FastCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  FastCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y12         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  FastCounter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.739    FastCounter_reg[14]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  FastCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    FastCounter_reg[12]_i_1_n_5
    SLICE_X56Y12         FDRE                                         r  FastCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  FastCounter_reg[14]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.134     1.582    FastCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FastCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FastCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  FastCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FastCounter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.738    FastCounter_reg[18]
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  FastCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    FastCounter_reg[16]_i_1_n_5
    SLICE_X56Y13         FDRE                                         r  FastCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  FastCounter_reg[18]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y13         FDRE (Hold_fdre_C_D)         0.134     1.581    FastCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FastCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FastCounter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  FastCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FastCounter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.738    FastCounter_reg[22]
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.848 r  FastCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.848    FastCounter_reg[20]_i_1_n_5
    SLICE_X56Y14         FDRE                                         r  FastCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  FastCounter_reg[22]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDRE (Hold_fdre_C_D)         0.134     1.581    FastCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FastCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FastCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.567     1.450    clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  FastCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  FastCounter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.741    FastCounter_reg[2]
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  FastCounter_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.851    FastCounter_reg[0]_i_3_n_5
    SLICE_X56Y9          FDRE                                         r  FastCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  FastCounter_reg[2]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.134     1.584    FastCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y20   Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y19   Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y21   Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   Counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y21   Counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   FastCounter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   FastCounter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   FastCounter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   FastCounter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   FastCounter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   digit4_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y13   increment_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   Counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   Counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   Counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   FastCounter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   FastCounter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y20   Counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y19   Counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y21   Counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   Counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y21   Counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    FastCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    FastCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   FastCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   FastCounter_reg[5]/C



