

================================================================
== Vitis HLS Report for 'max_pooling2d_2'
================================================================
* Date:           Fri Dec 22 18:02:57 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53852|    53852|  0.539 ms|  0.539 ms|  53852|  53852|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_131_1_VITIS_LOOP_134_2_VITIS_LOOP_137_3  |    53850|    53850|        29|          2|          1|  26912|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 2, D = 29, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 31 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 2 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%br_ln131 = br void" [../src/hls/cnn.cpp:131]   --->   Operation 32 'br' 'br_ln131' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten51 = phi i15 0, void %.lr.ph15, i15 %add_ln131, void %.split4454" [../src/hls/cnn.cpp:131]   --->   Operation 33 'phi' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.lr.ph15, i6 %select_ln131_6, void %.split4454" [../src/hls/cnn.cpp:131]   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void %.lr.ph15, i11 %select_ln134_5, void %.split4454" [../src/hls/cnn.cpp:134]   --->   Operation 35 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ii = phi i6 0, void %.lr.ph15, i6 %select_ln134_4, void %.split4454" [../src/hls/cnn.cpp:134]   --->   Operation 36 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph15, i6 %add_ln137, void %.split4454" [../src/hls/cnn.cpp:137]   --->   Operation 37 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i" [../src/hls/cnn.cpp:131]   --->   Operation 38 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %i, i32 1, i32 5" [../src/hls/cnn.cpp:131]   --->   Operation 39 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.82ns)   --->   "%empty = mul i12 %zext_ln131, i12 58" [../src/hls/cnn.cpp:131]   --->   Operation 40 'mul' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_47 = or i6 %i, i6 1" [../src/hls/cnn.cpp:131]   --->   Operation 41 'or' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast2 = zext i6 %empty_47" [../src/hls/cnn.cpp:131]   --->   Operation 42 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%empty_48 = mul i12 %p_cast2, i12 58" [../src/hls/cnn.cpp:131]   --->   Operation 43 'mul' 'empty_48' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i6 %ii" [../src/hls/cnn.cpp:134]   --->   Operation 44 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %ii, i32 1, i32 5" [../src/hls/cnn.cpp:134]   --->   Operation 45 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.96ns)   --->   "%add_ln146 = add i12 %empty, i12 %zext_ln134" [../src/hls/cnn.cpp:146]   --->   Operation 46 'add' 'add_ln146' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.86ns)   --->   "%icmp_ln131 = icmp_eq  i15 %indvar_flatten51, i15 26912" [../src/hls/cnn.cpp:131]   --->   Operation 47 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %._crit_edge11, void %._crit_edge16" [../src/hls/cnn.cpp:131]   --->   Operation 48 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.85ns)   --->   "%icmp_ln134 = icmp_eq  i11 %indvar_flatten, i11 928" [../src/hls/cnn.cpp:134]   --->   Operation 49 'icmp' 'icmp_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.44ns)   --->   "%select_ln131 = select i1 %icmp_ln134, i6 0, i6 %ii" [../src/hls/cnn.cpp:131]   --->   Operation 50 'select' 'select_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%add_ln131_1 = add i6 %i, i6 2" [../src/hls/cnn.cpp:131]   --->   Operation 51 'add' 'add_ln131_1' <Predicate = (!icmp_ln131)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i6 %add_ln131_1" [../src/hls/cnn.cpp:131]   --->   Operation 52 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_mid = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln131_1, i32 1, i32 5" [../src/hls/cnn.cpp:131]   --->   Operation 53 'partselect' 'p_mid' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.82ns)   --->   "%p_mid115 = mul i12 %zext_ln131_1, i12 58" [../src/hls/cnn.cpp:131]   --->   Operation 54 'mul' 'p_mid115' <Predicate = (!icmp_ln131)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_6)   --->   "%select_ln131_2 = select i1 %icmp_ln134, i12 %p_mid115, i12 %empty" [../src/hls/cnn.cpp:131]   --->   Operation 55 'select' 'select_ln131_2' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln134_2)   --->   "%select_ln131_4 = select i1 %icmp_ln134, i12 %p_mid115, i12 %add_ln146" [../src/hls/cnn.cpp:131]   --->   Operation 56 'select' 'select_ln131_4' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%xor_ln131 = xor i1 %icmp_ln134, i1 1" [../src/hls/cnn.cpp:131]   --->   Operation 57 'xor' 'xor_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.87ns)   --->   "%icmp_ln137 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:137]   --->   Operation 58 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln131)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln131 = and i1 %icmp_ln137, i1 %xor_ln131" [../src/hls/cnn.cpp:131]   --->   Operation 59 'and' 'and_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.44ns)   --->   "%select_ln131_6 = select i1 %icmp_ln134, i6 %add_ln131_1, i6 %i" [../src/hls/cnn.cpp:131]   --->   Operation 60 'select' 'select_ln131_6' <Predicate = (!icmp_ln131)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.88ns)   --->   "%add_ln134 = add i6 %select_ln131, i6 2" [../src/hls/cnn.cpp:134]   --->   Operation 61 'add' 'add_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln134)   --->   "%or_ln134 = or i1 %and_ln131, i1 %icmp_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 62 'or' 'or_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln134 = select i1 %or_ln134, i6 0, i6 %iii" [../src/hls/cnn.cpp:134]   --->   Operation 63 'select' 'select_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i6 %add_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 64 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln146_6 = add i12 %select_ln131_2, i12 %zext_ln134_1" [../src/hls/cnn.cpp:146]   --->   Operation 65 'add' 'add_ln146_6' <Predicate = (!icmp_ln131)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln134_2 = select i1 %and_ln131, i12 %add_ln146_6, i12 %select_ln131_4" [../src/hls/cnn.cpp:134]   --->   Operation 66 'select' 'select_ln134_2' <Predicate = (!icmp_ln131)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_2)   --->   "%or_ln134_1 = or i12 %select_ln134_2, i12 1" [../src/hls/cnn.cpp:134]   --->   Operation 67 'or' 'or_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_2)   --->   "%shl_ln146_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln134_1, i5 0" [../src/hls/cnn.cpp:134]   --->   Operation 68 'bitconcatenate' 'shl_ln146_mid2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.44ns)   --->   "%select_ln134_4 = select i1 %and_ln131, i6 %add_ln134, i6 %select_ln131" [../src/hls/cnn.cpp:134]   --->   Operation 69 'select' 'select_ln134_4' <Predicate = (!icmp_ln131)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%iii_cast = zext i6 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 70 'zext' 'iii_cast' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln134_2, i32 1, i32 11" [../src/hls/cnn.cpp:146]   --->   Operation 71 'partselect' 'tmp' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%add_ln146_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp, i6 %select_ln134" [../src/hls/cnn.cpp:146]   --->   Operation 72 'bitconcatenate' 'add_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 73 [21/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 73 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln146_2 = add i17 %shl_ln146_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:146]   --->   Operation 74 'add' 'add_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [21/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 75 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.94ns)   --->   "%add_ln134_1 = add i11 %indvar_flatten, i11 1" [../src/hls/cnn.cpp:134]   --->   Operation 76 'add' 'add_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.99>
ST_3 : Operation 77 [1/1] (1.00ns)   --->   "%add_ln131 = add i15 %indvar_flatten51, i15 1" [../src/hls/cnn.cpp:131]   --->   Operation 77 'add' 'add_ln131' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast_cast = zext i5 %tmp_16" [../src/hls/cnn.cpp:131]   --->   Operation 78 'zext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.42ns)   --->   "%mul20 = mul i10 %p_cast_cast, i10 29" [../src/hls/cnn.cpp:131]   --->   Operation 79 'mul' 'mul20' <Predicate = true> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast3_cast = zext i5 %tmp_17" [../src/hls/cnn.cpp:134]   --->   Operation 80 'zext' 'p_cast3_cast' <Predicate = (!icmp_ln134 & !and_ln131)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.93ns)   --->   "%mul221 = add i10 %p_cast3_cast, i10 %mul20" [../src/hls/cnn.cpp:134]   --->   Operation 81 'add' 'mul221' <Predicate = (!icmp_ln134 & !and_ln131)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.96ns)   --->   "%add_ln146_3 = add i12 %empty_48, i12 %zext_ln134" [../src/hls/cnn.cpp:146]   --->   Operation 82 'add' 'add_ln146_3' <Predicate = (!icmp_ln134 & !and_ln131)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 83 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_cast_cast_mid1 = zext i5 %p_mid" [../src/hls/cnn.cpp:131]   --->   Operation 84 'zext' 'p_cast_cast_mid1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.42ns)   --->   "%mul20_mid1 = mul i10 %p_cast_cast_mid1, i10 29" [../src/hls/cnn.cpp:131]   --->   Operation 85 'mul' 'mul20_mid1' <Predicate = (!icmp_ln131)> <Delay = 1.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%select_ln131_1 = select i1 %icmp_ln134, i10 %mul20_mid1, i10 %mul20" [../src/hls/cnn.cpp:131]   --->   Operation 86 'select' 'select_ln131_1' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_mid117 = or i6 %add_ln131_1, i6 1" [../src/hls/cnn.cpp:131]   --->   Operation 87 'or' 'p_mid117' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = zext i6 %p_mid117" [../src/hls/cnn.cpp:131]   --->   Operation 88 'zext' 'p_cast2_mid1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.82ns)   --->   "%p_mid119 = mul i12 %p_cast2_mid1, i12 58" [../src/hls/cnn.cpp:131]   --->   Operation 89 'mul' 'p_mid119' <Predicate = (!icmp_ln131)> <Delay = 1.82> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_7)   --->   "%select_ln131_3 = select i1 %icmp_ln134, i12 %p_mid119, i12 %empty_48" [../src/hls/cnn.cpp:131]   --->   Operation 90 'select' 'select_ln131_3' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln134_3)   --->   "%select_ln131_5 = select i1 %icmp_ln134, i12 %p_mid119, i12 %add_ln146_3" [../src/hls/cnn.cpp:131]   --->   Operation 91 'select' 'select_ln131_5' <Predicate = (!icmp_ln131 & !and_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_mid1 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %add_ln134, i32 1, i32 5" [../src/hls/cnn.cpp:134]   --->   Operation 92 'partselect' 'p_mid1' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node mul221_mid1)   --->   "%p_cast3_cast_mid1 = zext i5 %p_mid1" [../src/hls/cnn.cpp:134]   --->   Operation 93 'zext' 'p_cast3_cast_mid1' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.93ns) (out node of the LUT)   --->   "%mul221_mid1 = add i10 %p_cast3_cast_mid1, i10 %select_ln131_1" [../src/hls/cnn.cpp:134]   --->   Operation 94 'add' 'mul221_mid1' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln153)   --->   "%select_ln131_7 = select i1 %icmp_ln134, i10 %mul20_mid1, i10 %mul221" [../src/hls/cnn.cpp:131]   --->   Operation 95 'select' 'select_ln131_7' <Predicate = (!icmp_ln131 & !and_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln153)   --->   "%select_ln134_1 = select i1 %and_ln131, i10 %mul221_mid1, i10 %select_ln131_7" [../src/hls/cnn.cpp:134]   --->   Operation 96 'select' 'select_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln153)   --->   "%add26_mid2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %select_ln134_1, i5 0" [../src/hls/cnn.cpp:134]   --->   Operation 97 'bitconcatenate' 'add26_mid2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.96ns) (out node of the LUT)   --->   "%add_ln146_7 = add i12 %select_ln131_3, i12 %zext_ln134_1" [../src/hls/cnn.cpp:146]   --->   Operation 98 'add' 'add_ln146_7' <Predicate = (!icmp_ln131 & and_ln131)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln134_3 = select i1 %and_ln131, i12 %add_ln146_7, i12 %select_ln131_5" [../src/hls/cnn.cpp:134]   --->   Operation 99 'select' 'select_ln134_3' <Predicate = (!icmp_ln131)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_5)   --->   "%or_ln134_2 = or i12 %select_ln134_3, i12 1" [../src/hls/cnn.cpp:134]   --->   Operation 100 'or' 'or_ln134_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln146_5)   --->   "%shl_ln146_1_mid2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %or_ln134_2, i5 0" [../src/hls/cnn.cpp:134]   --->   Operation 101 'bitconcatenate' 'shl_ln146_1_mid2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln153)   --->   "%iii_cast5 = zext i6 %select_ln134" [../src/hls/cnn.cpp:134]   --->   Operation 102 'zext' 'iii_cast5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 103 [20/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 103 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [20/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 104 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln134_3, i32 1, i32 11" [../src/hls/cnn.cpp:146]   --->   Operation 105 'partselect' 'tmp_9' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%add_ln146_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %tmp_9, i6 %select_ln134" [../src/hls/cnn.cpp:146]   --->   Operation 106 'bitconcatenate' 'add_ln146_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_3 : Operation 107 [21/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 107 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln146_5 = add i17 %shl_ln146_1_mid2, i17 %iii_cast" [../src/hls/cnn.cpp:146]   --->   Operation 108 'add' 'add_ln146_5' <Predicate = (!icmp_ln131)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [21/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 109 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln153 = add i15 %iii_cast5, i15 %add26_mid2" [../src/hls/cnn.cpp:153]   --->   Operation 110 'add' 'add_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [19/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 111 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.88ns)   --->   "%add_ln137 = add i6 %select_ln134, i6 1" [../src/hls/cnn.cpp:137]   --->   Operation 112 'add' 'add_ln137' <Predicate = (!icmp_ln131)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.45ns)   --->   "%select_ln134_5 = select i1 %icmp_ln134, i11 1, i11 %add_ln134_1" [../src/hls/cnn.cpp:134]   --->   Operation 113 'select' 'select_ln134_5' <Predicate = (!icmp_ln131)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.75>
ST_4 : Operation 115 [19/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 115 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [19/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 116 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [20/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 117 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [20/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 118 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [18/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 119 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 120 [18/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 120 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [18/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 121 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [19/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 122 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [19/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 123 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [17/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 124 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 125 [17/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 125 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [17/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 126 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [18/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 127 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [18/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 128 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [16/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 129 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 130 [16/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 130 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [16/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 131 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [17/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 132 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [17/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 133 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [15/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 134 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 135 [15/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 135 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [15/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 136 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [16/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 137 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [16/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 138 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [14/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 139 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 140 [14/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 140 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [14/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 141 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [15/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 142 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [15/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 143 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [13/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 144 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.75>
ST_10 : Operation 145 [13/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 145 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [13/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 146 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [14/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 147 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [14/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 148 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [12/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 149 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 150 [12/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 150 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [12/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 151 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [13/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 152 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [13/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 153 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [11/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 154 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 155 [11/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 155 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [11/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 156 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [12/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 157 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [12/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 158 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [10/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 159 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 160 [10/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 160 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [10/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 161 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [11/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 162 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [11/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 163 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [9/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 164 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.75>
ST_14 : Operation 165 [9/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 165 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [9/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 166 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [10/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 167 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [10/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 168 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 169 [8/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 169 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.75>
ST_15 : Operation 170 [8/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 170 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [8/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 171 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [9/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 172 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [9/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 173 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [7/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 174 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 175 [7/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 175 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [7/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 176 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [8/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 177 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [8/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 178 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [6/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 179 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.75>
ST_17 : Operation 180 [6/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 180 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [6/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 181 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [7/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 182 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 183 [7/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 183 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 184 [5/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 184 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.75>
ST_18 : Operation 185 [5/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 185 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [5/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 186 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 187 [6/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 187 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [6/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 188 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [4/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 189 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.75>
ST_19 : Operation 190 [4/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 190 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [4/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 191 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [5/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 192 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [5/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 193 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [3/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 194 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.75>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i17 %add_ln146_1" [../src/hls/cnn.cpp:146]   --->   Operation 195 'zext' 'zext_ln146' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 196 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146 = mul i35 %zext_ln146, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 196 'mul' 'mul_ln146' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 197 [3/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 197 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln146_3 = zext i17 %add_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 198 'zext' 'zext_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 199 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_1 = mul i35 %zext_ln146_3, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 199 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 200 [3/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 200 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 201 [4/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 201 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [4/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 202 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [2/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 203 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.75>
ST_21 : Operation 204 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146 = mul i35 %zext_ln146, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 204 'mul' 'mul_ln146' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 205 [2/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 205 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 206 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_1 = mul i35 %zext_ln146_3, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 206 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 207 [2/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 207 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [3/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 208 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [3/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 209 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 210 [1/19] (1.68ns)   --->   "%urem_ln153 = urem i15 %add_ln153, i15 421" [../src/hls/cnn.cpp:153]   --->   Operation 210 'urem' 'urem_ln153' <Predicate = (!icmp_ln131)> <Delay = 1.68> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.10>
ST_22 : Operation 211 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146 = mul i35 %zext_ln146, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 211 'mul' 'mul_ln146' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 212 [1/21] (1.75ns)   --->   "%urem_ln146 = urem i17 %add_ln146_1, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 212 'urem' 'urem_ln146' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i17 %urem_ln146" [../src/hls/cnn.cpp:146]   --->   Operation 213 'zext' 'zext_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 214 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 215 [2/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:146]   --->   Operation 215 'load' 'input_0_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 216 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 217 [2/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:146]   --->   Operation 217 'load' 'input_1_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 218 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 219 [2/2] (1.35ns)   --->   "%input_2_load = load i11 %input_2_addr" [../src/hls/cnn.cpp:146]   --->   Operation 219 'load' 'input_2_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 220 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 221 [2/2] (1.35ns)   --->   "%input_3_load = load i11 %input_3_addr" [../src/hls/cnn.cpp:146]   --->   Operation 221 'load' 'input_3_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i32 %input_4, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 222 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 223 [2/2] (1.35ns)   --->   "%input_4_load = load i11 %input_4_addr" [../src/hls/cnn.cpp:146]   --->   Operation 223 'load' 'input_4_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i32 %input_5, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 224 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 225 [2/2] (1.35ns)   --->   "%input_5_load = load i11 %input_5_addr" [../src/hls/cnn.cpp:146]   --->   Operation 225 'load' 'input_5_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i32 %input_6, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 226 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (1.35ns)   --->   "%input_6_load = load i11 %input_6_addr" [../src/hls/cnn.cpp:146]   --->   Operation 227 'load' 'input_6_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i32 %input_7, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 228 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 229 [2/2] (1.35ns)   --->   "%input_7_load = load i11 %input_7_addr" [../src/hls/cnn.cpp:146]   --->   Operation 229 'load' 'input_7_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 230 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i32 %input_8, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 230 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 231 [2/2] (1.35ns)   --->   "%input_8_load = load i11 %input_8_addr" [../src/hls/cnn.cpp:146]   --->   Operation 231 'load' 'input_8_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i32 %input_9, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 232 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 233 [2/2] (1.35ns)   --->   "%input_9_load = load i11 %input_9_addr" [../src/hls/cnn.cpp:146]   --->   Operation 233 'load' 'input_9_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i32 %input_10, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 234 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 235 [2/2] (1.35ns)   --->   "%input_10_load = load i11 %input_10_addr" [../src/hls/cnn.cpp:146]   --->   Operation 235 'load' 'input_10_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i32 %input_11, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 236 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 237 [2/2] (1.35ns)   --->   "%input_11_load = load i11 %input_11_addr" [../src/hls/cnn.cpp:146]   --->   Operation 237 'load' 'input_11_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i32 %input_12, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 238 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 239 [2/2] (1.35ns)   --->   "%input_12_load = load i11 %input_12_addr" [../src/hls/cnn.cpp:146]   --->   Operation 239 'load' 'input_12_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i32 %input_13, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 240 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 241 [2/2] (1.35ns)   --->   "%input_13_load = load i11 %input_13_addr" [../src/hls/cnn.cpp:146]   --->   Operation 241 'load' 'input_13_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i32 %input_14, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 242 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 243 [2/2] (1.35ns)   --->   "%input_14_load = load i11 %input_14_addr" [../src/hls/cnn.cpp:146]   --->   Operation 243 'load' 'input_14_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i32 %input_15, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 244 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 245 [2/2] (1.35ns)   --->   "%input_15_load = load i11 %input_15_addr" [../src/hls/cnn.cpp:146]   --->   Operation 245 'load' 'input_15_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i32 %input_16, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 246 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 247 [2/2] (1.35ns)   --->   "%input_16_load = load i11 %input_16_addr" [../src/hls/cnn.cpp:146]   --->   Operation 247 'load' 'input_16_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%input_17_addr = getelementptr i32 %input_17, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 248 'getelementptr' 'input_17_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 249 [2/2] (1.35ns)   --->   "%input_17_load = load i11 %input_17_addr" [../src/hls/cnn.cpp:146]   --->   Operation 249 'load' 'input_17_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%input_18_addr = getelementptr i32 %input_18, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 250 'getelementptr' 'input_18_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 251 [2/2] (1.35ns)   --->   "%input_18_load = load i11 %input_18_addr" [../src/hls/cnn.cpp:146]   --->   Operation 251 'load' 'input_18_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%input_19_addr = getelementptr i32 %input_19, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 252 'getelementptr' 'input_19_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 253 [2/2] (1.35ns)   --->   "%input_19_load = load i11 %input_19_addr" [../src/hls/cnn.cpp:146]   --->   Operation 253 'load' 'input_19_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%input_20_addr = getelementptr i32 %input_20, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 254 'getelementptr' 'input_20_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 255 [2/2] (1.35ns)   --->   "%input_20_load = load i11 %input_20_addr" [../src/hls/cnn.cpp:146]   --->   Operation 255 'load' 'input_20_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 256 [1/1] (0.00ns)   --->   "%input_21_addr = getelementptr i32 %input_21, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 256 'getelementptr' 'input_21_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 257 [2/2] (1.35ns)   --->   "%input_21_load = load i11 %input_21_addr" [../src/hls/cnn.cpp:146]   --->   Operation 257 'load' 'input_21_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%input_22_addr = getelementptr i32 %input_22, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 258 'getelementptr' 'input_22_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 259 [2/2] (1.35ns)   --->   "%input_22_load = load i11 %input_22_addr" [../src/hls/cnn.cpp:146]   --->   Operation 259 'load' 'input_22_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%input_23_addr = getelementptr i32 %input_23, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 260 'getelementptr' 'input_23_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 261 [2/2] (1.35ns)   --->   "%input_23_load = load i11 %input_23_addr" [../src/hls/cnn.cpp:146]   --->   Operation 261 'load' 'input_23_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%input_24_addr = getelementptr i32 %input_24, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 262 'getelementptr' 'input_24_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 263 [2/2] (1.35ns)   --->   "%input_24_load = load i11 %input_24_addr" [../src/hls/cnn.cpp:146]   --->   Operation 263 'load' 'input_24_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 264 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 265 [2/2] (1.35ns)   --->   "%input_25_load = load i11 %input_25_addr" [../src/hls/cnn.cpp:146]   --->   Operation 265 'load' 'input_25_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%input_26_addr = getelementptr i32 %input_26, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 266 'getelementptr' 'input_26_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 267 [2/2] (1.35ns)   --->   "%input_26_load = load i11 %input_26_addr" [../src/hls/cnn.cpp:146]   --->   Operation 267 'load' 'input_26_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%input_27_addr = getelementptr i32 %input_27, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 268 'getelementptr' 'input_27_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 269 [2/2] (1.35ns)   --->   "%input_27_load = load i11 %input_27_addr" [../src/hls/cnn.cpp:146]   --->   Operation 269 'load' 'input_27_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%input_28_addr = getelementptr i32 %input_28, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 270 'getelementptr' 'input_28_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 271 [2/2] (1.35ns)   --->   "%input_28_load = load i11 %input_28_addr" [../src/hls/cnn.cpp:146]   --->   Operation 271 'load' 'input_28_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 272 [1/1] (0.00ns)   --->   "%input_29_addr = getelementptr i32 %input_29, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 272 'getelementptr' 'input_29_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 273 [2/2] (1.35ns)   --->   "%input_29_load = load i11 %input_29_addr" [../src/hls/cnn.cpp:146]   --->   Operation 273 'load' 'input_29_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 274 [1/1] (0.00ns)   --->   "%input_30_addr = getelementptr i32 %input_30, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 274 'getelementptr' 'input_30_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 275 [2/2] (1.35ns)   --->   "%input_30_load = load i11 %input_30_addr" [../src/hls/cnn.cpp:146]   --->   Operation 275 'load' 'input_30_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 276 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 277 [2/2] (1.35ns)   --->   "%input_31_load = load i11 %input_31_addr" [../src/hls/cnn.cpp:146]   --->   Operation 277 'load' 'input_31_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%input_32_addr = getelementptr i32 %input_32, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 278 'getelementptr' 'input_32_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 279 [2/2] (1.35ns)   --->   "%input_32_load = load i11 %input_32_addr" [../src/hls/cnn.cpp:146]   --->   Operation 279 'load' 'input_32_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%input_33_addr = getelementptr i32 %input_33, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 280 'getelementptr' 'input_33_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 281 [2/2] (1.35ns)   --->   "%input_33_load = load i11 %input_33_addr" [../src/hls/cnn.cpp:146]   --->   Operation 281 'load' 'input_33_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%input_34_addr = getelementptr i32 %input_34, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 282 'getelementptr' 'input_34_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 283 [2/2] (1.35ns)   --->   "%input_34_load = load i11 %input_34_addr" [../src/hls/cnn.cpp:146]   --->   Operation 283 'load' 'input_34_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%input_35_addr = getelementptr i32 %input_35, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 284 'getelementptr' 'input_35_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 285 [2/2] (1.35ns)   --->   "%input_35_load = load i11 %input_35_addr" [../src/hls/cnn.cpp:146]   --->   Operation 285 'load' 'input_35_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%input_36_addr = getelementptr i32 %input_36, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 286 'getelementptr' 'input_36_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 287 [2/2] (1.35ns)   --->   "%input_36_load = load i11 %input_36_addr" [../src/hls/cnn.cpp:146]   --->   Operation 287 'load' 'input_36_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%input_37_addr = getelementptr i32 %input_37, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 288 'getelementptr' 'input_37_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 289 [2/2] (1.35ns)   --->   "%input_37_load = load i11 %input_37_addr" [../src/hls/cnn.cpp:146]   --->   Operation 289 'load' 'input_37_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%input_38_addr = getelementptr i32 %input_38, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 290 'getelementptr' 'input_38_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 291 [2/2] (1.35ns)   --->   "%input_38_load = load i11 %input_38_addr" [../src/hls/cnn.cpp:146]   --->   Operation 291 'load' 'input_38_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%input_39_addr = getelementptr i32 %input_39, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 292 'getelementptr' 'input_39_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 293 [2/2] (1.35ns)   --->   "%input_39_load = load i11 %input_39_addr" [../src/hls/cnn.cpp:146]   --->   Operation 293 'load' 'input_39_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%input_40_addr = getelementptr i32 %input_40, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 294 'getelementptr' 'input_40_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 295 [2/2] (1.35ns)   --->   "%input_40_load = load i11 %input_40_addr" [../src/hls/cnn.cpp:146]   --->   Operation 295 'load' 'input_40_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%input_41_addr = getelementptr i32 %input_41, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 296 'getelementptr' 'input_41_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 297 [2/2] (1.35ns)   --->   "%input_41_load = load i11 %input_41_addr" [../src/hls/cnn.cpp:146]   --->   Operation 297 'load' 'input_41_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%input_42_addr = getelementptr i32 %input_42, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 298 'getelementptr' 'input_42_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 299 [2/2] (1.35ns)   --->   "%input_42_load = load i11 %input_42_addr" [../src/hls/cnn.cpp:146]   --->   Operation 299 'load' 'input_42_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%input_43_addr = getelementptr i32 %input_43, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 300 'getelementptr' 'input_43_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 301 [2/2] (1.35ns)   --->   "%input_43_load = load i11 %input_43_addr" [../src/hls/cnn.cpp:146]   --->   Operation 301 'load' 'input_43_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 302 [1/1] (0.00ns)   --->   "%input_44_addr = getelementptr i32 %input_44, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 302 'getelementptr' 'input_44_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 303 [2/2] (1.35ns)   --->   "%input_44_load = load i11 %input_44_addr" [../src/hls/cnn.cpp:146]   --->   Operation 303 'load' 'input_44_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%input_45_addr = getelementptr i32 %input_45, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 304 'getelementptr' 'input_45_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 305 [2/2] (1.35ns)   --->   "%input_45_load = load i11 %input_45_addr" [../src/hls/cnn.cpp:146]   --->   Operation 305 'load' 'input_45_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%input_46_addr = getelementptr i32 %input_46, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 306 'getelementptr' 'input_46_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 307 [2/2] (1.35ns)   --->   "%input_46_load = load i11 %input_46_addr" [../src/hls/cnn.cpp:146]   --->   Operation 307 'load' 'input_46_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%input_47_addr = getelementptr i32 %input_47, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 308 'getelementptr' 'input_47_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 309 [2/2] (1.35ns)   --->   "%input_47_load = load i11 %input_47_addr" [../src/hls/cnn.cpp:146]   --->   Operation 309 'load' 'input_47_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%input_48_addr = getelementptr i32 %input_48, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 310 'getelementptr' 'input_48_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 311 [2/2] (1.35ns)   --->   "%input_48_load = load i11 %input_48_addr" [../src/hls/cnn.cpp:146]   --->   Operation 311 'load' 'input_48_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 312 [1/1] (0.00ns)   --->   "%input_49_addr = getelementptr i32 %input_49, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 312 'getelementptr' 'input_49_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 313 [2/2] (1.35ns)   --->   "%input_49_load = load i11 %input_49_addr" [../src/hls/cnn.cpp:146]   --->   Operation 313 'load' 'input_49_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 314 [1/1] (0.00ns)   --->   "%input_50_addr = getelementptr i32 %input_50, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 314 'getelementptr' 'input_50_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 315 [2/2] (1.35ns)   --->   "%input_50_load = load i11 %input_50_addr" [../src/hls/cnn.cpp:146]   --->   Operation 315 'load' 'input_50_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 316 [1/1] (0.00ns)   --->   "%input_51_addr = getelementptr i32 %input_51, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 316 'getelementptr' 'input_51_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 317 [2/2] (1.35ns)   --->   "%input_51_load = load i11 %input_51_addr" [../src/hls/cnn.cpp:146]   --->   Operation 317 'load' 'input_51_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%input_52_addr = getelementptr i32 %input_52, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 318 'getelementptr' 'input_52_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 319 [2/2] (1.35ns)   --->   "%input_52_load = load i11 %input_52_addr" [../src/hls/cnn.cpp:146]   --->   Operation 319 'load' 'input_52_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 320 [1/1] (0.00ns)   --->   "%input_53_addr = getelementptr i32 %input_53, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 320 'getelementptr' 'input_53_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 321 [2/2] (1.35ns)   --->   "%input_53_load = load i11 %input_53_addr" [../src/hls/cnn.cpp:146]   --->   Operation 321 'load' 'input_53_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 322 [1/1] (0.00ns)   --->   "%input_54_addr = getelementptr i32 %input_54, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 322 'getelementptr' 'input_54_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 323 [2/2] (1.35ns)   --->   "%input_54_load = load i11 %input_54_addr" [../src/hls/cnn.cpp:146]   --->   Operation 323 'load' 'input_54_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 324 [1/1] (0.00ns)   --->   "%input_55_addr = getelementptr i32 %input_55, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 324 'getelementptr' 'input_55_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 325 [2/2] (1.35ns)   --->   "%input_55_load = load i11 %input_55_addr" [../src/hls/cnn.cpp:146]   --->   Operation 325 'load' 'input_55_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%input_56_addr = getelementptr i32 %input_56, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 326 'getelementptr' 'input_56_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 327 [2/2] (1.35ns)   --->   "%input_56_load = load i11 %input_56_addr" [../src/hls/cnn.cpp:146]   --->   Operation 327 'load' 'input_56_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%input_57_addr = getelementptr i32 %input_57, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 328 'getelementptr' 'input_57_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 329 [2/2] (1.35ns)   --->   "%input_57_load = load i11 %input_57_addr" [../src/hls/cnn.cpp:146]   --->   Operation 329 'load' 'input_57_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%input_58_addr = getelementptr i32 %input_58, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 330 'getelementptr' 'input_58_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 331 [2/2] (1.35ns)   --->   "%input_58_load = load i11 %input_58_addr" [../src/hls/cnn.cpp:146]   --->   Operation 331 'load' 'input_58_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%input_59_addr = getelementptr i32 %input_59, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 332 'getelementptr' 'input_59_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (1.35ns)   --->   "%input_59_load = load i11 %input_59_addr" [../src/hls/cnn.cpp:146]   --->   Operation 333 'load' 'input_59_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%input_60_addr = getelementptr i32 %input_60, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 334 'getelementptr' 'input_60_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 335 [2/2] (1.35ns)   --->   "%input_60_load = load i11 %input_60_addr" [../src/hls/cnn.cpp:146]   --->   Operation 335 'load' 'input_60_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%input_61_addr = getelementptr i32 %input_61, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 336 'getelementptr' 'input_61_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 337 [2/2] (1.35ns)   --->   "%input_61_load = load i11 %input_61_addr" [../src/hls/cnn.cpp:146]   --->   Operation 337 'load' 'input_61_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%input_62_addr = getelementptr i32 %input_62, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 338 'getelementptr' 'input_62_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 339 [2/2] (1.35ns)   --->   "%input_62_load = load i11 %input_62_addr" [../src/hls/cnn.cpp:146]   --->   Operation 339 'load' 'input_62_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%input_63_addr = getelementptr i32 %input_63, i64 0, i64 %zext_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 340 'getelementptr' 'input_63_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 341 [2/2] (1.35ns)   --->   "%input_63_load = load i11 %input_63_addr" [../src/hls/cnn.cpp:146]   --->   Operation 341 'load' 'input_63_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 342 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_1 = mul i35 %zext_ln146_3, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 342 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 343 [1/21] (1.75ns)   --->   "%urem_ln146_1 = urem i17 %add_ln146_2, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 343 'urem' 'urem_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln146_5 = zext i17 %urem_ln146_1" [../src/hls/cnn.cpp:146]   --->   Operation 344 'zext' 'zext_ln146_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 345 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 346 [2/2] (1.35ns)   --->   "%input_0_load_1 = load i11 %input_0_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 346 'load' 'input_0_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 347 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 348 [2/2] (1.35ns)   --->   "%input_1_load_1 = load i11 %input_1_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 348 'load' 'input_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 349 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 350 [2/2] (1.35ns)   --->   "%input_2_load_1 = load i11 %input_2_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 350 'load' 'input_2_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 351 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr i32 %input_3, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 351 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 352 [2/2] (1.35ns)   --->   "%input_3_load_1 = load i11 %input_3_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 352 'load' 'input_3_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr i32 %input_4, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 353 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 354 [2/2] (1.35ns)   --->   "%input_4_load_1 = load i11 %input_4_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 354 'load' 'input_4_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%input_5_addr_1 = getelementptr i32 %input_5, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 355 'getelementptr' 'input_5_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 356 [2/2] (1.35ns)   --->   "%input_5_load_1 = load i11 %input_5_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 356 'load' 'input_5_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%input_6_addr_1 = getelementptr i32 %input_6, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 357 'getelementptr' 'input_6_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 358 [2/2] (1.35ns)   --->   "%input_6_load_1 = load i11 %input_6_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 358 'load' 'input_6_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%input_7_addr_1 = getelementptr i32 %input_7, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 359 'getelementptr' 'input_7_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 360 [2/2] (1.35ns)   --->   "%input_7_load_1 = load i11 %input_7_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 360 'load' 'input_7_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 361 [1/1] (0.00ns)   --->   "%input_8_addr_1 = getelementptr i32 %input_8, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 361 'getelementptr' 'input_8_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 362 [2/2] (1.35ns)   --->   "%input_8_load_1 = load i11 %input_8_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 362 'load' 'input_8_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%input_9_addr_1 = getelementptr i32 %input_9, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 363 'getelementptr' 'input_9_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 364 [2/2] (1.35ns)   --->   "%input_9_load_1 = load i11 %input_9_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 364 'load' 'input_9_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%input_10_addr_1 = getelementptr i32 %input_10, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 365 'getelementptr' 'input_10_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 366 [2/2] (1.35ns)   --->   "%input_10_load_1 = load i11 %input_10_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 366 'load' 'input_10_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 367 [1/1] (0.00ns)   --->   "%input_11_addr_1 = getelementptr i32 %input_11, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 367 'getelementptr' 'input_11_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 368 [2/2] (1.35ns)   --->   "%input_11_load_1 = load i11 %input_11_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 368 'load' 'input_11_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 369 [1/1] (0.00ns)   --->   "%input_12_addr_1 = getelementptr i32 %input_12, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 369 'getelementptr' 'input_12_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 370 [2/2] (1.35ns)   --->   "%input_12_load_1 = load i11 %input_12_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 370 'load' 'input_12_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 371 [1/1] (0.00ns)   --->   "%input_13_addr_1 = getelementptr i32 %input_13, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 371 'getelementptr' 'input_13_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 372 [2/2] (1.35ns)   --->   "%input_13_load_1 = load i11 %input_13_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 372 'load' 'input_13_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 373 [1/1] (0.00ns)   --->   "%input_14_addr_1 = getelementptr i32 %input_14, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 373 'getelementptr' 'input_14_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 374 [2/2] (1.35ns)   --->   "%input_14_load_1 = load i11 %input_14_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 374 'load' 'input_14_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 375 [1/1] (0.00ns)   --->   "%input_15_addr_1 = getelementptr i32 %input_15, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 375 'getelementptr' 'input_15_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 376 [2/2] (1.35ns)   --->   "%input_15_load_1 = load i11 %input_15_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 376 'load' 'input_15_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%input_16_addr_1 = getelementptr i32 %input_16, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 377 'getelementptr' 'input_16_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 378 [2/2] (1.35ns)   --->   "%input_16_load_1 = load i11 %input_16_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 378 'load' 'input_16_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%input_17_addr_1 = getelementptr i32 %input_17, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 379 'getelementptr' 'input_17_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 380 [2/2] (1.35ns)   --->   "%input_17_load_1 = load i11 %input_17_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 380 'load' 'input_17_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 381 [1/1] (0.00ns)   --->   "%input_18_addr_1 = getelementptr i32 %input_18, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 381 'getelementptr' 'input_18_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 382 [2/2] (1.35ns)   --->   "%input_18_load_1 = load i11 %input_18_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 382 'load' 'input_18_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%input_19_addr_1 = getelementptr i32 %input_19, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 383 'getelementptr' 'input_19_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 384 [2/2] (1.35ns)   --->   "%input_19_load_1 = load i11 %input_19_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 384 'load' 'input_19_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%input_20_addr_1 = getelementptr i32 %input_20, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 385 'getelementptr' 'input_20_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 386 [2/2] (1.35ns)   --->   "%input_20_load_1 = load i11 %input_20_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 386 'load' 'input_20_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 387 [1/1] (0.00ns)   --->   "%input_21_addr_1 = getelementptr i32 %input_21, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 387 'getelementptr' 'input_21_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 388 [2/2] (1.35ns)   --->   "%input_21_load_1 = load i11 %input_21_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 388 'load' 'input_21_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%input_22_addr_1 = getelementptr i32 %input_22, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 389 'getelementptr' 'input_22_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 390 [2/2] (1.35ns)   --->   "%input_22_load_1 = load i11 %input_22_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 390 'load' 'input_22_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%input_23_addr_1 = getelementptr i32 %input_23, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 391 'getelementptr' 'input_23_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 392 [2/2] (1.35ns)   --->   "%input_23_load_1 = load i11 %input_23_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 392 'load' 'input_23_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 393 [1/1] (0.00ns)   --->   "%input_24_addr_1 = getelementptr i32 %input_24, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 393 'getelementptr' 'input_24_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 394 [2/2] (1.35ns)   --->   "%input_24_load_1 = load i11 %input_24_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 394 'load' 'input_24_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 395 [1/1] (0.00ns)   --->   "%input_25_addr_1 = getelementptr i32 %input_25, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 395 'getelementptr' 'input_25_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 396 [2/2] (1.35ns)   --->   "%input_25_load_1 = load i11 %input_25_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 396 'load' 'input_25_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 397 [1/1] (0.00ns)   --->   "%input_26_addr_1 = getelementptr i32 %input_26, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 397 'getelementptr' 'input_26_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 398 [2/2] (1.35ns)   --->   "%input_26_load_1 = load i11 %input_26_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 398 'load' 'input_26_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%input_27_addr_1 = getelementptr i32 %input_27, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 399 'getelementptr' 'input_27_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 400 [2/2] (1.35ns)   --->   "%input_27_load_1 = load i11 %input_27_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 400 'load' 'input_27_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 401 [1/1] (0.00ns)   --->   "%input_28_addr_1 = getelementptr i32 %input_28, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 401 'getelementptr' 'input_28_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 402 [2/2] (1.35ns)   --->   "%input_28_load_1 = load i11 %input_28_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 402 'load' 'input_28_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%input_29_addr_1 = getelementptr i32 %input_29, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 403 'getelementptr' 'input_29_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 404 [2/2] (1.35ns)   --->   "%input_29_load_1 = load i11 %input_29_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 404 'load' 'input_29_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%input_30_addr_1 = getelementptr i32 %input_30, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 405 'getelementptr' 'input_30_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 406 [2/2] (1.35ns)   --->   "%input_30_load_1 = load i11 %input_30_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 406 'load' 'input_30_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%input_31_addr_1 = getelementptr i32 %input_31, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 407 'getelementptr' 'input_31_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 408 [2/2] (1.35ns)   --->   "%input_31_load_1 = load i11 %input_31_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 408 'load' 'input_31_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%input_32_addr_1 = getelementptr i32 %input_32, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 409 'getelementptr' 'input_32_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 410 [2/2] (1.35ns)   --->   "%input_32_load_1 = load i11 %input_32_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 410 'load' 'input_32_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%input_33_addr_1 = getelementptr i32 %input_33, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 411 'getelementptr' 'input_33_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 412 [2/2] (1.35ns)   --->   "%input_33_load_1 = load i11 %input_33_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 412 'load' 'input_33_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%input_34_addr_1 = getelementptr i32 %input_34, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 413 'getelementptr' 'input_34_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 414 [2/2] (1.35ns)   --->   "%input_34_load_1 = load i11 %input_34_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 414 'load' 'input_34_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 415 [1/1] (0.00ns)   --->   "%input_35_addr_1 = getelementptr i32 %input_35, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 415 'getelementptr' 'input_35_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 416 [2/2] (1.35ns)   --->   "%input_35_load_1 = load i11 %input_35_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 416 'load' 'input_35_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 417 [1/1] (0.00ns)   --->   "%input_36_addr_1 = getelementptr i32 %input_36, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 417 'getelementptr' 'input_36_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 418 [2/2] (1.35ns)   --->   "%input_36_load_1 = load i11 %input_36_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 418 'load' 'input_36_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 419 [1/1] (0.00ns)   --->   "%input_37_addr_1 = getelementptr i32 %input_37, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 419 'getelementptr' 'input_37_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 420 [2/2] (1.35ns)   --->   "%input_37_load_1 = load i11 %input_37_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 420 'load' 'input_37_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 421 [1/1] (0.00ns)   --->   "%input_38_addr_1 = getelementptr i32 %input_38, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 421 'getelementptr' 'input_38_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 422 [2/2] (1.35ns)   --->   "%input_38_load_1 = load i11 %input_38_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 422 'load' 'input_38_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 423 [1/1] (0.00ns)   --->   "%input_39_addr_1 = getelementptr i32 %input_39, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 423 'getelementptr' 'input_39_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 424 [2/2] (1.35ns)   --->   "%input_39_load_1 = load i11 %input_39_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 424 'load' 'input_39_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 425 [1/1] (0.00ns)   --->   "%input_40_addr_1 = getelementptr i32 %input_40, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 425 'getelementptr' 'input_40_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 426 [2/2] (1.35ns)   --->   "%input_40_load_1 = load i11 %input_40_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 426 'load' 'input_40_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%input_41_addr_1 = getelementptr i32 %input_41, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 427 'getelementptr' 'input_41_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 428 [2/2] (1.35ns)   --->   "%input_41_load_1 = load i11 %input_41_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 428 'load' 'input_41_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 429 [1/1] (0.00ns)   --->   "%input_42_addr_1 = getelementptr i32 %input_42, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 429 'getelementptr' 'input_42_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 430 [2/2] (1.35ns)   --->   "%input_42_load_1 = load i11 %input_42_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 430 'load' 'input_42_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 431 [1/1] (0.00ns)   --->   "%input_43_addr_1 = getelementptr i32 %input_43, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 431 'getelementptr' 'input_43_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 432 [2/2] (1.35ns)   --->   "%input_43_load_1 = load i11 %input_43_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 432 'load' 'input_43_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 433 [1/1] (0.00ns)   --->   "%input_44_addr_1 = getelementptr i32 %input_44, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 433 'getelementptr' 'input_44_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 434 [2/2] (1.35ns)   --->   "%input_44_load_1 = load i11 %input_44_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 434 'load' 'input_44_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%input_45_addr_1 = getelementptr i32 %input_45, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 435 'getelementptr' 'input_45_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 436 [2/2] (1.35ns)   --->   "%input_45_load_1 = load i11 %input_45_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 436 'load' 'input_45_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 437 [1/1] (0.00ns)   --->   "%input_46_addr_1 = getelementptr i32 %input_46, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 437 'getelementptr' 'input_46_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 438 [2/2] (1.35ns)   --->   "%input_46_load_1 = load i11 %input_46_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 438 'load' 'input_46_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 439 [1/1] (0.00ns)   --->   "%input_47_addr_1 = getelementptr i32 %input_47, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 439 'getelementptr' 'input_47_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 440 [2/2] (1.35ns)   --->   "%input_47_load_1 = load i11 %input_47_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 440 'load' 'input_47_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%input_48_addr_1 = getelementptr i32 %input_48, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 441 'getelementptr' 'input_48_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 442 [2/2] (1.35ns)   --->   "%input_48_load_1 = load i11 %input_48_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 442 'load' 'input_48_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%input_49_addr_1 = getelementptr i32 %input_49, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 443 'getelementptr' 'input_49_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 444 [2/2] (1.35ns)   --->   "%input_49_load_1 = load i11 %input_49_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 444 'load' 'input_49_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 445 [1/1] (0.00ns)   --->   "%input_50_addr_1 = getelementptr i32 %input_50, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 445 'getelementptr' 'input_50_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 446 [2/2] (1.35ns)   --->   "%input_50_load_1 = load i11 %input_50_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 446 'load' 'input_50_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 447 [1/1] (0.00ns)   --->   "%input_51_addr_1 = getelementptr i32 %input_51, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 447 'getelementptr' 'input_51_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 448 [2/2] (1.35ns)   --->   "%input_51_load_1 = load i11 %input_51_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 448 'load' 'input_51_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 449 [1/1] (0.00ns)   --->   "%input_52_addr_1 = getelementptr i32 %input_52, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 449 'getelementptr' 'input_52_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 450 [2/2] (1.35ns)   --->   "%input_52_load_1 = load i11 %input_52_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 450 'load' 'input_52_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%input_53_addr_1 = getelementptr i32 %input_53, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 451 'getelementptr' 'input_53_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 452 [2/2] (1.35ns)   --->   "%input_53_load_1 = load i11 %input_53_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 452 'load' 'input_53_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 453 [1/1] (0.00ns)   --->   "%input_54_addr_1 = getelementptr i32 %input_54, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 453 'getelementptr' 'input_54_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 454 [2/2] (1.35ns)   --->   "%input_54_load_1 = load i11 %input_54_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 454 'load' 'input_54_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 455 [1/1] (0.00ns)   --->   "%input_55_addr_1 = getelementptr i32 %input_55, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 455 'getelementptr' 'input_55_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 456 [2/2] (1.35ns)   --->   "%input_55_load_1 = load i11 %input_55_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 456 'load' 'input_55_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 457 [1/1] (0.00ns)   --->   "%input_56_addr_1 = getelementptr i32 %input_56, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 457 'getelementptr' 'input_56_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 458 [2/2] (1.35ns)   --->   "%input_56_load_1 = load i11 %input_56_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 458 'load' 'input_56_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 459 [1/1] (0.00ns)   --->   "%input_57_addr_1 = getelementptr i32 %input_57, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 459 'getelementptr' 'input_57_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 460 [2/2] (1.35ns)   --->   "%input_57_load_1 = load i11 %input_57_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 460 'load' 'input_57_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 461 [1/1] (0.00ns)   --->   "%input_58_addr_1 = getelementptr i32 %input_58, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 461 'getelementptr' 'input_58_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 462 [2/2] (1.35ns)   --->   "%input_58_load_1 = load i11 %input_58_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 462 'load' 'input_58_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%input_59_addr_1 = getelementptr i32 %input_59, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 463 'getelementptr' 'input_59_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 464 [2/2] (1.35ns)   --->   "%input_59_load_1 = load i11 %input_59_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 464 'load' 'input_59_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%input_60_addr_1 = getelementptr i32 %input_60, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 465 'getelementptr' 'input_60_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 466 [2/2] (1.35ns)   --->   "%input_60_load_1 = load i11 %input_60_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 466 'load' 'input_60_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%input_61_addr_1 = getelementptr i32 %input_61, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 467 'getelementptr' 'input_61_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 468 [2/2] (1.35ns)   --->   "%input_61_load_1 = load i11 %input_61_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 468 'load' 'input_61_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%input_62_addr_1 = getelementptr i32 %input_62, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 469 'getelementptr' 'input_62_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 470 [2/2] (1.35ns)   --->   "%input_62_load_1 = load i11 %input_62_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 470 'load' 'input_62_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%input_63_addr_1 = getelementptr i32 %input_63, i64 0, i64 %zext_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 471 'getelementptr' 'input_63_addr_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_22 : Operation 472 [2/2] (1.35ns)   --->   "%input_63_load_1 = load i11 %input_63_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 472 'load' 'input_63_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_22 : Operation 473 [2/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 473 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 474 [2/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 474 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.67>
ST_23 : Operation 475 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln146 = mul i35 %zext_ln146, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 475 'mul' 'mul_ln146' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul_ln146, i32 28, i32 34" [../src/hls/cnn.cpp:146]   --->   Operation 476 'partselect' 'tmp_18' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i7 %tmp_18" [../src/hls/cnn.cpp:146]   --->   Operation 477 'zext' 'zext_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 478 [1/2] (1.35ns)   --->   "%input_0_load = load i11 %input_0_addr" [../src/hls/cnn.cpp:146]   --->   Operation 478 'load' 'input_0_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 479 [1/2] (1.35ns)   --->   "%input_1_load = load i11 %input_1_addr" [../src/hls/cnn.cpp:146]   --->   Operation 479 'load' 'input_1_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 480 [1/2] (1.35ns)   --->   "%input_2_load = load i11 %input_2_addr" [../src/hls/cnn.cpp:146]   --->   Operation 480 'load' 'input_2_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 481 [1/2] (1.35ns)   --->   "%input_3_load = load i11 %input_3_addr" [../src/hls/cnn.cpp:146]   --->   Operation 481 'load' 'input_3_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 482 [1/2] (1.35ns)   --->   "%input_4_load = load i11 %input_4_addr" [../src/hls/cnn.cpp:146]   --->   Operation 482 'load' 'input_4_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 483 [1/2] (1.35ns)   --->   "%input_5_load = load i11 %input_5_addr" [../src/hls/cnn.cpp:146]   --->   Operation 483 'load' 'input_5_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 484 [1/2] (1.35ns)   --->   "%input_6_load = load i11 %input_6_addr" [../src/hls/cnn.cpp:146]   --->   Operation 484 'load' 'input_6_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 485 [1/2] (1.35ns)   --->   "%input_7_load = load i11 %input_7_addr" [../src/hls/cnn.cpp:146]   --->   Operation 485 'load' 'input_7_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 486 [1/2] (1.35ns)   --->   "%input_8_load = load i11 %input_8_addr" [../src/hls/cnn.cpp:146]   --->   Operation 486 'load' 'input_8_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 487 [1/2] (1.35ns)   --->   "%input_9_load = load i11 %input_9_addr" [../src/hls/cnn.cpp:146]   --->   Operation 487 'load' 'input_9_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 488 [1/2] (1.35ns)   --->   "%input_10_load = load i11 %input_10_addr" [../src/hls/cnn.cpp:146]   --->   Operation 488 'load' 'input_10_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 489 [1/2] (1.35ns)   --->   "%input_11_load = load i11 %input_11_addr" [../src/hls/cnn.cpp:146]   --->   Operation 489 'load' 'input_11_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 490 [1/2] (1.35ns)   --->   "%input_12_load = load i11 %input_12_addr" [../src/hls/cnn.cpp:146]   --->   Operation 490 'load' 'input_12_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 491 [1/2] (1.35ns)   --->   "%input_13_load = load i11 %input_13_addr" [../src/hls/cnn.cpp:146]   --->   Operation 491 'load' 'input_13_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 492 [1/2] (1.35ns)   --->   "%input_14_load = load i11 %input_14_addr" [../src/hls/cnn.cpp:146]   --->   Operation 492 'load' 'input_14_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 493 [1/2] (1.35ns)   --->   "%input_15_load = load i11 %input_15_addr" [../src/hls/cnn.cpp:146]   --->   Operation 493 'load' 'input_15_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 494 [1/2] (1.35ns)   --->   "%input_16_load = load i11 %input_16_addr" [../src/hls/cnn.cpp:146]   --->   Operation 494 'load' 'input_16_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 495 [1/2] (1.35ns)   --->   "%input_17_load = load i11 %input_17_addr" [../src/hls/cnn.cpp:146]   --->   Operation 495 'load' 'input_17_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 496 [1/2] (1.35ns)   --->   "%input_18_load = load i11 %input_18_addr" [../src/hls/cnn.cpp:146]   --->   Operation 496 'load' 'input_18_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 497 [1/2] (1.35ns)   --->   "%input_19_load = load i11 %input_19_addr" [../src/hls/cnn.cpp:146]   --->   Operation 497 'load' 'input_19_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 498 [1/2] (1.35ns)   --->   "%input_20_load = load i11 %input_20_addr" [../src/hls/cnn.cpp:146]   --->   Operation 498 'load' 'input_20_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 499 [1/2] (1.35ns)   --->   "%input_21_load = load i11 %input_21_addr" [../src/hls/cnn.cpp:146]   --->   Operation 499 'load' 'input_21_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 500 [1/2] (1.35ns)   --->   "%input_22_load = load i11 %input_22_addr" [../src/hls/cnn.cpp:146]   --->   Operation 500 'load' 'input_22_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 501 [1/2] (1.35ns)   --->   "%input_23_load = load i11 %input_23_addr" [../src/hls/cnn.cpp:146]   --->   Operation 501 'load' 'input_23_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 502 [1/2] (1.35ns)   --->   "%input_24_load = load i11 %input_24_addr" [../src/hls/cnn.cpp:146]   --->   Operation 502 'load' 'input_24_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 503 [1/2] (1.35ns)   --->   "%input_25_load = load i11 %input_25_addr" [../src/hls/cnn.cpp:146]   --->   Operation 503 'load' 'input_25_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 504 [1/2] (1.35ns)   --->   "%input_26_load = load i11 %input_26_addr" [../src/hls/cnn.cpp:146]   --->   Operation 504 'load' 'input_26_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 505 [1/2] (1.35ns)   --->   "%input_27_load = load i11 %input_27_addr" [../src/hls/cnn.cpp:146]   --->   Operation 505 'load' 'input_27_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 506 [1/2] (1.35ns)   --->   "%input_28_load = load i11 %input_28_addr" [../src/hls/cnn.cpp:146]   --->   Operation 506 'load' 'input_28_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 507 [1/2] (1.35ns)   --->   "%input_29_load = load i11 %input_29_addr" [../src/hls/cnn.cpp:146]   --->   Operation 507 'load' 'input_29_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 508 [1/2] (1.35ns)   --->   "%input_30_load = load i11 %input_30_addr" [../src/hls/cnn.cpp:146]   --->   Operation 508 'load' 'input_30_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 509 [1/2] (1.35ns)   --->   "%input_31_load = load i11 %input_31_addr" [../src/hls/cnn.cpp:146]   --->   Operation 509 'load' 'input_31_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 510 [1/2] (1.35ns)   --->   "%input_32_load = load i11 %input_32_addr" [../src/hls/cnn.cpp:146]   --->   Operation 510 'load' 'input_32_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 511 [1/2] (1.35ns)   --->   "%input_33_load = load i11 %input_33_addr" [../src/hls/cnn.cpp:146]   --->   Operation 511 'load' 'input_33_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 512 [1/2] (1.35ns)   --->   "%input_34_load = load i11 %input_34_addr" [../src/hls/cnn.cpp:146]   --->   Operation 512 'load' 'input_34_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 513 [1/2] (1.35ns)   --->   "%input_35_load = load i11 %input_35_addr" [../src/hls/cnn.cpp:146]   --->   Operation 513 'load' 'input_35_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 514 [1/2] (1.35ns)   --->   "%input_36_load = load i11 %input_36_addr" [../src/hls/cnn.cpp:146]   --->   Operation 514 'load' 'input_36_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 515 [1/2] (1.35ns)   --->   "%input_37_load = load i11 %input_37_addr" [../src/hls/cnn.cpp:146]   --->   Operation 515 'load' 'input_37_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 516 [1/2] (1.35ns)   --->   "%input_38_load = load i11 %input_38_addr" [../src/hls/cnn.cpp:146]   --->   Operation 516 'load' 'input_38_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 517 [1/2] (1.35ns)   --->   "%input_39_load = load i11 %input_39_addr" [../src/hls/cnn.cpp:146]   --->   Operation 517 'load' 'input_39_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 518 [1/2] (1.35ns)   --->   "%input_40_load = load i11 %input_40_addr" [../src/hls/cnn.cpp:146]   --->   Operation 518 'load' 'input_40_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 519 [1/2] (1.35ns)   --->   "%input_41_load = load i11 %input_41_addr" [../src/hls/cnn.cpp:146]   --->   Operation 519 'load' 'input_41_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 520 [1/2] (1.35ns)   --->   "%input_42_load = load i11 %input_42_addr" [../src/hls/cnn.cpp:146]   --->   Operation 520 'load' 'input_42_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 521 [1/2] (1.35ns)   --->   "%input_43_load = load i11 %input_43_addr" [../src/hls/cnn.cpp:146]   --->   Operation 521 'load' 'input_43_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 522 [1/2] (1.35ns)   --->   "%input_44_load = load i11 %input_44_addr" [../src/hls/cnn.cpp:146]   --->   Operation 522 'load' 'input_44_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 523 [1/2] (1.35ns)   --->   "%input_45_load = load i11 %input_45_addr" [../src/hls/cnn.cpp:146]   --->   Operation 523 'load' 'input_45_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 524 [1/2] (1.35ns)   --->   "%input_46_load = load i11 %input_46_addr" [../src/hls/cnn.cpp:146]   --->   Operation 524 'load' 'input_46_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 525 [1/2] (1.35ns)   --->   "%input_47_load = load i11 %input_47_addr" [../src/hls/cnn.cpp:146]   --->   Operation 525 'load' 'input_47_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 526 [1/2] (1.35ns)   --->   "%input_48_load = load i11 %input_48_addr" [../src/hls/cnn.cpp:146]   --->   Operation 526 'load' 'input_48_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 527 [1/2] (1.35ns)   --->   "%input_49_load = load i11 %input_49_addr" [../src/hls/cnn.cpp:146]   --->   Operation 527 'load' 'input_49_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 528 [1/2] (1.35ns)   --->   "%input_50_load = load i11 %input_50_addr" [../src/hls/cnn.cpp:146]   --->   Operation 528 'load' 'input_50_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 529 [1/2] (1.35ns)   --->   "%input_51_load = load i11 %input_51_addr" [../src/hls/cnn.cpp:146]   --->   Operation 529 'load' 'input_51_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 530 [1/2] (1.35ns)   --->   "%input_52_load = load i11 %input_52_addr" [../src/hls/cnn.cpp:146]   --->   Operation 530 'load' 'input_52_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 531 [1/2] (1.35ns)   --->   "%input_53_load = load i11 %input_53_addr" [../src/hls/cnn.cpp:146]   --->   Operation 531 'load' 'input_53_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 532 [1/2] (1.35ns)   --->   "%input_54_load = load i11 %input_54_addr" [../src/hls/cnn.cpp:146]   --->   Operation 532 'load' 'input_54_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 533 [1/2] (1.35ns)   --->   "%input_55_load = load i11 %input_55_addr" [../src/hls/cnn.cpp:146]   --->   Operation 533 'load' 'input_55_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 534 [1/2] (1.35ns)   --->   "%input_56_load = load i11 %input_56_addr" [../src/hls/cnn.cpp:146]   --->   Operation 534 'load' 'input_56_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 535 [1/2] (1.35ns)   --->   "%input_57_load = load i11 %input_57_addr" [../src/hls/cnn.cpp:146]   --->   Operation 535 'load' 'input_57_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 536 [1/2] (1.35ns)   --->   "%input_58_load = load i11 %input_58_addr" [../src/hls/cnn.cpp:146]   --->   Operation 536 'load' 'input_58_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 537 [1/2] (1.35ns)   --->   "%input_59_load = load i11 %input_59_addr" [../src/hls/cnn.cpp:146]   --->   Operation 537 'load' 'input_59_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 538 [1/2] (1.35ns)   --->   "%input_60_load = load i11 %input_60_addr" [../src/hls/cnn.cpp:146]   --->   Operation 538 'load' 'input_60_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 539 [1/2] (1.35ns)   --->   "%input_61_load = load i11 %input_61_addr" [../src/hls/cnn.cpp:146]   --->   Operation 539 'load' 'input_61_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 540 [1/2] (1.35ns)   --->   "%input_62_load = load i11 %input_62_addr" [../src/hls/cnn.cpp:146]   --->   Operation 540 'load' 'input_62_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 541 [1/2] (1.35ns)   --->   "%input_63_load = load i11 %input_63_addr" [../src/hls/cnn.cpp:146]   --->   Operation 541 'load' 'input_63_load' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 542 [1/1] (0.97ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %input_0_load, i32 %input_1_load, i32 %input_2_load, i32 %input_3_load, i32 %input_4_load, i32 %input_5_load, i32 %input_6_load, i32 %input_7_load, i32 %input_8_load, i32 %input_9_load, i32 %input_10_load, i32 %input_11_load, i32 %input_12_load, i32 %input_13_load, i32 %input_14_load, i32 %input_15_load, i32 %input_16_load, i32 %input_17_load, i32 %input_18_load, i32 %input_19_load, i32 %input_20_load, i32 %input_21_load, i32 %input_22_load, i32 %input_23_load, i32 %input_24_load, i32 %input_25_load, i32 %input_26_load, i32 %input_27_load, i32 %input_28_load, i32 %input_29_load, i32 %input_30_load, i32 %input_31_load, i32 %input_32_load, i32 %input_33_load, i32 %input_34_load, i32 %input_35_load, i32 %input_36_load, i32 %input_37_load, i32 %input_38_load, i32 %input_39_load, i32 %input_40_load, i32 %input_41_load, i32 %input_42_load, i32 %input_43_load, i32 %input_44_load, i32 %input_45_load, i32 %input_46_load, i32 %input_47_load, i32 %input_48_load, i32 %input_49_load, i32 %input_50_load, i32 %input_51_load, i32 %input_52_load, i32 %input_53_load, i32 %input_54_load, i32 %input_55_load, i32 %input_56_load, i32 %input_57_load, i32 %input_58_load, i32 %input_59_load, i32 %input_60_load, i32 %input_61_load, i32 %input_62_load, i32 %input_63_load, i64 %zext_ln146_1" [../src/hls/cnn.cpp:146]   --->   Operation 542 'mux' 'tmp_2' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [2/2] (3.34ns)   --->   "%tmp_4 = fcmp_ogt  i32 %tmp_2, i32 0" [../src/hls/cnn.cpp:147]   --->   Operation 543 'fcmp' 'tmp_4' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln146_1 = mul i35 %zext_ln146_3, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 544 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul_ln146_1, i32 28, i32 34" [../src/hls/cnn.cpp:146]   --->   Operation 545 'partselect' 'tmp_19' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln146_4 = zext i7 %tmp_19" [../src/hls/cnn.cpp:146]   --->   Operation 546 'zext' 'zext_ln146_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 547 [1/2] (1.35ns)   --->   "%input_0_load_1 = load i11 %input_0_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 547 'load' 'input_0_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 548 [1/2] (1.35ns)   --->   "%input_1_load_1 = load i11 %input_1_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 548 'load' 'input_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 549 [1/2] (1.35ns)   --->   "%input_2_load_1 = load i11 %input_2_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 549 'load' 'input_2_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 550 [1/2] (1.35ns)   --->   "%input_3_load_1 = load i11 %input_3_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 550 'load' 'input_3_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 551 [1/2] (1.35ns)   --->   "%input_4_load_1 = load i11 %input_4_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 551 'load' 'input_4_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 552 [1/2] (1.35ns)   --->   "%input_5_load_1 = load i11 %input_5_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 552 'load' 'input_5_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 553 [1/2] (1.35ns)   --->   "%input_6_load_1 = load i11 %input_6_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 553 'load' 'input_6_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 554 [1/2] (1.35ns)   --->   "%input_7_load_1 = load i11 %input_7_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 554 'load' 'input_7_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 555 [1/2] (1.35ns)   --->   "%input_8_load_1 = load i11 %input_8_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 555 'load' 'input_8_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 556 [1/2] (1.35ns)   --->   "%input_9_load_1 = load i11 %input_9_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 556 'load' 'input_9_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 557 [1/2] (1.35ns)   --->   "%input_10_load_1 = load i11 %input_10_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 557 'load' 'input_10_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 558 [1/2] (1.35ns)   --->   "%input_11_load_1 = load i11 %input_11_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 558 'load' 'input_11_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 559 [1/2] (1.35ns)   --->   "%input_12_load_1 = load i11 %input_12_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 559 'load' 'input_12_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 560 [1/2] (1.35ns)   --->   "%input_13_load_1 = load i11 %input_13_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 560 'load' 'input_13_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 561 [1/2] (1.35ns)   --->   "%input_14_load_1 = load i11 %input_14_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 561 'load' 'input_14_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 562 [1/2] (1.35ns)   --->   "%input_15_load_1 = load i11 %input_15_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 562 'load' 'input_15_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 563 [1/2] (1.35ns)   --->   "%input_16_load_1 = load i11 %input_16_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 563 'load' 'input_16_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 564 [1/2] (1.35ns)   --->   "%input_17_load_1 = load i11 %input_17_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 564 'load' 'input_17_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 565 [1/2] (1.35ns)   --->   "%input_18_load_1 = load i11 %input_18_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 565 'load' 'input_18_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 566 [1/2] (1.35ns)   --->   "%input_19_load_1 = load i11 %input_19_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 566 'load' 'input_19_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 567 [1/2] (1.35ns)   --->   "%input_20_load_1 = load i11 %input_20_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 567 'load' 'input_20_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 568 [1/2] (1.35ns)   --->   "%input_21_load_1 = load i11 %input_21_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 568 'load' 'input_21_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 569 [1/2] (1.35ns)   --->   "%input_22_load_1 = load i11 %input_22_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 569 'load' 'input_22_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 570 [1/2] (1.35ns)   --->   "%input_23_load_1 = load i11 %input_23_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 570 'load' 'input_23_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 571 [1/2] (1.35ns)   --->   "%input_24_load_1 = load i11 %input_24_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 571 'load' 'input_24_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 572 [1/2] (1.35ns)   --->   "%input_25_load_1 = load i11 %input_25_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 572 'load' 'input_25_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 573 [1/2] (1.35ns)   --->   "%input_26_load_1 = load i11 %input_26_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 573 'load' 'input_26_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 574 [1/2] (1.35ns)   --->   "%input_27_load_1 = load i11 %input_27_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 574 'load' 'input_27_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 575 [1/2] (1.35ns)   --->   "%input_28_load_1 = load i11 %input_28_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 575 'load' 'input_28_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 576 [1/2] (1.35ns)   --->   "%input_29_load_1 = load i11 %input_29_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 576 'load' 'input_29_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 577 [1/2] (1.35ns)   --->   "%input_30_load_1 = load i11 %input_30_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 577 'load' 'input_30_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 578 [1/2] (1.35ns)   --->   "%input_31_load_1 = load i11 %input_31_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 578 'load' 'input_31_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 579 [1/2] (1.35ns)   --->   "%input_32_load_1 = load i11 %input_32_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 579 'load' 'input_32_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 580 [1/2] (1.35ns)   --->   "%input_33_load_1 = load i11 %input_33_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 580 'load' 'input_33_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 581 [1/2] (1.35ns)   --->   "%input_34_load_1 = load i11 %input_34_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 581 'load' 'input_34_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 582 [1/2] (1.35ns)   --->   "%input_35_load_1 = load i11 %input_35_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 582 'load' 'input_35_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 583 [1/2] (1.35ns)   --->   "%input_36_load_1 = load i11 %input_36_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 583 'load' 'input_36_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 584 [1/2] (1.35ns)   --->   "%input_37_load_1 = load i11 %input_37_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 584 'load' 'input_37_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 585 [1/2] (1.35ns)   --->   "%input_38_load_1 = load i11 %input_38_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 585 'load' 'input_38_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 586 [1/2] (1.35ns)   --->   "%input_39_load_1 = load i11 %input_39_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 586 'load' 'input_39_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 587 [1/2] (1.35ns)   --->   "%input_40_load_1 = load i11 %input_40_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 587 'load' 'input_40_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 588 [1/2] (1.35ns)   --->   "%input_41_load_1 = load i11 %input_41_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 588 'load' 'input_41_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 589 [1/2] (1.35ns)   --->   "%input_42_load_1 = load i11 %input_42_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 589 'load' 'input_42_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 590 [1/2] (1.35ns)   --->   "%input_43_load_1 = load i11 %input_43_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 590 'load' 'input_43_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 591 [1/2] (1.35ns)   --->   "%input_44_load_1 = load i11 %input_44_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 591 'load' 'input_44_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 592 [1/2] (1.35ns)   --->   "%input_45_load_1 = load i11 %input_45_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 592 'load' 'input_45_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 593 [1/2] (1.35ns)   --->   "%input_46_load_1 = load i11 %input_46_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 593 'load' 'input_46_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 594 [1/2] (1.35ns)   --->   "%input_47_load_1 = load i11 %input_47_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 594 'load' 'input_47_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 595 [1/2] (1.35ns)   --->   "%input_48_load_1 = load i11 %input_48_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 595 'load' 'input_48_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 596 [1/2] (1.35ns)   --->   "%input_49_load_1 = load i11 %input_49_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 596 'load' 'input_49_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 597 [1/2] (1.35ns)   --->   "%input_50_load_1 = load i11 %input_50_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 597 'load' 'input_50_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 598 [1/2] (1.35ns)   --->   "%input_51_load_1 = load i11 %input_51_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 598 'load' 'input_51_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 599 [1/2] (1.35ns)   --->   "%input_52_load_1 = load i11 %input_52_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 599 'load' 'input_52_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 600 [1/2] (1.35ns)   --->   "%input_53_load_1 = load i11 %input_53_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 600 'load' 'input_53_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 601 [1/2] (1.35ns)   --->   "%input_54_load_1 = load i11 %input_54_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 601 'load' 'input_54_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 602 [1/2] (1.35ns)   --->   "%input_55_load_1 = load i11 %input_55_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 602 'load' 'input_55_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 603 [1/2] (1.35ns)   --->   "%input_56_load_1 = load i11 %input_56_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 603 'load' 'input_56_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 604 [1/2] (1.35ns)   --->   "%input_57_load_1 = load i11 %input_57_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 604 'load' 'input_57_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 605 [1/2] (1.35ns)   --->   "%input_58_load_1 = load i11 %input_58_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 605 'load' 'input_58_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 606 [1/2] (1.35ns)   --->   "%input_59_load_1 = load i11 %input_59_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 606 'load' 'input_59_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 607 [1/2] (1.35ns)   --->   "%input_60_load_1 = load i11 %input_60_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 607 'load' 'input_60_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 608 [1/2] (1.35ns)   --->   "%input_61_load_1 = load i11 %input_61_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 608 'load' 'input_61_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 609 [1/2] (1.35ns)   --->   "%input_62_load_1 = load i11 %input_62_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 609 'load' 'input_62_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 610 [1/2] (1.35ns)   --->   "%input_63_load_1 = load i11 %input_63_addr_1" [../src/hls/cnn.cpp:146]   --->   Operation 610 'load' 'input_63_load_1' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_23 : Operation 611 [1/1] (0.97ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %input_0_load_1, i32 %input_1_load_1, i32 %input_2_load_1, i32 %input_3_load_1, i32 %input_4_load_1, i32 %input_5_load_1, i32 %input_6_load_1, i32 %input_7_load_1, i32 %input_8_load_1, i32 %input_9_load_1, i32 %input_10_load_1, i32 %input_11_load_1, i32 %input_12_load_1, i32 %input_13_load_1, i32 %input_14_load_1, i32 %input_15_load_1, i32 %input_16_load_1, i32 %input_17_load_1, i32 %input_18_load_1, i32 %input_19_load_1, i32 %input_20_load_1, i32 %input_21_load_1, i32 %input_22_load_1, i32 %input_23_load_1, i32 %input_24_load_1, i32 %input_25_load_1, i32 %input_26_load_1, i32 %input_27_load_1, i32 %input_28_load_1, i32 %input_29_load_1, i32 %input_30_load_1, i32 %input_31_load_1, i32 %input_32_load_1, i32 %input_33_load_1, i32 %input_34_load_1, i32 %input_35_load_1, i32 %input_36_load_1, i32 %input_37_load_1, i32 %input_38_load_1, i32 %input_39_load_1, i32 %input_40_load_1, i32 %input_41_load_1, i32 %input_42_load_1, i32 %input_43_load_1, i32 %input_44_load_1, i32 %input_45_load_1, i32 %input_46_load_1, i32 %input_47_load_1, i32 %input_48_load_1, i32 %input_49_load_1, i32 %input_50_load_1, i32 %input_51_load_1, i32 %input_52_load_1, i32 %input_53_load_1, i32 %input_54_load_1, i32 %input_55_load_1, i32 %input_56_load_1, i32 %input_57_load_1, i32 %input_58_load_1, i32 %input_59_load_1, i32 %input_60_load_1, i32 %input_61_load_1, i32 %input_62_load_1, i32 %input_63_load_1, i64 %zext_ln146_4" [../src/hls/cnn.cpp:146]   --->   Operation 611 'mux' 'tmp_5' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln146_10 = zext i17 %add_ln146_4" [../src/hls/cnn.cpp:146]   --->   Operation 612 'zext' 'zext_ln146_10' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_23 : Operation 613 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_2 = mul i35 %zext_ln146_10, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 613 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 614 [1/21] (1.75ns)   --->   "%urem_ln146_2 = urem i17 %add_ln146_4, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 614 'urem' 'urem_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 615 [1/21] (1.75ns)   --->   "%urem_ln146_3 = urem i17 %add_ln146_5, i17 1682" [../src/hls/cnn.cpp:146]   --->   Operation 615 'urem' 'urem_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 1.75> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.22>
ST_24 : Operation 616 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i32 %tmp_2" [../src/hls/cnn.cpp:147]   --->   Operation 616 'bitcast' 'bitcast_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_24 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 617 'partselect' 'tmp_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_24 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i32 %bitcast_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 618 'trunc' 'trunc_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_24 : Operation 619 [1/1] (0.85ns)   --->   "%icmp_ln147 = icmp_ne  i8 %tmp_3, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 619 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 620 [1/1] (0.97ns)   --->   "%icmp_ln147_1 = icmp_eq  i23 %trunc_ln147, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 620 'icmp' 'icmp_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln147)   --->   "%or_ln147 = or i1 %icmp_ln147_1, i1 %icmp_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 621 'or' 'or_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 622 [1/2] (3.34ns)   --->   "%tmp_4 = fcmp_ogt  i32 %tmp_2, i32 0" [../src/hls/cnn.cpp:147]   --->   Operation 622 'fcmp' 'tmp_4' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln147)   --->   "%and_ln147 = and i1 %or_ln147, i1 %tmp_4" [../src/hls/cnn.cpp:147]   --->   Operation 623 'and' 'and_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 624 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln147 = select i1 %and_ln147, i32 %tmp_2, i32 0" [../src/hls/cnn.cpp:147]   --->   Operation 624 'select' 'select_ln147' <Predicate = (!icmp_ln131)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 625 [2/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %tmp_5, i32 %select_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 625 'fcmp' 'tmp_8' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 626 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_2 = mul i35 %zext_ln146_10, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 626 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 627 [1/1] (0.00ns)   --->   "%bitcast_ln147_1 = bitcast i32 %tmp_5" [../src/hls/cnn.cpp:147]   --->   Operation 627 'bitcast' 'bitcast_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_1, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 628 'partselect' 'tmp_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i32 %bitcast_ln147_1" [../src/hls/cnn.cpp:147]   --->   Operation 629 'trunc' 'trunc_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 630 [1/1] (0.00ns)   --->   "%bitcast_ln147_2 = bitcast i32 %select_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 630 'bitcast' 'bitcast_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_2, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 631 'partselect' 'tmp_7' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %bitcast_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 632 'trunc' 'trunc_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 633 [1/1] (0.85ns)   --->   "%icmp_ln147_2 = icmp_ne  i8 %tmp_6, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 633 'icmp' 'icmp_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 634 [1/1] (0.97ns)   --->   "%icmp_ln147_3 = icmp_eq  i23 %trunc_ln147_1, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 634 'icmp' 'icmp_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_2)   --->   "%or_ln147_1 = or i1 %icmp_ln147_3, i1 %icmp_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 635 'or' 'or_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 636 [1/1] (0.85ns)   --->   "%icmp_ln147_4 = icmp_ne  i8 %tmp_7, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 636 'icmp' 'icmp_ln147_4' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 637 [1/1] (0.97ns)   --->   "%icmp_ln147_5 = icmp_eq  i23 %trunc_ln147_2, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 637 'icmp' 'icmp_ln147_5' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_2)   --->   "%or_ln147_2 = or i1 %icmp_ln147_5, i1 %icmp_ln147_4" [../src/hls/cnn.cpp:147]   --->   Operation 638 'or' 'or_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_2)   --->   "%and_ln147_1 = and i1 %or_ln147_1, i1 %or_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 639 'and' 'and_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 640 [1/2] (3.34ns)   --->   "%tmp_8 = fcmp_ogt  i32 %tmp_5, i32 %select_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 640 'fcmp' 'tmp_8' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 641 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_2 = and i1 %and_ln147_1, i1 %tmp_8" [../src/hls/cnn.cpp:147]   --->   Operation 641 'and' 'and_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 642 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln147_1 = select i1 %and_ln147_2, i32 %tmp_5, i32 %select_ln147" [../src/hls/cnn.cpp:147]   --->   Operation 642 'select' 'select_ln147_1' <Predicate = (!icmp_ln131)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 643 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_2 = mul i35 %zext_ln146_10, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 643 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln146_7 = zext i17 %urem_ln146_2" [../src/hls/cnn.cpp:146]   --->   Operation 644 'zext' 'zext_ln146_7' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 645 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 645 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 646 [2/2] (1.35ns)   --->   "%input_0_load_2 = load i11 %input_0_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 646 'load' 'input_0_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 647 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 647 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 648 [2/2] (1.35ns)   --->   "%input_1_load_2 = load i11 %input_1_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 648 'load' 'input_1_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 649 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 649 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 650 [2/2] (1.35ns)   --->   "%input_2_load_2 = load i11 %input_2_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 650 'load' 'input_2_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 651 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr i32 %input_3, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 651 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 652 [2/2] (1.35ns)   --->   "%input_3_load_2 = load i11 %input_3_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 652 'load' 'input_3_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 653 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr i32 %input_4, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 653 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 654 [2/2] (1.35ns)   --->   "%input_4_load_2 = load i11 %input_4_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 654 'load' 'input_4_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 655 [1/1] (0.00ns)   --->   "%input_5_addr_2 = getelementptr i32 %input_5, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 655 'getelementptr' 'input_5_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 656 [2/2] (1.35ns)   --->   "%input_5_load_2 = load i11 %input_5_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 656 'load' 'input_5_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 657 [1/1] (0.00ns)   --->   "%input_6_addr_2 = getelementptr i32 %input_6, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 657 'getelementptr' 'input_6_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 658 [2/2] (1.35ns)   --->   "%input_6_load_2 = load i11 %input_6_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 658 'load' 'input_6_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 659 [1/1] (0.00ns)   --->   "%input_7_addr_2 = getelementptr i32 %input_7, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 659 'getelementptr' 'input_7_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 660 [2/2] (1.35ns)   --->   "%input_7_load_2 = load i11 %input_7_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 660 'load' 'input_7_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 661 [1/1] (0.00ns)   --->   "%input_8_addr_2 = getelementptr i32 %input_8, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 661 'getelementptr' 'input_8_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 662 [2/2] (1.35ns)   --->   "%input_8_load_2 = load i11 %input_8_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 662 'load' 'input_8_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 663 [1/1] (0.00ns)   --->   "%input_9_addr_2 = getelementptr i32 %input_9, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 663 'getelementptr' 'input_9_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 664 [2/2] (1.35ns)   --->   "%input_9_load_2 = load i11 %input_9_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 664 'load' 'input_9_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 665 [1/1] (0.00ns)   --->   "%input_10_addr_2 = getelementptr i32 %input_10, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 665 'getelementptr' 'input_10_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 666 [2/2] (1.35ns)   --->   "%input_10_load_2 = load i11 %input_10_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 666 'load' 'input_10_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 667 [1/1] (0.00ns)   --->   "%input_11_addr_2 = getelementptr i32 %input_11, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 667 'getelementptr' 'input_11_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 668 [2/2] (1.35ns)   --->   "%input_11_load_2 = load i11 %input_11_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 668 'load' 'input_11_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 669 [1/1] (0.00ns)   --->   "%input_12_addr_2 = getelementptr i32 %input_12, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 669 'getelementptr' 'input_12_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 670 [2/2] (1.35ns)   --->   "%input_12_load_2 = load i11 %input_12_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 670 'load' 'input_12_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 671 [1/1] (0.00ns)   --->   "%input_13_addr_2 = getelementptr i32 %input_13, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 671 'getelementptr' 'input_13_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 672 [2/2] (1.35ns)   --->   "%input_13_load_2 = load i11 %input_13_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 672 'load' 'input_13_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 673 [1/1] (0.00ns)   --->   "%input_14_addr_2 = getelementptr i32 %input_14, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 673 'getelementptr' 'input_14_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 674 [2/2] (1.35ns)   --->   "%input_14_load_2 = load i11 %input_14_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 674 'load' 'input_14_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 675 [1/1] (0.00ns)   --->   "%input_15_addr_2 = getelementptr i32 %input_15, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 675 'getelementptr' 'input_15_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 676 [2/2] (1.35ns)   --->   "%input_15_load_2 = load i11 %input_15_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 676 'load' 'input_15_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 677 [1/1] (0.00ns)   --->   "%input_16_addr_2 = getelementptr i32 %input_16, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 677 'getelementptr' 'input_16_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 678 [2/2] (1.35ns)   --->   "%input_16_load_2 = load i11 %input_16_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 678 'load' 'input_16_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 679 [1/1] (0.00ns)   --->   "%input_17_addr_2 = getelementptr i32 %input_17, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 679 'getelementptr' 'input_17_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 680 [2/2] (1.35ns)   --->   "%input_17_load_2 = load i11 %input_17_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 680 'load' 'input_17_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 681 [1/1] (0.00ns)   --->   "%input_18_addr_2 = getelementptr i32 %input_18, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 681 'getelementptr' 'input_18_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 682 [2/2] (1.35ns)   --->   "%input_18_load_2 = load i11 %input_18_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 682 'load' 'input_18_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 683 [1/1] (0.00ns)   --->   "%input_19_addr_2 = getelementptr i32 %input_19, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 683 'getelementptr' 'input_19_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 684 [2/2] (1.35ns)   --->   "%input_19_load_2 = load i11 %input_19_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 684 'load' 'input_19_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 685 [1/1] (0.00ns)   --->   "%input_20_addr_2 = getelementptr i32 %input_20, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 685 'getelementptr' 'input_20_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 686 [2/2] (1.35ns)   --->   "%input_20_load_2 = load i11 %input_20_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 686 'load' 'input_20_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 687 [1/1] (0.00ns)   --->   "%input_21_addr_2 = getelementptr i32 %input_21, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 687 'getelementptr' 'input_21_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 688 [2/2] (1.35ns)   --->   "%input_21_load_2 = load i11 %input_21_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 688 'load' 'input_21_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%input_22_addr_2 = getelementptr i32 %input_22, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 689 'getelementptr' 'input_22_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 690 [2/2] (1.35ns)   --->   "%input_22_load_2 = load i11 %input_22_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 690 'load' 'input_22_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 691 [1/1] (0.00ns)   --->   "%input_23_addr_2 = getelementptr i32 %input_23, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 691 'getelementptr' 'input_23_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 692 [2/2] (1.35ns)   --->   "%input_23_load_2 = load i11 %input_23_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 692 'load' 'input_23_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 693 [1/1] (0.00ns)   --->   "%input_24_addr_2 = getelementptr i32 %input_24, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 693 'getelementptr' 'input_24_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 694 [2/2] (1.35ns)   --->   "%input_24_load_2 = load i11 %input_24_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 694 'load' 'input_24_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 695 [1/1] (0.00ns)   --->   "%input_25_addr_2 = getelementptr i32 %input_25, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 695 'getelementptr' 'input_25_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 696 [2/2] (1.35ns)   --->   "%input_25_load_2 = load i11 %input_25_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 696 'load' 'input_25_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 697 [1/1] (0.00ns)   --->   "%input_26_addr_2 = getelementptr i32 %input_26, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 697 'getelementptr' 'input_26_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 698 [2/2] (1.35ns)   --->   "%input_26_load_2 = load i11 %input_26_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 698 'load' 'input_26_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 699 [1/1] (0.00ns)   --->   "%input_27_addr_2 = getelementptr i32 %input_27, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 699 'getelementptr' 'input_27_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 700 [2/2] (1.35ns)   --->   "%input_27_load_2 = load i11 %input_27_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 700 'load' 'input_27_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 701 [1/1] (0.00ns)   --->   "%input_28_addr_2 = getelementptr i32 %input_28, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 701 'getelementptr' 'input_28_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 702 [2/2] (1.35ns)   --->   "%input_28_load_2 = load i11 %input_28_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 702 'load' 'input_28_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 703 [1/1] (0.00ns)   --->   "%input_29_addr_2 = getelementptr i32 %input_29, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 703 'getelementptr' 'input_29_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 704 [2/2] (1.35ns)   --->   "%input_29_load_2 = load i11 %input_29_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 704 'load' 'input_29_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 705 [1/1] (0.00ns)   --->   "%input_30_addr_2 = getelementptr i32 %input_30, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 705 'getelementptr' 'input_30_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 706 [2/2] (1.35ns)   --->   "%input_30_load_2 = load i11 %input_30_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 706 'load' 'input_30_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 707 [1/1] (0.00ns)   --->   "%input_31_addr_2 = getelementptr i32 %input_31, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 707 'getelementptr' 'input_31_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 708 [2/2] (1.35ns)   --->   "%input_31_load_2 = load i11 %input_31_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 708 'load' 'input_31_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 709 [1/1] (0.00ns)   --->   "%input_32_addr_2 = getelementptr i32 %input_32, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 709 'getelementptr' 'input_32_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 710 [2/2] (1.35ns)   --->   "%input_32_load_2 = load i11 %input_32_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 710 'load' 'input_32_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 711 [1/1] (0.00ns)   --->   "%input_33_addr_2 = getelementptr i32 %input_33, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 711 'getelementptr' 'input_33_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 712 [2/2] (1.35ns)   --->   "%input_33_load_2 = load i11 %input_33_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 712 'load' 'input_33_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 713 [1/1] (0.00ns)   --->   "%input_34_addr_2 = getelementptr i32 %input_34, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 713 'getelementptr' 'input_34_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 714 [2/2] (1.35ns)   --->   "%input_34_load_2 = load i11 %input_34_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 714 'load' 'input_34_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 715 [1/1] (0.00ns)   --->   "%input_35_addr_2 = getelementptr i32 %input_35, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 715 'getelementptr' 'input_35_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 716 [2/2] (1.35ns)   --->   "%input_35_load_2 = load i11 %input_35_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 716 'load' 'input_35_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 717 [1/1] (0.00ns)   --->   "%input_36_addr_2 = getelementptr i32 %input_36, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 717 'getelementptr' 'input_36_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 718 [2/2] (1.35ns)   --->   "%input_36_load_2 = load i11 %input_36_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 718 'load' 'input_36_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 719 [1/1] (0.00ns)   --->   "%input_37_addr_2 = getelementptr i32 %input_37, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 719 'getelementptr' 'input_37_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 720 [2/2] (1.35ns)   --->   "%input_37_load_2 = load i11 %input_37_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 720 'load' 'input_37_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 721 [1/1] (0.00ns)   --->   "%input_38_addr_2 = getelementptr i32 %input_38, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 721 'getelementptr' 'input_38_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 722 [2/2] (1.35ns)   --->   "%input_38_load_2 = load i11 %input_38_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 722 'load' 'input_38_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 723 [1/1] (0.00ns)   --->   "%input_39_addr_2 = getelementptr i32 %input_39, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 723 'getelementptr' 'input_39_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 724 [2/2] (1.35ns)   --->   "%input_39_load_2 = load i11 %input_39_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 724 'load' 'input_39_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 725 [1/1] (0.00ns)   --->   "%input_40_addr_2 = getelementptr i32 %input_40, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 725 'getelementptr' 'input_40_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 726 [2/2] (1.35ns)   --->   "%input_40_load_2 = load i11 %input_40_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 726 'load' 'input_40_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 727 [1/1] (0.00ns)   --->   "%input_41_addr_2 = getelementptr i32 %input_41, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 727 'getelementptr' 'input_41_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 728 [2/2] (1.35ns)   --->   "%input_41_load_2 = load i11 %input_41_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 728 'load' 'input_41_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 729 [1/1] (0.00ns)   --->   "%input_42_addr_2 = getelementptr i32 %input_42, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 729 'getelementptr' 'input_42_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 730 [2/2] (1.35ns)   --->   "%input_42_load_2 = load i11 %input_42_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 730 'load' 'input_42_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 731 [1/1] (0.00ns)   --->   "%input_43_addr_2 = getelementptr i32 %input_43, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 731 'getelementptr' 'input_43_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 732 [2/2] (1.35ns)   --->   "%input_43_load_2 = load i11 %input_43_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 732 'load' 'input_43_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 733 [1/1] (0.00ns)   --->   "%input_44_addr_2 = getelementptr i32 %input_44, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 733 'getelementptr' 'input_44_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 734 [2/2] (1.35ns)   --->   "%input_44_load_2 = load i11 %input_44_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 734 'load' 'input_44_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 735 [1/1] (0.00ns)   --->   "%input_45_addr_2 = getelementptr i32 %input_45, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 735 'getelementptr' 'input_45_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 736 [2/2] (1.35ns)   --->   "%input_45_load_2 = load i11 %input_45_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 736 'load' 'input_45_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 737 [1/1] (0.00ns)   --->   "%input_46_addr_2 = getelementptr i32 %input_46, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 737 'getelementptr' 'input_46_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 738 [2/2] (1.35ns)   --->   "%input_46_load_2 = load i11 %input_46_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 738 'load' 'input_46_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 739 [1/1] (0.00ns)   --->   "%input_47_addr_2 = getelementptr i32 %input_47, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 739 'getelementptr' 'input_47_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 740 [2/2] (1.35ns)   --->   "%input_47_load_2 = load i11 %input_47_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 740 'load' 'input_47_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 741 [1/1] (0.00ns)   --->   "%input_48_addr_2 = getelementptr i32 %input_48, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 741 'getelementptr' 'input_48_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 742 [2/2] (1.35ns)   --->   "%input_48_load_2 = load i11 %input_48_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 742 'load' 'input_48_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 743 [1/1] (0.00ns)   --->   "%input_49_addr_2 = getelementptr i32 %input_49, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 743 'getelementptr' 'input_49_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 744 [2/2] (1.35ns)   --->   "%input_49_load_2 = load i11 %input_49_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 744 'load' 'input_49_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 745 [1/1] (0.00ns)   --->   "%input_50_addr_2 = getelementptr i32 %input_50, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 745 'getelementptr' 'input_50_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 746 [2/2] (1.35ns)   --->   "%input_50_load_2 = load i11 %input_50_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 746 'load' 'input_50_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 747 [1/1] (0.00ns)   --->   "%input_51_addr_2 = getelementptr i32 %input_51, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 747 'getelementptr' 'input_51_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 748 [2/2] (1.35ns)   --->   "%input_51_load_2 = load i11 %input_51_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 748 'load' 'input_51_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 749 [1/1] (0.00ns)   --->   "%input_52_addr_2 = getelementptr i32 %input_52, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 749 'getelementptr' 'input_52_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 750 [2/2] (1.35ns)   --->   "%input_52_load_2 = load i11 %input_52_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 750 'load' 'input_52_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 751 [1/1] (0.00ns)   --->   "%input_53_addr_2 = getelementptr i32 %input_53, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 751 'getelementptr' 'input_53_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 752 [2/2] (1.35ns)   --->   "%input_53_load_2 = load i11 %input_53_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 752 'load' 'input_53_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 753 [1/1] (0.00ns)   --->   "%input_54_addr_2 = getelementptr i32 %input_54, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 753 'getelementptr' 'input_54_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 754 [2/2] (1.35ns)   --->   "%input_54_load_2 = load i11 %input_54_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 754 'load' 'input_54_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 755 [1/1] (0.00ns)   --->   "%input_55_addr_2 = getelementptr i32 %input_55, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 755 'getelementptr' 'input_55_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 756 [2/2] (1.35ns)   --->   "%input_55_load_2 = load i11 %input_55_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 756 'load' 'input_55_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 757 [1/1] (0.00ns)   --->   "%input_56_addr_2 = getelementptr i32 %input_56, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 757 'getelementptr' 'input_56_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 758 [2/2] (1.35ns)   --->   "%input_56_load_2 = load i11 %input_56_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 758 'load' 'input_56_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 759 [1/1] (0.00ns)   --->   "%input_57_addr_2 = getelementptr i32 %input_57, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 759 'getelementptr' 'input_57_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 760 [2/2] (1.35ns)   --->   "%input_57_load_2 = load i11 %input_57_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 760 'load' 'input_57_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 761 [1/1] (0.00ns)   --->   "%input_58_addr_2 = getelementptr i32 %input_58, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 761 'getelementptr' 'input_58_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 762 [2/2] (1.35ns)   --->   "%input_58_load_2 = load i11 %input_58_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 762 'load' 'input_58_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 763 [1/1] (0.00ns)   --->   "%input_59_addr_2 = getelementptr i32 %input_59, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 763 'getelementptr' 'input_59_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 764 [2/2] (1.35ns)   --->   "%input_59_load_2 = load i11 %input_59_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 764 'load' 'input_59_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 765 [1/1] (0.00ns)   --->   "%input_60_addr_2 = getelementptr i32 %input_60, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 765 'getelementptr' 'input_60_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 766 [2/2] (1.35ns)   --->   "%input_60_load_2 = load i11 %input_60_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 766 'load' 'input_60_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 767 [1/1] (0.00ns)   --->   "%input_61_addr_2 = getelementptr i32 %input_61, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 767 'getelementptr' 'input_61_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 768 [2/2] (1.35ns)   --->   "%input_61_load_2 = load i11 %input_61_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 768 'load' 'input_61_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 769 [1/1] (0.00ns)   --->   "%input_62_addr_2 = getelementptr i32 %input_62, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 769 'getelementptr' 'input_62_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 770 [2/2] (1.35ns)   --->   "%input_62_load_2 = load i11 %input_62_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 770 'load' 'input_62_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 771 [1/1] (0.00ns)   --->   "%input_63_addr_2 = getelementptr i32 %input_63, i64 0, i64 %zext_ln146_7" [../src/hls/cnn.cpp:146]   --->   Operation 771 'getelementptr' 'input_63_addr_2' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 772 [2/2] (1.35ns)   --->   "%input_63_load_2 = load i11 %input_63_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 772 'load' 'input_63_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_25 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln146_11 = zext i17 %add_ln146_5" [../src/hls/cnn.cpp:146]   --->   Operation 773 'zext' 'zext_ln146_11' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_25 : Operation 774 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_3 = mul i35 %zext_ln146_11, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 774 'mul' 'mul_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 5.67>
ST_26 : Operation 775 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln146_2 = mul i35 %zext_ln146_10, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 775 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul_ln146_2, i32 28, i32 34" [../src/hls/cnn.cpp:146]   --->   Operation 776 'partselect' 'tmp_20' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_26 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln146_6 = zext i7 %tmp_20" [../src/hls/cnn.cpp:146]   --->   Operation 777 'zext' 'zext_ln146_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_26 : Operation 778 [1/2] (1.35ns)   --->   "%input_0_load_2 = load i11 %input_0_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 778 'load' 'input_0_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 779 [1/2] (1.35ns)   --->   "%input_1_load_2 = load i11 %input_1_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 779 'load' 'input_1_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 780 [1/2] (1.35ns)   --->   "%input_2_load_2 = load i11 %input_2_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 780 'load' 'input_2_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 781 [1/2] (1.35ns)   --->   "%input_3_load_2 = load i11 %input_3_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 781 'load' 'input_3_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 782 [1/2] (1.35ns)   --->   "%input_4_load_2 = load i11 %input_4_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 782 'load' 'input_4_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 783 [1/2] (1.35ns)   --->   "%input_5_load_2 = load i11 %input_5_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 783 'load' 'input_5_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 784 [1/2] (1.35ns)   --->   "%input_6_load_2 = load i11 %input_6_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 784 'load' 'input_6_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 785 [1/2] (1.35ns)   --->   "%input_7_load_2 = load i11 %input_7_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 785 'load' 'input_7_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 786 [1/2] (1.35ns)   --->   "%input_8_load_2 = load i11 %input_8_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 786 'load' 'input_8_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 787 [1/2] (1.35ns)   --->   "%input_9_load_2 = load i11 %input_9_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 787 'load' 'input_9_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 788 [1/2] (1.35ns)   --->   "%input_10_load_2 = load i11 %input_10_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 788 'load' 'input_10_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 789 [1/2] (1.35ns)   --->   "%input_11_load_2 = load i11 %input_11_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 789 'load' 'input_11_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 790 [1/2] (1.35ns)   --->   "%input_12_load_2 = load i11 %input_12_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 790 'load' 'input_12_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 791 [1/2] (1.35ns)   --->   "%input_13_load_2 = load i11 %input_13_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 791 'load' 'input_13_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 792 [1/2] (1.35ns)   --->   "%input_14_load_2 = load i11 %input_14_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 792 'load' 'input_14_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 793 [1/2] (1.35ns)   --->   "%input_15_load_2 = load i11 %input_15_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 793 'load' 'input_15_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 794 [1/2] (1.35ns)   --->   "%input_16_load_2 = load i11 %input_16_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 794 'load' 'input_16_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 795 [1/2] (1.35ns)   --->   "%input_17_load_2 = load i11 %input_17_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 795 'load' 'input_17_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 796 [1/2] (1.35ns)   --->   "%input_18_load_2 = load i11 %input_18_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 796 'load' 'input_18_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 797 [1/2] (1.35ns)   --->   "%input_19_load_2 = load i11 %input_19_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 797 'load' 'input_19_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 798 [1/2] (1.35ns)   --->   "%input_20_load_2 = load i11 %input_20_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 798 'load' 'input_20_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 799 [1/2] (1.35ns)   --->   "%input_21_load_2 = load i11 %input_21_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 799 'load' 'input_21_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 800 [1/2] (1.35ns)   --->   "%input_22_load_2 = load i11 %input_22_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 800 'load' 'input_22_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 801 [1/2] (1.35ns)   --->   "%input_23_load_2 = load i11 %input_23_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 801 'load' 'input_23_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 802 [1/2] (1.35ns)   --->   "%input_24_load_2 = load i11 %input_24_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 802 'load' 'input_24_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 803 [1/2] (1.35ns)   --->   "%input_25_load_2 = load i11 %input_25_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 803 'load' 'input_25_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 804 [1/2] (1.35ns)   --->   "%input_26_load_2 = load i11 %input_26_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 804 'load' 'input_26_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 805 [1/2] (1.35ns)   --->   "%input_27_load_2 = load i11 %input_27_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 805 'load' 'input_27_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 806 [1/2] (1.35ns)   --->   "%input_28_load_2 = load i11 %input_28_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 806 'load' 'input_28_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 807 [1/2] (1.35ns)   --->   "%input_29_load_2 = load i11 %input_29_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 807 'load' 'input_29_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 808 [1/2] (1.35ns)   --->   "%input_30_load_2 = load i11 %input_30_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 808 'load' 'input_30_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 809 [1/2] (1.35ns)   --->   "%input_31_load_2 = load i11 %input_31_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 809 'load' 'input_31_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 810 [1/2] (1.35ns)   --->   "%input_32_load_2 = load i11 %input_32_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 810 'load' 'input_32_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 811 [1/2] (1.35ns)   --->   "%input_33_load_2 = load i11 %input_33_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 811 'load' 'input_33_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 812 [1/2] (1.35ns)   --->   "%input_34_load_2 = load i11 %input_34_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 812 'load' 'input_34_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 813 [1/2] (1.35ns)   --->   "%input_35_load_2 = load i11 %input_35_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 813 'load' 'input_35_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 814 [1/2] (1.35ns)   --->   "%input_36_load_2 = load i11 %input_36_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 814 'load' 'input_36_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 815 [1/2] (1.35ns)   --->   "%input_37_load_2 = load i11 %input_37_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 815 'load' 'input_37_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 816 [1/2] (1.35ns)   --->   "%input_38_load_2 = load i11 %input_38_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 816 'load' 'input_38_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 817 [1/2] (1.35ns)   --->   "%input_39_load_2 = load i11 %input_39_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 817 'load' 'input_39_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 818 [1/2] (1.35ns)   --->   "%input_40_load_2 = load i11 %input_40_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 818 'load' 'input_40_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 819 [1/2] (1.35ns)   --->   "%input_41_load_2 = load i11 %input_41_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 819 'load' 'input_41_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 820 [1/2] (1.35ns)   --->   "%input_42_load_2 = load i11 %input_42_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 820 'load' 'input_42_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 821 [1/2] (1.35ns)   --->   "%input_43_load_2 = load i11 %input_43_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 821 'load' 'input_43_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 822 [1/2] (1.35ns)   --->   "%input_44_load_2 = load i11 %input_44_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 822 'load' 'input_44_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 823 [1/2] (1.35ns)   --->   "%input_45_load_2 = load i11 %input_45_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 823 'load' 'input_45_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 824 [1/2] (1.35ns)   --->   "%input_46_load_2 = load i11 %input_46_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 824 'load' 'input_46_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 825 [1/2] (1.35ns)   --->   "%input_47_load_2 = load i11 %input_47_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 825 'load' 'input_47_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 826 [1/2] (1.35ns)   --->   "%input_48_load_2 = load i11 %input_48_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 826 'load' 'input_48_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 827 [1/2] (1.35ns)   --->   "%input_49_load_2 = load i11 %input_49_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 827 'load' 'input_49_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 828 [1/2] (1.35ns)   --->   "%input_50_load_2 = load i11 %input_50_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 828 'load' 'input_50_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 829 [1/2] (1.35ns)   --->   "%input_51_load_2 = load i11 %input_51_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 829 'load' 'input_51_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 830 [1/2] (1.35ns)   --->   "%input_52_load_2 = load i11 %input_52_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 830 'load' 'input_52_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 831 [1/2] (1.35ns)   --->   "%input_53_load_2 = load i11 %input_53_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 831 'load' 'input_53_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 832 [1/2] (1.35ns)   --->   "%input_54_load_2 = load i11 %input_54_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 832 'load' 'input_54_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 833 [1/2] (1.35ns)   --->   "%input_55_load_2 = load i11 %input_55_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 833 'load' 'input_55_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 834 [1/2] (1.35ns)   --->   "%input_56_load_2 = load i11 %input_56_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 834 'load' 'input_56_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 835 [1/2] (1.35ns)   --->   "%input_57_load_2 = load i11 %input_57_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 835 'load' 'input_57_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 836 [1/2] (1.35ns)   --->   "%input_58_load_2 = load i11 %input_58_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 836 'load' 'input_58_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 837 [1/2] (1.35ns)   --->   "%input_59_load_2 = load i11 %input_59_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 837 'load' 'input_59_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 838 [1/2] (1.35ns)   --->   "%input_60_load_2 = load i11 %input_60_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 838 'load' 'input_60_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 839 [1/2] (1.35ns)   --->   "%input_61_load_2 = load i11 %input_61_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 839 'load' 'input_61_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 840 [1/2] (1.35ns)   --->   "%input_62_load_2 = load i11 %input_62_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 840 'load' 'input_62_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 841 [1/2] (1.35ns)   --->   "%input_63_load_2 = load i11 %input_63_addr_2" [../src/hls/cnn.cpp:146]   --->   Operation 841 'load' 'input_63_load_2' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_26 : Operation 842 [1/1] (0.97ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %input_0_load_2, i32 %input_1_load_2, i32 %input_2_load_2, i32 %input_3_load_2, i32 %input_4_load_2, i32 %input_5_load_2, i32 %input_6_load_2, i32 %input_7_load_2, i32 %input_8_load_2, i32 %input_9_load_2, i32 %input_10_load_2, i32 %input_11_load_2, i32 %input_12_load_2, i32 %input_13_load_2, i32 %input_14_load_2, i32 %input_15_load_2, i32 %input_16_load_2, i32 %input_17_load_2, i32 %input_18_load_2, i32 %input_19_load_2, i32 %input_20_load_2, i32 %input_21_load_2, i32 %input_22_load_2, i32 %input_23_load_2, i32 %input_24_load_2, i32 %input_25_load_2, i32 %input_26_load_2, i32 %input_27_load_2, i32 %input_28_load_2, i32 %input_29_load_2, i32 %input_30_load_2, i32 %input_31_load_2, i32 %input_32_load_2, i32 %input_33_load_2, i32 %input_34_load_2, i32 %input_35_load_2, i32 %input_36_load_2, i32 %input_37_load_2, i32 %input_38_load_2, i32 %input_39_load_2, i32 %input_40_load_2, i32 %input_41_load_2, i32 %input_42_load_2, i32 %input_43_load_2, i32 %input_44_load_2, i32 %input_45_load_2, i32 %input_46_load_2, i32 %input_47_load_2, i32 %input_48_load_2, i32 %input_49_load_2, i32 %input_50_load_2, i32 %input_51_load_2, i32 %input_52_load_2, i32 %input_53_load_2, i32 %input_54_load_2, i32 %input_55_load_2, i32 %input_56_load_2, i32 %input_57_load_2, i32 %input_58_load_2, i32 %input_59_load_2, i32 %input_60_load_2, i32 %input_61_load_2, i32 %input_62_load_2, i32 %input_63_load_2, i64 %zext_ln146_6" [../src/hls/cnn.cpp:146]   --->   Operation 842 'mux' 'tmp_s' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 843 [2/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %tmp_s, i32 %select_ln147_1" [../src/hls/cnn.cpp:147]   --->   Operation 843 'fcmp' 'tmp_11' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 844 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_3 = mul i35 %zext_ln146_11, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 844 'mul' 'mul_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln147_3 = bitcast i32 %tmp_s" [../src/hls/cnn.cpp:147]   --->   Operation 845 'bitcast' 'bitcast_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_3, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 846 'partselect' 'tmp_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln147_3 = trunc i32 %bitcast_ln147_3" [../src/hls/cnn.cpp:147]   --->   Operation 847 'trunc' 'trunc_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 848 [1/1] (0.00ns)   --->   "%bitcast_ln147_4 = bitcast i32 %select_ln147_1" [../src/hls/cnn.cpp:147]   --->   Operation 848 'bitcast' 'bitcast_ln147_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_4, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 849 'partselect' 'tmp_10' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 850 [1/1] (0.00ns)   --->   "%trunc_ln147_4 = trunc i32 %bitcast_ln147_4" [../src/hls/cnn.cpp:147]   --->   Operation 850 'trunc' 'trunc_ln147_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 851 [1/1] (0.85ns)   --->   "%icmp_ln147_6 = icmp_ne  i8 %tmp_1, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 851 'icmp' 'icmp_ln147_6' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 852 [1/1] (0.97ns)   --->   "%icmp_ln147_7 = icmp_eq  i23 %trunc_ln147_3, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 852 'icmp' 'icmp_ln147_7' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%or_ln147_3 = or i1 %icmp_ln147_7, i1 %icmp_ln147_6" [../src/hls/cnn.cpp:147]   --->   Operation 853 'or' 'or_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 854 [1/1] (0.85ns)   --->   "%icmp_ln147_8 = icmp_ne  i8 %tmp_10, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 854 'icmp' 'icmp_ln147_8' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 855 [1/1] (0.97ns)   --->   "%icmp_ln147_9 = icmp_eq  i23 %trunc_ln147_4, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 855 'icmp' 'icmp_ln147_9' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%or_ln147_4 = or i1 %icmp_ln147_9, i1 %icmp_ln147_8" [../src/hls/cnn.cpp:147]   --->   Operation 856 'or' 'or_ln147_4' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_4)   --->   "%and_ln147_3 = and i1 %or_ln147_3, i1 %or_ln147_4" [../src/hls/cnn.cpp:147]   --->   Operation 857 'and' 'and_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 858 [1/2] (3.34ns)   --->   "%tmp_11 = fcmp_ogt  i32 %tmp_s, i32 %select_ln147_1" [../src/hls/cnn.cpp:147]   --->   Operation 858 'fcmp' 'tmp_11' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 859 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_4 = and i1 %and_ln147_3, i1 %tmp_11" [../src/hls/cnn.cpp:147]   --->   Operation 859 'and' 'and_ln147_4' <Predicate = (!icmp_ln131)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 860 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln147_2 = select i1 %and_ln147_4, i32 %tmp_s, i32 %select_ln147_1" [../src/hls/cnn.cpp:147]   --->   Operation 860 'select' 'select_ln147_2' <Predicate = (!icmp_ln131)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 861 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln146_3 = mul i35 %zext_ln146_11, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 861 'mul' 'mul_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln146_9 = zext i17 %urem_ln146_3" [../src/hls/cnn.cpp:146]   --->   Operation 862 'zext' 'zext_ln146_9' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 863 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr i32 %input_0, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 863 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 864 [2/2] (1.35ns)   --->   "%input_0_load_3 = load i11 %input_0_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 864 'load' 'input_0_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 865 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr i32 %input_1, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 865 'getelementptr' 'input_1_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 866 [2/2] (1.35ns)   --->   "%input_1_load_3 = load i11 %input_1_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 866 'load' 'input_1_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 867 [1/1] (0.00ns)   --->   "%input_2_addr_3 = getelementptr i32 %input_2, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 867 'getelementptr' 'input_2_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 868 [2/2] (1.35ns)   --->   "%input_2_load_3 = load i11 %input_2_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 868 'load' 'input_2_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 869 [1/1] (0.00ns)   --->   "%input_3_addr_3 = getelementptr i32 %input_3, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 869 'getelementptr' 'input_3_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 870 [2/2] (1.35ns)   --->   "%input_3_load_3 = load i11 %input_3_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 870 'load' 'input_3_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 871 [1/1] (0.00ns)   --->   "%input_4_addr_3 = getelementptr i32 %input_4, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 871 'getelementptr' 'input_4_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 872 [2/2] (1.35ns)   --->   "%input_4_load_3 = load i11 %input_4_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 872 'load' 'input_4_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 873 [1/1] (0.00ns)   --->   "%input_5_addr_3 = getelementptr i32 %input_5, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 873 'getelementptr' 'input_5_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 874 [2/2] (1.35ns)   --->   "%input_5_load_3 = load i11 %input_5_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 874 'load' 'input_5_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 875 [1/1] (0.00ns)   --->   "%input_6_addr_3 = getelementptr i32 %input_6, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 875 'getelementptr' 'input_6_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 876 [2/2] (1.35ns)   --->   "%input_6_load_3 = load i11 %input_6_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 876 'load' 'input_6_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 877 [1/1] (0.00ns)   --->   "%input_7_addr_3 = getelementptr i32 %input_7, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 877 'getelementptr' 'input_7_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 878 [2/2] (1.35ns)   --->   "%input_7_load_3 = load i11 %input_7_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 878 'load' 'input_7_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 879 [1/1] (0.00ns)   --->   "%input_8_addr_3 = getelementptr i32 %input_8, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 879 'getelementptr' 'input_8_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 880 [2/2] (1.35ns)   --->   "%input_8_load_3 = load i11 %input_8_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 880 'load' 'input_8_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 881 [1/1] (0.00ns)   --->   "%input_9_addr_3 = getelementptr i32 %input_9, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 881 'getelementptr' 'input_9_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 882 [2/2] (1.35ns)   --->   "%input_9_load_3 = load i11 %input_9_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 882 'load' 'input_9_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 883 [1/1] (0.00ns)   --->   "%input_10_addr_3 = getelementptr i32 %input_10, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 883 'getelementptr' 'input_10_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 884 [2/2] (1.35ns)   --->   "%input_10_load_3 = load i11 %input_10_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 884 'load' 'input_10_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 885 [1/1] (0.00ns)   --->   "%input_11_addr_3 = getelementptr i32 %input_11, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 885 'getelementptr' 'input_11_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 886 [2/2] (1.35ns)   --->   "%input_11_load_3 = load i11 %input_11_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 886 'load' 'input_11_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 887 [1/1] (0.00ns)   --->   "%input_12_addr_3 = getelementptr i32 %input_12, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 887 'getelementptr' 'input_12_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 888 [2/2] (1.35ns)   --->   "%input_12_load_3 = load i11 %input_12_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 888 'load' 'input_12_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 889 [1/1] (0.00ns)   --->   "%input_13_addr_3 = getelementptr i32 %input_13, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 889 'getelementptr' 'input_13_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 890 [2/2] (1.35ns)   --->   "%input_13_load_3 = load i11 %input_13_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 890 'load' 'input_13_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 891 [1/1] (0.00ns)   --->   "%input_14_addr_3 = getelementptr i32 %input_14, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 891 'getelementptr' 'input_14_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 892 [2/2] (1.35ns)   --->   "%input_14_load_3 = load i11 %input_14_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 892 'load' 'input_14_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 893 [1/1] (0.00ns)   --->   "%input_15_addr_3 = getelementptr i32 %input_15, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 893 'getelementptr' 'input_15_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 894 [2/2] (1.35ns)   --->   "%input_15_load_3 = load i11 %input_15_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 894 'load' 'input_15_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 895 [1/1] (0.00ns)   --->   "%input_16_addr_3 = getelementptr i32 %input_16, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 895 'getelementptr' 'input_16_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 896 [2/2] (1.35ns)   --->   "%input_16_load_3 = load i11 %input_16_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 896 'load' 'input_16_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 897 [1/1] (0.00ns)   --->   "%input_17_addr_3 = getelementptr i32 %input_17, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 897 'getelementptr' 'input_17_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 898 [2/2] (1.35ns)   --->   "%input_17_load_3 = load i11 %input_17_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 898 'load' 'input_17_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 899 [1/1] (0.00ns)   --->   "%input_18_addr_3 = getelementptr i32 %input_18, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 899 'getelementptr' 'input_18_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 900 [2/2] (1.35ns)   --->   "%input_18_load_3 = load i11 %input_18_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 900 'load' 'input_18_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 901 [1/1] (0.00ns)   --->   "%input_19_addr_3 = getelementptr i32 %input_19, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 901 'getelementptr' 'input_19_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 902 [2/2] (1.35ns)   --->   "%input_19_load_3 = load i11 %input_19_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 902 'load' 'input_19_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 903 [1/1] (0.00ns)   --->   "%input_20_addr_3 = getelementptr i32 %input_20, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 903 'getelementptr' 'input_20_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 904 [2/2] (1.35ns)   --->   "%input_20_load_3 = load i11 %input_20_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 904 'load' 'input_20_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 905 [1/1] (0.00ns)   --->   "%input_21_addr_3 = getelementptr i32 %input_21, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 905 'getelementptr' 'input_21_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 906 [2/2] (1.35ns)   --->   "%input_21_load_3 = load i11 %input_21_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 906 'load' 'input_21_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 907 [1/1] (0.00ns)   --->   "%input_22_addr_3 = getelementptr i32 %input_22, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 907 'getelementptr' 'input_22_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 908 [2/2] (1.35ns)   --->   "%input_22_load_3 = load i11 %input_22_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 908 'load' 'input_22_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 909 [1/1] (0.00ns)   --->   "%input_23_addr_3 = getelementptr i32 %input_23, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 909 'getelementptr' 'input_23_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 910 [2/2] (1.35ns)   --->   "%input_23_load_3 = load i11 %input_23_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 910 'load' 'input_23_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 911 [1/1] (0.00ns)   --->   "%input_24_addr_3 = getelementptr i32 %input_24, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 911 'getelementptr' 'input_24_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 912 [2/2] (1.35ns)   --->   "%input_24_load_3 = load i11 %input_24_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 912 'load' 'input_24_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 913 [1/1] (0.00ns)   --->   "%input_25_addr_3 = getelementptr i32 %input_25, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 913 'getelementptr' 'input_25_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 914 [2/2] (1.35ns)   --->   "%input_25_load_3 = load i11 %input_25_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 914 'load' 'input_25_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 915 [1/1] (0.00ns)   --->   "%input_26_addr_3 = getelementptr i32 %input_26, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 915 'getelementptr' 'input_26_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 916 [2/2] (1.35ns)   --->   "%input_26_load_3 = load i11 %input_26_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 916 'load' 'input_26_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 917 [1/1] (0.00ns)   --->   "%input_27_addr_3 = getelementptr i32 %input_27, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 917 'getelementptr' 'input_27_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 918 [2/2] (1.35ns)   --->   "%input_27_load_3 = load i11 %input_27_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 918 'load' 'input_27_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 919 [1/1] (0.00ns)   --->   "%input_28_addr_3 = getelementptr i32 %input_28, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 919 'getelementptr' 'input_28_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 920 [2/2] (1.35ns)   --->   "%input_28_load_3 = load i11 %input_28_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 920 'load' 'input_28_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 921 [1/1] (0.00ns)   --->   "%input_29_addr_3 = getelementptr i32 %input_29, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 921 'getelementptr' 'input_29_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 922 [2/2] (1.35ns)   --->   "%input_29_load_3 = load i11 %input_29_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 922 'load' 'input_29_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 923 [1/1] (0.00ns)   --->   "%input_30_addr_3 = getelementptr i32 %input_30, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 923 'getelementptr' 'input_30_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 924 [2/2] (1.35ns)   --->   "%input_30_load_3 = load i11 %input_30_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 924 'load' 'input_30_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 925 [1/1] (0.00ns)   --->   "%input_31_addr_3 = getelementptr i32 %input_31, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 925 'getelementptr' 'input_31_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 926 [2/2] (1.35ns)   --->   "%input_31_load_3 = load i11 %input_31_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 926 'load' 'input_31_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 927 [1/1] (0.00ns)   --->   "%input_32_addr_3 = getelementptr i32 %input_32, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 927 'getelementptr' 'input_32_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 928 [2/2] (1.35ns)   --->   "%input_32_load_3 = load i11 %input_32_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 928 'load' 'input_32_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 929 [1/1] (0.00ns)   --->   "%input_33_addr_3 = getelementptr i32 %input_33, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 929 'getelementptr' 'input_33_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 930 [2/2] (1.35ns)   --->   "%input_33_load_3 = load i11 %input_33_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 930 'load' 'input_33_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 931 [1/1] (0.00ns)   --->   "%input_34_addr_3 = getelementptr i32 %input_34, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 931 'getelementptr' 'input_34_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 932 [2/2] (1.35ns)   --->   "%input_34_load_3 = load i11 %input_34_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 932 'load' 'input_34_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 933 [1/1] (0.00ns)   --->   "%input_35_addr_3 = getelementptr i32 %input_35, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 933 'getelementptr' 'input_35_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 934 [2/2] (1.35ns)   --->   "%input_35_load_3 = load i11 %input_35_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 934 'load' 'input_35_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 935 [1/1] (0.00ns)   --->   "%input_36_addr_3 = getelementptr i32 %input_36, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 935 'getelementptr' 'input_36_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 936 [2/2] (1.35ns)   --->   "%input_36_load_3 = load i11 %input_36_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 936 'load' 'input_36_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 937 [1/1] (0.00ns)   --->   "%input_37_addr_3 = getelementptr i32 %input_37, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 937 'getelementptr' 'input_37_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 938 [2/2] (1.35ns)   --->   "%input_37_load_3 = load i11 %input_37_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 938 'load' 'input_37_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 939 [1/1] (0.00ns)   --->   "%input_38_addr_3 = getelementptr i32 %input_38, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 939 'getelementptr' 'input_38_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 940 [2/2] (1.35ns)   --->   "%input_38_load_3 = load i11 %input_38_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 940 'load' 'input_38_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 941 [1/1] (0.00ns)   --->   "%input_39_addr_3 = getelementptr i32 %input_39, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 941 'getelementptr' 'input_39_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 942 [2/2] (1.35ns)   --->   "%input_39_load_3 = load i11 %input_39_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 942 'load' 'input_39_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 943 [1/1] (0.00ns)   --->   "%input_40_addr_3 = getelementptr i32 %input_40, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 943 'getelementptr' 'input_40_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 944 [2/2] (1.35ns)   --->   "%input_40_load_3 = load i11 %input_40_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 944 'load' 'input_40_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 945 [1/1] (0.00ns)   --->   "%input_41_addr_3 = getelementptr i32 %input_41, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 945 'getelementptr' 'input_41_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 946 [2/2] (1.35ns)   --->   "%input_41_load_3 = load i11 %input_41_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 946 'load' 'input_41_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 947 [1/1] (0.00ns)   --->   "%input_42_addr_3 = getelementptr i32 %input_42, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 947 'getelementptr' 'input_42_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 948 [2/2] (1.35ns)   --->   "%input_42_load_3 = load i11 %input_42_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 948 'load' 'input_42_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 949 [1/1] (0.00ns)   --->   "%input_43_addr_3 = getelementptr i32 %input_43, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 949 'getelementptr' 'input_43_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 950 [2/2] (1.35ns)   --->   "%input_43_load_3 = load i11 %input_43_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 950 'load' 'input_43_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 951 [1/1] (0.00ns)   --->   "%input_44_addr_3 = getelementptr i32 %input_44, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 951 'getelementptr' 'input_44_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 952 [2/2] (1.35ns)   --->   "%input_44_load_3 = load i11 %input_44_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 952 'load' 'input_44_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 953 [1/1] (0.00ns)   --->   "%input_45_addr_3 = getelementptr i32 %input_45, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 953 'getelementptr' 'input_45_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 954 [2/2] (1.35ns)   --->   "%input_45_load_3 = load i11 %input_45_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 954 'load' 'input_45_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 955 [1/1] (0.00ns)   --->   "%input_46_addr_3 = getelementptr i32 %input_46, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 955 'getelementptr' 'input_46_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 956 [2/2] (1.35ns)   --->   "%input_46_load_3 = load i11 %input_46_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 956 'load' 'input_46_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 957 [1/1] (0.00ns)   --->   "%input_47_addr_3 = getelementptr i32 %input_47, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 957 'getelementptr' 'input_47_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 958 [2/2] (1.35ns)   --->   "%input_47_load_3 = load i11 %input_47_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 958 'load' 'input_47_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 959 [1/1] (0.00ns)   --->   "%input_48_addr_3 = getelementptr i32 %input_48, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 959 'getelementptr' 'input_48_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 960 [2/2] (1.35ns)   --->   "%input_48_load_3 = load i11 %input_48_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 960 'load' 'input_48_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 961 [1/1] (0.00ns)   --->   "%input_49_addr_3 = getelementptr i32 %input_49, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 961 'getelementptr' 'input_49_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 962 [2/2] (1.35ns)   --->   "%input_49_load_3 = load i11 %input_49_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 962 'load' 'input_49_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 963 [1/1] (0.00ns)   --->   "%input_50_addr_3 = getelementptr i32 %input_50, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 963 'getelementptr' 'input_50_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 964 [2/2] (1.35ns)   --->   "%input_50_load_3 = load i11 %input_50_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 964 'load' 'input_50_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 965 [1/1] (0.00ns)   --->   "%input_51_addr_3 = getelementptr i32 %input_51, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 965 'getelementptr' 'input_51_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 966 [2/2] (1.35ns)   --->   "%input_51_load_3 = load i11 %input_51_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 966 'load' 'input_51_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 967 [1/1] (0.00ns)   --->   "%input_52_addr_3 = getelementptr i32 %input_52, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 967 'getelementptr' 'input_52_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 968 [2/2] (1.35ns)   --->   "%input_52_load_3 = load i11 %input_52_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 968 'load' 'input_52_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 969 [1/1] (0.00ns)   --->   "%input_53_addr_3 = getelementptr i32 %input_53, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 969 'getelementptr' 'input_53_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 970 [2/2] (1.35ns)   --->   "%input_53_load_3 = load i11 %input_53_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 970 'load' 'input_53_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 971 [1/1] (0.00ns)   --->   "%input_54_addr_3 = getelementptr i32 %input_54, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 971 'getelementptr' 'input_54_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 972 [2/2] (1.35ns)   --->   "%input_54_load_3 = load i11 %input_54_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 972 'load' 'input_54_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 973 [1/1] (0.00ns)   --->   "%input_55_addr_3 = getelementptr i32 %input_55, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 973 'getelementptr' 'input_55_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 974 [2/2] (1.35ns)   --->   "%input_55_load_3 = load i11 %input_55_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 974 'load' 'input_55_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 975 [1/1] (0.00ns)   --->   "%input_56_addr_3 = getelementptr i32 %input_56, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 975 'getelementptr' 'input_56_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 976 [2/2] (1.35ns)   --->   "%input_56_load_3 = load i11 %input_56_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 976 'load' 'input_56_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 977 [1/1] (0.00ns)   --->   "%input_57_addr_3 = getelementptr i32 %input_57, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 977 'getelementptr' 'input_57_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 978 [2/2] (1.35ns)   --->   "%input_57_load_3 = load i11 %input_57_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 978 'load' 'input_57_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 979 [1/1] (0.00ns)   --->   "%input_58_addr_3 = getelementptr i32 %input_58, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 979 'getelementptr' 'input_58_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 980 [2/2] (1.35ns)   --->   "%input_58_load_3 = load i11 %input_58_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 980 'load' 'input_58_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 981 [1/1] (0.00ns)   --->   "%input_59_addr_3 = getelementptr i32 %input_59, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 981 'getelementptr' 'input_59_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 982 [2/2] (1.35ns)   --->   "%input_59_load_3 = load i11 %input_59_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 982 'load' 'input_59_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 983 [1/1] (0.00ns)   --->   "%input_60_addr_3 = getelementptr i32 %input_60, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 983 'getelementptr' 'input_60_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 984 [2/2] (1.35ns)   --->   "%input_60_load_3 = load i11 %input_60_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 984 'load' 'input_60_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 985 [1/1] (0.00ns)   --->   "%input_61_addr_3 = getelementptr i32 %input_61, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 985 'getelementptr' 'input_61_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 986 [2/2] (1.35ns)   --->   "%input_61_load_3 = load i11 %input_61_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 986 'load' 'input_61_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 987 [1/1] (0.00ns)   --->   "%input_62_addr_3 = getelementptr i32 %input_62, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 987 'getelementptr' 'input_62_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 988 [2/2] (1.35ns)   --->   "%input_62_load_3 = load i11 %input_62_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 988 'load' 'input_62_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 989 [1/1] (0.00ns)   --->   "%input_63_addr_3 = getelementptr i32 %input_63, i64 0, i64 %zext_ln146_9" [../src/hls/cnn.cpp:146]   --->   Operation 989 'getelementptr' 'input_63_addr_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 990 [2/2] (1.35ns)   --->   "%input_63_load_3 = load i11 %input_63_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 990 'load' 'input_63_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_27 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln153_1 = zext i15 %add_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 991 'zext' 'zext_ln153_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_27 : Operation 992 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln153 = mul i31 %zext_ln153_1, i31 39851" [../src/hls/cnn.cpp:153]   --->   Operation 992 'mul' 'mul_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.33>
ST_28 : Operation 993 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln146_3 = mul i35 %zext_ln146_11, i35 159594" [../src/hls/cnn.cpp:146]   --->   Operation 993 'mul' 'mul_ln146_3' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 994 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i35.i32.i32, i35 %mul_ln146_3, i32 28, i32 34" [../src/hls/cnn.cpp:146]   --->   Operation 994 'partselect' 'tmp_21' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_28 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln146_8 = zext i7 %tmp_21" [../src/hls/cnn.cpp:146]   --->   Operation 995 'zext' 'zext_ln146_8' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_28 : Operation 996 [1/2] (1.35ns)   --->   "%input_0_load_3 = load i11 %input_0_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 996 'load' 'input_0_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 997 [1/2] (1.35ns)   --->   "%input_1_load_3 = load i11 %input_1_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 997 'load' 'input_1_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 998 [1/2] (1.35ns)   --->   "%input_2_load_3 = load i11 %input_2_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 998 'load' 'input_2_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 999 [1/2] (1.35ns)   --->   "%input_3_load_3 = load i11 %input_3_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 999 'load' 'input_3_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1000 [1/2] (1.35ns)   --->   "%input_4_load_3 = load i11 %input_4_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1000 'load' 'input_4_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1001 [1/2] (1.35ns)   --->   "%input_5_load_3 = load i11 %input_5_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1001 'load' 'input_5_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1002 [1/2] (1.35ns)   --->   "%input_6_load_3 = load i11 %input_6_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1002 'load' 'input_6_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1003 [1/2] (1.35ns)   --->   "%input_7_load_3 = load i11 %input_7_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1003 'load' 'input_7_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1004 [1/2] (1.35ns)   --->   "%input_8_load_3 = load i11 %input_8_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1004 'load' 'input_8_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1005 [1/2] (1.35ns)   --->   "%input_9_load_3 = load i11 %input_9_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1005 'load' 'input_9_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1006 [1/2] (1.35ns)   --->   "%input_10_load_3 = load i11 %input_10_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1006 'load' 'input_10_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1007 [1/2] (1.35ns)   --->   "%input_11_load_3 = load i11 %input_11_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1007 'load' 'input_11_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1008 [1/2] (1.35ns)   --->   "%input_12_load_3 = load i11 %input_12_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1008 'load' 'input_12_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1009 [1/2] (1.35ns)   --->   "%input_13_load_3 = load i11 %input_13_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1009 'load' 'input_13_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1010 [1/2] (1.35ns)   --->   "%input_14_load_3 = load i11 %input_14_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1010 'load' 'input_14_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1011 [1/2] (1.35ns)   --->   "%input_15_load_3 = load i11 %input_15_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1011 'load' 'input_15_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1012 [1/2] (1.35ns)   --->   "%input_16_load_3 = load i11 %input_16_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1012 'load' 'input_16_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1013 [1/2] (1.35ns)   --->   "%input_17_load_3 = load i11 %input_17_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1013 'load' 'input_17_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1014 [1/2] (1.35ns)   --->   "%input_18_load_3 = load i11 %input_18_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1014 'load' 'input_18_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1015 [1/2] (1.35ns)   --->   "%input_19_load_3 = load i11 %input_19_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1015 'load' 'input_19_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1016 [1/2] (1.35ns)   --->   "%input_20_load_3 = load i11 %input_20_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1016 'load' 'input_20_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1017 [1/2] (1.35ns)   --->   "%input_21_load_3 = load i11 %input_21_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1017 'load' 'input_21_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1018 [1/2] (1.35ns)   --->   "%input_22_load_3 = load i11 %input_22_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1018 'load' 'input_22_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1019 [1/2] (1.35ns)   --->   "%input_23_load_3 = load i11 %input_23_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1019 'load' 'input_23_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1020 [1/2] (1.35ns)   --->   "%input_24_load_3 = load i11 %input_24_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1020 'load' 'input_24_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1021 [1/2] (1.35ns)   --->   "%input_25_load_3 = load i11 %input_25_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1021 'load' 'input_25_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1022 [1/2] (1.35ns)   --->   "%input_26_load_3 = load i11 %input_26_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1022 'load' 'input_26_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1023 [1/2] (1.35ns)   --->   "%input_27_load_3 = load i11 %input_27_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1023 'load' 'input_27_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1024 [1/2] (1.35ns)   --->   "%input_28_load_3 = load i11 %input_28_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1024 'load' 'input_28_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1025 [1/2] (1.35ns)   --->   "%input_29_load_3 = load i11 %input_29_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1025 'load' 'input_29_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1026 [1/2] (1.35ns)   --->   "%input_30_load_3 = load i11 %input_30_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1026 'load' 'input_30_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1027 [1/2] (1.35ns)   --->   "%input_31_load_3 = load i11 %input_31_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1027 'load' 'input_31_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1028 [1/2] (1.35ns)   --->   "%input_32_load_3 = load i11 %input_32_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1028 'load' 'input_32_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1029 [1/2] (1.35ns)   --->   "%input_33_load_3 = load i11 %input_33_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1029 'load' 'input_33_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1030 [1/2] (1.35ns)   --->   "%input_34_load_3 = load i11 %input_34_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1030 'load' 'input_34_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1031 [1/2] (1.35ns)   --->   "%input_35_load_3 = load i11 %input_35_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1031 'load' 'input_35_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1032 [1/2] (1.35ns)   --->   "%input_36_load_3 = load i11 %input_36_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1032 'load' 'input_36_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1033 [1/2] (1.35ns)   --->   "%input_37_load_3 = load i11 %input_37_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1033 'load' 'input_37_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1034 [1/2] (1.35ns)   --->   "%input_38_load_3 = load i11 %input_38_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1034 'load' 'input_38_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1035 [1/2] (1.35ns)   --->   "%input_39_load_3 = load i11 %input_39_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1035 'load' 'input_39_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1036 [1/2] (1.35ns)   --->   "%input_40_load_3 = load i11 %input_40_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1036 'load' 'input_40_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1037 [1/2] (1.35ns)   --->   "%input_41_load_3 = load i11 %input_41_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1037 'load' 'input_41_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1038 [1/2] (1.35ns)   --->   "%input_42_load_3 = load i11 %input_42_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1038 'load' 'input_42_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1039 [1/2] (1.35ns)   --->   "%input_43_load_3 = load i11 %input_43_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1039 'load' 'input_43_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1040 [1/2] (1.35ns)   --->   "%input_44_load_3 = load i11 %input_44_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1040 'load' 'input_44_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1041 [1/2] (1.35ns)   --->   "%input_45_load_3 = load i11 %input_45_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1041 'load' 'input_45_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1042 [1/2] (1.35ns)   --->   "%input_46_load_3 = load i11 %input_46_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1042 'load' 'input_46_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1043 [1/2] (1.35ns)   --->   "%input_47_load_3 = load i11 %input_47_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1043 'load' 'input_47_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1044 [1/2] (1.35ns)   --->   "%input_48_load_3 = load i11 %input_48_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1044 'load' 'input_48_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1045 [1/2] (1.35ns)   --->   "%input_49_load_3 = load i11 %input_49_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1045 'load' 'input_49_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1046 [1/2] (1.35ns)   --->   "%input_50_load_3 = load i11 %input_50_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1046 'load' 'input_50_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1047 [1/2] (1.35ns)   --->   "%input_51_load_3 = load i11 %input_51_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1047 'load' 'input_51_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1048 [1/2] (1.35ns)   --->   "%input_52_load_3 = load i11 %input_52_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1048 'load' 'input_52_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1049 [1/2] (1.35ns)   --->   "%input_53_load_3 = load i11 %input_53_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1049 'load' 'input_53_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1050 [1/2] (1.35ns)   --->   "%input_54_load_3 = load i11 %input_54_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1050 'load' 'input_54_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1051 [1/2] (1.35ns)   --->   "%input_55_load_3 = load i11 %input_55_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1051 'load' 'input_55_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1052 [1/2] (1.35ns)   --->   "%input_56_load_3 = load i11 %input_56_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1052 'load' 'input_56_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1053 [1/2] (1.35ns)   --->   "%input_57_load_3 = load i11 %input_57_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1053 'load' 'input_57_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1054 [1/2] (1.35ns)   --->   "%input_58_load_3 = load i11 %input_58_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1054 'load' 'input_58_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1055 [1/2] (1.35ns)   --->   "%input_59_load_3 = load i11 %input_59_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1055 'load' 'input_59_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1056 [1/2] (1.35ns)   --->   "%input_60_load_3 = load i11 %input_60_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1056 'load' 'input_60_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1057 [1/2] (1.35ns)   --->   "%input_61_load_3 = load i11 %input_61_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1057 'load' 'input_61_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1058 [1/2] (1.35ns)   --->   "%input_62_load_3 = load i11 %input_62_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1058 'load' 'input_62_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1059 [1/2] (1.35ns)   --->   "%input_63_load_3 = load i11 %input_63_addr_3" [../src/hls/cnn.cpp:146]   --->   Operation 1059 'load' 'input_63_load_3' <Predicate = (!icmp_ln131)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1682> <RAM>
ST_28 : Operation 1060 [1/1] (0.97ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %input_0_load_3, i32 %input_1_load_3, i32 %input_2_load_3, i32 %input_3_load_3, i32 %input_4_load_3, i32 %input_5_load_3, i32 %input_6_load_3, i32 %input_7_load_3, i32 %input_8_load_3, i32 %input_9_load_3, i32 %input_10_load_3, i32 %input_11_load_3, i32 %input_12_load_3, i32 %input_13_load_3, i32 %input_14_load_3, i32 %input_15_load_3, i32 %input_16_load_3, i32 %input_17_load_3, i32 %input_18_load_3, i32 %input_19_load_3, i32 %input_20_load_3, i32 %input_21_load_3, i32 %input_22_load_3, i32 %input_23_load_3, i32 %input_24_load_3, i32 %input_25_load_3, i32 %input_26_load_3, i32 %input_27_load_3, i32 %input_28_load_3, i32 %input_29_load_3, i32 %input_30_load_3, i32 %input_31_load_3, i32 %input_32_load_3, i32 %input_33_load_3, i32 %input_34_load_3, i32 %input_35_load_3, i32 %input_36_load_3, i32 %input_37_load_3, i32 %input_38_load_3, i32 %input_39_load_3, i32 %input_40_load_3, i32 %input_41_load_3, i32 %input_42_load_3, i32 %input_43_load_3, i32 %input_44_load_3, i32 %input_45_load_3, i32 %input_46_load_3, i32 %input_47_load_3, i32 %input_48_load_3, i32 %input_49_load_3, i32 %input_50_load_3, i32 %input_51_load_3, i32 %input_52_load_3, i32 %input_53_load_3, i32 %input_54_load_3, i32 %input_55_load_3, i32 %input_56_load_3, i32 %input_57_load_3, i32 %input_58_load_3, i32 %input_59_load_3, i32 %input_60_load_3, i32 %input_61_load_3, i32 %input_62_load_3, i32 %input_63_load_3, i64 %zext_ln146_8" [../src/hls/cnn.cpp:146]   --->   Operation 1060 'mux' 'tmp_12' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1061 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln153 = mul i31 %zext_ln153_1, i31 39851" [../src/hls/cnn.cpp:153]   --->   Operation 1061 'mul' 'mul_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.34>
ST_29 : Operation 1062 [2/2] (3.34ns)   --->   "%tmp_15 = fcmp_ogt  i32 %tmp_12, i32 %select_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 1062 'fcmp' 'tmp_15' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1063 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln153 = mul i31 %zext_ln153_1, i31 39851" [../src/hls/cnn.cpp:153]   --->   Operation 1063 'mul' 'mul_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 5.55>
ST_30 : Operation 1064 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_131_1_VITIS_LOOP_134_2_VITIS_LOOP_137_3_str"   --->   Operation 1064 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1065 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 26912, i64 26912, i64 26912"   --->   Operation 1065 'speclooptripcount' 'empty_49' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1066 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1066 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1067 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_134_2_VITIS_LOOP_137_3_str"   --->   Operation 1067 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1068 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1068 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1069 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/hls/cnn.cpp:137]   --->   Operation 1069 'specloopname' 'specloopname_ln137' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1070 [1/1] (0.00ns)   --->   "%bitcast_ln147_5 = bitcast i32 %tmp_12" [../src/hls/cnn.cpp:147]   --->   Operation 1070 'bitcast' 'bitcast_ln147_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_5, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 1071 'partselect' 'tmp_13' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln147_5 = trunc i32 %bitcast_ln147_5" [../src/hls/cnn.cpp:147]   --->   Operation 1072 'trunc' 'trunc_ln147_5' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1073 [1/1] (0.00ns)   --->   "%bitcast_ln147_6 = bitcast i32 %select_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 1073 'bitcast' 'bitcast_ln147_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1074 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln147_6, i32 23, i32 30" [../src/hls/cnn.cpp:147]   --->   Operation 1074 'partselect' 'tmp_14' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1075 [1/1] (0.00ns)   --->   "%trunc_ln147_6 = trunc i32 %bitcast_ln147_6" [../src/hls/cnn.cpp:147]   --->   Operation 1075 'trunc' 'trunc_ln147_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1076 [1/1] (0.85ns)   --->   "%icmp_ln147_10 = icmp_ne  i8 %tmp_13, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 1076 'icmp' 'icmp_ln147_10' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1077 [1/1] (0.97ns)   --->   "%icmp_ln147_11 = icmp_eq  i23 %trunc_ln147_5, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 1077 'icmp' 'icmp_ln147_11' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_6)   --->   "%or_ln147_5 = or i1 %icmp_ln147_11, i1 %icmp_ln147_10" [../src/hls/cnn.cpp:147]   --->   Operation 1078 'or' 'or_ln147_5' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1079 [1/1] (0.85ns)   --->   "%icmp_ln147_12 = icmp_ne  i8 %tmp_14, i8 255" [../src/hls/cnn.cpp:147]   --->   Operation 1079 'icmp' 'icmp_ln147_12' <Predicate = (!icmp_ln131)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1080 [1/1] (0.97ns)   --->   "%icmp_ln147_13 = icmp_eq  i23 %trunc_ln147_6, i23 0" [../src/hls/cnn.cpp:147]   --->   Operation 1080 'icmp' 'icmp_ln147_13' <Predicate = (!icmp_ln131)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_6)   --->   "%or_ln147_6 = or i1 %icmp_ln147_13, i1 %icmp_ln147_12" [../src/hls/cnn.cpp:147]   --->   Operation 1081 'or' 'or_ln147_6' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln147_6)   --->   "%and_ln147_5 = and i1 %or_ln147_5, i1 %or_ln147_6" [../src/hls/cnn.cpp:147]   --->   Operation 1082 'and' 'and_ln147_5' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1083 [1/2] (3.34ns)   --->   "%tmp_15 = fcmp_ogt  i32 %tmp_12, i32 %select_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 1083 'fcmp' 'tmp_15' <Predicate = (!icmp_ln131)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1084 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln147_6 = and i1 %and_ln147_5, i1 %tmp_15" [../src/hls/cnn.cpp:147]   --->   Operation 1084 'and' 'and_ln147_6' <Predicate = (!icmp_ln131)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1085 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln147_3 = select i1 %and_ln147_6, i32 %tmp_12, i32 %select_ln147_2" [../src/hls/cnn.cpp:147]   --->   Operation 1085 'select' 'select_ln147_3' <Predicate = (!icmp_ln131)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1086 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln153 = mul i31 %zext_ln153_1, i31 39851" [../src/hls/cnn.cpp:153]   --->   Operation 1086 'mul' 'mul_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i31.i32.i32, i31 %mul_ln153, i32 24, i32 29" [../src/hls/cnn.cpp:153]   --->   Operation 1087 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i15 %urem_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1088 'zext' 'zext_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1089 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1089 'getelementptr' 'output_0_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1090 [1/1] (0.00ns)   --->   "%output_1_addr = getelementptr i32 %output_1, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1090 'getelementptr' 'output_1_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1091 [1/1] (0.00ns)   --->   "%output_2_addr = getelementptr i32 %output_2, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1091 'getelementptr' 'output_2_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1092 [1/1] (0.00ns)   --->   "%output_3_addr = getelementptr i32 %output_3, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1092 'getelementptr' 'output_3_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1093 [1/1] (0.00ns)   --->   "%output_4_addr = getelementptr i32 %output_4, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1093 'getelementptr' 'output_4_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1094 [1/1] (0.00ns)   --->   "%output_5_addr = getelementptr i32 %output_5, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1094 'getelementptr' 'output_5_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1095 [1/1] (0.00ns)   --->   "%output_6_addr = getelementptr i32 %output_6, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1095 'getelementptr' 'output_6_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1096 [1/1] (0.00ns)   --->   "%output_7_addr = getelementptr i32 %output_7, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1096 'getelementptr' 'output_7_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1097 [1/1] (0.00ns)   --->   "%output_8_addr = getelementptr i32 %output_8, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1097 'getelementptr' 'output_8_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1098 [1/1] (0.00ns)   --->   "%output_9_addr = getelementptr i32 %output_9, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1098 'getelementptr' 'output_9_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1099 [1/1] (0.00ns)   --->   "%output_10_addr = getelementptr i32 %output_10, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1099 'getelementptr' 'output_10_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1100 [1/1] (0.00ns)   --->   "%output_11_addr = getelementptr i32 %output_11, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1100 'getelementptr' 'output_11_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1101 [1/1] (0.00ns)   --->   "%output_12_addr = getelementptr i32 %output_12, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1101 'getelementptr' 'output_12_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1102 [1/1] (0.00ns)   --->   "%output_13_addr = getelementptr i32 %output_13, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1102 'getelementptr' 'output_13_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1103 [1/1] (0.00ns)   --->   "%output_14_addr = getelementptr i32 %output_14, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1103 'getelementptr' 'output_14_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1104 [1/1] (0.00ns)   --->   "%output_15_addr = getelementptr i32 %output_15, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1104 'getelementptr' 'output_15_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1105 [1/1] (0.00ns)   --->   "%output_16_addr = getelementptr i32 %output_16, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1105 'getelementptr' 'output_16_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1106 [1/1] (0.00ns)   --->   "%output_17_addr = getelementptr i32 %output_17, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1106 'getelementptr' 'output_17_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1107 [1/1] (0.00ns)   --->   "%output_18_addr = getelementptr i32 %output_18, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1107 'getelementptr' 'output_18_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1108 [1/1] (0.00ns)   --->   "%output_19_addr = getelementptr i32 %output_19, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1108 'getelementptr' 'output_19_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1109 [1/1] (0.00ns)   --->   "%output_20_addr = getelementptr i32 %output_20, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1109 'getelementptr' 'output_20_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1110 [1/1] (0.00ns)   --->   "%output_21_addr = getelementptr i32 %output_21, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1110 'getelementptr' 'output_21_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1111 [1/1] (0.00ns)   --->   "%output_22_addr = getelementptr i32 %output_22, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1111 'getelementptr' 'output_22_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1112 [1/1] (0.00ns)   --->   "%output_23_addr = getelementptr i32 %output_23, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1112 'getelementptr' 'output_23_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1113 [1/1] (0.00ns)   --->   "%output_24_addr = getelementptr i32 %output_24, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1113 'getelementptr' 'output_24_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1114 [1/1] (0.00ns)   --->   "%output_25_addr = getelementptr i32 %output_25, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1114 'getelementptr' 'output_25_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1115 [1/1] (0.00ns)   --->   "%output_26_addr = getelementptr i32 %output_26, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1115 'getelementptr' 'output_26_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1116 [1/1] (0.00ns)   --->   "%output_27_addr = getelementptr i32 %output_27, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1116 'getelementptr' 'output_27_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1117 [1/1] (0.00ns)   --->   "%output_28_addr = getelementptr i32 %output_28, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1117 'getelementptr' 'output_28_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1118 [1/1] (0.00ns)   --->   "%output_29_addr = getelementptr i32 %output_29, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1118 'getelementptr' 'output_29_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1119 [1/1] (0.00ns)   --->   "%output_30_addr = getelementptr i32 %output_30, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1119 'getelementptr' 'output_30_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1120 [1/1] (0.00ns)   --->   "%output_31_addr = getelementptr i32 %output_31, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1120 'getelementptr' 'output_31_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1121 [1/1] (0.00ns)   --->   "%output_32_addr = getelementptr i32 %output_32, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1121 'getelementptr' 'output_32_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1122 [1/1] (0.00ns)   --->   "%output_33_addr = getelementptr i32 %output_33, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1122 'getelementptr' 'output_33_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1123 [1/1] (0.00ns)   --->   "%output_34_addr = getelementptr i32 %output_34, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1123 'getelementptr' 'output_34_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1124 [1/1] (0.00ns)   --->   "%output_35_addr = getelementptr i32 %output_35, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1124 'getelementptr' 'output_35_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1125 [1/1] (0.00ns)   --->   "%output_36_addr = getelementptr i32 %output_36, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1125 'getelementptr' 'output_36_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1126 [1/1] (0.00ns)   --->   "%output_37_addr = getelementptr i32 %output_37, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1126 'getelementptr' 'output_37_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1127 [1/1] (0.00ns)   --->   "%output_38_addr = getelementptr i32 %output_38, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1127 'getelementptr' 'output_38_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1128 [1/1] (0.00ns)   --->   "%output_39_addr = getelementptr i32 %output_39, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1128 'getelementptr' 'output_39_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1129 [1/1] (0.00ns)   --->   "%output_40_addr = getelementptr i32 %output_40, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1129 'getelementptr' 'output_40_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1130 [1/1] (0.00ns)   --->   "%output_41_addr = getelementptr i32 %output_41, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1130 'getelementptr' 'output_41_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1131 [1/1] (0.00ns)   --->   "%output_42_addr = getelementptr i32 %output_42, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1131 'getelementptr' 'output_42_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1132 [1/1] (0.00ns)   --->   "%output_43_addr = getelementptr i32 %output_43, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1132 'getelementptr' 'output_43_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1133 [1/1] (0.00ns)   --->   "%output_44_addr = getelementptr i32 %output_44, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1133 'getelementptr' 'output_44_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1134 [1/1] (0.00ns)   --->   "%output_45_addr = getelementptr i32 %output_45, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1134 'getelementptr' 'output_45_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1135 [1/1] (0.00ns)   --->   "%output_46_addr = getelementptr i32 %output_46, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1135 'getelementptr' 'output_46_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1136 [1/1] (0.00ns)   --->   "%output_47_addr = getelementptr i32 %output_47, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1136 'getelementptr' 'output_47_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1137 [1/1] (0.00ns)   --->   "%output_48_addr = getelementptr i32 %output_48, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1137 'getelementptr' 'output_48_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1138 [1/1] (0.00ns)   --->   "%output_49_addr = getelementptr i32 %output_49, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1138 'getelementptr' 'output_49_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1139 [1/1] (0.00ns)   --->   "%output_50_addr = getelementptr i32 %output_50, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1139 'getelementptr' 'output_50_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1140 [1/1] (0.00ns)   --->   "%output_51_addr = getelementptr i32 %output_51, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1140 'getelementptr' 'output_51_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1141 [1/1] (0.00ns)   --->   "%output_52_addr = getelementptr i32 %output_52, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1141 'getelementptr' 'output_52_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1142 [1/1] (0.00ns)   --->   "%output_53_addr = getelementptr i32 %output_53, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1142 'getelementptr' 'output_53_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1143 [1/1] (0.00ns)   --->   "%output_54_addr = getelementptr i32 %output_54, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1143 'getelementptr' 'output_54_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1144 [1/1] (0.00ns)   --->   "%output_55_addr = getelementptr i32 %output_55, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1144 'getelementptr' 'output_55_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1145 [1/1] (0.00ns)   --->   "%output_56_addr = getelementptr i32 %output_56, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1145 'getelementptr' 'output_56_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1146 [1/1] (0.00ns)   --->   "%output_57_addr = getelementptr i32 %output_57, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1146 'getelementptr' 'output_57_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1147 [1/1] (0.00ns)   --->   "%output_58_addr = getelementptr i32 %output_58, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1147 'getelementptr' 'output_58_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1148 [1/1] (0.00ns)   --->   "%output_59_addr = getelementptr i32 %output_59, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1148 'getelementptr' 'output_59_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1149 [1/1] (0.00ns)   --->   "%output_60_addr = getelementptr i32 %output_60, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1149 'getelementptr' 'output_60_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1150 [1/1] (0.00ns)   --->   "%output_61_addr = getelementptr i32 %output_61, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1150 'getelementptr' 'output_61_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1151 [1/1] (0.00ns)   --->   "%output_62_addr = getelementptr i32 %output_62, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1151 'getelementptr' 'output_62_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1152 [1/1] (0.00ns)   --->   "%output_63_addr = getelementptr i32 %output_63, i64 0, i64 %zext_ln153" [../src/hls/cnn.cpp:153]   --->   Operation 1152 'getelementptr' 'output_63_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 1153 [1/1] (0.85ns)   --->   "%switch_ln153 = switch i6 %trunc_ln1, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [../src/hls/cnn.cpp:153]   --->   Operation 1153 'switch' 'switch_ln153' <Predicate = (!icmp_ln131)> <Delay = 0.85>
ST_30 : Operation 1154 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_62_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1154 'store' 'store_ln153' <Predicate = (trunc_ln1 == 62)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1155 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1155 'br' 'br_ln153' <Predicate = (trunc_ln1 == 62)> <Delay = 0.00>
ST_30 : Operation 1156 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_61_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1156 'store' 'store_ln153' <Predicate = (trunc_ln1 == 61)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1157 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1157 'br' 'br_ln153' <Predicate = (trunc_ln1 == 61)> <Delay = 0.00>
ST_30 : Operation 1158 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_60_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1158 'store' 'store_ln153' <Predicate = (trunc_ln1 == 60)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1159 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1159 'br' 'br_ln153' <Predicate = (trunc_ln1 == 60)> <Delay = 0.00>
ST_30 : Operation 1160 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_59_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1160 'store' 'store_ln153' <Predicate = (trunc_ln1 == 59)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1161 'br' 'br_ln153' <Predicate = (trunc_ln1 == 59)> <Delay = 0.00>
ST_30 : Operation 1162 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_58_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1162 'store' 'store_ln153' <Predicate = (trunc_ln1 == 58)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1163 'br' 'br_ln153' <Predicate = (trunc_ln1 == 58)> <Delay = 0.00>
ST_30 : Operation 1164 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_57_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1164 'store' 'store_ln153' <Predicate = (trunc_ln1 == 57)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1165 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1165 'br' 'br_ln153' <Predicate = (trunc_ln1 == 57)> <Delay = 0.00>
ST_30 : Operation 1166 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_56_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1166 'store' 'store_ln153' <Predicate = (trunc_ln1 == 56)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1167 'br' 'br_ln153' <Predicate = (trunc_ln1 == 56)> <Delay = 0.00>
ST_30 : Operation 1168 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_55_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1168 'store' 'store_ln153' <Predicate = (trunc_ln1 == 55)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1169 'br' 'br_ln153' <Predicate = (trunc_ln1 == 55)> <Delay = 0.00>
ST_30 : Operation 1170 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_54_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1170 'store' 'store_ln153' <Predicate = (trunc_ln1 == 54)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1171 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1171 'br' 'br_ln153' <Predicate = (trunc_ln1 == 54)> <Delay = 0.00>
ST_30 : Operation 1172 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_53_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1172 'store' 'store_ln153' <Predicate = (trunc_ln1 == 53)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1173 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1173 'br' 'br_ln153' <Predicate = (trunc_ln1 == 53)> <Delay = 0.00>
ST_30 : Operation 1174 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_52_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1174 'store' 'store_ln153' <Predicate = (trunc_ln1 == 52)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1175 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1175 'br' 'br_ln153' <Predicate = (trunc_ln1 == 52)> <Delay = 0.00>
ST_30 : Operation 1176 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_51_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1176 'store' 'store_ln153' <Predicate = (trunc_ln1 == 51)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1177 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1177 'br' 'br_ln153' <Predicate = (trunc_ln1 == 51)> <Delay = 0.00>
ST_30 : Operation 1178 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_50_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1178 'store' 'store_ln153' <Predicate = (trunc_ln1 == 50)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1179 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1179 'br' 'br_ln153' <Predicate = (trunc_ln1 == 50)> <Delay = 0.00>
ST_30 : Operation 1180 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_49_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1180 'store' 'store_ln153' <Predicate = (trunc_ln1 == 49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1181 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1181 'br' 'br_ln153' <Predicate = (trunc_ln1 == 49)> <Delay = 0.00>
ST_30 : Operation 1182 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_48_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1182 'store' 'store_ln153' <Predicate = (trunc_ln1 == 48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1183 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1183 'br' 'br_ln153' <Predicate = (trunc_ln1 == 48)> <Delay = 0.00>
ST_30 : Operation 1184 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_47_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1184 'store' 'store_ln153' <Predicate = (trunc_ln1 == 47)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1185 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1185 'br' 'br_ln153' <Predicate = (trunc_ln1 == 47)> <Delay = 0.00>
ST_30 : Operation 1186 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_46_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1186 'store' 'store_ln153' <Predicate = (trunc_ln1 == 46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1187 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1187 'br' 'br_ln153' <Predicate = (trunc_ln1 == 46)> <Delay = 0.00>
ST_30 : Operation 1188 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_45_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1188 'store' 'store_ln153' <Predicate = (trunc_ln1 == 45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1189 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1189 'br' 'br_ln153' <Predicate = (trunc_ln1 == 45)> <Delay = 0.00>
ST_30 : Operation 1190 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_44_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1190 'store' 'store_ln153' <Predicate = (trunc_ln1 == 44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1191 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1191 'br' 'br_ln153' <Predicate = (trunc_ln1 == 44)> <Delay = 0.00>
ST_30 : Operation 1192 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_43_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1192 'store' 'store_ln153' <Predicate = (trunc_ln1 == 43)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1193 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1193 'br' 'br_ln153' <Predicate = (trunc_ln1 == 43)> <Delay = 0.00>
ST_30 : Operation 1194 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_42_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1194 'store' 'store_ln153' <Predicate = (trunc_ln1 == 42)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1195 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1195 'br' 'br_ln153' <Predicate = (trunc_ln1 == 42)> <Delay = 0.00>
ST_30 : Operation 1196 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_41_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1196 'store' 'store_ln153' <Predicate = (trunc_ln1 == 41)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1197 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1197 'br' 'br_ln153' <Predicate = (trunc_ln1 == 41)> <Delay = 0.00>
ST_30 : Operation 1198 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_40_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1198 'store' 'store_ln153' <Predicate = (trunc_ln1 == 40)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1199 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1199 'br' 'br_ln153' <Predicate = (trunc_ln1 == 40)> <Delay = 0.00>
ST_30 : Operation 1200 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_39_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1200 'store' 'store_ln153' <Predicate = (trunc_ln1 == 39)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1201 'br' 'br_ln153' <Predicate = (trunc_ln1 == 39)> <Delay = 0.00>
ST_30 : Operation 1202 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_38_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1202 'store' 'store_ln153' <Predicate = (trunc_ln1 == 38)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1203 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1203 'br' 'br_ln153' <Predicate = (trunc_ln1 == 38)> <Delay = 0.00>
ST_30 : Operation 1204 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_37_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1204 'store' 'store_ln153' <Predicate = (trunc_ln1 == 37)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1205 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1205 'br' 'br_ln153' <Predicate = (trunc_ln1 == 37)> <Delay = 0.00>
ST_30 : Operation 1206 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_36_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1206 'store' 'store_ln153' <Predicate = (trunc_ln1 == 36)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1207 'br' 'br_ln153' <Predicate = (trunc_ln1 == 36)> <Delay = 0.00>
ST_30 : Operation 1208 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_35_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1208 'store' 'store_ln153' <Predicate = (trunc_ln1 == 35)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1209 'br' 'br_ln153' <Predicate = (trunc_ln1 == 35)> <Delay = 0.00>
ST_30 : Operation 1210 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_34_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1210 'store' 'store_ln153' <Predicate = (trunc_ln1 == 34)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1211 'br' 'br_ln153' <Predicate = (trunc_ln1 == 34)> <Delay = 0.00>
ST_30 : Operation 1212 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_33_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1212 'store' 'store_ln153' <Predicate = (trunc_ln1 == 33)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1213 'br' 'br_ln153' <Predicate = (trunc_ln1 == 33)> <Delay = 0.00>
ST_30 : Operation 1214 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_32_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1214 'store' 'store_ln153' <Predicate = (trunc_ln1 == 32)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1215 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1215 'br' 'br_ln153' <Predicate = (trunc_ln1 == 32)> <Delay = 0.00>
ST_30 : Operation 1216 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_31_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1216 'store' 'store_ln153' <Predicate = (trunc_ln1 == 31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1217 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1217 'br' 'br_ln153' <Predicate = (trunc_ln1 == 31)> <Delay = 0.00>
ST_30 : Operation 1218 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_30_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1218 'store' 'store_ln153' <Predicate = (trunc_ln1 == 30)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1219 'br' 'br_ln153' <Predicate = (trunc_ln1 == 30)> <Delay = 0.00>
ST_30 : Operation 1220 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_29_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1220 'store' 'store_ln153' <Predicate = (trunc_ln1 == 29)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1221 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1221 'br' 'br_ln153' <Predicate = (trunc_ln1 == 29)> <Delay = 0.00>
ST_30 : Operation 1222 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_28_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1222 'store' 'store_ln153' <Predicate = (trunc_ln1 == 28)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1223 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1223 'br' 'br_ln153' <Predicate = (trunc_ln1 == 28)> <Delay = 0.00>
ST_30 : Operation 1224 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_27_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1224 'store' 'store_ln153' <Predicate = (trunc_ln1 == 27)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1225 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1225 'br' 'br_ln153' <Predicate = (trunc_ln1 == 27)> <Delay = 0.00>
ST_30 : Operation 1226 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_26_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1226 'store' 'store_ln153' <Predicate = (trunc_ln1 == 26)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1227 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1227 'br' 'br_ln153' <Predicate = (trunc_ln1 == 26)> <Delay = 0.00>
ST_30 : Operation 1228 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_25_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1228 'store' 'store_ln153' <Predicate = (trunc_ln1 == 25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1229 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1229 'br' 'br_ln153' <Predicate = (trunc_ln1 == 25)> <Delay = 0.00>
ST_30 : Operation 1230 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_24_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1230 'store' 'store_ln153' <Predicate = (trunc_ln1 == 24)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1231 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1231 'br' 'br_ln153' <Predicate = (trunc_ln1 == 24)> <Delay = 0.00>
ST_30 : Operation 1232 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_23_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1232 'store' 'store_ln153' <Predicate = (trunc_ln1 == 23)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1233 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1233 'br' 'br_ln153' <Predicate = (trunc_ln1 == 23)> <Delay = 0.00>
ST_30 : Operation 1234 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_22_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1234 'store' 'store_ln153' <Predicate = (trunc_ln1 == 22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1235 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1235 'br' 'br_ln153' <Predicate = (trunc_ln1 == 22)> <Delay = 0.00>
ST_30 : Operation 1236 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_21_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1236 'store' 'store_ln153' <Predicate = (trunc_ln1 == 21)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1237 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1237 'br' 'br_ln153' <Predicate = (trunc_ln1 == 21)> <Delay = 0.00>
ST_30 : Operation 1238 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_20_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1238 'store' 'store_ln153' <Predicate = (trunc_ln1 == 20)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1239 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1239 'br' 'br_ln153' <Predicate = (trunc_ln1 == 20)> <Delay = 0.00>
ST_30 : Operation 1240 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_19_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1240 'store' 'store_ln153' <Predicate = (trunc_ln1 == 19)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1241 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1241 'br' 'br_ln153' <Predicate = (trunc_ln1 == 19)> <Delay = 0.00>
ST_30 : Operation 1242 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_18_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1242 'store' 'store_ln153' <Predicate = (trunc_ln1 == 18)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1243 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1243 'br' 'br_ln153' <Predicate = (trunc_ln1 == 18)> <Delay = 0.00>
ST_30 : Operation 1244 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_17_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1244 'store' 'store_ln153' <Predicate = (trunc_ln1 == 17)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1245 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1245 'br' 'br_ln153' <Predicate = (trunc_ln1 == 17)> <Delay = 0.00>
ST_30 : Operation 1246 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_16_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1246 'store' 'store_ln153' <Predicate = (trunc_ln1 == 16)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1247 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1247 'br' 'br_ln153' <Predicate = (trunc_ln1 == 16)> <Delay = 0.00>
ST_30 : Operation 1248 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_15_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1248 'store' 'store_ln153' <Predicate = (trunc_ln1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1249 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1249 'br' 'br_ln153' <Predicate = (trunc_ln1 == 15)> <Delay = 0.00>
ST_30 : Operation 1250 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_14_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1250 'store' 'store_ln153' <Predicate = (trunc_ln1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1251 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1251 'br' 'br_ln153' <Predicate = (trunc_ln1 == 14)> <Delay = 0.00>
ST_30 : Operation 1252 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_13_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1252 'store' 'store_ln153' <Predicate = (trunc_ln1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1253 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1253 'br' 'br_ln153' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_30 : Operation 1254 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_12_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1254 'store' 'store_ln153' <Predicate = (trunc_ln1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1255 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1255 'br' 'br_ln153' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_30 : Operation 1256 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_11_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1256 'store' 'store_ln153' <Predicate = (trunc_ln1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1257 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1257 'br' 'br_ln153' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_30 : Operation 1258 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_10_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1258 'store' 'store_ln153' <Predicate = (trunc_ln1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1259 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1259 'br' 'br_ln153' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_30 : Operation 1260 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_9_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1260 'store' 'store_ln153' <Predicate = (trunc_ln1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1261 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1261 'br' 'br_ln153' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_30 : Operation 1262 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_8_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1262 'store' 'store_ln153' <Predicate = (trunc_ln1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1263 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1263 'br' 'br_ln153' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_30 : Operation 1264 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_7_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1264 'store' 'store_ln153' <Predicate = (trunc_ln1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1265 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1265 'br' 'br_ln153' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_30 : Operation 1266 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_6_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1266 'store' 'store_ln153' <Predicate = (trunc_ln1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1267 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1267 'br' 'br_ln153' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_30 : Operation 1268 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_5_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1268 'store' 'store_ln153' <Predicate = (trunc_ln1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1269 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1269 'br' 'br_ln153' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_30 : Operation 1270 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_4_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1270 'store' 'store_ln153' <Predicate = (trunc_ln1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1271 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1271 'br' 'br_ln153' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_30 : Operation 1272 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_3_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1272 'store' 'store_ln153' <Predicate = (trunc_ln1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1273 'br' 'br_ln153' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_30 : Operation 1274 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_2_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1274 'store' 'store_ln153' <Predicate = (trunc_ln1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1275 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1275 'br' 'br_ln153' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_30 : Operation 1276 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_1_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1276 'store' 'store_ln153' <Predicate = (trunc_ln1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1277 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1277 'br' 'br_ln153' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_30 : Operation 1278 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_0_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1278 'store' 'store_ln153' <Predicate = (trunc_ln1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 421> <RAM>
ST_30 : Operation 1279 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1279 'br' 'br_ln153' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_30 : Operation 1280 [1/1] (1.35ns)   --->   "%store_ln153 = store i32 %select_ln147_3, i9 %output_63_addr" [../src/hls/cnn.cpp:153]   --->   Operation 1280 'store' 'store_ln153' <Predicate = (trunc_ln1 == 63)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 389> <RAM>
ST_30 : Operation 1281 [1/1] (0.00ns)   --->   "%br_ln153 = br void %.split4454" [../src/hls/cnn.cpp:153]   --->   Operation 1281 'br' 'br_ln153' <Predicate = (trunc_ln1 == 63)> <Delay = 0.00>

State 31 <SV = 3> <Delay = 0.00>
ST_31 : Operation 1282 [1/1] (0.00ns)   --->   "%ret_ln157 = ret" [../src/hls/cnn.cpp:157]   --->   Operation 1282 'ret' 'ret_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten51', ../src/hls/cnn.cpp:131) with incoming values : ('add_ln131', ../src/hls/cnn.cpp:131) [131]  (0.489 ns)

 <State 2>: 6.88ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:131) with incoming values : ('select_ln131_6', ../src/hls/cnn.cpp:131) [132]  (0 ns)
	'add' operation ('add_ln131_1', ../src/hls/cnn.cpp:131) [159]  (0.887 ns)
	'mul' operation ('p_mid115', ../src/hls/cnn.cpp:131) [165]  (1.82 ns)
	'select' operation ('select_ln131_2', ../src/hls/cnn.cpp:131) [166]  (0 ns)
	'add' operation ('add_ln146_6', ../src/hls/cnn.cpp:146) [189]  (0.962 ns)
	'select' operation ('select_ln134_2', ../src/hls/cnn.cpp:134) [190]  (0.431 ns)
	'or' operation ('or_ln134_1', ../src/hls/cnn.cpp:134) [191]  (0 ns)
	'add' operation ('add_ln146_2', ../src/hls/cnn.cpp:146) [348]  (1.03 ns)
	'urem' operation ('urem_ln146_1', ../src/hls/cnn.cpp:146) [353]  (1.75 ns)

 <State 3>: 5.99ns
The critical path consists of the following:
	'or' operation ('p_mid117', ../src/hls/cnn.cpp:131) [167]  (0 ns)
	'mul' operation ('p_mid119', ../src/hls/cnn.cpp:131) [169]  (1.82 ns)
	'select' operation ('select_ln131_3', ../src/hls/cnn.cpp:131) [170]  (0 ns)
	'add' operation ('add_ln146_7', ../src/hls/cnn.cpp:146) [193]  (0.962 ns)
	'select' operation ('select_ln134_3', ../src/hls/cnn.cpp:134) [194]  (0.431 ns)
	'or' operation ('or_ln134_2', ../src/hls/cnn.cpp:134) [195]  (0 ns)
	'add' operation ('add_ln146_5', ../src/hls/cnn.cpp:146) [653]  (1.03 ns)
	'urem' operation ('urem_ln146_3', ../src/hls/cnn.cpp:146) [658]  (1.75 ns)

 <State 4>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 7>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 8>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 10>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 16>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 17>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 18>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 19>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)

 <State 22>: 3.1ns
The critical path consists of the following:
	'urem' operation ('urem_ln146', ../src/hls/cnn.cpp:146) [208]  (1.75 ns)
	'getelementptr' operation ('input_0_addr', ../src/hls/cnn.cpp:146) [210]  (0 ns)
	'load' operation ('input_0_load', ../src/hls/cnn.cpp:146) on array 'input_0' [211]  (1.35 ns)

 <State 23>: 5.68ns
The critical path consists of the following:
	'load' operation ('input_0_load', ../src/hls/cnn.cpp:146) on array 'input_0' [211]  (1.35 ns)
	'mux' operation ('tmp_2', ../src/hls/cnn.cpp:146) [338]  (0.978 ns)
	'fcmp' operation ('tmp_4', ../src/hls/cnn.cpp:147) [345]  (3.35 ns)

 <State 24>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_4', ../src/hls/cnn.cpp:147) [345]  (3.35 ns)
	'and' operation ('and_ln147', ../src/hls/cnn.cpp:147) [346]  (0 ns)
	'select' operation ('select_ln147', ../src/hls/cnn.cpp:147) [347]  (0.525 ns)
	'fcmp' operation ('tmp_8', ../src/hls/cnn.cpp:147) [497]  (3.35 ns)

 <State 25>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', ../src/hls/cnn.cpp:147) [497]  (3.35 ns)
	'and' operation ('and_ln147_2', ../src/hls/cnn.cpp:147) [498]  (0.331 ns)
	'select' operation ('select_ln147_1', ../src/hls/cnn.cpp:147) [499]  (0.525 ns)

 <State 26>: 5.68ns
The critical path consists of the following:
	'load' operation ('input_0_load_2', ../src/hls/cnn.cpp:146) on array 'input_0' [509]  (1.35 ns)
	'mux' operation ('tmp_s', ../src/hls/cnn.cpp:146) [636]  (0.978 ns)
	'fcmp' operation ('tmp_11', ../src/hls/cnn.cpp:147) [650]  (3.35 ns)

 <State 27>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', ../src/hls/cnn.cpp:147) [650]  (3.35 ns)
	'and' operation ('and_ln147_4', ../src/hls/cnn.cpp:147) [651]  (0.331 ns)
	'select' operation ('select_ln147_2', ../src/hls/cnn.cpp:147) [652]  (0.525 ns)

 <State 28>: 2.33ns
The critical path consists of the following:
	'load' operation ('input_0_load_3', ../src/hls/cnn.cpp:146) on array 'input_0' [661]  (1.35 ns)
	'mux' operation ('tmp_12', ../src/hls/cnn.cpp:146) [788]  (0.978 ns)

 <State 29>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', ../src/hls/cnn.cpp:147) [802]  (3.35 ns)

 <State 30>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', ../src/hls/cnn.cpp:147) [802]  (3.35 ns)
	'and' operation ('and_ln147_6', ../src/hls/cnn.cpp:147) [803]  (0.331 ns)
	'select' operation ('select_ln147_3', ../src/hls/cnn.cpp:147) [804]  (0.525 ns)
	'store' operation ('store_ln153', ../src/hls/cnn.cpp:153) of variable 'select_ln147_3', ../src/hls/cnn.cpp:147 on array 'output_62' [877]  (1.35 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
