
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.14.0.75.2

// ldbanno -n Verilog -o ballplayer_ballplayer_impl_vo.vo -w -neg -gui -msgset E:/code/FPGA/ballplayer/promote.xml ballplayer_ballplayer_impl.ncd 
// Netlist created on Sun Mar 09 08:03:42 2025
// Netlist written on Sun Mar 09 08:05:10 2025
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module template ( clk, rst, ball_release_button, adc_dat, key_up, key_down, 
                  adc_cs, adc_clk, i2c_scl, i2c_sda, lcd_rst, lcd_blk, lcd_dc, 
                  lcd_sclk, lcd_mosi, lcd_cs, led, seg_led_1, seg_led_2 );
  input  clk, rst, ball_release_button, adc_dat, key_up, key_down;
  output adc_cs, adc_clk, i2c_scl, lcd_rst, lcd_blk, lcd_dc, lcd_sclk, 
         lcd_mosi, lcd_cs, led;
  output [8:0] seg_led_1;
  output [8:0] seg_led_2;
  inout  i2c_sda;
  wire   \lcd1/rom_addr_5 , \lcd1/pic_ram_u0/n3852 , n21630, 
         ball_release_button_c, \lcd1/rom_addr_4 , \lcd1/pic_ram_u0/n3853 , 
         n21631, \lcd1/pic_ram_u0/n18331 , \lcd1/pic_ram_u0/q_239_N_2289_4 , 
         \lcd1/pic_ram_u0/q_239_N_2289_5 , \lcd1/pic_ram_u0/n18332 , 
         \lcd1/rom_addr_3 , \lcd1/pic_ram_u0/n3854 , n21677, \lcd1/rom_addr_2 , 
         \lcd1/pic_ram_u0/n3855 , n21678, \lcd1/pic_ram_u0/n18330 , 
         \lcd1/q_239_N_2289_2 , \lcd1/pic_ram_u0/q_239_N_2289_3 , 
         \lcd1/rom_addr_1 , \lcd1/pic_ram_u0/n3856 , n21664, \lcd1/rom_addr_0 , 
         \lcd1/pic_ram_u0/n3857 , n21666, \lcd1/pic_ram_u0/n18329 , 
         \lcd1/pic_ram_u0/q_239_N_2289_0 , \lcd1/pic_ram_u0/q_239_N_2289_1 , 
         \lcd1/lcd_write_inst/state_3_N_1111_3 , state_2_adj_2666, 
         \lcd1/clk_50MHz , \lcd1/lcd_write_inst/state_3 , \lcd1/rom_addr_8 , 
         home_8, \lcd1/rom_addr_7 , home_7, 
         \lcd1/lcd_write_inst/sclk_flag_N_1148 , 
         \lcd1/lcd_write_inst/mosi_N_1143 , \lcd1/pic_ram_u0/n18341 , 
         \lcd1/pic_ram_u0/n3850 , \lcd1/pic_ram_u0/n3849 , \lcd1/rom_addr_6 , 
         home_6, home_5, \lcd1/lcd_write_inst/n653 , 
         \lcd1/lcd_write_inst/clk_50MHz_enable_46 , 
         \lcd1/lcd_write_inst/state_1 , \lcd1/pic_ram_u0/n18340 , 
         \lcd1/lcd_write_inst/mosi_N_1140 , \lcd1/pic_ram_u0/n3851 , home_4, 
         home_3, \lcd1/lcd_write_inst/mosi_N_1139 , \lcd1/lcd_write_inst/n655 , 
         \lcd1/pic_ram_u0/n18339 , home_2, home_1, 
         \lcd1/lcd_write_inst/mosi_N_1138 , \lcd1/lcd_write_inst/n657 , 
         \lcd1/pic_ram_u0/n18338 , home_0, \lcd1/lcd_write_inst/mosi_N_1137 , 
         \lcd1/lcd_write_inst/n659 , n21638, \lcd1/pic_ram_u0/n18333 , 
         \lcd1/pic_ram_u0/q_239_N_2289_8 , n21635, n21637, 
         \lcd1/pic_ram_u0/q_239_N_2289_6 , \lcd1/pic_ram_u0/q_239_N_2289_7 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_8 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_7 , 
         \lcd1/lcd_show_pic_inst/n42 , \lcd1/lcd_show_pic_inst/n43 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 , 
         \lcd1/lcd_show_pic_inst/n16264 , \lcd1/lcd_show_pic_inst/n18391 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_6 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_5 , 
         \lcd1/lcd_show_pic_inst/n44 , \lcd1/lcd_show_pic_inst/n45 , 
         \lcd1/lcd_show_pic_inst/n18390 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_4 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_3 , 
         \lcd1/lcd_show_pic_inst/n46 , \lcd1/lcd_show_pic_inst/n47 , 
         \lcd1/lcd_show_pic_inst/n18389 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_2 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_1 , 
         \lcd1/lcd_show_pic_inst/n48 , \lcd1/lcd_show_pic_inst/n49 , 
         \lcd1/lcd_show_pic_inst/n18388 , 
         \lcd1/lcd_show_pic_inst/cnt_length_num_0 , 
         \lcd1/lcd_show_pic_inst/n50 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_9 , 
         \lcd1/lcd_show_pic_inst/n1161 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 , 
         \lcd1/lcd_show_pic_inst/n18274 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_8 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_7 , 
         \lcd1/lcd_show_pic_inst/n1162 , \lcd1/lcd_show_pic_inst/n1163 , 
         \lcd1/lcd_show_pic_inst/n18273 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_6 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_5 , 
         \lcd1/lcd_show_pic_inst/n1164 , \lcd1/lcd_show_pic_inst/n1165 , 
         \lcd1/lcd_show_pic_inst/n18272 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_4 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_3 , 
         \lcd1/lcd_show_pic_inst/n1166 , \lcd1/lcd_show_pic_inst/n1167 , 
         \lcd1/lcd_show_pic_inst/n18271 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_2 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_1 , 
         \lcd1/lcd_show_pic_inst/n1168 , \lcd1/lcd_show_pic_inst/n1169 , 
         \lcd1/lcd_show_pic_inst/n18270 , 
         \lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 , 
         \lcd1/lcd_show_pic_inst/n1170 , \lcd1/lcd_init_inst/cnt_150ms_22 , 
         \lcd1/lcd_init_inst/cnt_150ms_21 , \lcd1/lcd_init_inst/n98 , 
         \lcd1/lcd_init_inst/n99 , \lcd1/lcd_init_inst/cnt_150ms_22__N_1318 , 
         \lcd1/lcd_init_inst/n18403 , \lcd1/lcd_init_inst/cnt_150ms_20 , 
         \lcd1/lcd_init_inst/cnt_150ms_19 , \lcd1/lcd_init_inst/n100 , 
         \lcd1/lcd_init_inst/n101 , \lcd1/lcd_init_inst/n18402 , 
         \lcd1/lcd_init_inst/cnt_150ms_18 , \lcd1/lcd_init_inst/cnt_150ms_17 , 
         \lcd1/lcd_init_inst/n102 , \lcd1/lcd_init_inst/n103 , 
         \lcd1/lcd_init_inst/n18401 , \lcd1/lcd_init_inst/cnt_150ms_16 , 
         \lcd1/lcd_init_inst/cnt_150ms_15 , \lcd1/lcd_init_inst/n104 , 
         \lcd1/lcd_init_inst/n105 , \lcd1/lcd_init_inst/n18400 , 
         \lcd1/lcd_init_inst/cnt_150ms_14 , \lcd1/lcd_init_inst/cnt_150ms_13 , 
         \lcd1/lcd_init_inst/n106 , \lcd1/lcd_init_inst/n107 , 
         \lcd1/lcd_init_inst/n18399 , \lcd1/lcd_init_inst/cnt_150ms_12 , 
         \lcd1/lcd_init_inst/cnt_150ms_11 , \lcd1/lcd_init_inst/n108 , 
         \lcd1/lcd_init_inst/n109 , \lcd1/lcd_init_inst/n18398 , 
         \lcd1/lcd_init_inst/cnt_150ms_10 , \lcd1/lcd_init_inst/cnt_150ms_9 , 
         \lcd1/lcd_init_inst/n110 , \lcd1/lcd_init_inst/n111 , 
         \lcd1/lcd_init_inst/n18397 , \lcd1/lcd_init_inst/cnt_150ms_8 , 
         \lcd1/lcd_init_inst/cnt_150ms_7 , \lcd1/lcd_init_inst/n112 , 
         \lcd1/lcd_init_inst/n113 , \lcd1/lcd_init_inst/n18396 , 
         \lcd1/lcd_init_inst/cnt_150ms_6 , \lcd1/lcd_init_inst/cnt_150ms_5 , 
         \lcd1/lcd_init_inst/n114 , \lcd1/lcd_init_inst/n115 , 
         \lcd1/lcd_init_inst/n18395 , \lcd1/lcd_init_inst/cnt_150ms_4 , 
         \lcd1/lcd_init_inst/cnt_150ms_3 , \lcd1/lcd_init_inst/n116 , 
         \lcd1/lcd_init_inst/n117 , \lcd1/lcd_init_inst/n18394 , 
         \lcd1/lcd_init_inst/cnt_150ms_2 , \lcd1/lcd_init_inst/cnt_150ms_1 , 
         \lcd1/lcd_init_inst/n118 , \lcd1/lcd_init_inst/n119 , 
         \lcd1/lcd_init_inst/n18393 , \lcd1/lcd_init_inst/cnt_150ms_0 , 
         \lcd1/lcd_init_inst/n120 , \lcd1/lcd_init_inst/cnt_s4_num_17 , 
         \lcd1/lcd_init_inst/n358 , clk_50MHz_enable_79, state_4, 
         \lcd1/lcd_init_inst/n18269 , \lcd1/lcd_init_inst/cnt_s4_num_16 , 
         \lcd1/lcd_init_inst/cnt_s4_num_15 , \lcd1/lcd_init_inst/n359 , 
         \lcd1/lcd_init_inst/n360 , \lcd1/lcd_init_inst/n18268 , 
         \lcd1/lcd_init_inst/cnt_s4_num_14 , 
         \lcd1/lcd_init_inst/cnt_s4_num_13 , \lcd1/lcd_init_inst/n361 , 
         \lcd1/lcd_init_inst/n362 , \lcd1/lcd_init_inst/n18267 , 
         \lcd1/lcd_init_inst/cnt_s4_num_12 , 
         \lcd1/lcd_init_inst/cnt_s4_num_11 , \lcd1/lcd_init_inst/n363 , 
         \lcd1/lcd_init_inst/n364 , \lcd1/lcd_init_inst/n18266 , 
         \lcd1/lcd_init_inst/cnt_s4_num_10 , \lcd1/lcd_init_inst/cnt_s4_num_9 , 
         \lcd1/lcd_init_inst/n365 , \lcd1/lcd_init_inst/n366 , 
         \lcd1/lcd_init_inst/n18265 , \lcd1/lcd_init_inst/cnt_s4_num_8 , 
         \lcd1/lcd_init_inst/cnt_s4_num_7 , \lcd1/lcd_init_inst/n367 , 
         \lcd1/lcd_init_inst/n368 , \lcd1/lcd_init_inst/n18264 , 
         \lcd1/lcd_init_inst/cnt_s4_num_6 , \lcd1/lcd_init_inst/cnt_s4_num_5 , 
         \lcd1/lcd_init_inst/n369 , \lcd1/lcd_init_inst/n370 , 
         \lcd1/lcd_init_inst/n18263 , \lcd1/lcd_init_inst/cnt_s4_num_4 , 
         \lcd1/lcd_init_inst/cnt_s4_num_3 , \lcd1/lcd_init_inst/n371 , 
         \lcd1/lcd_init_inst/n372 , \lcd1/lcd_init_inst/n18262 , 
         \lcd1/lcd_init_inst/cnt_s4_num_2 , \lcd1/lcd_init_inst/cnt_s4_num_1 , 
         \lcd1/lcd_init_inst/n373 , \lcd1/lcd_init_inst/n374 , 
         \lcd1/lcd_init_inst/n18261 , \lcd1/lcd_init_inst/cnt_s4_num_0 , 
         \lcd1/lcd_init_inst/n375 , handline_0, 
         \lcd1/lcd_draw_line_inst/past_y_0 , handline_1, 
         \lcd1/lcd_draw_line_inst/past_y_1 , \lcd1/lcd_draw_line_inst/n17923 , 
         \lcd1/n3255 , handline_2, \lcd1/lcd_draw_line_inst/past_y_3 , 
         handline_3, \lcd1/lcd_draw_line_inst/past_y_2 , 
         \lcd1/lcd_draw_line_inst/past_y_4 , handline_4, handline_5, 
         \lcd1/lcd_draw_line_inst/past_y_5 , \lcd1/lcd_draw_line_inst/n17922 , 
         handline_6, \lcd1/lcd_draw_line_inst/past_y_6 , 
         \lcd1/lcd_draw_line_inst/past_y_7 , handline_7, handline_8, 
         \lcd1/lcd_draw_line_inst/past_y_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18312 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n195 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18311 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n197 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n196 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18310 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n199 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n198 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18309 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n201 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n200 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n202 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_9 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n138 , 
         clk_50MHz_enable_100, state_3_adj_2669, 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18299 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_7 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n139 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n140 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18298 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_6 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_5 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n141 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n142 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18297 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_4 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n143 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n144 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18296 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_1 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n145 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n146 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18295 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n147 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_7 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n42 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n43 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18386 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_6 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_5 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n44 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n45 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18385 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_4 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n46 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n47 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18384 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_1 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n48 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n49 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18383 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n50 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18337 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n185 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18336 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n187 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n186 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18335 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n189 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n188 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18334 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n191 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n190 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n192 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_9 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n115 , 
         clk_50MHz_enable_61, state_3_adj_2671, 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18317 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_7 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n116 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n117 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18316 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_6 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_5 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n118 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n119 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18315 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_4 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n120 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n121 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18314 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_1 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n122 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n123 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18313 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n124 , 
         \jump/time_count_up_10 , \jump/time_count_up_2 , 
         \jump/time_count_up_11 , \jump/time_count_up_1 , 
         \jump/time_count_up_0 , \jump/mult_15u_15u_0_cin_lr_10 , 
         \jump/mult_15u_15u_0_pp_5_11 , \jump/mult_15u_15u_0_pp_5_12 , 
         \jump/time_count_up_6 , \jump/time_count_r_4 , \jump/time_count_up_7 , 
         \jump/time_count_r_3 , \jump/time_count_r_2 , \jump/mco_21 , 
         \jump/mult_15u_15u_0_pp_3_9 , \jump/mult_15u_15u_0_pp_3_10 , 
         \jump/time_count_r_1 , \jump/time_count_r_0 , 
         \jump/mult_15u_15u_0_cin_lr_6 , \jump/mult_15u_15u_0_pp_3_7 , 
         \jump/mult_15u_15u_0_pp_3_8 , \jump/time_count_up_8 , 
         \jump/time_count_up_4 , \jump/time_count_up_9 , 
         \jump/time_count_up_3 , \jump/mco_28 , \jump/mult_15u_15u_0_pp_4_11 , 
         \jump/mult_15u_15u_0_pp_4_12 , \jump/mult_15u_15u_0_cin_lr_8 , 
         \jump/mult_15u_15u_0_pp_4_9 , \jump/mult_15u_15u_0_pp_4_10 , 
         \jump/time_count_up_5 , \jump/mco_22 , \jump/mult_15u_15u_0_pp_3_11 , 
         \jump/mult_15u_15u_0_pp_3_12 , \jump/mco_21_adj_2337 , 
         \jump/mult_15u_15u_0_pp_3_9_adj_2336 , 
         \jump/mult_15u_15u_0_pp_3_10_adj_2335 , 
         \jump/mult_15u_15u_0_cin_lr_6_adj_2340 , 
         \jump/mult_15u_15u_0_pp_3_7_adj_2339 , 
         \jump/mult_15u_15u_0_pp_3_8_adj_2338 , \jump/time_count_r_6 , 
         \jump/time_count_r_5 , \jump/mco_15 , \jump/mult_15u_15u_0_pp_2_9 , 
         \jump/mult_15u_15u_0_pp_2_10 , \jump/mco_14 , 
         \jump/mult_15u_15u_0_pp_2_7 , \jump/mult_15u_15u_0_pp_2_8 , 
         \jump/mco_16 , \jump/mult_15u_15u_0_pp_2_11 , 
         \jump/mult_15u_15u_0_pp_2_12 , \jump/mult_15u_15u_0_cin_lr_4 , 
         \jump/mult_15u_15u_0_pp_2_5 , \jump/mult_15u_15u_0_pp_2_6 , 
         \jump/mco_15_adj_2343 , \jump/mult_15u_15u_0_pp_2_9_adj_2342 , 
         \jump/mult_15u_15u_0_pp_2_10_adj_2341 , \jump/mco_14_adj_2346 , 
         \jump/mult_15u_15u_0_pp_2_7_adj_2345 , 
         \jump/mult_15u_15u_0_pp_2_8_adj_2344 , 
         \jump/mult_15u_15u_0_cin_lr_4_adj_2349 , 
         \jump/mult_15u_15u_0_pp_2_5_adj_2348 , 
         \jump/mult_15u_15u_0_pp_2_6_adj_2347 , \jump/time_count_r_8 , 
         \jump/time_count_r_7 , \jump/mco_9 , \jump/mult_15u_15u_0_pp_1_9 , 
         \jump/mult_15u_15u_0_pp_1_10 , \jump/mco_8 , 
         \jump/mult_15u_15u_0_pp_1_7 , \jump/mult_15u_15u_0_pp_1_8 , 
         \jump/mco_10 , \jump/mult_15u_15u_0_pp_1_11 , 
         \jump/mult_15u_15u_0_pp_1_12 , \jump/mco_9_adj_2352 , 
         \jump/mult_15u_15u_0_pp_1_9_adj_2351 , 
         \jump/mult_15u_15u_0_pp_1_10_adj_2350 , \jump/mco_8_adj_2355 , 
         \jump/mult_15u_15u_0_pp_1_7_adj_2354 , 
         \jump/mult_15u_15u_0_pp_1_8_adj_2353 , \jump/mco_7 , 
         \jump/mult_15u_15u_0_pp_1_5 , \jump/mult_15u_15u_0_pp_1_6 , 
         \jump/mco_7_adj_2358 , \jump/mult_15u_15u_0_pp_1_5_adj_2357 , 
         \jump/mult_15u_15u_0_pp_1_6_adj_2356 , \jump/mult_15u_15u_0_cin_lr_2 , 
         \jump/mult_15u_15u_0_pp_1_3 , \jump/mult_15u_15u_0_pp_1_4 , 
         \jump/mult_15u_15u_0_cin_lr_2_adj_2361 , 
         \jump/mult_15u_15u_0_pp_1_3_adj_2360 , 
         \jump/mult_15u_15u_0_pp_1_4_adj_2359 , \jump/time_count_r_10 , 
         \jump/time_count_r_9 , \jump/mco_3 , \jump/mult_15u_15u_0_pp_0_9 , 
         \jump/mult_15u_15u_0_pp_0_10 , \jump/mco_2 , 
         \jump/mult_15u_15u_0_pp_0_7 , \jump/mult_15u_15u_0_pp_0_8 , 
         \jump/mco_1 , \jump/mult_15u_15u_0_pp_0_5 , 
         \jump/mult_15u_15u_0_pp_0_6 , \jump/mco , 
         \jump/mult_15u_15u_0_pp_0_3 , \jump/mult_15u_15u_0_pp_0_4 , 
         \jump/time_count_up_12 , \jump/mco_4 , \jump/mult_15u_15u_0_pp_0_11 , 
         \jump/mult_15u_15u_0_pp_0_12 , \jump/mco_3_adj_2364 , 
         \jump/mult_15u_15u_0_pp_0_9_adj_2363 , 
         \jump/mult_15u_15u_0_pp_0_10_adj_2362 , \jump/mco_2_adj_2367 , 
         \jump/mult_15u_15u_0_pp_0_7_adj_2366 , 
         \jump/mult_15u_15u_0_pp_0_8_adj_2365 , \jump/mco_1_adj_2370 , 
         \jump/mult_15u_15u_0_pp_0_5_adj_2369 , 
         \jump/mult_15u_15u_0_pp_0_6_adj_2368 , \jump/mco_adj_2373 , 
         \jump/mult_15u_15u_0_pp_0_3_adj_2372 , 
         \jump/mult_15u_15u_0_pp_0_4_adj_2371 , \jump/mult_15u_15u_0_cin_lr_0 , 
         \jump/mult_15u_15u_0_pp_0_2 , \jump/mult_15u_15u_0_cin_lr_0_adj_2375 , 
         \jump/mult_15u_15u_0_pp_0_2_adj_2374 , \jump/s_mult_15u_15u_0_5_12 , 
         \jump/s_mult_15u_15u_0_4_12 , \jump/s_mult_15u_15u_0_4_11 , 
         \jump/s_mult_15u_15u_0_2_11 , \jump/co_t_mult_15u_15u_0_6_2 , 
         \jump/n556 , \jump/s_mult_15u_15u_0_2_10 , 
         \jump/s_mult_15u_15u_0_4_10 , \jump/s_mult_15u_15u_0_4_9 , 
         \jump/co_t_mult_15u_15u_0_6_1 , \jump/n558 , \jump/n557 , 
         \jump/mult_15u_15u_0_pp_4_8 , \jump/s_mult_15u_15u_0_4_8 , 
         \jump/n559 , \jump/s_mult_15u_15u_0_2_10_adj_2379 , 
         \jump/s_mult_15u_15u_0_4_10_adj_2381 , 
         \jump/mult_15u_15u_0_pp_4_9_adj_2382 , 
         \jump/s_mult_15u_15u_0_4_9_adj_2380 , 
         \jump/co_t_mult_15u_15u_0_6_1_adj_2378 , \jump/n606 , \jump/n605 , 
         \jump/s_mult_15u_15u_0_4_8_adj_2383 , 
         \jump/mult_15u_15u_0_pp_4_8_adj_2377 , \jump/n607 , 
         \jump/mult_15u_15u_0_pp_6_12 , \jump/s_mult_15u_15u_0_2_12 , 
         \jump/s_mult_15u_15u_0_1_12 , \jump/s_mult_15u_15u_0_0_12 , 
         \jump/s_mult_15u_15u_0_1_11 , \jump/s_mult_15u_15u_0_0_11 , 
         \jump/co_mult_15u_15u_0_4_4 , \jump/s_mult_15u_15u_0_0_10 , 
         \jump/s_mult_15u_15u_0_1_10 , \jump/s_mult_15u_15u_0_0_9 , 
         \jump/s_mult_15u_15u_0_1_9 , \jump/co_mult_15u_15u_0_4_3 , 
         \jump/s_mult_15u_15u_0_0_8 , \jump/s_mult_15u_15u_0_1_8 , 
         \jump/s_mult_15u_15u_0_0_7 , \jump/s_mult_15u_15u_0_1_7 , 
         \jump/co_mult_15u_15u_0_4_2 , \jump/n560 , 
         \jump/s_mult_15u_15u_0_0_6 , \jump/s_mult_15u_15u_0_1_6 , 
         \jump/s_mult_15u_15u_0_0_5 , \jump/co_mult_15u_15u_0_4_1 , 
         \jump/n562 , \jump/n561 , \jump/mult_15u_15u_0_pp_2_4 , 
         \jump/s_mult_15u_15u_0_0_4 , \jump/n563 , 
         \jump/s_mult_15u_15u_0_0_10_adj_2388 , 
         \jump/s_mult_15u_15u_0_1_10_adj_2386 , 
         \jump/s_mult_15u_15u_0_0_9_adj_2387 , 
         \jump/s_mult_15u_15u_0_1_9_adj_2385 , 
         \jump/co_mult_15u_15u_0_4_3_adj_2384 , \jump/co_mult_15u_15u_0_2_1 , 
         \jump/mult_15u_15u_0_pp_5_10 , \jump/s_mult_15u_15u_0_0_8_adj_2393 , 
         \jump/s_mult_15u_15u_0_1_8_adj_2391 , 
         \jump/s_mult_15u_15u_0_0_7_adj_2392 , 
         \jump/s_mult_15u_15u_0_1_7_adj_2390 , 
         \jump/co_mult_15u_15u_0_4_2_adj_2389 , \jump/n608 , 
         \jump/co_mult_15u_15u_0_1_3 , \jump/co_mult_15u_15u_0_1_2 , 
         \jump/s_mult_15u_15u_0_1_6_adj_2395 , 
         \jump/s_mult_15u_15u_0_0_6_adj_2397 , 
         \jump/s_mult_15u_15u_0_0_5_adj_2396 , 
         \jump/co_mult_15u_15u_0_4_1_adj_2394 , \jump/n610 , \jump/n609 , 
         \jump/co_mult_15u_15u_0_1_1 , \jump/mult_15u_15u_0_pp_3_6 , 
         \jump/mult_15u_15u_0_pp_2_4_adj_2398 , 
         \jump/s_mult_15u_15u_0_0_4_adj_2399 , \jump/n611 , 
         \jump/co_mult_15u_15u_0_0_5 , \jump/co_mult_15u_15u_0_0_4 , 
         \jump/co_mult_15u_15u_0_0_3 , \jump/co_mult_15u_15u_0_0_2 , 
         \jump/co_mult_15u_15u_0_0_1 , \jump/n564 , 
         \jump/mult_15u_15u_0_pp_1_2 , \jump/mult_32u_3u_0_cin_lr_0 , 
         \jump/mult_15u_15u_0_pp_4_10_adj_2401 , 
         \jump/mult_15u_15u_0_pp_5_10_adj_2400 , 
         \jump/co_mult_15u_15u_0_1_2_adj_2402 , 
         \jump/co_mult_15u_15u_0_1_1_adj_2403 , 
         \jump/mult_15u_15u_0_pp_3_6_adj_2404 , 
         \jump/co_mult_15u_15u_0_0_4_adj_2405 , 
         \jump/co_mult_15u_15u_0_0_3_adj_2406 , 
         \jump/co_mult_15u_15u_0_0_2_adj_2407 , 
         \jump/co_mult_15u_15u_0_0_1_adj_2408 , \jump/n612 , 
         \jump/mult_15u_15u_0_pp_1_2_adj_2409 , \jump/n613 , \jump/n18325 , 
         \jump/stop_flag_N_1026 , \jump/mult_15u_15u_0_cin_lr_8_adj_2410 , k_0, 
         \jump/n5058 , k_1, \jump/n422 , \jump/n423 , \jump/mco_5 , 
         \jump/mult_32u_3u_0_pp_0_13 , \jump/mult_32u_3u_0_pp_0_14 , 
         \jump/n424 , \jump/n425 , \jump/mco_4_adj_2411 , 
         \jump/mult_32u_3u_0_pp_0_11 , \jump/mult_32u_3u_0_pp_0_12 , 
         \jump/n426 , \jump/n427 , \jump/mco_3_adj_2412 , 
         \jump/mult_32u_3u_0_pp_0_9 , \jump/mult_32u_3u_0_pp_0_10 , 
         \jump/n428 , \jump/n429 , \jump/mco_2_adj_2413 , 
         \jump/mult_32u_3u_0_pp_0_7 , \jump/mult_32u_3u_0_pp_0_8 , \jump/n430 , 
         \jump/n431 , \jump/mco_1_adj_2414 , \jump/mult_32u_3u_0_pp_0_5 , 
         \jump/mult_32u_3u_0_pp_0_6 , \jump/n432 , \jump/n433 , 
         \jump/mco_adj_2415 , \jump/mult_32u_3u_0_pp_0_3 , 
         \jump/mult_32u_3u_0_pp_0_4 , \jump/n434 , \jump/n435 , 
         \jump/mult_32u_3u_0_pp_0_2 , \jump/time_count_down_14 , 
         \jump/time_count_down_13 , \jump/n18230 , \jump/n120 , \jump/n119 , 
         \jump/co_t_mult_32u_3u_0_0_6 , \jump/n3229 , 
         \jump/co_t_mult_32u_3u_0_0_5 , \jump/n3231 , \jump/n3230 , 
         \jump/co_t_mult_32u_3u_0_0_4 , \jump/n3233 , \jump/n3232 , 
         \jump/co_t_mult_32u_3u_0_0_3 , \jump/n3235 , \jump/n3234 , 
         \jump/co_t_mult_32u_3u_0_0_2 , \jump/n3237 , \jump/n3236 , 
         \jump/co_t_mult_32u_3u_0_0_1 , \jump/n3239 , \jump/n3238 , 
         \jump/mult_32u_3u_0_cin_lr_0_adj_2416 , \jump/n135 , 
         \jump/mco_7_adj_2426 , \jump/mult_32u_3u_0_pp_0_17 , 
         \jump/mult_32u_3u_0_pp_0_18 , \jump/n136 , \jump/mco_6 , 
         \jump/mult_32u_3u_0_pp_0_15 , \jump/mult_32u_3u_0_pp_0_16 , 
         \jump/n137 , \jump/n138 , \jump/mco_5_adj_2429 , 
         \jump/mult_32u_3u_0_pp_0_13_adj_2428 , 
         \jump/mult_32u_3u_0_pp_0_14_adj_2427 , \jump/n139 , \jump/n140 , 
         \jump/mco_4_adj_2432 , \jump/mult_32u_3u_0_pp_0_11_adj_2431 , 
         \jump/mult_32u_3u_0_pp_0_12_adj_2430 , \jump/n141 , \jump/n142 , 
         \jump/mco_3_adj_2435 , \jump/mult_32u_3u_0_pp_0_9_adj_2434 , 
         \jump/mult_32u_3u_0_pp_0_10_adj_2433 , \jump/n143 , \jump/n144 , 
         \jump/mco_2_adj_2438 , \jump/mult_32u_3u_0_pp_0_7_adj_2437 , 
         \jump/mult_32u_3u_0_pp_0_8_adj_2436 , \jump/n145 , \jump/n146 , 
         \jump/mco_1_adj_2441 , \jump/mult_32u_3u_0_pp_0_5_adj_2440 , 
         \jump/mult_32u_3u_0_pp_0_6_adj_2439 , \jump/n147 , \jump/n148 , 
         \jump/mco_adj_2444 , \jump/mult_32u_3u_0_pp_0_3_adj_2443 , 
         \jump/mult_32u_3u_0_pp_0_4_adj_2442 , \jump/n149 , \jump/n150 , 
         \jump/mult_32u_3u_0_pp_0_2_adj_2445 , \jump/co_t_mult_32u_3u_0_0_8 , 
         \jump/n3188 , \jump/co_t_mult_32u_3u_0_0_7 , \jump/n3190 , 
         \jump/n3189 , \jump/co_t_mult_32u_3u_0_0_6_adj_2446 , \jump/n3192 , 
         \jump/n3191 , \jump/co_t_mult_32u_3u_0_0_5_adj_2447 , \jump/n3194 , 
         \jump/n3193 , \jump/co_t_mult_32u_3u_0_0_4_adj_2448 , \jump/n3196 , 
         \jump/n3195 , \jump/co_t_mult_32u_3u_0_0_3_adj_2449 , \jump/n3198 , 
         \jump/n3197 , \jump/co_t_mult_32u_3u_0_0_2_adj_2450 , \jump/n3200 , 
         \jump/n3199 , \jump/co_t_mult_32u_3u_0_0_1_adj_2451 , \jump/n3202 , 
         \jump/n3201 , \jump/time_count_down_12 , \jump/time_count_down_11 , 
         \jump/n18229 , \jump/n122 , \jump/n121 , \jump/time_count_down_10 , 
         \jump/time_count_down_9 , \jump/n18228 , \jump/n124 , \jump/n123 , 
         \jump/time_count_r_14 , \jump/time_count_up_14 , 
         \jump/time_count_r_13 , \jump/time_count_up_13 , \jump/n18324 , 
         \jump/time_count_r_12 , \jump/time_count_r_11 , \jump/n18323 , 
         \jump/time_count_down_8 , \jump/time_count_down_7 , \jump/n18227 , 
         \jump/n126 , \jump/n125 , \jump/n18322 , \jump/n18321 , 
         \jump/time_count_down_6 , \jump/time_count_down_5 , \jump/n18226 , 
         \jump/n128 , \jump/n127 , \jump/n18320 , \jump/time_count_down_4 , 
         \jump/time_count_down_3 , \jump/n18225 , \jump/n130 , \jump/n129 , 
         \jump/n18319 , \jump/n18318 , \jump/time_count_down_2 , 
         \jump/time_count_down_1 , \jump/n18224 , \jump/n132 , \jump/n131 , 
         \jump/time_count_down_0 , \jump/n133 , \jump/n3 , \jump/n14_adj_2459 , 
         \jump/n18447 , \jump/n17999 , \jump/n10777 , \jump/n10776 , 
         \jump/n10772 , \jump/position_8 , \jump/n10784 , \jump/n10783 , 
         \jump/n10779 , \jump/position_7 , \jump/n18222 , \jump/n21 , 
         \jump/pic_y_8_N_907_8 , \jump/n15 , \jump/n4_adj_2461 , \jump/n5 , 
         \jump/n16_adj_2460 , \jump/n18446 , \jump/n18001 , \jump/n18000 , 
         \jump/n17 , \jump/n6_adj_2462 , \jump/n7 , \jump/n18 , \jump/n18445 , 
         \jump/n18003 , \jump/n18002 , \jump/n19 , \jump/n8_adj_2463 , 
         \jump/n9 , \jump/n20 , \jump/n18444 , \jump/n18005 , \jump/n18004 , 
         \jump/n10_adj_2464 , \jump/n21_adj_2465 , \jump/n11 , \jump/n22 , 
         \jump/n18006 , \jump/n10791 , \jump/n10790 , \jump/n10786 , 
         \jump/position_6 , \jump/n10798 , \jump/n10797 , \jump/position_5 , 
         \jump/n10793 , \jump/n18221 , \jump/n23 , \jump/n22_adj_2466 , 
         \jump/n10805 , \jump/n10804 , \jump/position_4 , \jump/n10800 , 
         \jump/n10812 , \jump/n10811 , \jump/position_3 , \jump/n10807 , 
         \jump/n18220 , \jump/n25 , \jump/n24 , \jump/n10819 , \jump/n10818 , 
         \jump/position_2 , \jump/n10814 , \jump/n10826 , \jump/n10825 , 
         \jump/position_1 , \jump/n10821 , \jump/n18219 , \jump/n27 , 
         \jump/n26 , \jump/n10770 , \jump/n10769 , \jump/n10765 , 
         \jump/position_0 , \jump/n28 , \jump/pic_y_8_N_773_4 , pic_y_8__N_805, 
         \jump/clk_out , \jump/n18294 , \jump/n10802 , \jump/pic_y_8_N_773_3 , 
         pic_y_8__N_808, \jump/n18293 , \jump/n10809 , \jump/pic_y_8_N_773_2 , 
         pic_y_8__N_811, \jump/n18292 , \jump/n10816 , 
         \jump/mult_15u_15u_0_cin_lr_2_adj_2470 , 
         \jump/mult_15u_15u_0_cin_lr_4_adj_2471 , 
         \jump/mult_15u_15u_0_cin_lr_6_adj_2472 , 
         \jump/mult_15u_15u_0_cin_lr_8_adj_2473 , 
         \jump/mult_15u_15u_0_cin_lr_10_adj_2474 , 
         \jump/mult_15u_15u_0_pp_0_2_adj_2476 , 
         \jump/mult_15u_15u_0_pp_1_2_adj_2469 , 
         \jump/co_mult_15u_15u_0_0_1_adj_2475 , 
         \jump/mult_15u_15u_0_pp_1_4_adj_2481 , 
         \jump/mult_15u_15u_0_pp_0_4_adj_2479 , 
         \jump/mult_15u_15u_0_pp_1_3_adj_2482 , 
         \jump/mult_15u_15u_0_pp_0_3_adj_2480 , \jump/n56 , 
         \jump/s_mult_15u_15u_0_0_4_adj_2478 , 
         \jump/co_mult_15u_15u_0_0_2_adj_2477 , 
         \jump/mult_15u_15u_0_pp_0_6_adj_2486 , 
         \jump/mult_15u_15u_0_pp_1_6_adj_2488 , 
         \jump/mult_15u_15u_0_pp_1_5_adj_2489 , 
         \jump/mult_15u_15u_0_pp_0_5_adj_2487 , 
         \jump/s_mult_15u_15u_0_0_5_adj_2484 , 
         \jump/s_mult_15u_15u_0_0_6_adj_2485 , 
         \jump/co_mult_15u_15u_0_0_3_adj_2483 , 
         \jump/mult_15u_15u_0_pp_0_8_adj_2493 , 
         \jump/mult_15u_15u_0_pp_1_8_adj_2495 , 
         \jump/mult_15u_15u_0_pp_0_7_adj_2494 , 
         \jump/mult_15u_15u_0_pp_1_7_adj_2496 , 
         \jump/s_mult_15u_15u_0_0_7_adj_2491 , 
         \jump/s_mult_15u_15u_0_0_8_adj_2492 , 
         \jump/co_mult_15u_15u_0_0_4_adj_2490 , 
         \jump/mult_15u_15u_0_pp_1_10_adj_2502 , 
         \jump/mult_15u_15u_0_pp_0_10_adj_2500 , 
         \jump/mult_15u_15u_0_pp_0_9_adj_2501 , 
         \jump/mult_15u_15u_0_pp_1_9_adj_2503 , 
         \jump/s_mult_15u_15u_0_0_9_adj_2498 , 
         \jump/s_mult_15u_15u_0_0_10_adj_2499 , 
         \jump/co_mult_15u_15u_0_0_5_adj_2497 , 
         \jump/mult_15u_15u_0_pp_1_12_adj_2508 , 
         \jump/mult_15u_15u_0_pp_0_12_adj_2506 , 
         \jump/mult_15u_15u_0_pp_0_11_adj_2507 , 
         \jump/mult_15u_15u_0_pp_1_11_adj_2509 , 
         \jump/s_mult_15u_15u_0_0_11_adj_2504 , 
         \jump/s_mult_15u_15u_0_0_12_adj_2505 , 
         \jump/mult_15u_15u_0_pp_2_6_adj_2512 , 
         \jump/mult_15u_15u_0_pp_3_6_adj_2467 , 
         \jump/s_mult_15u_15u_0_1_6_adj_2511 , 
         \jump/co_mult_15u_15u_0_1_1_adj_2510 , 
         \jump/mult_15u_15u_0_pp_2_8_adj_2516 , 
         \jump/mult_15u_15u_0_pp_3_8_adj_2518 , 
         \jump/mult_15u_15u_0_pp_2_7_adj_2517 , 
         \jump/mult_15u_15u_0_pp_3_7_adj_2519 , 
         \jump/s_mult_15u_15u_0_1_7_adj_2514 , 
         \jump/s_mult_15u_15u_0_1_8_adj_2515 , 
         \jump/co_mult_15u_15u_0_1_2_adj_2513 , 
         \jump/mult_15u_15u_0_pp_2_10_adj_2523 , 
         \jump/mult_15u_15u_0_pp_3_10_adj_2525 , 
         \jump/mult_15u_15u_0_pp_2_9_adj_2524 , 
         \jump/mult_15u_15u_0_pp_3_9_adj_2526 , 
         \jump/s_mult_15u_15u_0_1_9_adj_2521 , 
         \jump/s_mult_15u_15u_0_1_10_adj_2522 , 
         \jump/co_mult_15u_15u_0_1_3_adj_2520 , 
         \jump/mult_15u_15u_0_pp_2_12_adj_2529 , 
         \jump/mult_15u_15u_0_pp_3_12_adj_2531 , 
         \jump/mult_15u_15u_0_pp_3_11_adj_2532 , 
         \jump/mult_15u_15u_0_pp_2_11_adj_2530 , 
         \jump/s_mult_15u_15u_0_1_11_adj_2527 , 
         \jump/s_mult_15u_15u_0_1_12_adj_2528 , 
         \jump/mult_15u_15u_0_pp_4_10_adj_2536 , 
         \jump/mult_15u_15u_0_pp_5_10_adj_2533 , 
         \jump/s_mult_15u_15u_0_2_10_adj_2535 , 
         \jump/co_mult_15u_15u_0_2_1_adj_2534 , 
         \jump/mult_15u_15u_0_pp_5_12_adj_2541 , 
         \jump/mult_15u_15u_0_pp_4_12_adj_2539 , 
         \jump/mult_15u_15u_0_pp_5_11_adj_2542 , 
         \jump/mult_15u_15u_0_pp_4_11_adj_2540 , 
         \jump/s_mult_15u_15u_0_2_11_adj_2538 , 
         \jump/s_mult_15u_15u_0_2_12_adj_2537 , 
         \jump/mult_15u_15u_0_pp_2_4_adj_2468 , \jump/n55 , 
         \jump/co_mult_15u_15u_0_4_1_adj_2543 , 
         \jump/mult_15u_15u_0_pp_2_5_adj_2545 , \jump/n54 , \jump/n53 , 
         \jump/co_mult_15u_15u_0_4_2_adj_2544 , \jump/n52 , 
         \jump/s_mult_15u_15u_0_4_8_adj_2547 , 
         \jump/co_mult_15u_15u_0_4_3_adj_2546 , 
         \jump/s_mult_15u_15u_0_4_9_adj_2549 , 
         \jump/s_mult_15u_15u_0_4_10_adj_2550 , 
         \jump/co_mult_15u_15u_0_4_4_adj_2548 , 
         \jump/s_mult_15u_15u_0_4_11_adj_2551 , 
         \jump/s_mult_15u_15u_0_4_12_adj_2552 , 
         \jump/mult_15u_15u_0_pp_6_12_adj_2553 , 
         \jump/s_mult_15u_15u_0_5_12_adj_2554 , 
         \jump/mult_15u_15u_0_pp_4_8_adj_2455 , \jump/n51 , 
         \jump/co_t_mult_15u_15u_0_6_1_adj_2555 , 
         \jump/mult_15u_15u_0_pp_4_9_adj_2557 , \jump/n50 , \jump/n49 , 
         \jump/co_t_mult_15u_15u_0_6_2_adj_2556 , \jump/n48 , 
         \jump/mult_15u_15u_0_cin_lr_0_adj_2558 , \jump/mco_adj_2559 , 
         \jump/mco_1_adj_2560 , \jump/mco_2_adj_2561 , \jump/mco_3_adj_2562 , 
         \jump/mco_4_adj_2563 , \jump/mco_7_adj_2564 , \jump/mco_8_adj_2565 , 
         \jump/mco_9_adj_2566 , \jump/mco_10_adj_2567 , \jump/mco_14_adj_2568 , 
         \jump/mco_15_adj_2569 , \jump/mco_16_adj_2570 , 
         \jump/mco_21_adj_2571 , \jump/mco_22_adj_2572 , 
         \jump/mco_28_adj_2573 , \jump/n10170 , pic_y_8__N_796, 
         \jump/mult_11u_15u_0_cin_lr_2 , \jump/n10166 , pic_y_8__N_793, 
         \jump/mult_11u_15u_0_cin_lr_4 , \jump/mult_11u_15u_0_cin_lr_6 , 
         \jump/mult_11u_15u_0_pp_1_2 , \jump/mult_11u_15u_0_pp_0_2 , 
         \jump/n84 , \jump/co_mult_11u_15u_0_0_1 , 
         \jump/mult_11u_15u_0_pp_0_4 , \jump/mult_11u_15u_0_pp_1_4 , 
         \jump/mult_11u_15u_0_pp_1_3 , \jump/mult_11u_15u_0_pp_0_3 , 
         \jump/n10094 , pic_y_8__N_817, \jump/n83 , 
         \jump/s_mult_11u_15u_0_0_4 , \jump/co_mult_11u_15u_0_0_2 , 
         \jump/mult_11u_15u_0_pp_0_6 , \jump/mult_11u_15u_0_pp_1_6 , 
         \jump/mult_11u_15u_0_pp_0_5 , \jump/mult_11u_15u_0_pp_1_5 , 
         \jump/n10252 , pic_y_8__N_814, \jump/s_mult_11u_15u_0_0_5 , 
         \jump/s_mult_11u_15u_0_0_6 , \jump/co_mult_11u_15u_0_0_3 , 
         \jump/mult_11u_15u_0_pp_1_8 , \jump/mult_11u_15u_0_pp_0_8 , 
         \jump/mult_11u_15u_0_pp_0_7 , \jump/mult_11u_15u_0_pp_1_7 , 
         \jump/n10194 , \jump/s_mult_11u_15u_0_0_7 , 
         \jump/s_mult_11u_15u_0_0_8 , \jump/mult_11u_15u_0_pp_2_6 , 
         \jump/mult_11u_15u_0_pp_3_6 , \jump/s_mult_11u_15u_0_1_6 , 
         \jump/co_mult_11u_15u_0_1_1 , \jump/mult_11u_15u_0_pp_2_8 , 
         \jump/mult_11u_15u_0_pp_3_8 , \jump/mult_11u_15u_0_pp_2_7 , 
         \jump/mult_11u_15u_0_pp_3_7 , \jump/n10190 , 
         \jump/s_mult_11u_15u_0_1_7 , \jump/s_mult_11u_15u_0_1_8 , 
         \jump/mult_11u_15u_0_pp_2_4 , \jump/n82 , 
         \jump/co_mult_11u_15u_0_3_1 , \jump/mult_11u_15u_0_pp_2_5 , 
         \jump/n10182 , \jump/n81 , \jump/n80 , \jump/co_mult_11u_15u_0_3_2 , 
         \jump/n10178 , pic_y_8__N_802, \jump/n79 , 
         \jump/s_mult_11u_15u_0_3_8 , \jump/mult_11u_15u_0_pp_4_8 , \jump/n78 , 
         \jump/init_velocity_0 , \jump/init_velocity_1 , 
         \jump/mult_11u_15u_0_cin_lr_0 , \jump/n85 , \jump/mco_adj_2574 , 
         \jump/mco_1_adj_2575 , \jump/mco_2_adj_2576 , \jump/init_velocity_2 , 
         \jump/init_velocity_3 , \jump/mco_7_adj_2577 , \jump/mco_8_adj_2578 , 
         \jump/init_velocity_4 , \jump/init_velocity_5 , 
         \jump/mco_14_adj_2579 , \jump/init_velocity_6 , 
         \jump/init_velocity_7 , \jump/n10174 , pic_y_8__N_799, 
         \jump/pic_y_8_N_773_1 , \jump/n18291 , \jump/n10823 , 
         \jump/pic_y_8_N_773_8 , \jump/n18290 , \jump/n10774 , 
         \jump/pic_y_8_N_773_7 , \jump/n18289 , \jump/n10781 , 
         \jump/pic_y_8_N_773_6 , \jump/n18288 , \jump/n10788 , 
         \jump/pic_y_8_N_773_5 , \jump/n18287 , \jump/n10795 , 
         \jump/pic_y_8_N_773_0 , \jump/n10767 , \jump/n18282 , \jump/n2232 , 
         \jump/n18281 , \jump/n2234 , \jump/n2233 , \jump/init_velocity_10 , 
         \jump/n18280 , \jump/n2236 , \jump/n2235 , \jump/init_velocity_9 , 
         \jump/init_velocity_8 , \jump/n18279 , \jump/n2238 , \jump/n2237 , 
         \jump/n18278 , \jump/n2240 , \jump/n2239 , \jump/n18277 , 
         \jump/n2242 , \jump/n2241 , \jump/n18276 , \jump/n2244 , \jump/n2243 , 
         \jump/n2245 , \jump/n18259 , \jump/n18258 , \jump/n18257 , 
         \jump/n18256 , \jump/n18255 , \jump/n18356 , \jump/n18355 , 
         \jump/n18354 , \jump/n18353 , \jump/n18254 , \jump/n18253 , 
         \jump/n18252 , \jump/n1206 , \jump/n18251 , \jump/n1208 , 
         \jump/n1207 , \jump/n18346 , \jump/n18345 , \jump/n18344 , 
         \jump/n18250 , \jump/n1210 , \jump/n1209 , \jump/n18343 , 
         \jump/n18249 , \jump/n1212 , \jump/n1211 , \jump/n86 , \jump/n1213 , 
         \jump/n18246 , \jump/n1276 , \jump/n1275 , \jump/n18245 , 
         \jump/n1278 , \jump/n1277 , \jump/n18244 , \jump/n1280 , \jump/n1279 , 
         \jump/n18243 , \jump/n1282 , \jump/n1281 , \jump/n18242 , 
         \jump/n1284_adj_2581 , \jump/n1283 , \jump/n18241 , \jump/n1286 , 
         \jump/n1285 , \jump/n18240 , \jump/n1288 , \jump/n1287 , \jump/n1289 , 
         \jump/fre_500us/count_up_23 , \jump/fre_500us/n78 , 
         \jump/fre_500us/n10900 , clk_c, \jump/fre_500us/n18416 , 
         \jump/fre_500us/count_up_22 , \jump/fre_500us/count_up_21 , 
         \jump/fre_500us/n79 , \jump/fre_500us/n80 , \jump/fre_500us/n18415 , 
         \jump/fre_500us/count_up_20 , \jump/fre_500us/count_up_19 , 
         \jump/fre_500us/n81 , \jump/fre_500us/n82 , \jump/fre_500us/n18414 , 
         \jump/fre_500us/count_up_18 , \jump/fre_500us/count_up_17 , 
         \jump/fre_500us/n83 , \jump/fre_500us/n84 , \jump/fre_500us/n18413 , 
         \jump/fre_500us/count_up_16 , \jump/fre_500us/count_up_15 , 
         \jump/fre_500us/n85 , \jump/fre_500us/n86 , \jump/fre_500us/n18412 , 
         \jump/fre_500us/count_up_14 , \jump/fre_500us/count_up_13 , 
         \jump/fre_500us/n87 , \jump/fre_500us/n88 , \jump/fre_500us/n18411 , 
         \jump/fre_500us/count_up_12 , \jump/fre_500us/count_up_11 , 
         \jump/fre_500us/n89 , \jump/fre_500us/n90 , \jump/fre_500us/n18410 , 
         \jump/fre_500us/count_up_10 , \jump/fre_500us/count_up_9 , 
         \jump/fre_500us/n91 , \jump/fre_500us/n92 , \jump/fre_500us/n18409 , 
         \jump/fre_500us/count_up_8 , \jump/fre_500us/count_up_7 , 
         \jump/fre_500us/n93 , \jump/fre_500us/n94 , \jump/fre_500us/n18408 , 
         \jump/fre_500us/count_up_6 , \jump/fre_500us/count_up_5 , 
         \jump/fre_500us/n95 , \jump/fre_500us/n96 , \jump/fre_500us/n18407 , 
         \jump/fre_500us/count_up_4 , \jump/fre_500us/count_up_3 , 
         \jump/fre_500us/n97 , \jump/fre_500us/n98 , \jump/fre_500us/n18406 , 
         \jump/fre_500us/n22 , \jump/fre_500us/n23 , \jump/fre_500us/n99 , 
         \jump/fre_500us/n100 , \jump/fre_500us/n18405 , \jump/fre_500us/n24 , 
         \jump/fre_500us/n101 , \adc_driver/cnt_7 , \adc_driver/n38 , 
         \adc_driver/cnt_7__N_48 , clk_24MHz, \adc_driver/n18434 , 
         \adc_driver/cnt_6 , \adc_driver/cnt_5 , \adc_driver/n39 , 
         \adc_driver/n40 , \adc_driver/n18433 , \adc_driver/cnt_4 , 
         \adc_driver/cnt_3 , \adc_driver/n41 , \adc_driver/n42 , 
         \adc_driver/n18432 , \adc_driver/cnt_2 , \adc_driver/cnt_1 , 
         \adc_driver/n43 , \adc_driver/n44 , \adc_driver/n18431 , 
         \adc_driver/cnt_0 , \adc_driver/n45 , home_8_N_1_16, home_8_N_1_15, 
         n18200, home_8_N_1_14, home_8_N_1_13, n18199, home_8_N_1_12, 
         home_8_N_1_11, n18198, n18375, n1, adc_data_7, adc_data_6, n18374, n4, 
         n3, adc_data_5, adc_data_4, n18373, n6, n5, adc_data_3, adc_data_2, 
         n18372, n8, n7, adc_data_1, adc_data_0, n9, n37, n38, n18369, n39, 
         n40, n18368, n41, n42, n18367, home_8_N_1_10, home_8_N_1_9, n18197, 
         n43, n44, n18366, n45, n46, n18365, home_8_N_1_8, n47, n48, n18364, 
         n18363, n5161, n18362, n5150, n5151, n18361, n5152, n5153, n10, 
         n18360, n5154, n5155, n18359, n5156, n18358, n18352, n18351, n18350, 
         n18349, \u8/prox_dat1_4 , \u8/prox_dat0_4 , \u8/prox_dat1_3 , 
         \u8/prox_dat0_3 , prox_dat_3, prox_dat_2, dat_valid, \u8/n18233 , 
         \u8/diff_15_N_728_3 , \u8/prox_dat0_2 , \u8/diff_15_N_728_4 , 
         \u8/n18234 , \u8/prox_dat1_2 , \u8/prox_dat1_1 , \u8/prox_dat0_1 , 
         prox_dat_10, prox_dat_1, \u8/n18232 , \u8/diff_15_N_728_1 , 
         \u8/diff_15_N_728_2 , \u8/prox_dat0_10 , \u8/prox_dat1_0 , 
         \u8/prox_dat0_0 , \u8/count , clk_c_enable_20, \u8/handline_pre_0 , 
         \u8/diff_15_N_728_0 , \u8/handline_pre_6 , \u8/n18442 , \u8/n2800 , 
         \u8/diff_15_N_728_15 , \u8/diff_15_N_728_14 , \u8/n18441 , 
         \u8/diff_15_N_712_14 , \u8/diff_15_N_712_15 , \u8/diff_15_N_728_13 , 
         \u8/diff_15_N_728_12 , \u8/n18440 , \u8/diff_15_N_712_12 , 
         \u8/diff_15_N_712_13 , \u8/diff_15_N_728_11 , \u8/diff_15_N_728_10 , 
         state_1, \u7/clk_c_enable_78 , \u8/n18439 , \u7/state_back_1 , 
         \u8/diff_15_N_712_11 , \u8/diff_15_N_728_9 , \u8/diff_15_N_728_8 , 
         \u8/n18438 , \u8/diff_15_N_728_7 , \u8/diff_15_N_728_6 , \u8/n18437 , 
         \u8/diff_15_N_728_5 , \u8/n18436 , \u8/n18435 , \u7/n2694 , 
         \u7/clk_c_enable_103 , \u7/n10876 , \u7/reg_data_3 , 
         \u8/handline_pre_4 , \u8/handline_pre_3 , prox_dat_9, \u8/n18203 , 
         \u8/n103 , \u8/prox_dat0_9 , \u8/n102 , \u8/n18204 , \u8/n5001 , 
         \u8/n3945 , \u8/n18286 , \u8/prox_dat2_11 , \u8/prox_dat2_10 , 
         \u8/n5000 , \u8/n4999 , \u8/n18285 , \u8/prox_dat2_9 , 
         \u8/prox_dat2_8 , \u8/n4997 , \u8/n18284 , \u8/n4998 , 
         \u8/prox_dat2_7 , \u8/prox_dat2_6 , \u8/n4996 , prox_dat_13, 
         prox_dat_12, \u8/prox_dat0_12 , \u8/n106 , \u8/prox_dat0_13 , 
         \u8/n18202 , \u8/n18382 , \u8/n2806 , \u8/n2 , \u8/n2807 , 
         \u8/n17970 , \u8/n3 , \u8/n17972 , \u8/n2790 , \u8/n2791 , 
         \u8/n18381 , \u8/velocity_temp_7 , \u8/velocity_temp_8 , \u8/n4 , 
         \u8/n17974 , \u8/n5 , \u8/n17976 , \u8/n2792 , \u8/n2793 , 
         \u8/n18380 , \u8/velocity_temp_5 , \u8/velocity_temp_6 , \u8/n18206 , 
         \u8/n6 , \u8/n17978 , \u8/n7 , \u8/n17980 , \u8/n2794 , \u8/n2795 , 
         \u8/n18379 , \u8/velocity_temp_3 , \u8/velocity_temp_4 , \u8/n8 , 
         \u8/n17982 , \u8/n9 , \u8/n17984 , \u8/n2796 , \u8/n2797 , 
         \u8/n22456 , \u8/velocity_temp_1 , \u8/velocity_temp_2 , 
         \u8/handline_pre_8 , \u8/handline_pre_7 , \u8/n18205 , \u8/n99 , 
         \u8/n98 , \u8/handline_pre_5 , \u8/n101 , \u8/n100 , 
         \u8/prox_dat0_15 , \u8/prox_dat1_15 , \u8/n18239 , \u8/n2801 , 
         \u8/prox_dat1_14 , \u8/prox_dat0_14 , \u8/prox_dat1_13 , \u8/n18238 , 
         \u8/prox_dat1_12 , \u8/prox_dat0_11 , \u8/prox_dat1_11 , \u8/n18237 , 
         \u8/handline_pre_2 , \u8/handline_pre_1 , prox_dat_8, prox_dat_14, 
         \u8/n105 , \u8/n104 , \u8/prox_dat0_8 , \u8/prox_dat1_10 , 
         \u8/prox_dat1_9 , \u8/n18236 , \u8/prox_dat1_8 , \u8/prox_dat1_7 , 
         \u8/prox_dat0_7 , prox_dat_7, prox_dat_6, \u8/n18235 , 
         \u8/prox_dat0_6 , \u8/prox_dat1_6 , \u8/prox_dat1_5 , 
         \u8/prox_dat0_5 , prox_dat_5, prox_dat_4, \adj/deb/cnt_17 , 
         \adj/deb/n78 , \adj/deb/cnt_17__N_165 , \adj/deb/n18425 , 
         \adj/deb/cnt_16 , \adj/deb/cnt_15 , \adj/deb/n79 , \adj/deb/n80 , 
         \adj/deb/n18424 , \adj/deb/cnt_14 , \adj/deb/cnt_13 , \adj/deb/n81 , 
         \adj/deb/n82 , \adj/deb/n18423 , \adj/deb/cnt_12 , \adj/deb/cnt_11 , 
         \adj/deb/n83 , \adj/deb/n84 , \adj/deb/n18422 , \adj/deb/cnt_10 , 
         \adj/deb/cnt_9 , \adj/deb/n85 , \adj/deb/n86 , \adj/deb/n18421 , 
         \adj/deb/cnt_8 , \adj/deb/cnt_7 , \adj/deb/n87 , \adj/deb/n88 , 
         \adj/deb/n18420 , \adj/deb/cnt_6 , \adj/deb/cnt_5 , \adj/deb/n89 , 
         \adj/deb/n90 , \adj/deb/n18419 , \adj/deb/cnt_4 , \adj/deb/cnt_3 , 
         \adj/deb/n91 , \adj/deb/n92 , \adj/deb/n18418 , \adj/deb/cnt_2 , 
         \adj/deb/cnt_1 , \adj/deb/n93 , \adj/deb/n94 , \adj/deb/n18417 , 
         \adj/deb/cnt_0 , \adj/deb/n95 , cnt_main_0, \u7/n74 , \u7/n18308 , 
         \u7/n481 , \u7/reg_data_0 , \u7/reg_data_1 , \u7/cnt_delay_23 , 
         \u7/cnt_delay_22 , \u7/dat_l_2 , \u7/dat_h_7 , \u7/clk_c_enable_39 , 
         \u7/n18307 , prox_dat_15, \u7/cnt_delay_21 , \u7/cnt_delay_20 , 
         \u7/dat_h_6 , \u7/dat_h_5 , \u7/n18306 , \u7/cnt_delay_19 , 
         \u7/cnt_delay_18 , \u7/dat_h_4 , \u7/dat_h_3 , \u7/n18305 , 
         prox_dat_11, \u7/cnt_delay_17 , \u7/cnt_delay_16 , \u7/dat_h_2 , 
         \u7/dat_l_1 , \u7/n18304 , \u7/cnt_delay_15 , \u7/cnt_delay_14 , 
         \u7/dat_l_0 , \u7/clk_c_enable_104 , \u7/n18303 , prox_dat_0, 
         \u7/cnt_delay_13 , \u7/cnt_delay_12 , \u7/dat_h_1 , \u7/dat_h_0 , 
         \u7/n18302 , \u7/cnt_delay_11 , \u7/cnt_delay_10 , \u7/dat_l_7 , 
         \u7/clk_c_enable_65 , \u7/n18301 , \u7/n484 , \u7/clk_c_enable_121 , 
         \u7/n10930 , \u7/n18218 , \u7/n485 , \u7/n486 , \u7/n18217 , 
         \u7/n487 , \u7/n488 , \u7/n18216 , \u7/cnt_delay_9 , \u7/cnt_delay_8 , 
         \u7/dat_l_6 , \u7/dat_l_5 , \u7/n18300 , \u7/cnt_delay_7 , 
         \u7/cnt_delay_6 , \u7/dat_l_4 , \u7/dat_l_3 , \u7/cnt_400khz_9 , 
         \u7/n46 , \u7/n10901 , \u7/n18430 , \u7/cnt_400khz_8 , 
         \u7/cnt_400khz_7 , \u7/n47 , \u7/n48 , \u7/n18429 , \u7/n489 , 
         \u7/n490 , \u7/n18215 , \u7/cnt_400khz_6 , \u7/cnt_400khz_5 , 
         \u7/n49 , \u7/n50 , \u7/n18428 , \u7/n491 , \u7/n492 , \u7/n18214 , 
         \u7/cnt_400khz_4 , \u7/cnt_400khz_3 , \u7/n51 , \u7/n52_adj_2310 , 
         \u7/n18427 , \u7/cnt_400khz_2 , \u7/cnt_400khz_1 , \u7/n53_adj_2311 , 
         \u7/n54 , \u7/n18426 , \u7/n493 , \u7/n494 , \u7/n18213 , \u7/n495 , 
         \u7/n496 , \u7/n18212 , \u7/n497 , \u7/n498 , \u7/n18211 , 
         \u7/cnt_400khz_0 , \u7/n55 , \u7/cnt_delay_4 , \u7/cnt_delay_3 , 
         \u7/n503 , \u7/n504 , \u7/n18208 , \u7/n18209 , \u7/n499 , \u7/n500 , 
         \u7/n18210 , \u7/cnt_delay_5 , \u7/n501 , \u7/n502 , \u7/cnt_delay_2 , 
         \u7/cnt_delay_1 , \u7/n505 , \u7/n506 , \u7/n18207 , \u7/cnt_delay_0 , 
         \u7/n507 , rst_c, \adc_driver/n21679 , \adc_driver/n152 , 
         \adc_driver/adc_clk_N_102 , adc_clk_c, n21688, 
         \adc_driver/adc_cs_N_65 , adc_cs_c, n11822, cnt_0, cnt_1, \u7/n21297 , 
         \u7/n14018 , state_2, n7_adj_2676, \u7/n7 , \u7/clk_c_enable_90 , 
         cnt_main_1, \u7/n52 , \u7/clk_c_enable_91 , \u7/n10927 , state_0, 
         cnt_main_2, \u7/n21676 , dat_valid_N_624, \u7/n1 , \u7/cnt_mode1_1 , 
         cnt_mode1_0, cnt_mode1_2, \u7/n147 , n27, \u7/clk_c_enable_92 , 
         \u7/n16979 , cnt_mode1_3, \u7/n146 , n16, \u7/cnt_mode2_1 , 
         \u7/cnt_mode2_0 , cnt_mode2_3, \u7/cnt_mode2_2 , \u7/n179 , 
         \u7/clk_c_enable_98 , \u7/n10854 , n14616, n21555, cnt_read_0, 
         cnt_read_1, \u7/n19964 , n18598, \u7/clk_c_enable_77 , n4442, 
         cnt_read_3, \u7/n21632 , cnt_read_2, \u7/n19963 , \u7/n19965 , 
         \lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 , cnt_rom_prepare_2, 
         \lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 , 
         \lcd1/lcd_show_pic_inst/n80 , clk_50MHz_enable_30, length_num_flag, 
         \lcd1/n21602 , cnt_sclk_3, \lcd1/lcd_write_inst/cnt_sclk_1 , 
         \lcd1/lcd_write_inst/cnt_sclk_0 , cnt_sclk_2, 
         \lcd1/lcd_write_inst/n101 , \lcd1/lcd_write_inst/n102 , 
         clk_50MHz_enable_43, \lcd1/lcd_write_inst/n21599 , cnt_write_0, 
         cnt_write_3, \u7/n3999 , \u7/n14526 , \u7/clk_c_enable_13 , 
         \u7/n21669 , cnt_write_2, cnt_write_1, \u7/n290 , \u7/n291 , 
         \u7/clk_c_enable_83 , \u7/n10921 , \u7/n289 , n4_adj_2675, 
         \u7/n50_adj_2312 , \u7/n53 , \u7/reg_addr_0 , \u7/n2 , 
         \u7/clk_c_enable_106 , data_wr_0, \u7/n2871 , \u7/n19986 , 
         \u7/reg_addr_2 , \u7/reg_addr_1 , \u7/n2872 , \u7/n21511 , 
         \u7/n21510 , \u7/clk_c_enable_64 , data_wr_1, data_wr_2, 
         \u7/reg_data_2 , \u7/n2870 , \u7/reg_addr_3 , \u7/n18592 , 
         \u7/n21512 , data_wr_3, data_wr_7, \u7/n21256 , data_wr_5, 
         \u7/n21706 , data_wr_6, \u8/n4995 , \u7/cnt_start_1 , 
         \u7/cnt_start_3 , \u7/cnt_start_2 , \u7/n21214 , \u7/n7_adj_2325 , 
         \u7/clk_400khz_enable_2 , \u7/clk_400khz , i2c_scl_c, n21644, 
         \u7/n20435 , state_3, \u7/n21680 , \u7/n7_adj_2309 , 
         \u7/i2c_sda_N_652 , i2c_sda_out, \u7/i2c_sda_N_630 , i2c_sda_N_620, 
         \jump/fre_500us/n191 , \jump/fre_500us/n8 , \jump/fre_500us/n19324 , 
         \jump/fre_500us/n19858 , \jump/n536 , \jump/n21537 , \jump/n21524 , 
         \jump/n19938 , \jump/n22446 , \jump/current_state_1_N_822_0 , 
         \jump/current_state_0 , \jump/n737 , hand_velocity_2, \jump/n738 , 
         hand_velocity_1, \jump/n10828 , \jump/n10849 , 
         \jump/clk_out_enable_46 , \jump/n735 , hand_velocity_4, \jump/n736 , 
         hand_velocity_3, \jump/n10916 , \jump/n10918 , \jump/n733 , 
         hand_velocity_6, \jump/n734 , hand_velocity_5, \jump/n10912 , 
         \jump/n10914 , \jump/n110 , \jump/n21547 , \jump/n732 , 
         hand_velocity_7, \jump/n10910 , \jump/n109 , 
         \jump/init_velocity_10_N_887_7 , \jump/n108 , 
         \jump/init_velocity_10_N_887_8 , \jump/n107 , 
         \jump/init_velocity_10_N_887_9 , \jump/n106 , 
         \jump/init_velocity_10_N_887_10 , \n22433\000/BUF1 , pic_y_8__N_792, 
         \jump/n21525 , \jump/n18007 , \jump/n1284 , \jump/n10766 , 
         \jump/n406 , \jump/n10093 , \n22433\008/BUF1 , pic_y_8__N_782, 
         \jump/pic_y_8_N_916_8 , \jump/n10773 , \n22433\007/BUF1 , 
         pic_y_8__N_785, \jump/n10780 , \jump/n399 , \n22433\006/BUF1 , 
         pic_y_8__N_786, \jump/n10787 , \jump/n400 , \n22433\005/BUF1 , 
         pic_y_8__N_787, \jump/n10794 , \jump/n6 , \n22433\004/BUF1 , 
         pic_y_8__N_788, \jump/n10801 , \jump/n402 , \n22433\003/BUF1 , 
         pic_y_8__N_789, \jump/n10808 , \jump/n403 , \n22433\002/BUF1 , 
         pic_y_8__N_790, \jump/n10815 , \jump/n404 , \n22433\001/BUF1 , 
         pic_y_8__N_791, \jump/n10822 , \jump/n405 , \jump/position_8_N_925_1 , 
         \jump/position_8_N_925_0 , \jump/position_8_N_925_3 , 
         \jump/position_8_N_925_2 , \jump/position_8_N_925_5 , 
         \jump/position_8_N_925_4 , \jump/position_8_N_925_7 , 
         \jump/position_8_N_925_6 , \jump/position_8_N_925_8 , 
         \jump/time_count_down_14_N_956_1 , \jump/time_count_down_14_N_956_0 , 
         \jump/time_count_down_14_N_956_3 , \jump/time_count_down_14_N_956_2 , 
         \jump/time_count_down_14_N_956_5 , \jump/time_count_down_14_N_956_4 , 
         \jump/time_count_down_14_N_956_7 , \jump/time_count_down_14_N_956_6 , 
         \jump/time_count_down_14_N_956_9 , \jump/time_count_down_14_N_956_8 , 
         \jump/time_count_down_14_N_956_11 , 
         \jump/time_count_down_14_N_956_10 , 
         \jump/time_count_down_14_N_956_13 , 
         \jump/time_count_down_14_N_956_12 , 
         \jump/time_count_down_14_N_956_14 , \jump/n3790 , \jump/n3664 , 
         \jump/clk_out_enable_25 , \jump/n3794 , \jump/n3792 , \jump/n3798 , 
         \jump/n3796 , \jump/n3802 , \jump/n3800 , \jump/n3806 , \jump/n3804 , 
         \jump/n3810 , \jump/n3808 , \jump/n3814 , \jump/n3812 , \jump/n3816 , 
         \jump/n21526 , \jump/n21550 , \jump/time_count_up_14_N_1005_1 , 
         \jump/time_count_up_14_N_1005_0 , \jump/time_count_up_14_N_1005_3 , 
         \jump/time_count_up_14_N_1005_2 , \jump/time_count_up_14_N_1005_5 , 
         \jump/time_count_up_14_N_1005_4 , \jump/time_count_up_14_N_1005_7 , 
         \jump/time_count_up_14_N_1005_6 , \jump/time_count_up_14_N_1005_9 , 
         \jump/time_count_up_14_N_1005_8 , \jump/time_count_up_14_N_1005_11 , 
         \jump/time_count_up_14_N_1005_10 , \jump/time_count_up_14_N_1005_13 , 
         \jump/time_count_up_14_N_1005_12 , \jump/n8889 , 
         \jump/time_count_up_14_N_1005_14 , \adj/n42 , \adj/key_sec_pre_0 , 
         \adj/n21600 , \adj/key_sec_0 , \adj/clk_c_enable_84 , \adj/n20495 , 
         key_down_c_0, \adj/deb/key_rst_0 , \adj/key_sec_1 , 
         \adj/key_sec_pre_1 , \adj/n9095 , \lcd1/draw_line_counter_3 , 
         \lcd1/control_inst/draw_line_counter_2 , 
         \lcd1/control_inst/draw_line_counter_0 , 
         \lcd1/control_inst/draw_line_counter_1 , \lcd1/control_inst/n24 , 
         \lcd1/control_inst/n21643 , \lcd1/state_2_adj_2659 , 
         \lcd1/draw_line_data_5 , \lcd1/control_inst/n23 , 
         \lcd1/control_inst/n2_adj_2603 , 
         \lcd1/control_inst/show_pic_counter_2 , 
         \lcd1/control_inst/show_pic_counter_1 , 
         \lcd1/control_inst/show_pic_counter_0 , \lcd1/show_pic_counter_3 , 
         \lcd1/control_inst/n24_adj_2598 , \lcd1/control_inst/n18700 , 
         \lcd1/state_1 , \lcd1/control_inst/n23_adj_2600 , 
         \lcd1/control_inst/state_2__N_1168 , \lcd1/control_inst/state_0 , 
         \lcd1/state_5 , \lcd1/control_inst/n5658 , \lcd1/control_inst/n21661 , 
         \lcd1/lcd_draw_line_inst/state_0 , \lcd1/lcd_draw_line_inst/state_1 , 
         \lcd1/lcd_draw_line_inst/state_2 , \lcd1/state_2_N_1179_2 , 
         \lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 , 
         \lcd1/control_inst/n22 , \lcd1/n19916 , 
         \lcd1/lcd_draw_line_inst/draw_data_1 , 
         \lcd1/lcd_draw_line_inst/n21649 , 
         \lcd1/lcd_draw_line_inst/clear_data_1 , 
         \lcd1/lcd_draw_line_inst/clear_data_0 , 
         \lcd1/lcd_draw_line_inst/draw_data_0 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_1 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_0 , 
         \lcd1/draw_line_data_0 , \lcd1/draw_line_data_1 , 
         \lcd1/lcd_draw_line_inst/draw_data_3 , 
         \lcd1/lcd_draw_line_inst/clear_data_3 , 
         \lcd1/lcd_draw_line_inst/draw_data_2 , 
         \lcd1/lcd_draw_line_inst/clear_data_2 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_3 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_2 , 
         \lcd1/draw_line_data_2 , \lcd1/draw_line_data_3 , 
         \lcd1/lcd_draw_line_inst/draw_data_5 , 
         \lcd1/lcd_draw_line_inst/clear_data_5 , 
         \lcd1/lcd_draw_line_inst/draw_data_4 , 
         \lcd1/lcd_draw_line_inst/clear_data_4 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_5 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_4 , 
         \lcd1/draw_line_data_4 , \lcd1/lcd_draw_line_inst/draw_data_7 , 
         \lcd1/lcd_draw_line_inst/clear_data_7 , 
         \lcd1/lcd_draw_line_inst/draw_data_6 , 
         \lcd1/lcd_draw_line_inst/clear_data_6 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_7 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_6 , 
         \lcd1/draw_line_data_6 , \lcd1/draw_line_data_7 , 
         \lcd1/lcd_draw_line_inst/clear_data_8 , 
         \lcd1/lcd_draw_line_inst/draw_data_8 , 
         \lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_8 , 
         \lcd1/draw_line_data_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 , 
         state_2_adj_2670, state_2_adj_2672, 
         \lcd1/lcd_draw_line_inst/state_1_adj_2615 , 
         \lcd1/lcd_draw_line_inst/n21641 , 
         \lcd1/lcd_draw_line_inst/en_write_draw_line_N_2054 , 
         \lcd1/en_write_draw_line , \lcd1/lcd_init_inst/n9 , 
         \lcd1/lcd_init_inst/n10_adj_2628 , \lcd1/lcd_init_inst/n20033 , 
         \lcd1/lcd_init_inst/n8_adj_2636 , \lcd1/lcd_init_inst/n21447 , 
         \lcd1/lcd_init_inst/n21727 , \lcd1/lcd_init_inst/n21548 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_0 , \lcd1/state_2_adj_2657 , 
         \lcd1/init_data_0 , \lcd1/lcd_init_inst/n20071 , 
         \lcd1/lcd_init_inst/n7 , \lcd1/lcd_init_inst/n21536 , 
         \lcd1/lcd_init_inst/n8_adj_2645 , \lcd1/lcd_init_inst/n84 , 
         \lcd1/lcd_init_inst/n75 , \lcd1/lcd_init_inst/init_data_8_N_1194_1 , 
         \lcd1/init_data_1 , \lcd1/lcd_init_inst/n6 , 
         \lcd1/lcd_init_inst/n20030 , \lcd1/lcd_init_inst/n19874 , 
         \lcd1/lcd_init_inst/n13938 , \lcd1/lcd_init_inst/n20270 , 
         \lcd1/lcd_init_inst/n83 , \lcd1/lcd_init_inst/n21549 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_2 , \lcd1/init_data_2 , 
         \lcd1/lcd_init_inst/n20056 , \lcd1/lcd_init_inst/n21560 , 
         \lcd1/lcd_init_inst/n21575 , \lcd1/lcd_init_inst/n21574 , 
         \lcd1/lcd_init_inst/n87_adj_2641 , \lcd1/lcd_init_inst/n21535 , 
         \lcd1/lcd_init_inst/n4_adj_2635 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_3 , \lcd1/init_data_3 , 
         \lcd1/lcd_init_inst/n19966 , \lcd1/lcd_init_inst/n21557 , 
         \lcd1/lcd_init_inst/n13 , \lcd1/lcd_init_inst/n56 , 
         \lcd1/lcd_init_inst/n52 , \lcd1/lcd_init_inst/init_data_8_N_1194_4 , 
         \lcd1/init_data_4 , \lcd1/lcd_init_inst/n7_adj_2626 , 
         \lcd1/lcd_init_inst/n8_adj_2632 , \lcd1/lcd_init_inst/n91 , 
         \lcd1/lcd_init_inst/n21545 , \lcd1/lcd_init_inst/n21414 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_5 , \lcd1/init_data_5 , 
         \lcd1/lcd_init_inst/n20068 , \lcd1/lcd_init_inst/n4_adj_2637 , 
         \lcd1/lcd_init_inst/init_data_8_N_1328_7 , 
         \lcd1/lcd_init_inst/n13934 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_7 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_6 , \lcd1/init_data_6 , 
         \lcd1/init_data_7 , \lcd1/lcd_init_inst/n7_adj_2629 , 
         \lcd1/lcd_init_inst/n8 , \lcd1/lcd_init_inst/n8_adj_2642 , 
         \lcd1/lcd_init_inst/n28 , \lcd1/lcd_init_inst/n31 , 
         \lcd1/lcd_init_inst/init_data_8_N_1194_8 , \lcd1/init_data_8 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14_adj_2609 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2608 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2610 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20024 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_0 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_3 
         , \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2607 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_3 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_2 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_5 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_4 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_5 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_4 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_7 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_6 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_7 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_6 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_8 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_0 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10870 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_1 
         , \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21125 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21733 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17290 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_3 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_2 
         , \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21115 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n82 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_5 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_4 
         , \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n83 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21400 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_7 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_6 
         , \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17363 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_8 
         , \lcd1/lcd_draw_line_inst/draw_line_flag_prev_adj_2617 , 
         \lcd1/lcd_draw_line_inst/draw_line_flag_prev , 
         \lcd1/lcd_draw_line_inst/n21594 , 
         \lcd1/lcd_draw_line_inst/draw_finish_flag , 
         \lcd1/lcd_draw_line_inst/n21595 , 
         \lcd1/lcd_draw_line_inst/clear_finish_flag , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n24 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21673 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_113 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10882 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n22 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n23 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n16 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n15 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag_N_2283 
         , the1_wr_done, 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5321 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21566 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_3_N_2231_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n24 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21665 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_172 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10893 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n22 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n23 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n16 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n15 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag_N_2179 
         , \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_0 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2107_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5327 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5329 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state1_finish_flag_N_2177 
         , \lcd1/lcd_draw_line_inst/n20310 , \lcd1/lcd_draw_line_inst/n2633 , 
         \lcd1/lcd_draw_line_inst/signal_r_adj_2618 , 
         \lcd1/lcd_draw_line_inst/state_2_N_2021_1 , 
         \lcd1/lcd_draw_line_inst/state_2_N_2021_0 , 
         \lcd1/lcd_draw_line_inst/clk_50MHz_enable_42 , 
         \lcd1/lcd_draw_line_inst/n9437 , \lcd1/lcd_draw_line_inst/n14672 , 
         \lcd1/lcd_draw_line_inst/state_2_N_2021_2 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5319 , wr_done, 
         \lcd1/lcd_init_inst/cnt_s2_num_0 , \lcd1/lcd_init_inst/n20 , 
         \lcd1/lcd_init_inst/clk_50MHz_enable_135 , 
         \lcd1/lcd_init_inst/cnt_s2_num_2 , \lcd1/lcd_init_inst/cnt_s2_num_1 , 
         \lcd1/lcd_init_inst/n164 , \lcd1/lcd_init_inst/n165 , 
         \lcd1/lcd_init_inst/n21658 , \lcd1/lcd_init_inst/cnt_s2_num_3 , 
         \lcd1/lcd_init_inst/cnt_s2_num_4 , \lcd1/lcd_init_inst/n162 , 
         \lcd1/lcd_init_inst/n163 , \lcd1/lcd_init_inst/cnt_s2_num_5 , 
         \lcd1/lcd_init_inst/n21568 , \lcd1/lcd_init_inst/cnt_s2_num_6 , 
         \lcd1/lcd_init_inst/n21603 , \lcd1/lcd_init_inst/n160 , 
         \lcd1/lcd_init_inst/n161 , \lcd1/lcd_init_inst/n20319 , 
         \lcd1/lcd_init_inst/n9719 , \lcd1/lcd_init_inst/n20111 , 
         \lcd1/lcd_init_inst/n20121 , \lcd1/lcd_init_inst/n4_adj_2639 , 
         \lcd1/lcd_init_inst/lcd_rst_high_flag_N_1367 , 
         \lcd1/lcd_init_inst/state_0 , \lcd1/lcd_init_inst/lcd_rst_high_flag , 
         \lcd1/lcd_init_inst/state_5_N_1271_1 , 
         \lcd1/lcd_init_inst/state_5_N_1265_0 , \lcd1/lcd_init_inst/state_1 , 
         \lcd1/lcd_init_inst/n5369 , \lcd1/lcd_init_inst/n5370 , 
         \lcd1/lcd_init_inst/state_3 , \lcd1/lcd_init_inst/state_5_N_1283_3 , 
         \lcd1/lcd_init_inst/state_5_N_1277_3 , \lcd1/lcd_init_inst/n5293 , 
         \lcd1/lcd_init_inst/n20053 , \lcd1/lcd_init_inst/n21690 , 
         \lcd1/lcd_init_inst/n21681 , \lcd1/lcd_init_inst/n21687 , 
         \lcd1/lcd_init_inst/n21684 , 
         \lcd1/lcd_init_inst/cnt_s2_num_done_N_1369 , 
         \lcd1/lcd_init_inst/n20242 , \lcd1/lcd_init_inst/n21628 , 
         \lcd1/lcd_init_inst/n12_adj_2631 , 
         \lcd1/lcd_init_inst/cnt_s4_num_done_N_1371 , 
         \lcd1/lcd_init_inst/state_5_N_1289_5 , 
         \lcd1/lcd_show_pic_inst/n16263 , \lcd1/state_3 , 
         \lcd1/lcd_show_pic_inst/n8 , \lcd1/lcd_show_pic_inst/n81 , 
         \lcd1/lcd_show_pic_inst/n10903 , 
         \lcd1/lcd_show_pic_inst/cnt_set_windows_0 , 
         \lcd1/lcd_show_pic_inst/cnt_set_windows_1 , 
         \lcd1/lcd_show_pic_inst/n21670 , \lcd1/lcd_show_pic_inst/n4_adj_2647 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_156 , 
         \lcd1/lcd_show_pic_inst/n10897 , 
         \lcd1/lcd_show_pic_inst/cnt_set_windows_3 , 
         \lcd1/lcd_show_pic_inst/cnt_set_windows_2 , 
         \lcd1/lcd_show_pic_inst/n22_adj_2650 , \lcd1/lcd_show_pic_inst/n23 , 
         \lcd1/lcd_show_pic_inst/state1_finish_flag_N_1996 , 
         \lcd1/lcd_show_pic_inst/state_3_N_1670_2 , 
         \lcd1/lcd_show_pic_inst/n21720 , \lcd1/pic_ram_u0/n21519 , 
         \lcd1/n21518 , \lcd1/temp_3 , \lcd1/lcd_show_pic_inst/temp_2 , 
         \lcd1/lcd_show_pic_inst/n21674 , \lcd1/temp_239_N_1403_2 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_1 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 , 
         \lcd1/lcd_show_pic_inst/temp_1 , \lcd1/lcd_show_pic_inst/n14 , 
         \lcd1/lcd_show_pic_inst/temp_6 , \lcd1/n19935 , 
         \lcd1/lcd_show_pic_inst/temp_5 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_5 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_4 , 
         \lcd1/lcd_show_pic_inst/temp_4 , \lcd1/lcd_show_pic_inst/temp_8 , 
         \lcd1/lcd_show_pic_inst/temp_7 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_7 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_6 , \lcd1/temp_10 , 
         \lcd1/lcd_show_pic_inst/temp_9 , \lcd1/temp_239_N_1403_9 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_8 , 
         \lcd1/lcd_write_inst/cnt_delay_0 , \lcd1/lcd_write_inst/cnt_delay_1 , 
         \lcd1/lcd_write_inst/n29 , \lcd1/lcd_write_inst/n30 , 
         \lcd1/lcd_write_inst/n10899 , \lcd1/lcd_write_inst/cnt_delay_3 , 
         \lcd1/lcd_write_inst/cnt_delay_2 , \lcd1/lcd_write_inst/n27 , 
         \lcd1/lcd_write_inst/n28 , \lcd1/lcd_write_inst/n21639 , 
         \lcd1/lcd_write_inst/cnt_delay_4 , \lcd1/lcd_write_inst/n26 , n21652, 
         \lcd1/lcd_write_inst/n11 , \lcd1/lcd_write_inst/n103 , 
         \lcd1/lcd_write_inst/sclk_flag , \lcd1/state_3_N_1103_1 , 
         \lcd1/lcd_write_inst/state_0 , \lcd1/lcd_write_inst/n5384 , 
         \lcd1/lcd_write_inst/n6 , \lcd1/lcd_write_inst/state_3_N_1107_1 , 
         \lcd1/lcd_write_inst/n5381 , \lcd1/n22 , 
         \lcd1/control_inst/n4_adj_2583 , state_2_adj_2667, 
         \lcd1/lcd_show_pic_inst/temp_0 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_1 , 
         \lcd1/state_1_adj_2654 , \lcd1/lcd_show_pic_inst/n20997 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_1 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_0 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 , \lcd1/show_pic_data_0 , 
         \lcd1/show_pic_data_1 , \lcd1/lcd_show_pic_inst/n21606 , 
         \lcd1/lcd_show_pic_inst/n21261 , 
         \lcd1/lcd_show_pic_inst/n14_adj_2648 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_3 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_2 , 
         \lcd1/show_pic_data_2 , \lcd1/show_pic_data_3 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_4 , 
         \lcd1/lcd_show_pic_inst/n21640 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_7 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_4 , 
         \lcd1/show_pic_data_4 , \lcd1/show_pic_data_7 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_6 , 
         \lcd1/show_pic_data_6 , 
         \lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_8 , 
         \lcd1/show_pic_data_8 , \lcd1/lcd_show_pic_inst/n16277 , 
         \lcd1/n18697 , \lcd1/lcd_show_pic_inst/n21513 , 
         \lcd1/control_inst/n5379 , n22433, 
         \lcd1/lcd_init_inst/clk_50MHz_enable_48 , \lcd1/state_0 , 
         \lcd1/n4_adj_2656 , \lcd1/lcd_show_pic_inst/n5353 , 
         \lcd1/control_inst/n5375 , \lcd1/lcd_init_inst/n5295 , 
         \lcd1/lcd_show_pic_inst/n21656 , 
         \lcd1/lcd_show_pic_inst/temp_239_N_1403_3 , \lcd1/pic_ram_u0/n21521 , 
         \lcd1/n16 , \lcd1/lcd_show_pic_inst/n10860 , 
         \lcd1/lcd_write_inst/mosi_N_1133 , \lcd1/lcd_write_inst/n4225 , 
         \lcd1/lcd_write_inst/clk_50MHz_enable_111 , lcd_mosi_c, 
         \n22433\009/BUF1 , lcd_rst_c, lcd_sclk_c, 
         \lcd1/lcd_write_inst/sclk_N_1131 , lcd_cs_c, n8_adj_2668, 
         n10_adj_2677, led_N_11, led_c, \lcd1/lcd_show_pic_inst/n20258 , 
         \lcd1/lcd_show_pic_inst/n20357 , \lcd1/lcd_show_pic_inst/n12 , 
         \lcd1/lcd_show_pic_inst/length_num_flag_N_1998 , \u7/ack_flag , 
         state_back_0, \u7/n21528 , \u7/n21534 , n2325, n20424, n2619, n2319, 
         n2305, \u7/clk_c_enable_111 , n21551, n20134, n21653, \u7/n21219 , 
         \u7/n21220 , \u7/clk_c_enable_15 , n11417, n2615, n57, n2303, n54, 
         n21529, n2323, \u7/clk_c_enable_86 , \u7/n96 , \u7/n10 , n72, 
         \u7/n19887 , \u7/clk_c_enable_89 , \lcd1/lcd_init_inst/n21569 , 
         \lcd1/lcd_init_inst/n20199 , \lcd1/lcd_init_inst/n20110 , 
         \lcd1/lcd_init_inst/n5291 , \lcd1/lcd_show_pic_inst/n20289 , 
         \lcd1/lcd_write_inst/n5373 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2111_3 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5317 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5325 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5315 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5323 , \u7/n21646 , 
         \u7/n4001 , \u7/n78 , \u7/n18539 , \u7/clk_400khz_enable_4 , \u7/ack , 
         \u7/state_3_N_426_1 , n9389, n18508, \u7/clk_400khz_enable_3 , 
         \u7/n21216 , \u7/n20698 , \u7/clk_400khz_N_625 , \u7/cnt_2 , 
         \u7/n7_adj_2319 , \u7/cnt_3 , \u7/n9938 , n33, \u7/n148 , \u7/n8273 , 
         \u7/n1_adj_2322 , \u7/n15815 , \u7/cnt_start_0 , \u7/n235 , \u7/n236 , 
         \u7/clk_c_enable_114 , \u7/n11817 , \u7/n233 , \u7/n234 , \u7/n11835 , 
         \u7/cnt_stop_0 , \u7/cnt_stop_1 , \u7/n20009 , \u7/n18615 , 
         \u7/clk_c_enable_74 , \u7/n21567 , \u7/cnt_stop_2 , \u7/n20010 , 
         \u7/cnt_stop_3 , n24, \u7/n6 , \u7/i2c_sda_N_658 , \u7/i2c_sda_N_621 , 
         \u7/n98 , \u7/n20042 , \u7/clk_c_enable_105 , \u7/n97 , \u7/n21533 , 
         \u7/n3 , \u8/n10 , \u8/n10853 , VCC_net, GND_net, \adj/deb/n31 , 
         \u7/n5 , \adj/deb/key_rst_pre_0 , \adj/deb/key_rst_pre_1 , 
         \adj/deb/key_rst_1 , \u8/n4_adj_2332 , \u8/n21128 , \u8/n21142 , 
         \jump/fre_500us/n20349 , \u8/clk_c_enable_20_enable_5 , \jump/n14426 , 
         \jump/n21591 , \lcd1/lcd_init_inst/n20228 , 
         \lcd1/lcd_init_inst/n18486 , n21564, i2c_sda_N_637, n21514, n21509, 
         n20441, n21, \u7/n9419 , \u7/n21210 , \u7/n21515 , \u7/n21213 , 
         \lcd1/control_inst/n2_adj_2602 , \lcd1/control_inst/n4_adj_2601 , 
         \lcd1/control_inst/n3 , \lcd1/lcd_write_inst/mosi_N_1136 , 
         \lcd1/lcd_write_inst/n5745 , \lcd1/control_inst/n2_adj_2586 , 
         \lcd1/control_inst/n4_adj_2589 , \lcd1/control_inst/n2_adj_2590 , 
         \lcd1/lcd_write_inst/n5747 , \lcd1/lcd_write_inst/n21572 , 
         \lcd1/lcd_write_inst/n20392 , \lcd1/lcd_write_inst/n3359 , 
         \lcd1/lcd_write_inst/n5746 , \lcd1/n4 , \lcd1/n3 , 
         \lcd1/lcd_write_inst/n20395 , \lcd1/lcd_init_inst/n21538 , 
         \lcd1/lcd_init_inst/n21558 , \lcd1/lcd_init_inst/n87 , 
         \lcd1/lcd_init_inst/n21583 , \lcd1/lcd_init_inst/n21627 , 
         \lcd1/lcd_init_inst/n21629 , \lcd1/lcd_init_inst/n41 , 
         \lcd1/lcd_init_inst/n12_adj_2625 , \lcd1/lcd_init_inst/n21623 , 
         \lcd1/lcd_init_inst/n14626 , \jump/n10_adj_2456 , \jump/n20419 , 
         \jump/n14 , n22431, n6_adj_2665, \u7/n18670 , n4652, n30, n22428, 
         n20432, n20450, n21668, n19972, \u7/n27 , \u7/n21634 , \u7/n21605 , 
         \u7/n6_adj_2316 , \u7/n6_adj_2318 , \u7/n6_adj_2315 , \u7/n21587 , 
         i2c_sda_N_643, \u7/n21655 , \u7/n20454 , \u7/n21724 , n67, 
         \lcd1/n21517 , \lcd1/n21520 , \lcd1/pic_ram_u0/n21267 , 
         \lcd1/lcd_init_inst/n12_adj_2627 , \lcd1/lcd_init_inst/n21626 , 
         \lcd1/lcd_init_inst/n21578 , \lcd1/lcd_init_inst/n21615 , 
         \lcd1/lcd_init_inst/n21616 , \lcd1/lcd_init_inst/n4 , 
         \lcd1/lcd_init_inst/n14578 , \lcd1/lcd_init_inst/n13926 , 
         \lcd1/lcd_init_inst/n21625 , \lcd1/lcd_init_inst/n21624 , 
         \lcd1/lcd_init_inst/n21581 , \lcd1/lcd_init_inst/n21621 , 
         \lcd1/lcd_init_inst/n21563 , \lcd1/lcd_init_inst/n21617 , 
         \lcd1/lcd_init_inst/n13936 , \lcd1/lcd_init_inst/n6_adj_2634 , 
         \lcd1/lcd_init_inst/n21561 , \lcd1/lcd_init_inst/n13940 , 
         \lcd1/lcd_init_inst/n21618 , \lcd1/lcd_init_inst/n21619 , 
         \lcd1/lcd_init_inst/n14414 , \lcd1/lcd_init_inst/n20146 , 
         \lcd1/lcd_init_inst/n20347 , \lcd1/lcd_init_inst/n21531 , 
         \jump/n19848 , \jump/n21586 , \jump/n8 , n21386, \u7/n19969 , n21659, 
         n21576, \u7/n7041 , \u7/n21651 , \u7/n22 , n4_adj_2678, 
         \u7/n32_adj_2328 , \u7/n37 , \lcd1/pic_ram_u0/n4 , 
         \lcd1/pic_ram_u0/n11 , \lcd1/pic_ram_u0/n18801 , 
         \lcd1/pic_ram_u0/n21522 , \lcd1/pic_ram_u0/n6 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_35 , 
         \lcd1/lcd_write_inst/clk_50MHz_enable_168 , 
         \lcd1/lcd_write_inst/n20384 , \lcd1/lcd_write_inst/n647 , 
         \lcd1/control_inst/n2 , \lcd1/control_inst/n4 , \lcd1/data_7 , 
         \lcd1/lcd_write_inst/n661 , \lcd1/lcd_write_inst/n651 , 
         \lcd1/lcd_write_inst/n20272 , 
         \lcd1/lcd_show_pic_inst/state_3_N_1666_1 , 
         \lcd1/control_inst/n4_adj_2584 , \lcd1/control_inst/n2_adj_2585 , 
         \lcd1/data_1 , \lcd1/lcd_write_inst/mosi_N_1141 , 
         \lcd1/lcd_write_inst/n5358 , 
         \lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 , 
         \lcd1/lcd_write_inst/n14 , \lcd1/lcd_write_inst/n13 , 
         \lcd1/lcd_write_inst/n20341 , \lcd1/lcd_write_inst/mosi_N_1142 , 
         \lcd1/n4_adj_2653 , \lcd1/n21671 , \lcd1/n20045 , \lcd1/n21609 , 
         \lcd1/lcd_show_pic_inst/n10 , \lcd1/lcd_show_pic_inst/n4 , 
         \lcd1/lcd_show_pic_inst/n20043 , n14444, 
         \lcd1/control_inst/n4_adj_2592 , \lcd1/n18767 , 
         \lcd1/lcd_init_inst/n21694 , \lcd1/lcd_init_inst/n21584 , 
         \lcd1/lcd_init_inst/n20116 , \lcd1/lcd_init_inst/n14 , 
         \lcd1/lcd_init_inst/n10 , \lcd1/lcd_init_inst/n21580 , 
         \lcd1/lcd_init_inst/n21622 , \lcd1/lcd_init_inst/n21692 , 
         \lcd1/lcd_init_inst/n9575 , \lcd1/lcd_init_inst/n12 , 
         \lcd1/lcd_init_inst/n21530 , \lcd1/lcd_init_inst/n13930 , 
         \lcd1/lcd_init_inst/n14358 , \lcd1/lcd_init_inst/n5 , 
         \lcd1/lcd_init_inst/n14624 , \lcd1/lcd_init_inst/n14628 , 
         \lcd1/lcd_init_inst/n10_adj_2623 , \lcd1/lcd_init_inst/n14283 , 
         \lcd1/lcd_init_inst/n7_adj_2624 , \lcd1/lcd_init_inst/n21582 , 
         \lcd1/lcd_init_inst/n6_adj_2643 , \lcd1/lcd_init_inst/n9707 , 
         \lcd1/lcd_init_inst/n20108 , \lcd1/lcd_init_inst/n20096 , 
         \lcd1/lcd_init_inst/n9704 , \lcd1/lcd_init_inst/n21577 , 
         \lcd1/lcd_init_inst/n19996 , \lcd1/lcd_init_inst/n20158 , 
         \lcd1/lcd_init_inst/n21546 , \lcd1/lcd_init_inst/n21620 , 
         \lcd1/lcd_init_inst/n7_adj_2630 , \lcd1/lcd_init_inst/n9523 , 
         \lcd1/lcd_init_inst/n33 , \lcd1/lcd_init_inst/n21693 , 
         \lcd1/lcd_init_inst/n21686 , \lcd1/lcd_init_inst/n21562 , 
         \lcd1/lcd_init_inst/n7_adj_2633 , \lcd1/lcd_init_inst/n21614 , 
         \lcd1/lcd_init_inst/n20305 , \lcd1/lcd_init_inst/n21683 , 
         \lcd1/lcd_init_inst/n19981 , \lcd1/lcd_init_inst/n21559 , 
         \lcd1/lcd_init_inst/n21689 , 
         \lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 , 
         \lcd1/lcd_init_inst/n21685 , \lcd1/lcd_init_inst/n21682 , 
         \lcd1/lcd_init_inst/n8_adj_2638 , \lcd1/lcd_init_inst/n21571 , 
         \lcd1/lcd_init_inst/n20213 , \lcd1/lcd_init_inst/n20329 , 
         \lcd1/lcd_init_inst/n20256 , \lcd1/lcd_init_inst/n20123 , 
         \lcd1/lcd_init_inst/n6_adj_2640 , \lcd1/lcd_init_inst/n19861 , 
         \lcd1/lcd_init_inst/n8_adj_2644 , \lcd1/lcd_draw_line_inst/signal_r , 
         \lcd1/lcd_draw_line_inst/n21642 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20260 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20020 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21648 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21662 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21113 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21124 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21123 , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10 , 
         \lcd1/control_inst/n2_adj_2594 , \lcd1/control_inst/n4_adj_2595 , 
         lcd_dc_c_8, \jump/n4_adj_2580 , \jump/n113 , \jump/n18596 , 
         \jump/n20417 , \jump/n16 , \jump/n10 , \jump/n21556 , \jump/n21589 , 
         \jump/n21590 , \jump/n6_adj_2458 , \jump/n8_adj_2457 , \jump/n14432 , 
         \jump/n116 , \jump/n20406 , \jump/n21588 , \jump/n21592 , 
         \jump/n21593 , \jump/n114 , \jump/n112 , \jump/n111 , \jump/n115 , 
         \jump/fre_500us/n8_adj_2333 , \jump/fre_500us/n10 , 
         \jump/fre_500us/n10_adj_2334 , \jump/fre_500us/n13 , 
         \jump/fre_500us/n15 , \jump/fre_500us/n14 , \jump/fre_500us/n12 , 
         \jump/fre_500us/n20351 , \jump/fre_500us/n21613 , n20445, n20449, 
         n8_adj_2679, n21540, n13675, \adc_driver/n96 , \adc_driver/n20027 , 
         adc_dat_c, \adc_driver/clk_24MHz_enable_14 , 
         \adc_driver/clk_24MHz_enable_4 , \adc_driver/data_2 , 
         \adc_driver/n20274 , \adc_driver/clk_24MHz_enable_12 , 
         \adc_driver/data_3 , \adc_driver/clk_24MHz_enable_16 , 
         \adc_driver/data_6 , \adc_driver/clk_24MHz_enable_10 , 
         \adc_driver/n21573 , \adc_driver/data_7 , \adc_driver/n21667 , 
         \adc_driver/clk_24MHz_enable_15 , n21450, clk_400khz_enable_5, n21542, 
         n6_adj_2680, n24_adj_2674, n5_adj_2673, n19914, n9625, n9567, 
         \u8/n20339 , \adj/deb/n30 , \adj/deb/n34 , \adj/deb/n22 , 
         \adj/deb/n21 , \adj/deb/clk_c_enable_8 , \adj/deb/n28 , \u7/n21544 , 
         \u7/n32 , \u7/n15738 , \u7/n21413 , \u7/n21554 , \u7/data_r_7 , 
         \u7/data_r_6 , \u7/clk_c_enable_63 , \u7/n20497 , \u7/n12 , \u7/n13 , 
         \u7/n21612 , \u7/n21479 , \u7/clk_c_enable_110 , \u7/data_r_0 , 
         \u7/n21645 , \u7/clk_c_enable_21 , \u7/n19851 , \u7/n36 , \u7/n21541 , 
         \u7/n4_adj_2327 , \u7/clk_c_enable_61 , \u7/data_r_1 , \u7/n21610 , 
         \u7/n21411 , \u7/clk_c_enable_81 , \u7/n18549 , \u7/n19883 , 
         \u7/n21675 , \u7/clk_c_enable_85 , \u7/data_r_2 , \u7/n21585 , 
         \u7/n6_adj_2317 , \u7/data_r_3 , \u7/n21552 , \u7/n21611 , 
         \u7/data_r_5 , \u7/data_r_4 , \u7/n18656 , \u7/n21068 , \u7/n35 , 
         \u7/n24_adj_2330 , \adc_driver/clk_24MHz_enable_11 , 
         \adc_driver/data_4 , \u7/clk_c_enable_14 , \u7/clk_c_enable_18 , 
         \u7/clk_c_enable_19 , \u7/clk_c_enable_41 , \adc_driver/data_5 , 
         \adc_driver/clk_24MHz_enable_13 , \adc_driver/clk_24MHz_enable_9 , 
         \adc_driver/data_0 , \adc_driver/data_1 , \lcd1/lcd_write_inst/n649 , 
         key_up_c_1, seg_led_2_0_3;

  lcd1_pic_ram_u0_SLICE_0 \lcd1/pic_ram_u0/SLICE_0 ( .D1(\lcd1/rom_addr_5 ), 
    .C1(\lcd1/pic_ram_u0/n3852 ), .B1(n21630), .A1(ball_release_button_c), 
    .D0(\lcd1/rom_addr_4 ), .C0(\lcd1/pic_ram_u0/n3853 ), .B0(n21631), 
    .A0(ball_release_button_c), .FCI(\lcd1/pic_ram_u0/n18331 ), 
    .F0(\lcd1/pic_ram_u0/q_239_N_2289_4 ), 
    .F1(\lcd1/pic_ram_u0/q_239_N_2289_5 ), .FCO(\lcd1/pic_ram_u0/n18332 ));
  lcd1_pic_ram_u0_SLICE_1 \lcd1/pic_ram_u0/SLICE_1 ( .D1(\lcd1/rom_addr_3 ), 
    .C1(\lcd1/pic_ram_u0/n3854 ), .B1(n21677), .A1(ball_release_button_c), 
    .D0(\lcd1/rom_addr_2 ), .C0(\lcd1/pic_ram_u0/n3855 ), 
    .B0(ball_release_button_c), .A0(n21678), .FCI(\lcd1/pic_ram_u0/n18330 ), 
    .F0(\lcd1/q_239_N_2289_2 ), .F1(\lcd1/pic_ram_u0/q_239_N_2289_3 ), 
    .FCO(\lcd1/pic_ram_u0/n18331 ));
  lcd1_pic_ram_u0_SLICE_2 \lcd1/pic_ram_u0/SLICE_2 ( .D1(\lcd1/rom_addr_1 ), 
    .C1(\lcd1/pic_ram_u0/n3856 ), .B1(ball_release_button_c), .A1(n21664), 
    .D0(\lcd1/rom_addr_0 ), .C0(\lcd1/pic_ram_u0/n3857 ), 
    .B0(ball_release_button_c), .A0(n21666), .FCI(\lcd1/pic_ram_u0/n18329 ), 
    .F0(\lcd1/pic_ram_u0/q_239_N_2289_0 ), 
    .F1(\lcd1/pic_ram_u0/q_239_N_2289_1 ), .FCO(\lcd1/pic_ram_u0/n18330 ));
  lcd1_SLICE_3 \lcd1/SLICE_3 ( .A1(ball_release_button_c), 
    .M0(\lcd1/lcd_write_inst/state_3_N_1111_3 ), .LSR(state_2_adj_2666), 
    .CLK(\lcd1/clk_50MHz ), .Q0(\lcd1/lcd_write_inst/state_3 ), 
    .FCO(\lcd1/pic_ram_u0/n18329 ));
  lcd1_SLICE_4 \lcd1/SLICE_4 ( .B1(\lcd1/rom_addr_8 ), .A1(home_8), 
    .B0(\lcd1/rom_addr_7 ), .A0(home_7), 
    .M0(\lcd1/lcd_write_inst/sclk_flag_N_1148 ), 
    .LSR(\lcd1/lcd_write_inst/mosi_N_1143 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/pic_ram_u0/n18341 ), .F0(\lcd1/pic_ram_u0/n3850 ), 
    .Q0(\lcd1/lcd_write_inst/state_3_N_1111_3 ), .F1(\lcd1/pic_ram_u0/n3849 ));
  lcd1_SLICE_5 \lcd1/SLICE_5 ( .B1(\lcd1/rom_addr_6 ), .A1(home_6), 
    .B0(\lcd1/rom_addr_5 ), .A0(home_5), .M0(\lcd1/lcd_write_inst/n653 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/pic_ram_u0/n18340 ), .F0(\lcd1/pic_ram_u0/n3852 ), 
    .Q0(\lcd1/lcd_write_inst/mosi_N_1140 ), .F1(\lcd1/pic_ram_u0/n3851 ), 
    .FCO(\lcd1/pic_ram_u0/n18341 ));
  lcd1_SLICE_6 \lcd1/SLICE_6 ( .B1(\lcd1/rom_addr_4 ), .A1(home_4), 
    .B0(\lcd1/rom_addr_3 ), .A0(home_3), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1139 ), .M0(\lcd1/lcd_write_inst/n655 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/pic_ram_u0/n18339 ), .F0(\lcd1/pic_ram_u0/n3854 ), 
    .Q0(\lcd1/lcd_write_inst/mosi_N_1139 ), .F1(\lcd1/pic_ram_u0/n3853 ), 
    .Q1(\lcd1/lcd_write_inst/n653 ), .FCO(\lcd1/pic_ram_u0/n18340 ));
  lcd1_SLICE_7 \lcd1/SLICE_7 ( .B1(\lcd1/rom_addr_2 ), .A1(home_2), 
    .B0(\lcd1/rom_addr_1 ), .A0(home_1), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1138 ), .M0(\lcd1/lcd_write_inst/n657 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/pic_ram_u0/n18338 ), .F0(\lcd1/pic_ram_u0/n3856 ), 
    .Q0(\lcd1/lcd_write_inst/mosi_N_1138 ), .F1(\lcd1/pic_ram_u0/n3855 ), 
    .Q1(\lcd1/lcd_write_inst/n655 ), .FCO(\lcd1/pic_ram_u0/n18339 ));
  lcd1_SLICE_8 \lcd1/SLICE_8 ( .B1(\lcd1/rom_addr_0 ), .A1(home_0), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1137 ), .M0(\lcd1/lcd_write_inst/n659 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .Q0(\lcd1/lcd_write_inst/mosi_N_1137 ), .F1(\lcd1/pic_ram_u0/n3857 ), 
    .Q1(\lcd1/lcd_write_inst/n657 ), .FCO(\lcd1/pic_ram_u0/n18338 ));
  lcd1_pic_ram_u0_SLICE_9 \lcd1/pic_ram_u0/SLICE_9 ( .D0(\lcd1/rom_addr_8 ), 
    .C0(\lcd1/pic_ram_u0/n3849 ), .B0(n21638), .A0(ball_release_button_c), 
    .FCI(\lcd1/pic_ram_u0/n18333 ), .F0(\lcd1/pic_ram_u0/q_239_N_2289_8 ));
  lcd1_pic_ram_u0_SLICE_10 \lcd1/pic_ram_u0/SLICE_10 ( .D1(\lcd1/rom_addr_7 ), 
    .C1(\lcd1/pic_ram_u0/n3850 ), .B1(ball_release_button_c), .A1(n21635), 
    .D0(\lcd1/rom_addr_6 ), .C0(\lcd1/pic_ram_u0/n3851 ), 
    .B0(ball_release_button_c), .A0(n21637), .FCI(\lcd1/pic_ram_u0/n18332 ), 
    .F0(\lcd1/pic_ram_u0/q_239_N_2289_6 ), 
    .F1(\lcd1/pic_ram_u0/q_239_N_2289_7 ), .FCO(\lcd1/pic_ram_u0/n18333 ));
  lcd1_lcd_show_pic_inst_SLICE_11 \lcd1/lcd_show_pic_inst/SLICE_11 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_8 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_length_num_7 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n42 ), .DI0(\lcd1/lcd_show_pic_inst/n43 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n16264 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_show_pic_inst/n18391 ), .F0(\lcd1/lcd_show_pic_inst/n43 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_length_num_7 ), 
    .F1(\lcd1/lcd_show_pic_inst/n42 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_length_num_8 ));
  lcd1_lcd_show_pic_inst_SLICE_12 \lcd1/lcd_show_pic_inst/SLICE_12 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_6 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n44 ), .DI0(\lcd1/lcd_show_pic_inst/n45 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n16264 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_show_pic_inst/n18390 ), .F0(\lcd1/lcd_show_pic_inst/n45 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), 
    .F1(\lcd1/lcd_show_pic_inst/n44 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_length_num_6 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18391 ));
  lcd1_lcd_show_pic_inst_SLICE_13 \lcd1/lcd_show_pic_inst/SLICE_13 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_4 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n46 ), .DI0(\lcd1/lcd_show_pic_inst/n47 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n16264 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_show_pic_inst/n18389 ), .F0(\lcd1/lcd_show_pic_inst/n47 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .F1(\lcd1/lcd_show_pic_inst/n46 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_length_num_4 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18390 ));
  lcd1_lcd_show_pic_inst_SLICE_14 \lcd1/lcd_show_pic_inst/SLICE_14 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_2 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_length_num_1 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n48 ), .DI0(\lcd1/lcd_show_pic_inst/n49 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n16264 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_show_pic_inst/n18388 ), .F0(\lcd1/lcd_show_pic_inst/n49 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_length_num_1 ), 
    .F1(\lcd1/lcd_show_pic_inst/n48 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_length_num_2 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18389 ));
  lcd1_lcd_show_pic_inst_SLICE_15 \lcd1/lcd_show_pic_inst/SLICE_15 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_0 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n50 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n16264 ), .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_show_pic_inst/n50 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_length_num_0 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18388 ));
  lcd1_lcd_show_pic_inst_SLICE_16 \lcd1/lcd_show_pic_inst/SLICE_16 ( 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n1161 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_show_pic_inst/n18274 ), 
    .F0(\lcd1/lcd_show_pic_inst/n1161 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9 ));
  lcd1_lcd_show_pic_inst_SLICE_17 \lcd1/lcd_show_pic_inst/SLICE_17 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_8 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_7 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n1162 ), .DI0(\lcd1/lcd_show_pic_inst/n1163 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_show_pic_inst/n18273 ), 
    .F0(\lcd1/lcd_show_pic_inst/n1163 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_7 ), 
    .F1(\lcd1/lcd_show_pic_inst/n1162 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_8 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18274 ));
  lcd1_lcd_show_pic_inst_SLICE_18 \lcd1/lcd_show_pic_inst/SLICE_18 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_6 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_5 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n1164 ), .DI0(\lcd1/lcd_show_pic_inst/n1165 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_show_pic_inst/n18272 ), 
    .F0(\lcd1/lcd_show_pic_inst/n1165 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_5 ), 
    .F1(\lcd1/lcd_show_pic_inst/n1164 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_6 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18273 ));
  lcd1_lcd_show_pic_inst_SLICE_19 \lcd1/lcd_show_pic_inst/SLICE_19 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_4 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_3 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n1166 ), .DI0(\lcd1/lcd_show_pic_inst/n1167 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_show_pic_inst/n18271 ), 
    .F0(\lcd1/lcd_show_pic_inst/n1167 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_3 ), 
    .F1(\lcd1/lcd_show_pic_inst/n1166 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_4 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18272 ));
  lcd1_lcd_show_pic_inst_SLICE_20 \lcd1/lcd_show_pic_inst/SLICE_20 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_2 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_1 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n1168 ), .DI0(\lcd1/lcd_show_pic_inst/n1169 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_show_pic_inst/n18270 ), 
    .F0(\lcd1/lcd_show_pic_inst/n1169 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_1 ), 
    .F1(\lcd1/lcd_show_pic_inst/n1168 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_2 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18271 ));
  lcd1_lcd_show_pic_inst_SLICE_21 \lcd1/lcd_show_pic_inst/SLICE_21 ( 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n1170 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .LSR(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .CLK(\lcd1/clk_50MHz ), .F1(\lcd1/lcd_show_pic_inst/n1170 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .FCO(\lcd1/lcd_show_pic_inst/n18270 ));
  lcd1_lcd_init_inst_SLICE_22 \lcd1/lcd_init_inst/SLICE_22 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_22 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_21 ), .DI1(\lcd1/lcd_init_inst/n98 ), 
    .DI0(\lcd1/lcd_init_inst/n99 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18403 ), .F0(\lcd1/lcd_init_inst/n99 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_21 ), .F1(\lcd1/lcd_init_inst/n98 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_22 ));
  lcd1_lcd_init_inst_SLICE_23 \lcd1/lcd_init_inst/SLICE_23 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_20 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_19 ), .DI1(\lcd1/lcd_init_inst/n100 ), 
    .DI0(\lcd1/lcd_init_inst/n101 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18402 ), .F0(\lcd1/lcd_init_inst/n101 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_19 ), .F1(\lcd1/lcd_init_inst/n100 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_20 ), .FCO(\lcd1/lcd_init_inst/n18403 ));
  lcd1_lcd_init_inst_SLICE_24 \lcd1/lcd_init_inst/SLICE_24 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_18 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_17 ), .DI1(\lcd1/lcd_init_inst/n102 ), 
    .DI0(\lcd1/lcd_init_inst/n103 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18401 ), .F0(\lcd1/lcd_init_inst/n103 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_17 ), .F1(\lcd1/lcd_init_inst/n102 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_18 ), .FCO(\lcd1/lcd_init_inst/n18402 ));
  lcd1_lcd_init_inst_SLICE_25 \lcd1/lcd_init_inst/SLICE_25 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_16 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_15 ), .DI1(\lcd1/lcd_init_inst/n104 ), 
    .DI0(\lcd1/lcd_init_inst/n105 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18400 ), .F0(\lcd1/lcd_init_inst/n105 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_15 ), .F1(\lcd1/lcd_init_inst/n104 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_16 ), .FCO(\lcd1/lcd_init_inst/n18401 ));
  lcd1_lcd_init_inst_SLICE_26 \lcd1/lcd_init_inst/SLICE_26 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_14 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_13 ), .DI1(\lcd1/lcd_init_inst/n106 ), 
    .DI0(\lcd1/lcd_init_inst/n107 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18399 ), .F0(\lcd1/lcd_init_inst/n107 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_13 ), .F1(\lcd1/lcd_init_inst/n106 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_14 ), .FCO(\lcd1/lcd_init_inst/n18400 ));
  lcd1_lcd_init_inst_SLICE_27 \lcd1/lcd_init_inst/SLICE_27 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_12 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_11 ), .DI1(\lcd1/lcd_init_inst/n108 ), 
    .DI0(\lcd1/lcd_init_inst/n109 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18398 ), .F0(\lcd1/lcd_init_inst/n109 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_11 ), .F1(\lcd1/lcd_init_inst/n108 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_12 ), .FCO(\lcd1/lcd_init_inst/n18399 ));
  lcd1_lcd_init_inst_SLICE_28 \lcd1/lcd_init_inst/SLICE_28 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_10 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_9 ), .DI1(\lcd1/lcd_init_inst/n110 ), 
    .DI0(\lcd1/lcd_init_inst/n111 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18397 ), .F0(\lcd1/lcd_init_inst/n111 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_9 ), .F1(\lcd1/lcd_init_inst/n110 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_10 ), .FCO(\lcd1/lcd_init_inst/n18398 ));
  lcd1_lcd_init_inst_SLICE_29 \lcd1/lcd_init_inst/SLICE_29 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_8 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_7 ), .DI1(\lcd1/lcd_init_inst/n112 ), 
    .DI0(\lcd1/lcd_init_inst/n113 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18396 ), .F0(\lcd1/lcd_init_inst/n113 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_7 ), .F1(\lcd1/lcd_init_inst/n112 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_8 ), .FCO(\lcd1/lcd_init_inst/n18397 ));
  lcd1_lcd_init_inst_SLICE_30 \lcd1/lcd_init_inst/SLICE_30 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_6 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_5 ), .DI1(\lcd1/lcd_init_inst/n114 ), 
    .DI0(\lcd1/lcd_init_inst/n115 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18395 ), .F0(\lcd1/lcd_init_inst/n115 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_5 ), .F1(\lcd1/lcd_init_inst/n114 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_6 ), .FCO(\lcd1/lcd_init_inst/n18396 ));
  lcd1_lcd_init_inst_SLICE_31 \lcd1/lcd_init_inst/SLICE_31 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_4 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_3 ), .DI1(\lcd1/lcd_init_inst/n116 ), 
    .DI0(\lcd1/lcd_init_inst/n117 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18394 ), .F0(\lcd1/lcd_init_inst/n117 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_3 ), .F1(\lcd1/lcd_init_inst/n116 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_4 ), .FCO(\lcd1/lcd_init_inst/n18395 ));
  lcd1_lcd_init_inst_SLICE_32 \lcd1/lcd_init_inst/SLICE_32 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_2 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_1 ), .DI1(\lcd1/lcd_init_inst/n118 ), 
    .DI0(\lcd1/lcd_init_inst/n119 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18393 ), .F0(\lcd1/lcd_init_inst/n119 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_150ms_1 ), .F1(\lcd1/lcd_init_inst/n118 ), 
    .Q1(\lcd1/lcd_init_inst/cnt_150ms_2 ), .FCO(\lcd1/lcd_init_inst/n18394 ));
  lcd1_lcd_init_inst_SLICE_33 \lcd1/lcd_init_inst/SLICE_33 ( 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_0 ), .DI1(\lcd1/lcd_init_inst/n120 ), 
    .LSR(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ), .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_init_inst/n120 ), .Q1(\lcd1/lcd_init_inst/cnt_150ms_0 ), 
    .FCO(\lcd1/lcd_init_inst/n18393 ));
  lcd1_lcd_init_inst_SLICE_34 \lcd1/lcd_init_inst/SLICE_34 ( 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), .DI0(\lcd1/lcd_init_inst/n358 ), 
    .CE(clk_50MHz_enable_79), .LSR(state_4), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_init_inst/n18269 ), .F0(\lcd1/lcd_init_inst/n358 ), 
    .Q0(\lcd1/lcd_init_inst/cnt_s4_num_17 ));
  lcd1_lcd_init_inst_SLICE_35 \lcd1/lcd_init_inst/SLICE_35 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_16 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_15 ), .DI1(\lcd1/lcd_init_inst/n359 ), 
    .DI0(\lcd1/lcd_init_inst/n360 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18268 ), 
    .F0(\lcd1/lcd_init_inst/n360 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_15 ), 
    .F1(\lcd1/lcd_init_inst/n359 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_16 ), 
    .FCO(\lcd1/lcd_init_inst/n18269 ));
  lcd1_lcd_init_inst_SLICE_36 \lcd1/lcd_init_inst/SLICE_36 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_14 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_13 ), .DI1(\lcd1/lcd_init_inst/n361 ), 
    .DI0(\lcd1/lcd_init_inst/n362 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18267 ), 
    .F0(\lcd1/lcd_init_inst/n362 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_13 ), 
    .F1(\lcd1/lcd_init_inst/n361 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_14 ), 
    .FCO(\lcd1/lcd_init_inst/n18268 ));
  lcd1_lcd_init_inst_SLICE_37 \lcd1/lcd_init_inst/SLICE_37 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_12 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_11 ), .DI1(\lcd1/lcd_init_inst/n363 ), 
    .DI0(\lcd1/lcd_init_inst/n364 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18266 ), 
    .F0(\lcd1/lcd_init_inst/n364 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_11 ), 
    .F1(\lcd1/lcd_init_inst/n363 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_12 ), 
    .FCO(\lcd1/lcd_init_inst/n18267 ));
  lcd1_lcd_init_inst_SLICE_38 \lcd1/lcd_init_inst/SLICE_38 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_10 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_9 ), .DI1(\lcd1/lcd_init_inst/n365 ), 
    .DI0(\lcd1/lcd_init_inst/n366 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18265 ), 
    .F0(\lcd1/lcd_init_inst/n366 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_9 ), 
    .F1(\lcd1/lcd_init_inst/n365 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_10 ), 
    .FCO(\lcd1/lcd_init_inst/n18266 ));
  lcd1_lcd_init_inst_SLICE_39 \lcd1/lcd_init_inst/SLICE_39 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_8 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_7 ), .DI1(\lcd1/lcd_init_inst/n367 ), 
    .DI0(\lcd1/lcd_init_inst/n368 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18264 ), 
    .F0(\lcd1/lcd_init_inst/n368 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_7 ), 
    .F1(\lcd1/lcd_init_inst/n367 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_8 ), 
    .FCO(\lcd1/lcd_init_inst/n18265 ));
  lcd1_lcd_init_inst_SLICE_40 \lcd1/lcd_init_inst/SLICE_40 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_6 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_5 ), .DI1(\lcd1/lcd_init_inst/n369 ), 
    .DI0(\lcd1/lcd_init_inst/n370 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18263 ), 
    .F0(\lcd1/lcd_init_inst/n370 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_5 ), 
    .F1(\lcd1/lcd_init_inst/n369 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_6 ), 
    .FCO(\lcd1/lcd_init_inst/n18264 ));
  lcd1_lcd_init_inst_SLICE_41 \lcd1/lcd_init_inst/SLICE_41 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_4 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .DI1(\lcd1/lcd_init_inst/n371 ), 
    .DI0(\lcd1/lcd_init_inst/n372 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18262 ), 
    .F0(\lcd1/lcd_init_inst/n372 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .F1(\lcd1/lcd_init_inst/n371 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_4 ), 
    .FCO(\lcd1/lcd_init_inst/n18263 ));
  lcd1_lcd_init_inst_SLICE_42 \lcd1/lcd_init_inst/SLICE_42 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .DI1(\lcd1/lcd_init_inst/n373 ), 
    .DI0(\lcd1/lcd_init_inst/n374 ), .CE(clk_50MHz_enable_79), .LSR(state_4), 
    .CLK(\lcd1/clk_50MHz ), .FCI(\lcd1/lcd_init_inst/n18261 ), 
    .F0(\lcd1/lcd_init_inst/n374 ), .Q0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .F1(\lcd1/lcd_init_inst/n373 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .FCO(\lcd1/lcd_init_inst/n18262 ));
  lcd1_lcd_init_inst_SLICE_43 \lcd1/lcd_init_inst/SLICE_43 ( 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .DI1(\lcd1/lcd_init_inst/n375 ), 
    .CE(clk_50MHz_enable_79), .LSR(state_4), .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_init_inst/n375 ), .Q1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .FCO(\lcd1/lcd_init_inst/n18261 ));
  lcd1_lcd_draw_line_inst_SLICE_44 \lcd1/lcd_draw_line_inst/SLICE_44 ( 
    .D0(handline_0), .C0(\lcd1/lcd_draw_line_inst/past_y_0 ), .B0(handline_1), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_1 ), 
    .FCI(\lcd1/lcd_draw_line_inst/n17923 ), .F1(\lcd1/n3255 ));
  lcd1_lcd_draw_line_inst_SLICE_45 \lcd1/lcd_draw_line_inst/SLICE_45 ( 
    .D1(handline_2), .C1(\lcd1/lcd_draw_line_inst/past_y_3 ), .B1(handline_3), 
    .A1(\lcd1/lcd_draw_line_inst/past_y_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/past_y_4 ), .C0(handline_4), .B0(handline_5), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_5 ), 
    .FCI(\lcd1/lcd_draw_line_inst/n17922 ), 
    .FCO(\lcd1/lcd_draw_line_inst/n17923 ));
  lcd1_lcd_draw_line_inst_SLICE_46 \lcd1/lcd_draw_line_inst/SLICE_46 ( 
    .D1(handline_6), .C1(\lcd1/lcd_draw_line_inst/past_y_6 ), 
    .B1(\lcd1/lcd_draw_line_inst/past_y_7 ), .A1(handline_7), .B0(handline_8), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_8 ), 
    .FCO(\lcd1/lcd_draw_line_inst/n17922 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_47 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_47 ( 
    .A0(\lcd1/lcd_draw_line_inst/past_y_7 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18312 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n195 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_48 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_48 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_6 ), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_5 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18311 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n197 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n196 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18312 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_49 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_49 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_4 ), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_3 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18310 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n199 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n198 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18311 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_50 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_50 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/past_y_1 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18309 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n201 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n200 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18310 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_51 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_51 ( 
    .A1(\lcd1/lcd_draw_line_inst/past_y_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n202 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18309 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_52 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_52 ( 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_9 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n138 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18299 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n138 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_9 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_53 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_53 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_8 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_7 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n139 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n140 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18298 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n140 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_7 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n139 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_8 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18299 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_54 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_54 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_6 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_5 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n141 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n142 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18297 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n142 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_5 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n141 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_6 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18298 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_55 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_55 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_4 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_3 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n143 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n144 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18296 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n144 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_3 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n143 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_4 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18297 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_56 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_56 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_1 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n145 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n146 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18295 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n146 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_1 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n145 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_2 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18296 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_57 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_57 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n147 ), 
    .CE(clk_50MHz_enable_100), .LSR(state_3_adj_2669), .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n147 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_0 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18295 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_58 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_58 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_8 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_7 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n42 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n43 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18386 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n43 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_7 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n42 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_8 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_59 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_59 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_6 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_5 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n44 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n45 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18385 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n45 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_5 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n44 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_6 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18386 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_60 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_60 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_4 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_3 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n46 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n47 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18384 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n47 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_3 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n46 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_4 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18385 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_61 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_61 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_1 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n48 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n49 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18383 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n49 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_1 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n48 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18384 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_62 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_62 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n50 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n50 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_0 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18383 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_63 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_63 ( 
    .A0(\lcd1/lcd_draw_line_inst/past_y_7 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18337 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n185 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_64 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_64 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_6 ), 
    .B0(\lcd1/lcd_draw_line_inst/past_y_5 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18336 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n187 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n186 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18337 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_65 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_65 ( 
    .A1(\lcd1/lcd_draw_line_inst/past_y_4 ), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_3 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18335 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n189 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n188 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18336 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_66 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_66 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_1 ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18334 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n191 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n190 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18335 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_67 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_67 ( 
    .B1(\lcd1/lcd_draw_line_inst/past_y_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n192 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n18334 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_68 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_68 ( 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_9 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n115 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18317 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n115 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_9 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_69 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_69 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_8 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_7 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n116 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n117 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18316 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n117 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_7 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n116 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_8 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18317 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_70 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_70 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_6 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_5 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n118 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n119 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18315 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n119 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_5 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n118 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_6 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18316 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_71 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_71 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_4 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_3 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n120 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n121 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18314 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n121 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_3 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n120 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_4 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18315 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_72 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_72 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_1 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n122 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n123 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .FCI(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18313 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n123 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_1 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n122 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_2 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18314 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_73 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_73 ( 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n124 ), 
    .CE(clk_50MHz_enable_61), .LSR(state_3_adj_2671), .CLK(\lcd1/clk_50MHz ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n124 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .FCO(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n18313 ));
  jump_SLICE_74 \jump/SLICE_74 ( .D1(\jump/time_count_up_10 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_11 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_10 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_11 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_10 ), 
    .F0(\jump/mult_15u_15u_0_pp_5_11 ), .F1(\jump/mult_15u_15u_0_pp_5_12 ));
  jump_SLICE_75 \jump/SLICE_75 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_r_4 ), .B1(\jump/time_count_up_7 ), 
    .A1(\jump/time_count_r_3 ), .D0(\jump/time_count_up_6 ), 
    .C0(\jump/time_count_r_3 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_r_2 ), .FCI(\jump/mco_21 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_9 ), .F1(\jump/mult_15u_15u_0_pp_3_10 ));
  jump_SLICE_76 \jump/SLICE_76 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_r_2 ), .B1(\jump/time_count_up_7 ), 
    .A1(\jump/time_count_r_1 ), .D0(\jump/time_count_up_6 ), 
    .C0(\jump/time_count_r_1 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_r_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_6 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_7 ), .F1(\jump/mult_15u_15u_0_pp_3_8 ), 
    .FCO(\jump/mco_21 ));
  jump_SLICE_77 \jump/SLICE_77 ( .D1(\jump/time_count_up_8 ), 
    .C1(\jump/time_count_up_4 ), .B1(\jump/time_count_up_9 ), 
    .A1(\jump/time_count_up_3 ), .D0(\jump/time_count_up_8 ), 
    .C0(\jump/time_count_up_3 ), .B0(\jump/time_count_up_9 ), 
    .A0(\jump/time_count_up_2 ), .FCI(\jump/mco_28 ), 
    .F0(\jump/mult_15u_15u_0_pp_4_11 ), .F1(\jump/mult_15u_15u_0_pp_4_12 ));
  jump_SLICE_78 \jump/SLICE_78 ( .D1(\jump/time_count_up_8 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_9 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_8 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_9 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_8 ), 
    .F0(\jump/mult_15u_15u_0_pp_4_9 ), .F1(\jump/mult_15u_15u_0_pp_4_10 ), 
    .FCO(\jump/mco_28 ));
  jump_SLICE_79 \jump/SLICE_79 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_up_6 ), .B1(\jump/time_count_up_7 ), 
    .A1(\jump/time_count_up_5 ), .D0(\jump/time_count_up_6 ), 
    .C0(\jump/time_count_up_5 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_up_4 ), .FCI(\jump/mco_22 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_11 ), .F1(\jump/mult_15u_15u_0_pp_3_12 ));
  jump_SLICE_80 \jump/SLICE_80 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_up_4 ), .B1(\jump/time_count_up_7 ), 
    .A1(\jump/time_count_up_3 ), .D0(\jump/time_count_up_6 ), 
    .C0(\jump/time_count_up_3 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_up_2 ), .FCI(\jump/mco_21_adj_2337 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_9_adj_2336 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_10_adj_2335 ), .FCO(\jump/mco_22 ));
  jump_SLICE_81 \jump/SLICE_81 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_7 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_6 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_6_adj_2340 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_7_adj_2339 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_8_adj_2338 ), .FCO(\jump/mco_21_adj_2337 ));
  jump_SLICE_82 \jump/SLICE_82 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_r_6 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_r_5 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_r_5 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_r_4 ), .FCI(\jump/mco_15 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_9 ), .F1(\jump/mult_15u_15u_0_pp_2_10 ));
  jump_SLICE_83 \jump/SLICE_83 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_r_4 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_r_3 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_r_3 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_r_2 ), .FCI(\jump/mco_14 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_7 ), .F1(\jump/mult_15u_15u_0_pp_2_8 ), 
    .FCO(\jump/mco_15 ));
  jump_SLICE_84 \jump/SLICE_84 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_up_8 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_up_7 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_up_7 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_up_6 ), .FCI(\jump/mco_16 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_11 ), .F1(\jump/mult_15u_15u_0_pp_2_12 ));
  jump_SLICE_85 \jump/SLICE_85 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_r_2 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_r_1 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_r_1 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_r_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_4 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_5 ), .F1(\jump/mult_15u_15u_0_pp_2_6 ), 
    .FCO(\jump/mco_14 ));
  jump_SLICE_86 \jump/SLICE_86 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_up_6 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_up_5 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_up_5 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_up_4 ), .FCI(\jump/mco_15_adj_2343 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_9_adj_2342 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_10_adj_2341 ), .FCO(\jump/mco_16 ));
  jump_SLICE_87 \jump/SLICE_87 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_up_4 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_up_3 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_up_3 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_up_2 ), .FCI(\jump/mco_14_adj_2346 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_7_adj_2345 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_8_adj_2344 ), .FCO(\jump/mco_15_adj_2343 ));
  jump_SLICE_88 \jump/SLICE_88 ( .D1(\jump/time_count_up_4 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_5 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_4 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_4_adj_2349 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_5_adj_2348 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_6_adj_2347 ), .FCO(\jump/mco_14_adj_2346 ));
  jump_SLICE_89 \jump/SLICE_89 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_r_8 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_r_7 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_r_7 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_r_6 ), .FCI(\jump/mco_9 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_9 ), .F1(\jump/mult_15u_15u_0_pp_1_10 ));
  jump_SLICE_90 \jump/SLICE_90 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_r_6 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_r_5 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_r_5 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_r_4 ), .FCI(\jump/mco_8 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_7 ), .F1(\jump/mult_15u_15u_0_pp_1_8 ), 
    .FCO(\jump/mco_9 ));
  jump_SLICE_91 \jump/SLICE_91 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_up_10 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_up_9 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_up_9 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_up_8 ), .FCI(\jump/mco_10 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_11 ), .F1(\jump/mult_15u_15u_0_pp_1_12 ));
  jump_SLICE_92 \jump/SLICE_92 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_up_8 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_up_7 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_up_7 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_up_6 ), .FCI(\jump/mco_9_adj_2352 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_9_adj_2351 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_10_adj_2350 ), .FCO(\jump/mco_10 ));
  jump_SLICE_93 \jump/SLICE_93 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_up_6 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_up_5 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_up_5 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_up_4 ), .FCI(\jump/mco_8_adj_2355 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_7_adj_2354 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_8_adj_2353 ), .FCO(\jump/mco_9_adj_2352 ));
  jump_SLICE_94 \jump/SLICE_94 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_r_4 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_r_3 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_r_3 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_r_2 ), .FCI(\jump/mco_7 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_5 ), .F1(\jump/mult_15u_15u_0_pp_1_6 ), 
    .FCO(\jump/mco_8 ));
  jump_SLICE_95 \jump/SLICE_95 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_up_4 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_up_3 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_up_3 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_up_2 ), .FCI(\jump/mco_7_adj_2358 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_5_adj_2357 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_6_adj_2356 ), .FCO(\jump/mco_8_adj_2355 ));
  jump_SLICE_96 \jump/SLICE_96 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_2 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_3 ), .F1(\jump/mult_15u_15u_0_pp_1_4 ), 
    .FCO(\jump/mco_7_adj_2358 ));
  jump_SLICE_97 \jump/SLICE_97 ( .D1(\jump/time_count_up_2 ), 
    .C1(\jump/time_count_r_2 ), .B1(\jump/time_count_up_3 ), 
    .A1(\jump/time_count_r_1 ), .D0(\jump/time_count_up_2 ), 
    .C0(\jump/time_count_r_1 ), .B0(\jump/time_count_up_3 ), 
    .A0(\jump/time_count_r_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_2_adj_2361 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_3_adj_2360 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_4_adj_2359 ), .FCO(\jump/mco_7 ));
  jump_SLICE_98 \jump/SLICE_98 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_r_10 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_r_9 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_r_9 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_r_8 ), .FCI(\jump/mco_3 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_9 ), .F1(\jump/mult_15u_15u_0_pp_0_10 ));
  jump_SLICE_99 \jump/SLICE_99 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_r_8 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_r_7 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_r_7 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_r_6 ), .FCI(\jump/mco_2 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_7 ), .F1(\jump/mult_15u_15u_0_pp_0_8 ), 
    .FCO(\jump/mco_3 ));
  jump_SLICE_100 \jump/SLICE_100 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_r_6 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_r_5 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_r_5 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_r_4 ), .FCI(\jump/mco_1 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_5 ), .F1(\jump/mult_15u_15u_0_pp_0_6 ), 
    .FCO(\jump/mco_2 ));
  jump_SLICE_101 \jump/SLICE_101 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_r_4 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_r_3 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_r_3 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_r_2 ), .FCI(\jump/mco ), 
    .F0(\jump/mult_15u_15u_0_pp_0_3 ), .F1(\jump/mult_15u_15u_0_pp_0_4 ), 
    .FCO(\jump/mco_1 ));
  jump_SLICE_102 \jump/SLICE_102 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_12 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_11 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_11 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_10 ), .FCI(\jump/mco_4 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_11 ), .F1(\jump/mult_15u_15u_0_pp_0_12 ));
  jump_SLICE_103 \jump/SLICE_103 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_10 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_9 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_9 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_8 ), .FCI(\jump/mco_3_adj_2364 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_9_adj_2363 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_10_adj_2362 ), .FCO(\jump/mco_4 ));
  jump_SLICE_104 \jump/SLICE_104 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_8 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_7 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_7 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_6 ), .FCI(\jump/mco_2_adj_2367 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_7_adj_2366 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_8_adj_2365 ), .FCO(\jump/mco_3_adj_2364 ));
  jump_SLICE_105 \jump/SLICE_105 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_6 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_5 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_5 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_4 ), .FCI(\jump/mco_1_adj_2370 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_5_adj_2369 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_6_adj_2368 ), .FCO(\jump/mco_2_adj_2367 ));
  jump_SLICE_106 \jump/SLICE_106 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_4 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_3 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_3 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_2 ), .FCI(\jump/mco_adj_2373 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_3_adj_2372 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_4_adj_2371 ), .FCO(\jump/mco_1_adj_2370 ));
  jump_SLICE_107 \jump/SLICE_107 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_up_2 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_up_1 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_up_1 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_up_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_0 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_2 ), .FCO(\jump/mco_adj_2373 ));
  jump_SLICE_108 \jump/SLICE_108 ( .D1(\jump/time_count_up_0 ), 
    .C1(\jump/time_count_r_2 ), .B1(\jump/time_count_up_1 ), 
    .A1(\jump/time_count_r_1 ), .D0(\jump/time_count_up_0 ), 
    .C0(\jump/time_count_r_1 ), .B0(\jump/time_count_up_1 ), 
    .A0(\jump/time_count_r_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_0_adj_2375 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_2_adj_2374 ), .FCO(\jump/mco ));
  jump_SLICE_109 \jump/SLICE_109 ( .D1(\jump/s_mult_15u_15u_0_5_12 ), 
    .A1(\jump/s_mult_15u_15u_0_4_12 ), .D0(\jump/s_mult_15u_15u_0_4_11 ), 
    .B0(\jump/s_mult_15u_15u_0_2_11 ), .FCI(\jump/co_t_mult_15u_15u_0_6_2 ), 
    .F0(\jump/n556 ));
  jump_SLICE_110 \jump/SLICE_110 ( .B1(\jump/s_mult_15u_15u_0_2_10 ), 
    .A1(\jump/s_mult_15u_15u_0_4_10 ), .D0(\jump/mult_15u_15u_0_pp_4_9 ), 
    .B0(\jump/s_mult_15u_15u_0_4_9 ), .FCI(\jump/co_t_mult_15u_15u_0_6_1 ), 
    .F0(\jump/n558 ), .F1(\jump/n557 ), .FCO(\jump/co_t_mult_15u_15u_0_6_2 ));
  jump_SLICE_111 \jump/SLICE_111 ( .B1(\jump/mult_15u_15u_0_pp_4_8 ), 
    .A1(\jump/s_mult_15u_15u_0_4_8 ), .F1(\jump/n559 ), 
    .FCO(\jump/co_t_mult_15u_15u_0_6_1 ));
  jump_SLICE_112 \jump/SLICE_112 ( .B1(\jump/s_mult_15u_15u_0_2_10_adj_2379 ), 
    .A1(\jump/s_mult_15u_15u_0_4_10_adj_2381 ), 
    .B0(\jump/mult_15u_15u_0_pp_4_9_adj_2382 ), 
    .A0(\jump/s_mult_15u_15u_0_4_9_adj_2380 ), 
    .FCI(\jump/co_t_mult_15u_15u_0_6_1_adj_2378 ), .F0(\jump/n606 ), 
    .F1(\jump/n605 ));
  jump_SLICE_113 \jump/SLICE_113 ( .B1(\jump/s_mult_15u_15u_0_4_8_adj_2383 ), 
    .A1(\jump/mult_15u_15u_0_pp_4_8_adj_2377 ), .F1(\jump/n607 ), 
    .FCO(\jump/co_t_mult_15u_15u_0_6_1_adj_2378 ));
  jump_SLICE_114 \jump/SLICE_114 ( .D1(\jump/mult_15u_15u_0_pp_6_12 ), 
    .B1(\jump/s_mult_15u_15u_0_2_12 ), .F1(\jump/s_mult_15u_15u_0_5_12 ));
  jump_SLICE_115 \jump/SLICE_115 ( .B1(\jump/s_mult_15u_15u_0_1_12 ), 
    .A1(\jump/s_mult_15u_15u_0_0_12 ), .D0(\jump/s_mult_15u_15u_0_1_11 ), 
    .B0(\jump/s_mult_15u_15u_0_0_11 ), .FCI(\jump/co_mult_15u_15u_0_4_4 ), 
    .F0(\jump/s_mult_15u_15u_0_4_11 ), .F1(\jump/s_mult_15u_15u_0_4_12 ));
  jump_SLICE_116 \jump/SLICE_116 ( .D1(\jump/s_mult_15u_15u_0_0_10 ), 
    .A1(\jump/s_mult_15u_15u_0_1_10 ), .B0(\jump/s_mult_15u_15u_0_0_9 ), 
    .A0(\jump/s_mult_15u_15u_0_1_9 ), .FCI(\jump/co_mult_15u_15u_0_4_3 ), 
    .F0(\jump/s_mult_15u_15u_0_4_9 ), .F1(\jump/s_mult_15u_15u_0_4_10 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_4 ));
  jump_SLICE_117 \jump/SLICE_117 ( .D1(\jump/s_mult_15u_15u_0_0_8 ), 
    .B1(\jump/s_mult_15u_15u_0_1_8 ), .D0(\jump/s_mult_15u_15u_0_0_7 ), 
    .B0(\jump/s_mult_15u_15u_0_1_7 ), .FCI(\jump/co_mult_15u_15u_0_4_2 ), 
    .F0(\jump/n560 ), .F1(\jump/s_mult_15u_15u_0_4_8 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_3 ));
  jump_SLICE_118 \jump/SLICE_118 ( .D1(\jump/s_mult_15u_15u_0_0_6 ), 
    .A1(\jump/s_mult_15u_15u_0_1_6 ), 
    .D0(\jump/mult_15u_15u_0_pp_2_5_adj_2348 ), 
    .A0(\jump/s_mult_15u_15u_0_0_5 ), .FCI(\jump/co_mult_15u_15u_0_4_1 ), 
    .F0(\jump/n562 ), .F1(\jump/n561 ), .FCO(\jump/co_mult_15u_15u_0_4_2 ));
  jump_SLICE_119 \jump/SLICE_119 ( .D1(\jump/mult_15u_15u_0_pp_2_4 ), 
    .B1(\jump/s_mult_15u_15u_0_0_4 ), .F1(\jump/n563 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_1 ));
  jump_SLICE_120 \jump/SLICE_120 ( .B1(\jump/s_mult_15u_15u_0_0_10_adj_2388 ), 
    .A1(\jump/s_mult_15u_15u_0_1_10_adj_2386 ), 
    .D0(\jump/s_mult_15u_15u_0_0_9_adj_2387 ), 
    .A0(\jump/s_mult_15u_15u_0_1_9_adj_2385 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_3_adj_2384 ), 
    .F0(\jump/s_mult_15u_15u_0_4_9_adj_2380 ), 
    .F1(\jump/s_mult_15u_15u_0_4_10_adj_2381 ));
  jump_SLICE_121 \jump/SLICE_121 ( .D1(\jump/mult_15u_15u_0_pp_4_12 ), 
    .A1(\jump/mult_15u_15u_0_pp_5_12 ), .D0(\jump/mult_15u_15u_0_pp_4_11 ), 
    .B0(\jump/mult_15u_15u_0_pp_5_11 ), .FCI(\jump/co_mult_15u_15u_0_2_1 ), 
    .F0(\jump/s_mult_15u_15u_0_2_11 ), .F1(\jump/s_mult_15u_15u_0_2_12 ));
  jump_SLICE_122 \jump/SLICE_122 ( .D1(\jump/mult_15u_15u_0_pp_4_10 ), 
    .B1(\jump/mult_15u_15u_0_pp_5_10 ), .F1(\jump/s_mult_15u_15u_0_2_10 ), 
    .FCO(\jump/co_mult_15u_15u_0_2_1 ));
  jump_SLICE_123 \jump/SLICE_123 ( .D1(\jump/s_mult_15u_15u_0_0_8_adj_2393 ), 
    .B1(\jump/s_mult_15u_15u_0_1_8_adj_2391 ), 
    .D0(\jump/s_mult_15u_15u_0_0_7_adj_2392 ), 
    .B0(\jump/s_mult_15u_15u_0_1_7_adj_2390 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_2_adj_2389 ), .F0(\jump/n608 ), 
    .F1(\jump/s_mult_15u_15u_0_4_8_adj_2383 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_3_adj_2384 ));
  jump_SLICE_124 \jump/SLICE_124 ( .B1(\jump/mult_15u_15u_0_pp_2_12 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_12 ), .D0(\jump/mult_15u_15u_0_pp_2_11 ), 
    .A0(\jump/mult_15u_15u_0_pp_3_11 ), .FCI(\jump/co_mult_15u_15u_0_1_3 ), 
    .F0(\jump/s_mult_15u_15u_0_1_11 ), .F1(\jump/s_mult_15u_15u_0_1_12 ));
  jump_SLICE_125 \jump/SLICE_125 ( .D1(\jump/mult_15u_15u_0_pp_2_10_adj_2341 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_10_adj_2335 ), 
    .D0(\jump/mult_15u_15u_0_pp_2_9_adj_2342 ), 
    .A0(\jump/mult_15u_15u_0_pp_3_9_adj_2336 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_2 ), .F0(\jump/s_mult_15u_15u_0_1_9 ), 
    .F1(\jump/s_mult_15u_15u_0_1_10 ), .FCO(\jump/co_mult_15u_15u_0_1_3 ));
  jump_SLICE_126 \jump/SLICE_126 ( .D1(\jump/s_mult_15u_15u_0_1_6_adj_2395 ), 
    .B1(\jump/s_mult_15u_15u_0_0_6_adj_2397 ), 
    .D0(\jump/s_mult_15u_15u_0_0_5_adj_2396 ), 
    .A0(\jump/mult_15u_15u_0_pp_2_5 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_1_adj_2394 ), .F0(\jump/n610 ), 
    .F1(\jump/n609 ), .FCO(\jump/co_mult_15u_15u_0_4_2_adj_2389 ));
  jump_SLICE_127 \jump/SLICE_127 ( .D1(\jump/mult_15u_15u_0_pp_3_8_adj_2338 ), 
    .A1(\jump/mult_15u_15u_0_pp_2_8_adj_2344 ), 
    .D0(\jump/mult_15u_15u_0_pp_3_7_adj_2339 ), 
    .A0(\jump/mult_15u_15u_0_pp_2_7_adj_2345 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_1 ), .F0(\jump/s_mult_15u_15u_0_1_7 ), 
    .F1(\jump/s_mult_15u_15u_0_1_8 ), .FCO(\jump/co_mult_15u_15u_0_1_2 ));
  jump_SLICE_128 \jump/SLICE_128 ( .D1(\jump/mult_15u_15u_0_pp_2_6_adj_2347 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_6 ), .F1(\jump/s_mult_15u_15u_0_1_6 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_1 ));
  jump_SLICE_129 \jump/SLICE_129 ( .D1(\jump/mult_15u_15u_0_pp_2_4_adj_2398 ), 
    .A1(\jump/s_mult_15u_15u_0_0_4_adj_2399 ), .F1(\jump/n611 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_1_adj_2394 ));
  jump_SLICE_130 \jump/SLICE_130 ( .D1(\jump/mult_15u_15u_0_pp_0_12 ), 
    .B1(\jump/mult_15u_15u_0_pp_1_12 ), .D0(\jump/mult_15u_15u_0_pp_0_11 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_11 ), .FCI(\jump/co_mult_15u_15u_0_0_5 ), 
    .F0(\jump/s_mult_15u_15u_0_0_11 ), .F1(\jump/s_mult_15u_15u_0_0_12 ));
  jump_SLICE_131 \jump/SLICE_131 ( .D1(\jump/mult_15u_15u_0_pp_0_10_adj_2362 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_10_adj_2350 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_9_adj_2363 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_9_adj_2351 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_4 ), .F0(\jump/s_mult_15u_15u_0_0_9 ), 
    .F1(\jump/s_mult_15u_15u_0_0_10 ), .FCO(\jump/co_mult_15u_15u_0_0_5 ));
  jump_SLICE_132 \jump/SLICE_132 ( .D1(\jump/mult_15u_15u_0_pp_1_8_adj_2353 ), 
    .B1(\jump/mult_15u_15u_0_pp_0_8_adj_2365 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_7_adj_2366 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_7_adj_2354 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_3 ), .F0(\jump/s_mult_15u_15u_0_0_7 ), 
    .F1(\jump/s_mult_15u_15u_0_0_8 ), .FCO(\jump/co_mult_15u_15u_0_0_4 ));
  jump_SLICE_133 \jump/SLICE_133 ( .D1(\jump/mult_15u_15u_0_pp_0_6_adj_2368 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_6_adj_2356 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_5_adj_2369 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_5_adj_2357 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_2 ), .F0(\jump/s_mult_15u_15u_0_0_5 ), 
    .F1(\jump/s_mult_15u_15u_0_0_6 ), .FCO(\jump/co_mult_15u_15u_0_0_3 ));
  jump_SLICE_134 \jump/SLICE_134 ( .D1(\jump/mult_15u_15u_0_pp_0_4_adj_2371 ), 
    .B1(\jump/mult_15u_15u_0_pp_1_4 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_3_adj_2372 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_3 ), .FCI(\jump/co_mult_15u_15u_0_0_1 ), 
    .F0(\jump/n564 ), .F1(\jump/s_mult_15u_15u_0_0_4 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_2 ));
  jump_SLICE_135 \jump/SLICE_135 ( .D1(\jump/mult_15u_15u_0_pp_1_2 ), 
    .A1(\jump/mult_15u_15u_0_pp_0_2 ), .FCO(\jump/co_mult_15u_15u_0_0_1 ));
  jump_SLICE_136 \jump/SLICE_136 ( .FCO(\jump/mult_15u_15u_0_cin_lr_10 ));
  jump_SLICE_137 \jump/SLICE_137 ( .FCO(\jump/mult_15u_15u_0_cin_lr_8 ));
  jump_SLICE_138 \jump/SLICE_138 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_6_adj_2340 ));
  jump_SLICE_139 \jump/SLICE_139 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_4_adj_2349 ));
  jump_SLICE_140 \jump/SLICE_140 ( .FCO(\jump/mult_15u_15u_0_cin_lr_2 ));
  jump_SLICE_141 \jump/SLICE_141 ( .FCO(\jump/mult_32u_3u_0_cin_lr_0 ));
  jump_SLICE_142 \jump/SLICE_142 ( .D1(\jump/mult_15u_15u_0_pp_4_10_adj_2401 ), 
    .A1(\jump/mult_15u_15u_0_pp_5_10_adj_2400 ), 
    .F1(\jump/s_mult_15u_15u_0_2_10_adj_2379 ));
  jump_SLICE_143 \jump/SLICE_143 ( .D1(\jump/mult_15u_15u_0_pp_2_10 ), 
    .B1(\jump/mult_15u_15u_0_pp_3_10 ), .B0(\jump/mult_15u_15u_0_pp_3_9 ), 
    .A0(\jump/mult_15u_15u_0_pp_2_9 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_2_adj_2402 ), 
    .F0(\jump/s_mult_15u_15u_0_1_9_adj_2385 ), 
    .F1(\jump/s_mult_15u_15u_0_1_10_adj_2386 ));
  jump_SLICE_144 \jump/SLICE_144 ( .D1(\jump/mult_15u_15u_0_pp_2_8 ), 
    .B1(\jump/mult_15u_15u_0_pp_3_8 ), .D0(\jump/mult_15u_15u_0_pp_2_7 ), 
    .A0(\jump/mult_15u_15u_0_pp_3_7 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_1_adj_2403 ), 
    .F0(\jump/s_mult_15u_15u_0_1_7_adj_2390 ), 
    .F1(\jump/s_mult_15u_15u_0_1_8_adj_2391 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_2_adj_2402 ));
  jump_SLICE_145 \jump/SLICE_145 ( .D1(\jump/mult_15u_15u_0_pp_2_6 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_6_adj_2404 ), 
    .F1(\jump/s_mult_15u_15u_0_1_6_adj_2395 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_1_adj_2403 ));
  jump_SLICE_146 \jump/SLICE_146 ( .D1(\jump/mult_15u_15u_0_pp_0_10 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_10 ), .D0(\jump/mult_15u_15u_0_pp_0_9 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_9 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_4_adj_2405 ), 
    .F0(\jump/s_mult_15u_15u_0_0_9_adj_2387 ), 
    .F1(\jump/s_mult_15u_15u_0_0_10_adj_2388 ));
  jump_SLICE_147 \jump/SLICE_147 ( .D1(\jump/mult_15u_15u_0_pp_1_8 ), 
    .A1(\jump/mult_15u_15u_0_pp_0_8 ), .D0(\jump/mult_15u_15u_0_pp_1_7 ), 
    .A0(\jump/mult_15u_15u_0_pp_0_7 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_3_adj_2406 ), 
    .F0(\jump/s_mult_15u_15u_0_0_7_adj_2392 ), 
    .F1(\jump/s_mult_15u_15u_0_0_8_adj_2393 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_4_adj_2405 ));
  jump_SLICE_148 \jump/SLICE_148 ( .D1(\jump/mult_15u_15u_0_pp_0_6 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_6 ), .D0(\jump/mult_15u_15u_0_pp_0_5 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_5 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_2_adj_2407 ), 
    .F0(\jump/s_mult_15u_15u_0_0_5_adj_2396 ), 
    .F1(\jump/s_mult_15u_15u_0_0_6_adj_2397 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_3_adj_2406 ));
  jump_SLICE_149 \jump/SLICE_149 ( .D1(\jump/mult_15u_15u_0_pp_0_4 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_4_adj_2359 ), 
    .B0(\jump/mult_15u_15u_0_pp_1_3_adj_2360 ), 
    .A0(\jump/mult_15u_15u_0_pp_0_3 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_1_adj_2408 ), .F0(\jump/n612 ), 
    .F1(\jump/s_mult_15u_15u_0_0_4_adj_2399 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_2_adj_2407 ));
  jump_SLICE_150 \jump/SLICE_150 ( .D1(\jump/mult_15u_15u_0_pp_1_2_adj_2409 ), 
    .A1(\jump/mult_15u_15u_0_pp_0_2_adj_2374 ), .F1(\jump/n613 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_1_adj_2408 ));
  jump_SLICE_151 \jump/SLICE_151 ( .FCI(\jump/n18325 ), 
    .F0(\jump/stop_flag_N_1026 ));
  jump_SLICE_152 \jump/SLICE_152 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_8_adj_2410 ));
  jump_SLICE_153 \jump/SLICE_153 ( .FCO(\jump/mult_15u_15u_0_cin_lr_6 ));
  jump_SLICE_154 \jump/SLICE_154 ( .D1(k_0), .C1(\jump/n5058 ), .B1(k_1), 
    .A1(\jump/n422 ), .D0(k_0), .C0(\jump/n422 ), .B0(k_1), .A0(\jump/n423 ), 
    .FCI(\jump/mco_5 ), .F0(\jump/mult_32u_3u_0_pp_0_13 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_14 ));
  jump_SLICE_155 \jump/SLICE_155 ( .FCO(\jump/mult_15u_15u_0_cin_lr_4 ));
  jump_SLICE_156 \jump/SLICE_156 ( .D1(k_0), .C1(\jump/n423 ), .B1(k_1), 
    .A1(\jump/n424 ), .D0(k_0), .C0(\jump/n424 ), .B0(k_1), .A0(\jump/n425 ), 
    .FCI(\jump/mco_4_adj_2411 ), .F0(\jump/mult_32u_3u_0_pp_0_11 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_12 ), .FCO(\jump/mco_5 ));
  jump_SLICE_157 \jump/SLICE_157 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_2_adj_2361 ));
  jump_SLICE_158 \jump/SLICE_158 ( .D1(k_0), .C1(\jump/n425 ), .B1(k_1), 
    .A1(\jump/n426 ), .D0(k_0), .C0(\jump/n426 ), .B0(k_1), .A0(\jump/n427 ), 
    .FCI(\jump/mco_3_adj_2412 ), .F0(\jump/mult_32u_3u_0_pp_0_9 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_10 ), .FCO(\jump/mco_4_adj_2411 ));
  jump_SLICE_159 \jump/SLICE_159 ( .D1(k_0), .C1(\jump/n427 ), .B1(k_1), 
    .A1(\jump/n428 ), .D0(k_0), .C0(\jump/n428 ), .B0(k_1), .A0(\jump/n429 ), 
    .FCI(\jump/mco_2_adj_2413 ), .F0(\jump/mult_32u_3u_0_pp_0_7 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_8 ), .FCO(\jump/mco_3_adj_2412 ));
  jump_SLICE_160 \jump/SLICE_160 ( .D1(k_0), .C1(\jump/n429 ), .B1(k_1), 
    .A1(\jump/n430 ), .D0(k_0), .C0(\jump/n430 ), .B0(k_1), .A0(\jump/n431 ), 
    .FCI(\jump/mco_1_adj_2414 ), .F0(\jump/mult_32u_3u_0_pp_0_5 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_6 ), .FCO(\jump/mco_2_adj_2413 ));
  jump_SLICE_161 \jump/SLICE_161 ( .D1(k_0), .C1(\jump/n431 ), .B1(k_1), 
    .A1(\jump/n432 ), .D0(k_0), .C0(\jump/n432 ), .B0(k_1), .A0(\jump/n433 ), 
    .FCI(\jump/mco_adj_2415 ), .F0(\jump/mult_32u_3u_0_pp_0_3 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_4 ), .FCO(\jump/mco_1_adj_2414 ));
  jump_SLICE_162 \jump/SLICE_162 ( .D1(k_0), .C1(\jump/n433 ), .B1(k_1), 
    .A1(\jump/n434 ), .D0(k_0), .C0(\jump/n434 ), .B0(k_1), .A0(\jump/n435 ), 
    .FCI(\jump/mult_32u_3u_0_cin_lr_0 ), .F1(\jump/mult_32u_3u_0_pp_0_2 ), 
    .FCO(\jump/mco_adj_2415 ));
  jump_SLICE_163 \jump/SLICE_163 ( .B1(\jump/time_count_down_14 ), 
    .B0(\jump/time_count_down_13 ), .FCI(\jump/n18230 ), .F0(\jump/n120 ), 
    .F1(\jump/n119 ));
  jump_SLICE_164 \jump/SLICE_164 ( .D1(\jump/mult_32u_3u_0_pp_0_14 ), 
    .A1(\jump/n423 ), .D0(\jump/n424 ), .B0(\jump/mult_32u_3u_0_pp_0_13 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_6 ), .F0(\jump/n3229 ));
  jump_SLICE_165 \jump/SLICE_165 ( .B1(\jump/n425 ), 
    .A1(\jump/mult_32u_3u_0_pp_0_12 ), .D0(\jump/mult_32u_3u_0_pp_0_11 ), 
    .B0(\jump/n426 ), .FCI(\jump/co_t_mult_32u_3u_0_0_5 ), .F0(\jump/n3231 ), 
    .F1(\jump/n3230 ), .FCO(\jump/co_t_mult_32u_3u_0_0_6 ));
  jump_SLICE_166 \jump/SLICE_166 ( .D1(\jump/mult_32u_3u_0_pp_0_10 ), 
    .A1(\jump/n427 ), .B0(\jump/n428 ), .A0(\jump/mult_32u_3u_0_pp_0_9 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_4 ), .F0(\jump/n3233 ), .F1(\jump/n3232 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_5 ));
  jump_SLICE_167 \jump/SLICE_167 ( .B1(\jump/mult_32u_3u_0_pp_0_8 ), 
    .A1(\jump/n429 ), .D0(\jump/n430 ), .B0(\jump/mult_32u_3u_0_pp_0_7 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_3 ), .F0(\jump/n3235 ), .F1(\jump/n3234 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_4 ));
  jump_SLICE_168 \jump/SLICE_168 ( .D1(\jump/mult_32u_3u_0_pp_0_6 ), 
    .A1(\jump/n431 ), .D0(\jump/mult_32u_3u_0_pp_0_5 ), .A0(\jump/n432 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_2 ), .F0(\jump/n3237 ), .F1(\jump/n3236 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_3 ));
  jump_SLICE_169 \jump/SLICE_169 ( .D1(\jump/n433 ), 
    .A1(\jump/mult_32u_3u_0_pp_0_4 ), .D0(\jump/mult_32u_3u_0_pp_0_3 ), 
    .B0(\jump/n434 ), .FCI(\jump/co_t_mult_32u_3u_0_0_1 ), .F0(\jump/n3239 ), 
    .F1(\jump/n3238 ), .FCO(\jump/co_t_mult_32u_3u_0_0_2 ));
  jump_SLICE_170 \jump/SLICE_170 ( .D1(\jump/mult_32u_3u_0_pp_0_2 ), 
    .B1(\jump/n435 ), .FCO(\jump/co_t_mult_32u_3u_0_0_1 ));
  jump_SLICE_171 \jump/SLICE_171 ( 
    .FCO(\jump/mult_32u_3u_0_cin_lr_0_adj_2416 ));
  jump_SLICE_172 \jump/SLICE_172 ( .FCO(\jump/mult_15u_15u_0_cin_lr_0 ));
  jump_SLICE_173 \jump/SLICE_173 ( .D1(k_0), .C1(\jump/n135 ), .B1(k_1), 
    .A1(\jump/n135 ), .D0(k_0), .C0(\jump/n135 ), .B0(k_1), .A0(\jump/n135 ), 
    .FCI(\jump/mco_7_adj_2426 ), .F0(\jump/mult_32u_3u_0_pp_0_17 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_18 ));
  jump_SLICE_174 \jump/SLICE_174 ( .D1(k_0), .C1(\jump/n135 ), .B1(k_1), 
    .A1(\jump/n135 ), .D0(k_0), .C0(\jump/n135 ), .B0(k_1), .A0(\jump/n136 ), 
    .FCI(\jump/mco_6 ), .F0(\jump/mult_32u_3u_0_pp_0_15 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_16 ), .FCO(\jump/mco_7_adj_2426 ));
  jump_SLICE_175 \jump/SLICE_175 ( .D1(k_0), .C1(\jump/n136 ), .B1(k_1), 
    .A1(\jump/n137 ), .D0(k_0), .C0(\jump/n137 ), .B0(k_1), .A0(\jump/n138 ), 
    .FCI(\jump/mco_5_adj_2429 ), .F0(\jump/mult_32u_3u_0_pp_0_13_adj_2428 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_14_adj_2427 ), .FCO(\jump/mco_6 ));
  jump_SLICE_176 \jump/SLICE_176 ( .D1(k_0), .C1(\jump/n138 ), .B1(k_1), 
    .A1(\jump/n139 ), .D0(k_0), .C0(\jump/n139 ), .B0(k_1), .A0(\jump/n140 ), 
    .FCI(\jump/mco_4_adj_2432 ), .F0(\jump/mult_32u_3u_0_pp_0_11_adj_2431 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_12_adj_2430 ), .FCO(\jump/mco_5_adj_2429 ));
  jump_SLICE_177 \jump/SLICE_177 ( .D1(k_0), .C1(\jump/n140 ), .B1(k_1), 
    .A1(\jump/n141 ), .D0(k_0), .C0(\jump/n141 ), .B0(k_1), .A0(\jump/n142 ), 
    .FCI(\jump/mco_3_adj_2435 ), .F0(\jump/mult_32u_3u_0_pp_0_9_adj_2434 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_10_adj_2433 ), .FCO(\jump/mco_4_adj_2432 ));
  jump_SLICE_178 \jump/SLICE_178 ( .D1(k_0), .C1(\jump/n142 ), .B1(k_1), 
    .A1(\jump/n143 ), .D0(k_0), .C0(\jump/n143 ), .B0(k_1), .A0(\jump/n144 ), 
    .FCI(\jump/mco_2_adj_2438 ), .F0(\jump/mult_32u_3u_0_pp_0_7_adj_2437 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_8_adj_2436 ), .FCO(\jump/mco_3_adj_2435 ));
  jump_SLICE_179 \jump/SLICE_179 ( .D1(k_0), .C1(\jump/n144 ), .B1(k_1), 
    .A1(\jump/n145 ), .D0(k_0), .C0(\jump/n145 ), .B0(k_1), .A0(\jump/n146 ), 
    .FCI(\jump/mco_1_adj_2441 ), .F0(\jump/mult_32u_3u_0_pp_0_5_adj_2440 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_6_adj_2439 ), .FCO(\jump/mco_2_adj_2438 ));
  jump_SLICE_180 \jump/SLICE_180 ( .D1(k_0), .C1(\jump/n146 ), .B1(k_1), 
    .A1(\jump/n147 ), .D0(k_0), .C0(\jump/n147 ), .B0(k_1), .A0(\jump/n148 ), 
    .FCI(\jump/mco_adj_2444 ), .F0(\jump/mult_32u_3u_0_pp_0_3_adj_2443 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_4_adj_2442 ), .FCO(\jump/mco_1_adj_2441 ));
  jump_SLICE_181 \jump/SLICE_181 ( .D1(k_0), .C1(\jump/n148 ), .B1(k_1), 
    .A1(\jump/n149 ), .D0(k_0), .C0(\jump/n149 ), .B0(k_1), .A0(\jump/n150 ), 
    .FCI(\jump/mult_32u_3u_0_cin_lr_0_adj_2416 ), 
    .F1(\jump/mult_32u_3u_0_pp_0_2_adj_2445 ), .FCO(\jump/mco_adj_2444 ));
  jump_SLICE_182 \jump/SLICE_182 ( .D1(\jump/mult_32u_3u_0_pp_0_18 ), 
    .A1(\jump/n135 ), .D0(\jump/mult_32u_3u_0_pp_0_17 ), .A0(\jump/n135 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_8 ), .F0(\jump/n3188 ));
  jump_SLICE_183 \jump/SLICE_183 ( .D1(\jump/mult_32u_3u_0_pp_0_16 ), 
    .B1(\jump/n136 ), .D0(\jump/n137 ), .A0(\jump/mult_32u_3u_0_pp_0_15 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_7 ), .F0(\jump/n3190 ), .F1(\jump/n3189 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_8 ));
  jump_SLICE_184 \jump/SLICE_184 ( .D1(\jump/mult_32u_3u_0_pp_0_14_adj_2427 ), 
    .B1(\jump/n138 ), .D0(\jump/mult_32u_3u_0_pp_0_13_adj_2428 ), 
    .B0(\jump/n139 ), .FCI(\jump/co_t_mult_32u_3u_0_0_6_adj_2446 ), 
    .F0(\jump/n3192 ), .F1(\jump/n3191 ), .FCO(\jump/co_t_mult_32u_3u_0_0_7 ));
  jump_SLICE_185 \jump/SLICE_185 ( .D1(\jump/mult_32u_3u_0_pp_0_12_adj_2430 ), 
    .B1(\jump/n140 ), .D0(\jump/mult_32u_3u_0_pp_0_11_adj_2431 ), 
    .A0(\jump/n141 ), .FCI(\jump/co_t_mult_32u_3u_0_0_5_adj_2447 ), 
    .F0(\jump/n3194 ), .F1(\jump/n3193 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_6_adj_2446 ));
  jump_SLICE_186 \jump/SLICE_186 ( .D1(\jump/mult_32u_3u_0_pp_0_10_adj_2433 ), 
    .A1(\jump/n142 ), .D0(\jump/n143 ), 
    .B0(\jump/mult_32u_3u_0_pp_0_9_adj_2434 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_4_adj_2448 ), .F0(\jump/n3196 ), 
    .F1(\jump/n3195 ), .FCO(\jump/co_t_mult_32u_3u_0_0_5_adj_2447 ));
  jump_SLICE_187 \jump/SLICE_187 ( .D1(\jump/n144 ), 
    .A1(\jump/mult_32u_3u_0_pp_0_8_adj_2436 ), .D0(\jump/n145 ), 
    .A0(\jump/mult_32u_3u_0_pp_0_7_adj_2437 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_3_adj_2449 ), .F0(\jump/n3198 ), 
    .F1(\jump/n3197 ), .FCO(\jump/co_t_mult_32u_3u_0_0_4_adj_2448 ));
  jump_SLICE_188 \jump/SLICE_188 ( .D1(\jump/mult_32u_3u_0_pp_0_6_adj_2439 ), 
    .A1(\jump/n146 ), .D0(\jump/n147 ), 
    .B0(\jump/mult_32u_3u_0_pp_0_5_adj_2440 ), 
    .FCI(\jump/co_t_mult_32u_3u_0_0_2_adj_2450 ), .F0(\jump/n3200 ), 
    .F1(\jump/n3199 ), .FCO(\jump/co_t_mult_32u_3u_0_0_3_adj_2449 ));
  jump_SLICE_189 \jump/SLICE_189 ( .D1(\jump/mult_32u_3u_0_pp_0_4_adj_2442 ), 
    .B1(\jump/n148 ), .D0(\jump/mult_32u_3u_0_pp_0_3_adj_2443 ), 
    .B0(\jump/n149 ), .FCI(\jump/co_t_mult_32u_3u_0_0_1_adj_2451 ), 
    .F0(\jump/n3202 ), .F1(\jump/n3201 ), 
    .FCO(\jump/co_t_mult_32u_3u_0_0_2_adj_2450 ));
  jump_SLICE_190 \jump/SLICE_190 ( .D1(\jump/mult_32u_3u_0_pp_0_2_adj_2445 ), 
    .B1(\jump/n150 ), .FCO(\jump/co_t_mult_32u_3u_0_0_1_adj_2451 ));
  jump_SLICE_191 \jump/SLICE_191 ( .B1(\jump/time_count_down_12 ), 
    .A0(\jump/time_count_down_11 ), .FCI(\jump/n18229 ), .F0(\jump/n122 ), 
    .F1(\jump/n121 ), .FCO(\jump/n18230 ));
  jump_SLICE_192 \jump/SLICE_192 ( .A1(\jump/time_count_down_10 ), 
    .B0(\jump/time_count_down_9 ), .FCI(\jump/n18228 ), .F0(\jump/n124 ), 
    .F1(\jump/n123 ), .FCO(\jump/n18229 ));
  jump_SLICE_193 \jump/SLICE_193 ( .B1(\jump/time_count_r_14 ), 
    .A1(\jump/time_count_up_14 ), .B0(\jump/time_count_r_13 ), 
    .A0(\jump/time_count_up_13 ), .FCI(\jump/n18324 ), .FCO(\jump/n18325 ));
  jump_SLICE_194 \jump/SLICE_194 ( .B1(\jump/time_count_up_12 ), 
    .A1(\jump/time_count_r_12 ), .B0(\jump/time_count_up_11 ), 
    .A0(\jump/time_count_r_11 ), .FCI(\jump/n18323 ), .FCO(\jump/n18324 ));
  jump_SLICE_195 \jump/SLICE_195 ( .B1(\jump/time_count_down_8 ), 
    .B0(\jump/time_count_down_7 ), .FCI(\jump/n18227 ), .F0(\jump/n126 ), 
    .F1(\jump/n125 ), .FCO(\jump/n18228 ));
  jump_SLICE_196 \jump/SLICE_196 ( .B1(\jump/time_count_r_10 ), 
    .A1(\jump/time_count_up_10 ), .B0(\jump/time_count_r_9 ), 
    .A0(\jump/time_count_up_9 ), .FCI(\jump/n18322 ), .FCO(\jump/n18323 ));
  jump_SLICE_197 \jump/SLICE_197 ( .B1(\jump/time_count_up_8 ), 
    .A1(\jump/time_count_r_8 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_r_7 ), .FCI(\jump/n18321 ), .FCO(\jump/n18322 ));
  jump_SLICE_198 \jump/SLICE_198 ( .A1(\jump/time_count_down_6 ), 
    .A0(\jump/time_count_down_5 ), .FCI(\jump/n18226 ), .F0(\jump/n128 ), 
    .F1(\jump/n127 ), .FCO(\jump/n18227 ));
  jump_SLICE_199 \jump/SLICE_199 ( .B1(\jump/time_count_r_6 ), 
    .A1(\jump/time_count_up_6 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_r_5 ), .FCI(\jump/n18320 ), .FCO(\jump/n18321 ));
  jump_SLICE_200 \jump/SLICE_200 ( .B1(\jump/time_count_down_4 ), 
    .B0(\jump/time_count_down_3 ), .FCI(\jump/n18225 ), .F0(\jump/n130 ), 
    .F1(\jump/n129 ), .FCO(\jump/n18226 ));
  jump_SLICE_201 \jump/SLICE_201 ( .B1(\jump/time_count_r_4 ), 
    .A1(\jump/time_count_up_4 ), .B0(\jump/time_count_r_3 ), 
    .A0(\jump/time_count_up_3 ), .FCI(\jump/n18319 ), .FCO(\jump/n18320 ));
  jump_SLICE_202 \jump/SLICE_202 ( .B1(\jump/time_count_r_2 ), 
    .A1(\jump/time_count_up_2 ), .B0(\jump/time_count_r_1 ), 
    .A0(\jump/time_count_up_1 ), .FCI(\jump/n18318 ), .FCO(\jump/n18319 ));
  jump_SLICE_203 \jump/SLICE_203 ( .B1(\jump/time_count_up_0 ), 
    .A1(\jump/time_count_r_0 ), .FCO(\jump/n18318 ));
  jump_SLICE_204 \jump/SLICE_204 ( .A1(\jump/time_count_down_2 ), 
    .A0(\jump/time_count_down_1 ), .FCI(\jump/n18224 ), .F0(\jump/n132 ), 
    .F1(\jump/n131 ), .FCO(\jump/n18225 ));
  jump_SLICE_205 \jump/SLICE_205 ( .A1(\jump/time_count_down_0 ), 
    .F1(\jump/n133 ), .FCO(\jump/n18224 ));
  jump_SLICE_206 \jump/SLICE_206 ( .B0(\jump/n3 ), .A0(\jump/n14_adj_2459 ), 
    .FCI(\jump/n18447 ), .F0(\jump/n17999 ));
  jump_SLICE_207 \jump/SLICE_207 ( .D1(\jump/n10777 ), .C1(\jump/n10776 ), 
    .B1(\jump/n10772 ), .A1(\jump/position_8 ), .D0(\jump/n10784 ), 
    .C0(\jump/n10783 ), .B0(\jump/n10779 ), .A0(\jump/position_7 ), 
    .FCI(\jump/n18222 ), .F0(\jump/n21 ), .F1(\jump/pic_y_8_N_907_8 ));
  jump_SLICE_208 \jump/SLICE_208 ( .B1(\jump/n15 ), .A1(\jump/n4_adj_2461 ), 
    .B0(\jump/n5 ), .A0(\jump/n16_adj_2460 ), .FCI(\jump/n18446 ), 
    .F0(\jump/n18001 ), .F1(\jump/n18000 ), .FCO(\jump/n18447 ));
  jump_SLICE_209 \jump/SLICE_209 ( .B1(\jump/n17 ), .A1(\jump/n6_adj_2462 ), 
    .B0(\jump/n7 ), .A0(\jump/n18 ), .FCI(\jump/n18445 ), .F0(\jump/n18003 ), 
    .F1(\jump/n18002 ), .FCO(\jump/n18446 ));
  jump_SLICE_210 \jump/SLICE_210 ( .B1(\jump/n19 ), .A1(\jump/n8_adj_2463 ), 
    .B0(\jump/n9 ), .A0(\jump/n20 ), .FCI(\jump/n18444 ), .F0(\jump/n18005 ), 
    .F1(\jump/n18004 ), .FCO(\jump/n18445 ));
  jump_SLICE_211 \jump/SLICE_211 ( .B1(\jump/n10_adj_2464 ), 
    .A1(\jump/n21_adj_2465 ), .B0(\jump/n11 ), .A0(\jump/n22 ), 
    .F1(\jump/n18006 ), .FCO(\jump/n18444 ));
  jump_SLICE_212 \jump/SLICE_212 ( .D1(\jump/n10791 ), .C1(\jump/n10790 ), 
    .B1(\jump/n10786 ), .A1(\jump/position_6 ), .D0(\jump/n10798 ), 
    .C0(\jump/n10797 ), .B0(\jump/position_5 ), .A0(\jump/n10793 ), 
    .FCI(\jump/n18221 ), .F0(\jump/n23 ), .F1(\jump/n22_adj_2466 ), 
    .FCO(\jump/n18222 ));
  jump_SLICE_213 \jump/SLICE_213 ( .D1(\jump/n10805 ), .C1(\jump/n10804 ), 
    .B1(\jump/position_4 ), .A1(\jump/n10800 ), .D0(\jump/n10812 ), 
    .C0(\jump/n10811 ), .B0(\jump/position_3 ), .A0(\jump/n10807 ), 
    .FCI(\jump/n18220 ), .F0(\jump/n25 ), .F1(\jump/n24 ), .FCO(\jump/n18221 ));
  jump_SLICE_214 \jump/SLICE_214 ( .D1(\jump/n10819 ), .C1(\jump/n10818 ), 
    .B1(\jump/position_2 ), .A1(\jump/n10814 ), .D0(\jump/n10826 ), 
    .C0(\jump/n10825 ), .B0(\jump/position_1 ), .A0(\jump/n10821 ), 
    .FCI(\jump/n18219 ), .F0(\jump/n27 ), .F1(\jump/n26 ), .FCO(\jump/n18220 ));
  jump_SLICE_215 \jump/SLICE_215 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_0_adj_2375 ));
  jump_SLICE_216 \jump/SLICE_216 ( .D1(\jump/n10770 ), .C1(\jump/n10769 ), 
    .B1(\jump/n10765 ), .A1(\jump/position_0 ), .F1(\jump/n28 ), 
    .FCO(\jump/n18219 ));
  jump_SLICE_217 \jump/SLICE_217 ( .D1(\jump/time_count_up_8 ), 
    .C1(\jump/time_count_r_2 ), .B1(\jump/time_count_up_9 ), 
    .A1(\jump/time_count_r_1 ), .D0(\jump/time_count_up_8 ), 
    .C0(\jump/time_count_r_1 ), .B0(\jump/time_count_up_9 ), 
    .A0(\jump/time_count_r_0 ), .FCI(\jump/mult_15u_15u_0_cin_lr_8_adj_2410 ), 
    .F0(\jump/mult_15u_15u_0_pp_4_9_adj_2382 ), 
    .F1(\jump/mult_15u_15u_0_pp_4_10_adj_2401 ));
  jump_SLICE_218 \jump/SLICE_218 ( .M0(\jump/pic_y_8_N_773_4 ), 
    .LSR(pic_y_8__N_805), .CLK(\jump/clk_out ), .FCI(\jump/n18294 ), 
    .F0(\jump/n135 ), .Q0(\jump/n10802 ));
  jump_SLICE_219 \jump/SLICE_219 ( .A1(\jump/time_count_down_14 ), 
    .A0(\jump/time_count_down_13 ), .M0(\jump/pic_y_8_N_773_3 ), 
    .LSR(pic_y_8__N_808), .CLK(\jump/clk_out ), .FCI(\jump/n18293 ), 
    .F0(\jump/n137 ), .Q0(\jump/n10809 ), .F1(\jump/n136 ), 
    .FCO(\jump/n18294 ));
  jump_SLICE_220 \jump/SLICE_220 ( .B1(\jump/time_count_down_12 ), 
    .A0(\jump/time_count_down_11 ), .M0(\jump/pic_y_8_N_773_2 ), 
    .LSR(pic_y_8__N_811), .CLK(\jump/clk_out ), .FCI(\jump/n18292 ), 
    .F0(\jump/n139 ), .Q0(\jump/n10816 ), .F1(\jump/n138 ), 
    .FCO(\jump/n18293 ));
  jump_SLICE_221 \jump/SLICE_221 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_2_adj_2470 ));
  jump_SLICE_222 \jump/SLICE_222 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_4_adj_2471 ));
  jump_SLICE_223 \jump/SLICE_223 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_6_adj_2472 ));
  jump_SLICE_224 \jump/SLICE_224 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_8_adj_2473 ));
  jump_SLICE_225 \jump/SLICE_225 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_10_adj_2474 ));
  jump_SLICE_226 \jump/SLICE_226 ( .D1(\jump/mult_15u_15u_0_pp_0_2_adj_2476 ), 
    .B1(\jump/mult_15u_15u_0_pp_1_2_adj_2469 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_1_adj_2475 ));
  jump_SLICE_227 \jump/SLICE_227 ( .D1(\jump/mult_15u_15u_0_pp_1_4_adj_2481 ), 
    .B1(\jump/mult_15u_15u_0_pp_0_4_adj_2479 ), 
    .D0(\jump/mult_15u_15u_0_pp_1_3_adj_2482 ), 
    .A0(\jump/mult_15u_15u_0_pp_0_3_adj_2480 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_1_adj_2475 ), .F0(\jump/n56 ), 
    .F1(\jump/s_mult_15u_15u_0_0_4_adj_2478 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_2_adj_2477 ));
  jump_SLICE_228 \jump/SLICE_228 ( .D1(\jump/mult_15u_15u_0_pp_0_6_adj_2486 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_6_adj_2488 ), 
    .D0(\jump/mult_15u_15u_0_pp_1_5_adj_2489 ), 
    .A0(\jump/mult_15u_15u_0_pp_0_5_adj_2487 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_2_adj_2477 ), 
    .F0(\jump/s_mult_15u_15u_0_0_5_adj_2484 ), 
    .F1(\jump/s_mult_15u_15u_0_0_6_adj_2485 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_3_adj_2483 ));
  jump_SLICE_229 \jump/SLICE_229 ( .B1(\jump/mult_15u_15u_0_pp_0_8_adj_2493 ), 
    .A1(\jump/mult_15u_15u_0_pp_1_8_adj_2495 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_7_adj_2494 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_7_adj_2496 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_3_adj_2483 ), 
    .F0(\jump/s_mult_15u_15u_0_0_7_adj_2491 ), 
    .F1(\jump/s_mult_15u_15u_0_0_8_adj_2492 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_4_adj_2490 ));
  jump_SLICE_230 \jump/SLICE_230 ( .D1(\jump/mult_15u_15u_0_pp_1_10_adj_2502 ), 
    .A1(\jump/mult_15u_15u_0_pp_0_10_adj_2500 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_9_adj_2501 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_9_adj_2503 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_4_adj_2490 ), 
    .F0(\jump/s_mult_15u_15u_0_0_9_adj_2498 ), 
    .F1(\jump/s_mult_15u_15u_0_0_10_adj_2499 ), 
    .FCO(\jump/co_mult_15u_15u_0_0_5_adj_2497 ));
  jump_SLICE_231 \jump/SLICE_231 ( .D1(\jump/mult_15u_15u_0_pp_1_12_adj_2508 ), 
    .B1(\jump/mult_15u_15u_0_pp_0_12_adj_2506 ), 
    .D0(\jump/mult_15u_15u_0_pp_0_11_adj_2507 ), 
    .A0(\jump/mult_15u_15u_0_pp_1_11_adj_2509 ), 
    .FCI(\jump/co_mult_15u_15u_0_0_5_adj_2497 ), 
    .F0(\jump/s_mult_15u_15u_0_0_11_adj_2504 ), 
    .F1(\jump/s_mult_15u_15u_0_0_12_adj_2505 ));
  jump_SLICE_232 \jump/SLICE_232 ( .D1(\jump/mult_15u_15u_0_pp_2_6_adj_2512 ), 
    .B1(\jump/mult_15u_15u_0_pp_3_6_adj_2467 ), 
    .F1(\jump/s_mult_15u_15u_0_1_6_adj_2511 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_1_adj_2510 ));
  jump_SLICE_233 \jump/SLICE_233 ( .D1(\jump/mult_15u_15u_0_pp_2_8_adj_2516 ), 
    .B1(\jump/mult_15u_15u_0_pp_3_8_adj_2518 ), 
    .D0(\jump/mult_15u_15u_0_pp_2_7_adj_2517 ), 
    .B0(\jump/mult_15u_15u_0_pp_3_7_adj_2519 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_1_adj_2510 ), 
    .F0(\jump/s_mult_15u_15u_0_1_7_adj_2514 ), 
    .F1(\jump/s_mult_15u_15u_0_1_8_adj_2515 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_2_adj_2513 ));
  jump_SLICE_234 \jump/SLICE_234 ( .D1(\jump/mult_15u_15u_0_pp_2_10_adj_2523 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_10_adj_2525 ), 
    .D0(\jump/mult_15u_15u_0_pp_2_9_adj_2524 ), 
    .A0(\jump/mult_15u_15u_0_pp_3_9_adj_2526 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_2_adj_2513 ), 
    .F0(\jump/s_mult_15u_15u_0_1_9_adj_2521 ), 
    .F1(\jump/s_mult_15u_15u_0_1_10_adj_2522 ), 
    .FCO(\jump/co_mult_15u_15u_0_1_3_adj_2520 ));
  jump_SLICE_235 \jump/SLICE_235 ( .D1(\jump/mult_15u_15u_0_pp_2_12_adj_2529 ), 
    .A1(\jump/mult_15u_15u_0_pp_3_12_adj_2531 ), 
    .D0(\jump/mult_15u_15u_0_pp_3_11_adj_2532 ), 
    .A0(\jump/mult_15u_15u_0_pp_2_11_adj_2530 ), 
    .FCI(\jump/co_mult_15u_15u_0_1_3_adj_2520 ), 
    .F0(\jump/s_mult_15u_15u_0_1_11_adj_2527 ), 
    .F1(\jump/s_mult_15u_15u_0_1_12_adj_2528 ));
  jump_SLICE_236 \jump/SLICE_236 ( .B1(\jump/mult_15u_15u_0_pp_4_10_adj_2536 ), 
    .A1(\jump/mult_15u_15u_0_pp_5_10_adj_2533 ), 
    .F1(\jump/s_mult_15u_15u_0_2_10_adj_2535 ), 
    .FCO(\jump/co_mult_15u_15u_0_2_1_adj_2534 ));
  jump_SLICE_237 \jump/SLICE_237 ( .B1(\jump/mult_15u_15u_0_pp_5_12_adj_2541 ), 
    .A1(\jump/mult_15u_15u_0_pp_4_12_adj_2539 ), 
    .D0(\jump/mult_15u_15u_0_pp_5_11_adj_2542 ), 
    .A0(\jump/mult_15u_15u_0_pp_4_11_adj_2540 ), 
    .FCI(\jump/co_mult_15u_15u_0_2_1_adj_2534 ), 
    .F0(\jump/s_mult_15u_15u_0_2_11_adj_2538 ), 
    .F1(\jump/s_mult_15u_15u_0_2_12_adj_2537 ));
  jump_SLICE_238 \jump/SLICE_238 ( .B1(\jump/s_mult_15u_15u_0_0_4_adj_2478 ), 
    .A1(\jump/mult_15u_15u_0_pp_2_4_adj_2468 ), .F1(\jump/n55 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_1_adj_2543 ));
  jump_SLICE_239 \jump/SLICE_239 ( .B1(\jump/s_mult_15u_15u_0_1_6_adj_2511 ), 
    .A1(\jump/s_mult_15u_15u_0_0_6_adj_2485 ), 
    .B0(\jump/s_mult_15u_15u_0_0_5_adj_2484 ), 
    .A0(\jump/mult_15u_15u_0_pp_2_5_adj_2545 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_1_adj_2543 ), .F0(\jump/n54 ), 
    .F1(\jump/n53 ), .FCO(\jump/co_mult_15u_15u_0_4_2_adj_2544 ));
  jump_SLICE_240 \jump/SLICE_240 ( .D1(\jump/s_mult_15u_15u_0_0_8_adj_2492 ), 
    .B1(\jump/s_mult_15u_15u_0_1_8_adj_2515 ), 
    .D0(\jump/s_mult_15u_15u_0_0_7_adj_2491 ), 
    .B0(\jump/s_mult_15u_15u_0_1_7_adj_2514 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_2_adj_2544 ), .F0(\jump/n52 ), 
    .F1(\jump/s_mult_15u_15u_0_4_8_adj_2547 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_3_adj_2546 ));
  jump_SLICE_241 \jump/SLICE_241 ( .B1(\jump/s_mult_15u_15u_0_1_10_adj_2522 ), 
    .A1(\jump/s_mult_15u_15u_0_0_10_adj_2499 ), 
    .B0(\jump/s_mult_15u_15u_0_1_9_adj_2521 ), 
    .A0(\jump/s_mult_15u_15u_0_0_9_adj_2498 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_3_adj_2546 ), 
    .F0(\jump/s_mult_15u_15u_0_4_9_adj_2549 ), 
    .F1(\jump/s_mult_15u_15u_0_4_10_adj_2550 ), 
    .FCO(\jump/co_mult_15u_15u_0_4_4_adj_2548 ));
  jump_SLICE_242 \jump/SLICE_242 ( .B1(\jump/s_mult_15u_15u_0_0_12_adj_2505 ), 
    .A1(\jump/s_mult_15u_15u_0_1_12_adj_2528 ), 
    .D0(\jump/s_mult_15u_15u_0_0_11_adj_2504 ), 
    .B0(\jump/s_mult_15u_15u_0_1_11_adj_2527 ), 
    .FCI(\jump/co_mult_15u_15u_0_4_4_adj_2548 ), 
    .F0(\jump/s_mult_15u_15u_0_4_11_adj_2551 ), 
    .F1(\jump/s_mult_15u_15u_0_4_12_adj_2552 ));
  jump_SLICE_243 \jump/SLICE_243 ( .B1(\jump/s_mult_15u_15u_0_2_12_adj_2537 ), 
    .A1(\jump/mult_15u_15u_0_pp_6_12_adj_2553 ), 
    .F1(\jump/s_mult_15u_15u_0_5_12_adj_2554 ));
  jump_SLICE_244 \jump/SLICE_244 ( .B1(\jump/s_mult_15u_15u_0_4_8_adj_2547 ), 
    .A1(\jump/mult_15u_15u_0_pp_4_8_adj_2455 ), .F1(\jump/n51 ), 
    .FCO(\jump/co_t_mult_15u_15u_0_6_1_adj_2555 ));
  jump_SLICE_245 \jump/SLICE_245 ( .D1(\jump/s_mult_15u_15u_0_4_10_adj_2550 ), 
    .A1(\jump/s_mult_15u_15u_0_2_10_adj_2535 ), 
    .D0(\jump/s_mult_15u_15u_0_4_9_adj_2549 ), 
    .A0(\jump/mult_15u_15u_0_pp_4_9_adj_2557 ), 
    .FCI(\jump/co_t_mult_15u_15u_0_6_1_adj_2555 ), .F0(\jump/n50 ), 
    .F1(\jump/n49 ), .FCO(\jump/co_t_mult_15u_15u_0_6_2_adj_2556 ));
  jump_SLICE_246 \jump/SLICE_246 ( .D1(\jump/s_mult_15u_15u_0_5_12_adj_2554 ), 
    .B1(\jump/s_mult_15u_15u_0_4_12_adj_2552 ), 
    .D0(\jump/s_mult_15u_15u_0_4_11_adj_2551 ), 
    .B0(\jump/s_mult_15u_15u_0_2_11_adj_2538 ), 
    .FCI(\jump/co_t_mult_15u_15u_0_6_2_adj_2556 ), .F0(\jump/n48 ));
  jump_SLICE_247 \jump/SLICE_247 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_0_adj_2558 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_2_adj_2476 ), .FCO(\jump/mco_adj_2559 ));
  jump_SLICE_248 \jump/SLICE_248 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_adj_2559 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_3_adj_2480 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_4_adj_2479 ), .FCO(\jump/mco_1_adj_2560 ));
  jump_SLICE_249 \jump/SLICE_249 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_1_adj_2560 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_5_adj_2487 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_6_adj_2486 ), .FCO(\jump/mco_2_adj_2561 ));
  jump_SLICE_250 \jump/SLICE_250 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_8 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_7 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_7 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_6 ), .FCI(\jump/mco_2_adj_2561 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_7_adj_2494 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_8_adj_2493 ), .FCO(\jump/mco_3_adj_2562 ));
  jump_SLICE_251 \jump/SLICE_251 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_10 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_9 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_9 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_8 ), .FCI(\jump/mco_3_adj_2562 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_9_adj_2501 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_10_adj_2500 ), .FCO(\jump/mco_4_adj_2563 ));
  jump_SLICE_252 \jump/SLICE_252 ( .D1(\jump/time_count_down_0 ), 
    .C1(\jump/time_count_down_12 ), .B1(\jump/time_count_down_1 ), 
    .A1(\jump/time_count_down_11 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_11 ), .B0(\jump/time_count_down_1 ), 
    .A0(\jump/time_count_down_10 ), .FCI(\jump/mco_4_adj_2563 ), 
    .F0(\jump/mult_15u_15u_0_pp_0_11_adj_2507 ), 
    .F1(\jump/mult_15u_15u_0_pp_0_12_adj_2506 ));
  jump_SLICE_253 \jump/SLICE_253 ( .D1(\jump/time_count_down_2 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_3 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_2 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_3 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_2_adj_2470 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_3_adj_2482 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_4_adj_2481 ), .FCO(\jump/mco_7_adj_2564 ));
  jump_SLICE_254 \jump/SLICE_254 ( .D1(\jump/time_count_down_2 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/time_count_down_3 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/time_count_down_2 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/time_count_down_3 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_7_adj_2564 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_5_adj_2489 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_6_adj_2488 ), .FCO(\jump/mco_8_adj_2565 ));
  jump_SLICE_255 \jump/SLICE_255 ( .D1(\jump/time_count_down_2 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/time_count_down_3 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/time_count_down_2 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/time_count_down_3 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_8_adj_2565 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_7_adj_2496 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_8_adj_2495 ), .FCO(\jump/mco_9_adj_2566 ));
  jump_SLICE_256 \jump/SLICE_256 ( .D1(\jump/time_count_down_2 ), 
    .C1(\jump/time_count_down_8 ), .B1(\jump/time_count_down_3 ), 
    .A1(\jump/time_count_down_7 ), .D0(\jump/time_count_down_2 ), 
    .C0(\jump/time_count_down_7 ), .B0(\jump/time_count_down_3 ), 
    .A0(\jump/time_count_down_6 ), .FCI(\jump/mco_9_adj_2566 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_9_adj_2503 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_10_adj_2502 ), .FCO(\jump/mco_10_adj_2567 ));
  jump_SLICE_257 \jump/SLICE_257 ( .D1(\jump/time_count_down_2 ), 
    .C1(\jump/time_count_down_10 ), .B1(\jump/time_count_down_3 ), 
    .A1(\jump/time_count_down_9 ), .D0(\jump/time_count_down_2 ), 
    .C0(\jump/time_count_down_9 ), .B0(\jump/time_count_down_3 ), 
    .A0(\jump/time_count_down_8 ), .FCI(\jump/mco_10_adj_2567 ), 
    .F0(\jump/mult_15u_15u_0_pp_1_11_adj_2509 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_12_adj_2508 ));
  jump_SLICE_258 \jump/SLICE_258 ( .D1(\jump/time_count_down_4 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_5 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_4 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_5 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_4_adj_2471 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_5_adj_2545 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_6_adj_2512 ), .FCO(\jump/mco_14_adj_2568 ));
  jump_SLICE_259 \jump/SLICE_259 ( .D1(\jump/time_count_down_4 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/time_count_down_5 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/time_count_down_4 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/time_count_down_5 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_14_adj_2568 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_7_adj_2517 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_8_adj_2516 ), .FCO(\jump/mco_15_adj_2569 ));
  jump_SLICE_260 \jump/SLICE_260 ( .D1(\jump/time_count_down_4 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/time_count_down_5 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/time_count_down_4 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/time_count_down_5 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_15_adj_2569 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_9_adj_2524 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_10_adj_2523 ), .FCO(\jump/mco_16_adj_2570 ));
  jump_SLICE_261 \jump/SLICE_261 ( .D1(\jump/time_count_down_4 ), 
    .C1(\jump/time_count_down_8 ), .B1(\jump/time_count_down_5 ), 
    .A1(\jump/time_count_down_7 ), .D0(\jump/time_count_down_4 ), 
    .C0(\jump/time_count_down_7 ), .B0(\jump/time_count_down_5 ), 
    .A0(\jump/time_count_down_6 ), .FCI(\jump/mco_16_adj_2570 ), 
    .F0(\jump/mult_15u_15u_0_pp_2_11_adj_2530 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_12_adj_2529 ));
  jump_SLICE_262 \jump/SLICE_262 ( .D1(\jump/time_count_down_6 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_7 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_6 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_7 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_6_adj_2472 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_7_adj_2519 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_8_adj_2518 ), .FCO(\jump/mco_21_adj_2571 ));
  jump_SLICE_263 \jump/SLICE_263 ( .D1(\jump/time_count_down_6 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/time_count_down_7 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/time_count_down_6 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/time_count_down_7 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_21_adj_2571 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_9_adj_2526 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_10_adj_2525 ), .FCO(\jump/mco_22_adj_2572 ));
  jump_SLICE_264 \jump/SLICE_264 ( .D1(\jump/time_count_down_6 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/time_count_down_7 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/time_count_down_6 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/time_count_down_7 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_22_adj_2572 ), 
    .F0(\jump/mult_15u_15u_0_pp_3_11_adj_2532 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_12_adj_2531 ));
  jump_SLICE_265 \jump/SLICE_265 ( .D1(\jump/time_count_down_8 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_9 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_8 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_9 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_8_adj_2473 ), 
    .F0(\jump/mult_15u_15u_0_pp_4_9_adj_2557 ), 
    .F1(\jump/mult_15u_15u_0_pp_4_10_adj_2536 ), .FCO(\jump/mco_28_adj_2573 ));
  jump_SLICE_266 \jump/SLICE_266 ( .D1(\jump/time_count_down_8 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/time_count_down_9 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/time_count_down_8 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/time_count_down_9 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_28_adj_2573 ), 
    .F0(\jump/mult_15u_15u_0_pp_4_11_adj_2540 ), 
    .F1(\jump/mult_15u_15u_0_pp_4_12_adj_2539 ));
  jump_SLICE_267 \jump/SLICE_267 ( .D1(\jump/time_count_down_10 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/time_count_down_11 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/time_count_down_10 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/time_count_down_11 ), 
    .A0(\jump/time_count_down_0 ), 
    .FCI(\jump/mult_15u_15u_0_cin_lr_10_adj_2474 ), 
    .F0(\jump/mult_15u_15u_0_pp_5_11_adj_2542 ), 
    .F1(\jump/mult_15u_15u_0_pp_5_12_adj_2541 ));
  jump_SLICE_268 \jump/SLICE_268 ( 
    .FCO(\jump/mult_15u_15u_0_cin_lr_0_adj_2558 ));
  jump_SLICE_269 \jump/SLICE_269 ( .M0(\jump/n10170 ), .LSR(pic_y_8__N_796), 
    .CLK(\jump/clk_out ), .Q0(\jump/n10784 ), 
    .FCO(\jump/mult_11u_15u_0_cin_lr_2 ));
  jump_SLICE_270 \jump/SLICE_270 ( .M0(\jump/n10166 ), .LSR(pic_y_8__N_793), 
    .CLK(\jump/clk_out ), .Q0(\jump/n10777 ), 
    .FCO(\jump/mult_11u_15u_0_cin_lr_4 ));
  jump_SLICE_271 \jump/SLICE_271 ( .FCO(\jump/mult_11u_15u_0_cin_lr_6 ));
  jump_SLICE_272 \jump/SLICE_272 ( .D1(\jump/mult_11u_15u_0_pp_1_2 ), 
    .A1(\jump/mult_11u_15u_0_pp_0_2 ), .F1(\jump/n84 ), 
    .FCO(\jump/co_mult_11u_15u_0_0_1 ));
  jump_SLICE_273 \jump/SLICE_273 ( .D1(\jump/mult_11u_15u_0_pp_0_4 ), 
    .B1(\jump/mult_11u_15u_0_pp_1_4 ), .B0(\jump/mult_11u_15u_0_pp_1_3 ), 
    .A0(\jump/mult_11u_15u_0_pp_0_3 ), .M0(\jump/n10094 ), 
    .LSR(pic_y_8__N_817), .CLK(\jump/clk_out ), 
    .FCI(\jump/co_mult_11u_15u_0_0_1 ), .F0(\jump/n83 ), .Q0(\jump/n10770 ), 
    .F1(\jump/s_mult_11u_15u_0_0_4 ), .FCO(\jump/co_mult_11u_15u_0_0_2 ));
  jump_SLICE_274 \jump/SLICE_274 ( .D1(\jump/mult_11u_15u_0_pp_0_6 ), 
    .A1(\jump/mult_11u_15u_0_pp_1_6 ), .D0(\jump/mult_11u_15u_0_pp_0_5 ), 
    .A0(\jump/mult_11u_15u_0_pp_1_5 ), .M0(\jump/n10252 ), 
    .LSR(pic_y_8__N_814), .CLK(\jump/clk_out ), 
    .FCI(\jump/co_mult_11u_15u_0_0_2 ), .F0(\jump/s_mult_11u_15u_0_0_5 ), 
    .Q0(\jump/n10826 ), .F1(\jump/s_mult_11u_15u_0_0_6 ), 
    .FCO(\jump/co_mult_11u_15u_0_0_3 ));
  jump_SLICE_275 \jump/SLICE_275 ( .D1(\jump/mult_11u_15u_0_pp_1_8 ), 
    .A1(\jump/mult_11u_15u_0_pp_0_8 ), .D0(\jump/mult_11u_15u_0_pp_0_7 ), 
    .A0(\jump/mult_11u_15u_0_pp_1_7 ), .M0(\jump/n10194 ), 
    .LSR(pic_y_8__N_811), .CLK(\jump/clk_out ), 
    .FCI(\jump/co_mult_11u_15u_0_0_3 ), .F0(\jump/s_mult_11u_15u_0_0_7 ), 
    .Q0(\jump/n10819 ), .F1(\jump/s_mult_11u_15u_0_0_8 ));
  jump_SLICE_276 \jump/SLICE_276 ( .D1(\jump/mult_11u_15u_0_pp_2_6 ), 
    .B1(\jump/mult_11u_15u_0_pp_3_6 ), .F1(\jump/s_mult_11u_15u_0_1_6 ), 
    .FCO(\jump/co_mult_11u_15u_0_1_1 ));
  jump_SLICE_277 \jump/SLICE_277 ( .B1(\jump/mult_11u_15u_0_pp_2_8 ), 
    .A1(\jump/mult_11u_15u_0_pp_3_8 ), .D0(\jump/mult_11u_15u_0_pp_2_7 ), 
    .A0(\jump/mult_11u_15u_0_pp_3_7 ), .M0(\jump/n10190 ), 
    .LSR(pic_y_8__N_808), .CLK(\jump/clk_out ), 
    .FCI(\jump/co_mult_11u_15u_0_1_1 ), .F0(\jump/s_mult_11u_15u_0_1_7 ), 
    .Q0(\jump/n10812 ), .F1(\jump/s_mult_11u_15u_0_1_8 ));
  jump_SLICE_278 \jump/SLICE_278 ( .D1(\jump/mult_11u_15u_0_pp_2_4 ), 
    .B1(\jump/s_mult_11u_15u_0_0_4 ), .F1(\jump/n82 ), 
    .FCO(\jump/co_mult_11u_15u_0_3_1 ));
  jump_SLICE_279 \jump/SLICE_279 ( .B1(\jump/s_mult_11u_15u_0_1_6 ), 
    .A1(\jump/s_mult_11u_15u_0_0_6 ), .D0(\jump/mult_11u_15u_0_pp_2_5 ), 
    .A0(\jump/s_mult_11u_15u_0_0_5 ), .M0(\jump/n10182 ), .LSR(pic_y_8__N_805), 
    .CLK(\jump/clk_out ), .FCI(\jump/co_mult_11u_15u_0_3_1 ), .F0(\jump/n81 ), 
    .Q0(\jump/n10805 ), .F1(\jump/n80 ), .FCO(\jump/co_mult_11u_15u_0_3_2 ));
  jump_SLICE_280 \jump/SLICE_280 ( .D1(\jump/s_mult_11u_15u_0_1_8 ), 
    .B1(\jump/s_mult_11u_15u_0_0_8 ), .D0(\jump/s_mult_11u_15u_0_0_7 ), 
    .A0(\jump/s_mult_11u_15u_0_1_7 ), .M0(\jump/n10178 ), .LSR(pic_y_8__N_802), 
    .CLK(\jump/clk_out ), .FCI(\jump/co_mult_11u_15u_0_3_2 ), .F0(\jump/n79 ), 
    .Q0(\jump/n10798 ), .F1(\jump/s_mult_11u_15u_0_3_8 ));
  jump_SLICE_281 \jump/SLICE_281 ( .B1(\jump/s_mult_11u_15u_0_3_8 ), 
    .A1(\jump/mult_11u_15u_0_pp_4_8 ), .F1(\jump/n78 ));
  jump_SLICE_282 \jump/SLICE_282 ( .D1(\jump/init_velocity_0 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/init_velocity_1 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/init_velocity_0 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/init_velocity_1 ), 
    .A0(\jump/time_count_down_0 ), .FCI(\jump/mult_11u_15u_0_cin_lr_0 ), 
    .F0(\jump/n85 ), .F1(\jump/mult_11u_15u_0_pp_0_2 ), 
    .FCO(\jump/mco_adj_2574 ));
  jump_SLICE_283 \jump/SLICE_283 ( .D1(\jump/init_velocity_0 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/init_velocity_1 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/init_velocity_0 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/init_velocity_1 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_adj_2574 ), 
    .F0(\jump/mult_11u_15u_0_pp_0_3 ), .F1(\jump/mult_11u_15u_0_pp_0_4 ), 
    .FCO(\jump/mco_1_adj_2575 ));
  jump_SLICE_284 \jump/SLICE_284 ( .D1(\jump/init_velocity_0 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/init_velocity_1 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/init_velocity_0 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/init_velocity_1 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_1_adj_2575 ), 
    .F0(\jump/mult_11u_15u_0_pp_0_5 ), .F1(\jump/mult_11u_15u_0_pp_0_6 ), 
    .FCO(\jump/mco_2_adj_2576 ));
  jump_SLICE_285 \jump/SLICE_285 ( .D1(\jump/init_velocity_0 ), 
    .C1(\jump/time_count_down_8 ), .B1(\jump/init_velocity_1 ), 
    .A1(\jump/time_count_down_7 ), .D0(\jump/init_velocity_0 ), 
    .C0(\jump/time_count_down_7 ), .B0(\jump/init_velocity_1 ), 
    .A0(\jump/time_count_down_6 ), .FCI(\jump/mco_2_adj_2576 ), 
    .F0(\jump/mult_11u_15u_0_pp_0_7 ), .F1(\jump/mult_11u_15u_0_pp_0_8 ));
  jump_SLICE_286 \jump/SLICE_286 ( .D1(\jump/init_velocity_2 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/init_velocity_3 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/init_velocity_2 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/init_velocity_3 ), 
    .A0(\jump/time_count_down_0 ), .FCI(\jump/mult_11u_15u_0_cin_lr_2 ), 
    .F0(\jump/mult_11u_15u_0_pp_1_3 ), .F1(\jump/mult_11u_15u_0_pp_1_4 ), 
    .FCO(\jump/mco_7_adj_2577 ));
  jump_SLICE_287 \jump/SLICE_287 ( .D1(\jump/init_velocity_2 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/init_velocity_3 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/init_velocity_2 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/init_velocity_3 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_7_adj_2577 ), 
    .F0(\jump/mult_11u_15u_0_pp_1_5 ), .F1(\jump/mult_11u_15u_0_pp_1_6 ), 
    .FCO(\jump/mco_8_adj_2578 ));
  jump_SLICE_288 \jump/SLICE_288 ( .D1(\jump/init_velocity_2 ), 
    .C1(\jump/time_count_down_6 ), .B1(\jump/init_velocity_3 ), 
    .A1(\jump/time_count_down_5 ), .D0(\jump/init_velocity_2 ), 
    .C0(\jump/time_count_down_5 ), .B0(\jump/init_velocity_3 ), 
    .A0(\jump/time_count_down_4 ), .FCI(\jump/mco_8_adj_2578 ), 
    .F0(\jump/mult_11u_15u_0_pp_1_7 ), .F1(\jump/mult_11u_15u_0_pp_1_8 ));
  jump_SLICE_289 \jump/SLICE_289 ( .D1(\jump/init_velocity_4 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/init_velocity_5 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/init_velocity_4 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/init_velocity_5 ), 
    .A0(\jump/time_count_down_0 ), .FCI(\jump/mult_11u_15u_0_cin_lr_4 ), 
    .F0(\jump/mult_11u_15u_0_pp_2_5 ), .F1(\jump/mult_11u_15u_0_pp_2_6 ), 
    .FCO(\jump/mco_14_adj_2579 ));
  jump_SLICE_290 \jump/SLICE_290 ( .D1(\jump/init_velocity_4 ), 
    .C1(\jump/time_count_down_4 ), .B1(\jump/init_velocity_5 ), 
    .A1(\jump/time_count_down_3 ), .D0(\jump/init_velocity_4 ), 
    .C0(\jump/time_count_down_3 ), .B0(\jump/init_velocity_5 ), 
    .A0(\jump/time_count_down_2 ), .FCI(\jump/mco_14_adj_2579 ), 
    .F0(\jump/mult_11u_15u_0_pp_2_7 ), .F1(\jump/mult_11u_15u_0_pp_2_8 ));
  jump_SLICE_291 \jump/SLICE_291 ( .D1(\jump/init_velocity_6 ), 
    .C1(\jump/time_count_down_2 ), .B1(\jump/init_velocity_7 ), 
    .A1(\jump/time_count_down_1 ), .D0(\jump/init_velocity_6 ), 
    .C0(\jump/time_count_down_1 ), .B0(\jump/init_velocity_7 ), 
    .A0(\jump/time_count_down_0 ), .FCI(\jump/mult_11u_15u_0_cin_lr_6 ), 
    .F0(\jump/mult_11u_15u_0_pp_3_7 ), .F1(\jump/mult_11u_15u_0_pp_3_8 ));
  jump_SLICE_292 \jump/SLICE_292 ( .M0(\jump/n10174 ), .LSR(pic_y_8__N_799), 
    .CLK(\jump/clk_out ), .Q0(\jump/n10791 ), 
    .FCO(\jump/mult_11u_15u_0_cin_lr_0 ));
  jump_SLICE_293 \jump/SLICE_293 ( .B1(\jump/time_count_down_10 ), 
    .A0(\jump/time_count_down_9 ), .M0(\jump/pic_y_8_N_773_1 ), 
    .LSR(pic_y_8__N_814), .CLK(\jump/clk_out ), .FCI(\jump/n18291 ), 
    .F0(\jump/n141 ), .Q0(\jump/n10823 ), .F1(\jump/n140 ), 
    .FCO(\jump/n18292 ));
  jump_SLICE_294 \jump/SLICE_294 ( .A1(\jump/time_count_down_8 ), 
    .A0(\jump/time_count_down_7 ), .M0(\jump/pic_y_8_N_773_8 ), 
    .LSR(pic_y_8__N_793), .CLK(\jump/clk_out ), .FCI(\jump/n18290 ), 
    .F0(\jump/n143 ), .Q0(\jump/n10774 ), .F1(\jump/n142 ), 
    .FCO(\jump/n18291 ));
  jump_SLICE_295 \jump/SLICE_295 ( .B1(\jump/time_count_down_6 ), 
    .B0(\jump/time_count_down_5 ), .M0(\jump/pic_y_8_N_773_7 ), 
    .LSR(pic_y_8__N_796), .CLK(\jump/clk_out ), .FCI(\jump/n18289 ), 
    .F0(\jump/n145 ), .Q0(\jump/n10781 ), .F1(\jump/n144 ), 
    .FCO(\jump/n18290 ));
  jump_SLICE_296 \jump/SLICE_296 ( .B1(\jump/time_count_down_4 ), 
    .A0(\jump/time_count_down_3 ), .M0(\jump/pic_y_8_N_773_6 ), 
    .LSR(pic_y_8__N_799), .CLK(\jump/clk_out ), .FCI(\jump/n18288 ), 
    .F0(\jump/n147 ), .Q0(\jump/n10788 ), .F1(\jump/n146 ), 
    .FCO(\jump/n18289 ));
  jump_SLICE_297 \jump/SLICE_297 ( .A1(\jump/time_count_down_2 ), 
    .A0(\jump/time_count_down_1 ), .M0(\jump/pic_y_8_N_773_5 ), 
    .LSR(pic_y_8__N_802), .CLK(\jump/clk_out ), .FCI(\jump/n18287 ), 
    .F0(\jump/n149 ), .Q0(\jump/n10795 ), .F1(\jump/n148 ), 
    .FCO(\jump/n18288 ));
  jump_SLICE_298 \jump/SLICE_298 ( .B1(\jump/time_count_down_0 ), 
    .M0(\jump/pic_y_8_N_773_0 ), .LSR(pic_y_8__N_817), .CLK(\jump/clk_out ), 
    .Q0(\jump/n10767 ), .F1(\jump/n150 ), .FCO(\jump/n18287 ));
  jump_SLICE_299 \jump/SLICE_299 ( .B0(\jump/n3188 ), .FCI(\jump/n18282 ), 
    .F0(\jump/n2232 ));
  jump_SLICE_300 \jump/SLICE_300 ( .B1(\jump/n3189 ), .B0(\jump/n3190 ), 
    .FCI(\jump/n18281 ), .F0(\jump/n2234 ), .F1(\jump/n2233 ), 
    .FCO(\jump/n18282 ));
  jump_SLICE_301 \jump/SLICE_301 ( .A1(\jump/n3191 ), .B0(\jump/n3192 ), 
    .A0(\jump/init_velocity_10 ), .FCI(\jump/n18280 ), .F0(\jump/n2236 ), 
    .F1(\jump/n2235 ), .FCO(\jump/n18281 ));
  jump_SLICE_302 \jump/SLICE_302 ( .B1(\jump/init_velocity_9 ), 
    .A1(\jump/n3193 ), .B0(\jump/n3194 ), .A0(\jump/init_velocity_8 ), 
    .FCI(\jump/n18279 ), .F0(\jump/n2238 ), .F1(\jump/n2237 ), 
    .FCO(\jump/n18280 ));
  jump_SLICE_303 \jump/SLICE_303 ( .B1(\jump/n3195 ), 
    .A1(\jump/init_velocity_7 ), .B0(\jump/n3196 ), 
    .A0(\jump/init_velocity_6 ), .FCI(\jump/n18278 ), .F0(\jump/n2240 ), 
    .F1(\jump/n2239 ), .FCO(\jump/n18279 ));
  jump_SLICE_304 \jump/SLICE_304 ( .B1(\jump/init_velocity_5 ), 
    .A1(\jump/n3197 ), .B0(\jump/n3198 ), .A0(\jump/init_velocity_4 ), 
    .FCI(\jump/n18277 ), .F0(\jump/n2242 ), .F1(\jump/n2241 ), 
    .FCO(\jump/n18278 ));
  jump_SLICE_305 \jump/SLICE_305 ( .B1(\jump/n3199 ), 
    .A1(\jump/init_velocity_3 ), .B0(\jump/n3200 ), 
    .A0(\jump/init_velocity_2 ), .FCI(\jump/n18276 ), .F0(\jump/n2244 ), 
    .F1(\jump/n2243 ), .FCO(\jump/n18277 ));
  jump_SLICE_306 \jump/SLICE_306 ( .B1(\jump/n3201 ), 
    .A1(\jump/init_velocity_1 ), .B0(\jump/init_velocity_0 ), 
    .A0(\jump/n3202 ), .F1(\jump/n2245 ), .FCO(\jump/n18276 ));
  jump_SLICE_307 \jump/SLICE_307 ( .B1(\jump/time_count_r_14 ), 
    .A1(\jump/time_count_up_14 ), .B0(\jump/time_count_up_13 ), 
    .A0(\jump/time_count_r_13 ), .FCI(\jump/n18259 ), .F0(\jump/n422 ), 
    .F1(\jump/n5058 ));
  jump_SLICE_308 \jump/SLICE_308 ( .B1(\jump/time_count_up_12 ), 
    .A1(\jump/time_count_r_12 ), .B0(\jump/time_count_up_11 ), 
    .A0(\jump/time_count_r_11 ), .FCI(\jump/n18258 ), .F0(\jump/n424 ), 
    .F1(\jump/n423 ), .FCO(\jump/n18259 ));
  jump_SLICE_309 \jump/SLICE_309 ( .B1(\jump/time_count_up_10 ), 
    .A1(\jump/time_count_r_10 ), .B0(\jump/time_count_r_9 ), 
    .A0(\jump/time_count_up_9 ), .FCI(\jump/n18257 ), .F0(\jump/n426 ), 
    .F1(\jump/n425 ), .FCO(\jump/n18258 ));
  jump_SLICE_310 \jump/SLICE_310 ( .B1(\jump/time_count_up_8 ), 
    .A1(\jump/time_count_r_8 ), .B0(\jump/time_count_up_7 ), 
    .A0(\jump/time_count_r_7 ), .FCI(\jump/n18256 ), .F0(\jump/n428 ), 
    .F1(\jump/n427 ), .FCO(\jump/n18257 ));
  jump_SLICE_311 \jump/SLICE_311 ( .B1(\jump/time_count_up_6 ), 
    .A1(\jump/time_count_r_6 ), .B0(\jump/time_count_up_5 ), 
    .A0(\jump/time_count_r_5 ), .FCI(\jump/n18255 ), .F0(\jump/n430 ), 
    .F1(\jump/n429 ), .FCO(\jump/n18256 ));
  jump_SLICE_312 \jump/SLICE_312 ( .A1(\jump/n556 ), .B0(\jump/n557 ), 
    .FCI(\jump/n18356 ), .F0(\jump/n4_adj_2461 ), .F1(\jump/n3 ));
  jump_SLICE_313 \jump/SLICE_313 ( .A1(\jump/n558 ), .B0(\jump/n559 ), 
    .FCI(\jump/n18355 ), .F0(\jump/n6_adj_2462 ), .F1(\jump/n5 ), 
    .FCO(\jump/n18356 ));
  jump_SLICE_314 \jump/SLICE_314 ( .A1(\jump/n560 ), .A0(\jump/n561 ), 
    .FCI(\jump/n18354 ), .F0(\jump/n8_adj_2463 ), .F1(\jump/n7 ), 
    .FCO(\jump/n18355 ));
  jump_SLICE_315 \jump/SLICE_315 ( .A1(\jump/n562 ), .B0(\jump/n563 ), 
    .FCI(\jump/n18353 ), .F0(\jump/n10_adj_2464 ), .F1(\jump/n9 ), 
    .FCO(\jump/n18354 ));
  jump_SLICE_316 \jump/SLICE_316 ( .B1(\jump/time_count_r_4 ), 
    .A1(\jump/time_count_up_4 ), .B0(\jump/time_count_r_3 ), 
    .A0(\jump/time_count_up_3 ), .FCI(\jump/n18254 ), .F0(\jump/n432 ), 
    .F1(\jump/n431 ), .FCO(\jump/n18255 ));
  jump_SLICE_317 \jump/SLICE_317 ( .B1(\jump/time_count_r_2 ), 
    .A1(\jump/time_count_up_2 ), .B0(\jump/time_count_r_1 ), 
    .A0(\jump/time_count_up_1 ), .FCI(\jump/n18253 ), .F0(\jump/n434 ), 
    .F1(\jump/n433 ), .FCO(\jump/n18254 ));
  jump_SLICE_318 \jump/SLICE_318 ( .B1(\jump/n564 ), .F1(\jump/n11 ), 
    .FCO(\jump/n18353 ));
  jump_SLICE_319 \jump/SLICE_319 ( .B1(\jump/time_count_up_0 ), 
    .A1(\jump/time_count_r_0 ), .F1(\jump/n435 ), .FCO(\jump/n18253 ));
  jump_SLICE_320 \jump/SLICE_320 ( .B0(\jump/n78 ), .A0(\jump/n48 ), 
    .FCI(\jump/n18252 ), .F0(\jump/n1206 ));
  jump_SLICE_321 \jump/SLICE_321 ( .B1(\jump/n79 ), .A1(\jump/n49 ), 
    .B0(\jump/n50 ), .A0(\jump/n80 ), .FCI(\jump/n18251 ), .F0(\jump/n1208 ), 
    .F1(\jump/n1207 ), .FCO(\jump/n18252 ));
  jump_SLICE_322 \jump/SLICE_322 ( .B1(\jump/n605 ), .A0(\jump/n606 ), 
    .FCI(\jump/n18346 ), .F0(\jump/n15 ), .F1(\jump/n14_adj_2459 ));
  jump_SLICE_323 \jump/SLICE_323 ( .B1(\jump/n607 ), .A0(\jump/n608 ), 
    .FCI(\jump/n18345 ), .F0(\jump/n17 ), .F1(\jump/n16_adj_2460 ), 
    .FCO(\jump/n18346 ));
  jump_SLICE_324 \jump/SLICE_324 ( .B1(\jump/n609 ), .B0(\jump/n610 ), 
    .FCI(\jump/n18344 ), .F0(\jump/n19 ), .F1(\jump/n18 ), .FCO(\jump/n18345 ));
  jump_SLICE_325 \jump/SLICE_325 ( .B1(\jump/n51 ), .A1(\jump/n81 ), 
    .B0(\jump/n52 ), .A0(\jump/n82 ), .FCI(\jump/n18250 ), .F0(\jump/n1210 ), 
    .F1(\jump/n1209 ), .FCO(\jump/n18251 ));
  jump_SLICE_326 \jump/SLICE_326 ( .A1(\jump/n611 ), .A0(\jump/n612 ), 
    .FCI(\jump/n18343 ), .F0(\jump/n21_adj_2465 ), .F1(\jump/n20 ), 
    .FCO(\jump/n18344 ));
  jump_SLICE_327 \jump/SLICE_327 ( .B1(\jump/n613 ), .F1(\jump/n22 ), 
    .FCO(\jump/n18343 ));
  jump_SLICE_328 \jump/SLICE_328 ( .B1(\jump/n53 ), .A1(\jump/n83 ), 
    .B0(\jump/n84 ), .A0(\jump/n54 ), .FCI(\jump/n18249 ), .F0(\jump/n1212 ), 
    .F1(\jump/n1211 ), .FCO(\jump/n18250 ));
  jump_SLICE_329 \jump/SLICE_329 ( .B1(\jump/n85 ), .A1(\jump/n55 ), 
    .B0(\jump/n56 ), .A0(\jump/n86 ), .F1(\jump/n1213 ), .FCO(\jump/n18249 ));
  jump_SLICE_330 \jump/SLICE_330 ( .A1(\jump/time_count_up_14 ), 
    .B0(\jump/time_count_up_13 ), .FCI(\jump/n18246 ), .F0(\jump/n1276 ), 
    .F1(\jump/n1275 ));
  jump_SLICE_331 \jump/SLICE_331 ( .A1(\jump/time_count_up_12 ), 
    .A0(\jump/time_count_up_11 ), .FCI(\jump/n18245 ), .F0(\jump/n1278 ), 
    .F1(\jump/n1277 ), .FCO(\jump/n18246 ));
  jump_SLICE_332 \jump/SLICE_332 ( .A1(\jump/time_count_up_10 ), 
    .A0(\jump/time_count_up_9 ), .FCI(\jump/n18244 ), .F0(\jump/n1280 ), 
    .F1(\jump/n1279 ), .FCO(\jump/n18245 ));
  jump_SLICE_333 \jump/SLICE_333 ( .B1(\jump/time_count_up_8 ), 
    .A0(\jump/time_count_up_7 ), .FCI(\jump/n18243 ), .F0(\jump/n1282 ), 
    .F1(\jump/n1281 ), .FCO(\jump/n18244 ));
  jump_SLICE_334 \jump/SLICE_334 ( .B1(\jump/time_count_up_6 ), 
    .A0(\jump/time_count_up_5 ), .FCI(\jump/n18242 ), 
    .F0(\jump/n1284_adj_2581 ), .F1(\jump/n1283 ), .FCO(\jump/n18243 ));
  jump_SLICE_335 \jump/SLICE_335 ( .B1(\jump/time_count_up_4 ), 
    .A0(\jump/time_count_up_3 ), .FCI(\jump/n18241 ), .F0(\jump/n1286 ), 
    .F1(\jump/n1285 ), .FCO(\jump/n18242 ));
  jump_SLICE_336 \jump/SLICE_336 ( .A1(\jump/time_count_up_2 ), 
    .A0(\jump/time_count_up_1 ), .FCI(\jump/n18240 ), .F0(\jump/n1288 ), 
    .F1(\jump/n1287 ), .FCO(\jump/n18241 ));
  jump_SLICE_337 \jump/SLICE_337 ( .A1(\jump/time_count_up_0 ), 
    .F1(\jump/n1289 ), .FCO(\jump/n18240 ));
  jump_fre_500us_SLICE_338 \jump/fre_500us/SLICE_338 ( 
    .A0(\jump/fre_500us/count_up_23 ), .DI0(\jump/fre_500us/n78 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18416 ), 
    .F0(\jump/fre_500us/n78 ), .Q0(\jump/fre_500us/count_up_23 ));
  jump_fre_500us_SLICE_339 \jump/fre_500us/SLICE_339 ( 
    .A1(\jump/fre_500us/count_up_22 ), .A0(\jump/fre_500us/count_up_21 ), 
    .DI1(\jump/fre_500us/n79 ), .DI0(\jump/fre_500us/n80 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18415 ), 
    .F0(\jump/fre_500us/n80 ), .Q0(\jump/fre_500us/count_up_21 ), 
    .F1(\jump/fre_500us/n79 ), .Q1(\jump/fre_500us/count_up_22 ), 
    .FCO(\jump/fre_500us/n18416 ));
  jump_fre_500us_SLICE_340 \jump/fre_500us/SLICE_340 ( 
    .A1(\jump/fre_500us/count_up_20 ), .A0(\jump/fre_500us/count_up_19 ), 
    .DI1(\jump/fre_500us/n81 ), .DI0(\jump/fre_500us/n82 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18414 ), 
    .F0(\jump/fre_500us/n82 ), .Q0(\jump/fre_500us/count_up_19 ), 
    .F1(\jump/fre_500us/n81 ), .Q1(\jump/fre_500us/count_up_20 ), 
    .FCO(\jump/fre_500us/n18415 ));
  jump_fre_500us_SLICE_341 \jump/fre_500us/SLICE_341 ( 
    .A1(\jump/fre_500us/count_up_18 ), .A0(\jump/fre_500us/count_up_17 ), 
    .DI1(\jump/fre_500us/n83 ), .DI0(\jump/fre_500us/n84 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18413 ), 
    .F0(\jump/fre_500us/n84 ), .Q0(\jump/fre_500us/count_up_17 ), 
    .F1(\jump/fre_500us/n83 ), .Q1(\jump/fre_500us/count_up_18 ), 
    .FCO(\jump/fre_500us/n18414 ));
  jump_fre_500us_SLICE_342 \jump/fre_500us/SLICE_342 ( 
    .A1(\jump/fre_500us/count_up_16 ), .A0(\jump/fre_500us/count_up_15 ), 
    .DI1(\jump/fre_500us/n85 ), .DI0(\jump/fre_500us/n86 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18412 ), 
    .F0(\jump/fre_500us/n86 ), .Q0(\jump/fre_500us/count_up_15 ), 
    .F1(\jump/fre_500us/n85 ), .Q1(\jump/fre_500us/count_up_16 ), 
    .FCO(\jump/fre_500us/n18413 ));
  jump_fre_500us_SLICE_343 \jump/fre_500us/SLICE_343 ( 
    .A1(\jump/fre_500us/count_up_14 ), .A0(\jump/fre_500us/count_up_13 ), 
    .DI1(\jump/fre_500us/n87 ), .DI0(\jump/fre_500us/n88 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18411 ), 
    .F0(\jump/fre_500us/n88 ), .Q0(\jump/fre_500us/count_up_13 ), 
    .F1(\jump/fre_500us/n87 ), .Q1(\jump/fre_500us/count_up_14 ), 
    .FCO(\jump/fre_500us/n18412 ));
  jump_fre_500us_SLICE_344 \jump/fre_500us/SLICE_344 ( 
    .A1(\jump/fre_500us/count_up_12 ), .A0(\jump/fre_500us/count_up_11 ), 
    .DI1(\jump/fre_500us/n89 ), .DI0(\jump/fre_500us/n90 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18410 ), 
    .F0(\jump/fre_500us/n90 ), .Q0(\jump/fre_500us/count_up_11 ), 
    .F1(\jump/fre_500us/n89 ), .Q1(\jump/fre_500us/count_up_12 ), 
    .FCO(\jump/fre_500us/n18411 ));
  jump_fre_500us_SLICE_345 \jump/fre_500us/SLICE_345 ( 
    .A1(\jump/fre_500us/count_up_10 ), .A0(\jump/fre_500us/count_up_9 ), 
    .DI1(\jump/fre_500us/n91 ), .DI0(\jump/fre_500us/n92 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18409 ), 
    .F0(\jump/fre_500us/n92 ), .Q0(\jump/fre_500us/count_up_9 ), 
    .F1(\jump/fre_500us/n91 ), .Q1(\jump/fre_500us/count_up_10 ), 
    .FCO(\jump/fre_500us/n18410 ));
  jump_fre_500us_SLICE_346 \jump/fre_500us/SLICE_346 ( 
    .A1(\jump/fre_500us/count_up_8 ), .A0(\jump/fre_500us/count_up_7 ), 
    .DI1(\jump/fre_500us/n93 ), .DI0(\jump/fre_500us/n94 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18408 ), 
    .F0(\jump/fre_500us/n94 ), .Q0(\jump/fre_500us/count_up_7 ), 
    .F1(\jump/fre_500us/n93 ), .Q1(\jump/fre_500us/count_up_8 ), 
    .FCO(\jump/fre_500us/n18409 ));
  jump_fre_500us_SLICE_347 \jump/fre_500us/SLICE_347 ( 
    .A1(\jump/fre_500us/count_up_6 ), .A0(\jump/fre_500us/count_up_5 ), 
    .DI1(\jump/fre_500us/n95 ), .DI0(\jump/fre_500us/n96 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18407 ), 
    .F0(\jump/fre_500us/n96 ), .Q0(\jump/fre_500us/count_up_5 ), 
    .F1(\jump/fre_500us/n95 ), .Q1(\jump/fre_500us/count_up_6 ), 
    .FCO(\jump/fre_500us/n18408 ));
  jump_fre_500us_SLICE_348 \jump/fre_500us/SLICE_348 ( 
    .A1(\jump/fre_500us/count_up_4 ), .A0(\jump/fre_500us/count_up_3 ), 
    .DI1(\jump/fre_500us/n97 ), .DI0(\jump/fre_500us/n98 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18406 ), 
    .F0(\jump/fre_500us/n98 ), .Q0(\jump/fre_500us/count_up_3 ), 
    .F1(\jump/fre_500us/n97 ), .Q1(\jump/fre_500us/count_up_4 ), 
    .FCO(\jump/fre_500us/n18407 ));
  jump_fre_500us_SLICE_349 \jump/fre_500us/SLICE_349 ( 
    .A1(\jump/fre_500us/n22 ), .A0(\jump/fre_500us/n23 ), 
    .DI1(\jump/fre_500us/n99 ), .DI0(\jump/fre_500us/n100 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .FCI(\jump/fre_500us/n18405 ), 
    .F0(\jump/fre_500us/n100 ), .Q0(\jump/fre_500us/n23 ), 
    .F1(\jump/fre_500us/n99 ), .Q1(\jump/fre_500us/n22 ), 
    .FCO(\jump/fre_500us/n18406 ));
  jump_fre_500us_SLICE_350 \jump/fre_500us/SLICE_350 ( 
    .A1(\jump/fre_500us/n24 ), .DI1(\jump/fre_500us/n101 ), 
    .LSR(\jump/fre_500us/n10900 ), .CLK(clk_c), .F1(\jump/fre_500us/n101 ), 
    .Q1(\jump/fre_500us/n24 ), .FCO(\jump/fre_500us/n18405 ));
  adc_driver_SLICE_351 \adc_driver/SLICE_351 ( .A0(\adc_driver/cnt_7 ), 
    .DI0(\adc_driver/n38 ), .LSR(\adc_driver/cnt_7__N_48 ), .CLK(clk_24MHz), 
    .FCI(\adc_driver/n18434 ), .F0(\adc_driver/n38 ), .Q0(\adc_driver/cnt_7 ));
  adc_driver_SLICE_352 \adc_driver/SLICE_352 ( .A1(\adc_driver/cnt_6 ), 
    .A0(\adc_driver/cnt_5 ), .DI1(\adc_driver/n39 ), .DI0(\adc_driver/n40 ), 
    .LSR(\adc_driver/cnt_7__N_48 ), .CLK(clk_24MHz), .FCI(\adc_driver/n18433 ), 
    .F0(\adc_driver/n40 ), .Q0(\adc_driver/cnt_5 ), .F1(\adc_driver/n39 ), 
    .Q1(\adc_driver/cnt_6 ), .FCO(\adc_driver/n18434 ));
  adc_driver_SLICE_353 \adc_driver/SLICE_353 ( .A1(\adc_driver/cnt_4 ), 
    .A0(\adc_driver/cnt_3 ), .DI1(\adc_driver/n41 ), .DI0(\adc_driver/n42 ), 
    .LSR(\adc_driver/cnt_7__N_48 ), .CLK(clk_24MHz), .FCI(\adc_driver/n18432 ), 
    .F0(\adc_driver/n42 ), .Q0(\adc_driver/cnt_3 ), .F1(\adc_driver/n41 ), 
    .Q1(\adc_driver/cnt_4 ), .FCO(\adc_driver/n18433 ));
  adc_driver_SLICE_354 \adc_driver/SLICE_354 ( .A1(\adc_driver/cnt_2 ), 
    .A0(\adc_driver/cnt_1 ), .DI1(\adc_driver/n43 ), .DI0(\adc_driver/n44 ), 
    .LSR(\adc_driver/cnt_7__N_48 ), .CLK(clk_24MHz), .FCI(\adc_driver/n18431 ), 
    .F0(\adc_driver/n44 ), .Q0(\adc_driver/cnt_1 ), .F1(\adc_driver/n43 ), 
    .Q1(\adc_driver/cnt_2 ), .FCO(\adc_driver/n18432 ));
  adc_driver_SLICE_355 \adc_driver/SLICE_355 ( .A1(\adc_driver/cnt_0 ), 
    .DI1(\adc_driver/n45 ), .LSR(\adc_driver/cnt_7__N_48 ), .CLK(clk_24MHz), 
    .F1(\adc_driver/n45 ), .Q1(\adc_driver/cnt_0 ), .FCO(\adc_driver/n18431 ));
  SLICE_356 SLICE_356( .A1(home_8_N_1_16), .A0(home_8_N_1_15), .FCI(n18200), 
    .F0(home_7), .F1(home_8));
  SLICE_357 SLICE_357( .A1(home_8_N_1_14), .A0(home_8_N_1_13), .FCI(n18199), 
    .F0(home_5), .F1(home_6), .FCO(n18200));
  SLICE_358 SLICE_358( .A1(home_8_N_1_12), .A0(home_8_N_1_11), .FCI(n18198), 
    .F0(home_3), .F1(home_4), .FCO(n18199));
  SLICE_359 SLICE_359( .FCI(n18375), .F0(n1));
  SLICE_360 SLICE_360( .A1(adc_data_7), .A0(adc_data_6), .FCI(n18374), .F0(n4), 
    .F1(n3), .FCO(n18375));
  SLICE_361 SLICE_361( .A1(adc_data_5), .B0(adc_data_4), .FCI(n18373), .F0(n6), 
    .F1(n5), .FCO(n18374));
  SLICE_362 SLICE_362( .A1(adc_data_3), .B0(adc_data_2), .FCI(n18372), .F0(n8), 
    .F1(n7), .FCO(n18373));
  SLICE_363 SLICE_363( .B1(adc_data_1), .B0(adc_data_0), .A0(adc_data_7), 
    .F1(n9), .FCO(n18372));
  SLICE_364 SLICE_364( .A1(n37), .A0(n38), .FCI(n18369), .F0(home_8_N_1_15), 
    .F1(home_8_N_1_16));
  SLICE_365 SLICE_365( .A1(n39), .B0(n40), .FCI(n18368), .F0(home_8_N_1_13), 
    .F1(home_8_N_1_14), .FCO(n18369));
  SLICE_366 SLICE_366( .B1(n41), .A1(adc_data_7), .B0(adc_data_6), .A0(n42), 
    .FCI(n18367), .F0(home_8_N_1_11), .F1(home_8_N_1_12), .FCO(n18368));
  SLICE_367 SLICE_367( .A1(home_8_N_1_10), .B0(home_8_N_1_9), .FCI(n18197), 
    .F0(home_1), .F1(home_2), .FCO(n18198));
  SLICE_368 SLICE_368( .B1(n43), .A1(adc_data_5), .B0(n44), .A0(adc_data_4), 
    .FCI(n18366), .F0(home_8_N_1_9), .F1(home_8_N_1_10), .FCO(n18367));
  SLICE_369 SLICE_369( .B1(adc_data_3), .A1(n45), .B0(adc_data_2), .A0(n46), 
    .FCI(n18365), .F1(home_8_N_1_8), .FCO(n18366));
  SLICE_370 SLICE_370( .B1(adc_data_1), .A1(n47), .B0(adc_data_0), .A0(n48), 
    .FCO(n18365));
  SLICE_371 SLICE_371( .B0(n1), .FCI(n18364), .F0(n37));
  SLICE_372 SLICE_372( .A1(n3), .A0(n4), .FCI(n18363), .F0(n39), .F1(n38), 
    .FCO(n18364));
  SLICE_373 SLICE_373( .B1(n5), .B0(n5161), .A0(n6), .FCI(n18362), .F0(n41), 
    .F1(n40), .FCO(n18363));
  SLICE_374 SLICE_374( .B1(n5150), .A1(n7), .B0(n8), .A0(n5151), .FCI(n18361), 
    .F0(n43), .F1(n42), .FCO(n18362));
  SLICE_375 SLICE_375( .B1(n5152), .A1(n9), .B0(n5153), .A0(n10), .FCI(n18360), 
    .F0(n45), .F1(n44), .FCO(n18361));
  SLICE_376 SLICE_376( .B1(n5154), .A1(adc_data_6), .B0(n5155), 
    .A0(adc_data_5), .FCI(n18359), .F0(n47), .F1(n46), .FCO(n18360));
  SLICE_377 SLICE_377( .B1(n5156), .A1(adc_data_4), .C0(adc_data_3), 
    .B0(adc_data_0), .A0(adc_data_2), .FCI(n18358), .F1(n48), .FCO(n18359));
  SLICE_378 SLICE_378( .B1(adc_data_1), .A1(adc_data_2), .B0(adc_data_1), 
    .A0(adc_data_0), .FCO(n18358));
  SLICE_379 SLICE_379( .FCI(n18352), .F0(n5161));
  SLICE_380 SLICE_380( .B1(adc_data_7), .B0(adc_data_6), .FCI(n18351), 
    .F0(n5151), .F1(n5150), .FCO(n18352));
  SLICE_381 SLICE_381( .B1(adc_data_7), .A1(adc_data_5), .B0(adc_data_6), 
    .A0(adc_data_4), .FCI(n18350), .F0(n5153), .F1(n5152), .FCO(n18351));
  SLICE_382 SLICE_382( .B1(adc_data_5), .A1(adc_data_3), .B0(adc_data_4), 
    .A0(adc_data_2), .FCI(n18349), .F0(n5155), .F1(n5154), .FCO(n18350));
  SLICE_383 SLICE_383( .B1(adc_data_1), .A1(adc_data_3), .B0(adc_data_0), 
    .A0(adc_data_2), .F1(n5156), .FCO(n18349));
  u8_SLICE_384 \u8/SLICE_384 ( .B1(\u8/prox_dat1_4 ), .A1(\u8/prox_dat0_4 ), 
    .B0(\u8/prox_dat1_3 ), .A0(\u8/prox_dat0_3 ), .M1(prox_dat_3), 
    .M0(prox_dat_2), .CLK(dat_valid), .FCI(\u8/n18233 ), 
    .F0(\u8/diff_15_N_728_3 ), .Q0(\u8/prox_dat0_2 ), 
    .F1(\u8/diff_15_N_728_4 ), .Q1(\u8/prox_dat0_3 ), .FCO(\u8/n18234 ));
  u8_SLICE_385 \u8/SLICE_385 ( .B1(\u8/prox_dat0_2 ), .A1(\u8/prox_dat1_2 ), 
    .B0(\u8/prox_dat1_1 ), .A0(\u8/prox_dat0_1 ), .M1(prox_dat_10), 
    .M0(prox_dat_1), .CLK(dat_valid), .FCI(\u8/n18232 ), 
    .F0(\u8/diff_15_N_728_1 ), .Q0(\u8/prox_dat0_1 ), 
    .F1(\u8/diff_15_N_728_2 ), .Q1(\u8/prox_dat0_10 ), .FCO(\u8/n18233 ));
  u8_SLICE_386 \u8/SLICE_386 ( .B1(\u8/prox_dat1_0 ), .A1(\u8/prox_dat0_0 ), 
    .M1(handline_6), .M0(handline_0), .CE(\u8/count ), .CLK(clk_c_enable_20), 
    .Q0(\u8/handline_pre_0 ), .F1(\u8/diff_15_N_728_0 ), 
    .Q1(\u8/handline_pre_6 ), .FCO(\u8/n18232 ));
  u8_SLICE_387 \u8/SLICE_387 ( .FCI(\u8/n18442 ), .F0(\u8/n2800 ));
  u8_SLICE_388 \u8/SLICE_388 ( .A1(\u8/diff_15_N_728_15 ), 
    .A0(\u8/diff_15_N_728_14 ), .FCI(\u8/n18441 ), .F0(\u8/diff_15_N_712_14 ), 
    .F1(\u8/diff_15_N_712_15 ), .FCO(\u8/n18442 ));
  u8_SLICE_389 \u8/SLICE_389 ( .B1(\u8/diff_15_N_728_13 ), 
    .A0(\u8/diff_15_N_728_12 ), .FCI(\u8/n18440 ), .F0(\u8/diff_15_N_712_12 ), 
    .F1(\u8/diff_15_N_712_13 ), .FCO(\u8/n18441 ));
  SLICE_390 SLICE_390( .B1(\u8/diff_15_N_728_11 ), .B0(\u8/diff_15_N_728_10 ), 
    .M0(state_1), .CE(\u7/clk_c_enable_78 ), .CLK(clk_c), .FCI(\u8/n18439 ), 
    .Q0(\u7/state_back_1 ), .F1(\u8/diff_15_N_712_11 ), .FCO(\u8/n18440 ));
  u8_SLICE_391 \u8/SLICE_391 ( .A1(\u8/diff_15_N_728_9 ), 
    .B0(\u8/diff_15_N_728_8 ), .FCI(\u8/n18438 ), .FCO(\u8/n18439 ));
  u8_SLICE_392 \u8/SLICE_392 ( .A1(\u8/diff_15_N_728_7 ), 
    .A0(\u8/diff_15_N_728_6 ), .FCI(\u8/n18437 ), .FCO(\u8/n18438 ));
  u8_SLICE_393 \u8/SLICE_393 ( .B1(\u8/diff_15_N_728_5 ), 
    .A0(\u8/diff_15_N_728_4 ), .FCI(\u8/n18436 ), .FCO(\u8/n18437 ));
  u8_SLICE_394 \u8/SLICE_394 ( .B1(\u8/diff_15_N_728_3 ), 
    .A0(\u8/diff_15_N_728_2 ), .FCI(\u8/n18435 ), .FCO(\u8/n18436 ));
  SLICE_395 SLICE_395( .B1(\u8/diff_15_N_728_1 ), .A1(\u8/diff_15_N_728_0 ), 
    .M0(\u7/n2694 ), .CE(\u7/clk_c_enable_103 ), .LSR(\u7/n10876 ), 
    .CLK(clk_c), .Q0(\u7/reg_data_3 ), .FCO(\u8/n18435 ));
  u8_SLICE_396 \u8/SLICE_396 ( .B1(handline_4), .A1(\u8/handline_pre_4 ), 
    .B0(\u8/handline_pre_3 ), .A0(handline_3), .M0(prox_dat_9), 
    .CLK(clk_c_enable_20), .FCI(\u8/n18203 ), .F0(\u8/n103 ), 
    .Q0(\u8/prox_dat0_9 ), .F1(\u8/n102 ), .FCO(\u8/n18204 ));
  u8_SLICE_397 \u8/SLICE_397 ( .DI0(\u8/n5001 ), .CE(\u8/count ), 
    .LSR(\u8/n3945 ), .CLK(clk_c_enable_20), .FCI(\u8/n18286 ), 
    .F0(\u8/n5001 ), .Q0(handline_8));
  u8_SLICE_398 \u8/SLICE_398 ( .A1(\u8/prox_dat2_11 ), .B0(\u8/prox_dat2_10 ), 
    .DI1(\u8/n5000 ), .DI0(\u8/n4999 ), .CE(\u8/count ), .LSR(\u8/n3945 ), 
    .CLK(clk_c_enable_20), .FCI(\u8/n18285 ), .F0(\u8/n4999 ), .Q0(handline_6), 
    .F1(\u8/n5000 ), .Q1(handline_7), .FCO(\u8/n18286 ));
  u8_SLICE_399 \u8/SLICE_399 ( .B1(\u8/prox_dat2_11 ), .A1(\u8/prox_dat2_9 ), 
    .B0(\u8/prox_dat2_10 ), .A0(\u8/prox_dat2_8 ), .DI0(\u8/n4997 ), 
    .CE(\u8/count ), .LSR(\u8/n3945 ), .CLK(clk_c_enable_20), 
    .FCI(\u8/n18284 ), .F0(\u8/n4997 ), .Q0(handline_4), .F1(\u8/n4998 ), 
    .FCO(\u8/n18285 ));
  u8_SLICE_400 \u8/SLICE_400 ( .B1(\u8/prox_dat2_7 ), .A1(\u8/prox_dat2_9 ), 
    .B0(\u8/prox_dat2_8 ), .A0(\u8/prox_dat2_6 ), .DI1(\u8/n4996 ), 
    .M0(\u8/prox_dat2_6 ), .CE(\u8/count ), .LSR(\u8/n3945 ), 
    .CLK(clk_c_enable_20), .Q0(handline_0), .F1(\u8/n4996 ), .Q1(handline_3), 
    .FCO(\u8/n18284 ));
  u8_SLICE_401 \u8/SLICE_401 ( .B1(\u8/handline_pre_0 ), .A1(handline_0), 
    .M1(prox_dat_13), .M0(prox_dat_12), .CLK(clk_c_enable_20), 
    .Q0(\u8/prox_dat0_12 ), .F1(\u8/n106 ), .Q1(\u8/prox_dat0_13 ), 
    .FCO(\u8/n18202 ));
  u8_SLICE_402 \u8/SLICE_402 ( .FCI(\u8/n18382 ), .F0(\u8/n2806 ));
  u8_SLICE_403 \u8/SLICE_403 ( .D1(\u8/n2806 ), .C1(\u8/n2 ), .B1(\u8/n2807 ), 
    .A1(\u8/n17970 ), .D0(\u8/n2806 ), .C0(\u8/n3 ), .B0(\u8/n2807 ), 
    .A0(\u8/n17972 ), .DI1(\u8/n2790 ), .DI0(\u8/n2791 ), .CE(\u8/count ), 
    .CLK(clk_c_enable_20), .FCI(\u8/n18381 ), .F0(\u8/n2791 ), 
    .Q0(\u8/velocity_temp_7 ), .F1(\u8/n2790 ), .Q1(\u8/velocity_temp_8 ), 
    .FCO(\u8/n18382 ));
  u8_SLICE_404 \u8/SLICE_404 ( .D1(\u8/n2806 ), .C1(\u8/n4 ), .B1(\u8/n17974 ), 
    .A1(\u8/n2807 ), .D0(\u8/n2806 ), .C0(\u8/n5 ), .B0(\u8/n17976 ), 
    .A0(\u8/n2807 ), .DI1(\u8/n2792 ), .DI0(\u8/n2793 ), .CE(\u8/count ), 
    .CLK(clk_c_enable_20), .FCI(\u8/n18380 ), .F0(\u8/n2793 ), 
    .Q0(\u8/velocity_temp_5 ), .F1(\u8/n2792 ), .Q1(\u8/velocity_temp_6 ), 
    .FCO(\u8/n18381 ));
  u8_SLICE_405 \u8/SLICE_405 ( .FCI(\u8/n18206 ), .F0(\u8/n2807 ));
  u8_SLICE_406 \u8/SLICE_406 ( .D1(\u8/n2806 ), .C1(\u8/n6 ), .B1(\u8/n2807 ), 
    .A1(\u8/n17978 ), .D0(\u8/n2806 ), .C0(\u8/n7 ), .B0(\u8/n17980 ), 
    .A0(\u8/n2807 ), .DI1(\u8/n2794 ), .DI0(\u8/n2795 ), .CE(\u8/count ), 
    .CLK(clk_c_enable_20), .FCI(\u8/n18379 ), .F0(\u8/n2795 ), 
    .Q0(\u8/velocity_temp_3 ), .F1(\u8/n2794 ), .Q1(\u8/velocity_temp_4 ), 
    .FCO(\u8/n18380 ));
  u8_SLICE_407 \u8/SLICE_407 ( .D1(\u8/n2806 ), .C1(\u8/n8 ), .B1(\u8/n2807 ), 
    .A1(\u8/n17982 ), .D0(\u8/n2806 ), .C0(\u8/n9 ), .B0(\u8/n2807 ), 
    .A0(\u8/n17984 ), .DI1(\u8/n2796 ), .DI0(\u8/n2797 ), .CE(\u8/count ), 
    .CLK(clk_c_enable_20), .FCI(\u8/n22456 ), .F0(\u8/n2797 ), 
    .Q0(\u8/velocity_temp_1 ), .F1(\u8/n2796 ), .Q1(\u8/velocity_temp_2 ), 
    .FCO(\u8/n18379 ));
  u8_SLICE_408 \u8/SLICE_408 ( .B1(\u8/n2806 ), .A1(\u8/n2807 ), 
    .FCO(\u8/n22456 ));
  u8_SLICE_409 \u8/SLICE_409 ( .B1(\u8/handline_pre_8 ), .A1(handline_8), 
    .B0(handline_7), .A0(\u8/handline_pre_7 ), .FCI(\u8/n18205 ), 
    .F0(\u8/n99 ), .F1(\u8/n98 ), .FCO(\u8/n18206 ));
  u8_SLICE_410 \u8/SLICE_410 ( .B1(handline_6), .A1(\u8/handline_pre_6 ), 
    .B0(\u8/handline_pre_5 ), .A0(handline_5), .FCI(\u8/n18204 ), 
    .F0(\u8/n101 ), .F1(\u8/n100 ), .FCO(\u8/n18205 ));
  u8_SLICE_411 \u8/SLICE_411 ( .B0(\u8/prox_dat0_15 ), .A0(\u8/prox_dat1_15 ), 
    .M0(handline_8), .CE(\u8/count ), .CLK(dat_valid), .FCI(\u8/n18239 ), 
    .F0(\u8/diff_15_N_728_15 ), .Q0(\u8/handline_pre_8 ), .F1(\u8/n2801 ));
  u8_SLICE_412 \u8/SLICE_412 ( .B1(\u8/prox_dat1_14 ), .A1(\u8/prox_dat0_14 ), 
    .B0(\u8/prox_dat0_13 ), .A0(\u8/prox_dat1_13 ), .M1(handline_7), 
    .M0(handline_5), .CE(\u8/count ), .CLK(dat_valid), .FCI(\u8/n18238 ), 
    .F0(\u8/diff_15_N_728_13 ), .Q0(\u8/handline_pre_5 ), 
    .F1(\u8/diff_15_N_728_14 ), .Q1(\u8/handline_pre_7 ), .FCO(\u8/n18239 ));
  u8_SLICE_413 \u8/SLICE_413 ( .B1(\u8/prox_dat1_12 ), .A1(\u8/prox_dat0_12 ), 
    .B0(\u8/prox_dat0_11 ), .A0(\u8/prox_dat1_11 ), .M1(handline_4), 
    .M0(handline_3), .CE(\u8/count ), .CLK(dat_valid), .FCI(\u8/n18237 ), 
    .F0(\u8/diff_15_N_728_11 ), .Q0(\u8/handline_pre_3 ), 
    .F1(\u8/diff_15_N_728_12 ), .Q1(\u8/handline_pre_4 ), .FCO(\u8/n18238 ));
  u8_SLICE_414 \u8/SLICE_414 ( .B1(handline_2), .A1(\u8/handline_pre_2 ), 
    .B0(\u8/handline_pre_1 ), .A0(handline_1), .M1(prox_dat_8), 
    .M0(prox_dat_14), .CLK(clk_c_enable_20), .FCI(\u8/n18202 ), .F0(\u8/n105 ), 
    .Q0(\u8/prox_dat0_14 ), .F1(\u8/n104 ), .Q1(\u8/prox_dat0_8 ), 
    .FCO(\u8/n18203 ));
  u8_SLICE_415 \u8/SLICE_415 ( .B1(\u8/prox_dat1_10 ), .A1(\u8/prox_dat0_10 ), 
    .B0(\u8/prox_dat1_9 ), .A0(\u8/prox_dat0_9 ), .M1(handline_2), 
    .M0(handline_1), .CE(\u8/count ), .CLK(dat_valid), .FCI(\u8/n18236 ), 
    .F0(\u8/diff_15_N_728_9 ), .Q0(\u8/handline_pre_1 ), 
    .F1(\u8/diff_15_N_728_10 ), .Q1(\u8/handline_pre_2 ), .FCO(\u8/n18237 ));
  u8_SLICE_416 \u8/SLICE_416 ( .B1(\u8/prox_dat1_8 ), .A1(\u8/prox_dat0_8 ), 
    .B0(\u8/prox_dat1_7 ), .A0(\u8/prox_dat0_7 ), .M1(prox_dat_7), 
    .M0(prox_dat_6), .CLK(dat_valid), .FCI(\u8/n18235 ), 
    .F0(\u8/diff_15_N_728_7 ), .Q0(\u8/prox_dat0_6 ), 
    .F1(\u8/diff_15_N_728_8 ), .Q1(\u8/prox_dat0_7 ), .FCO(\u8/n18236 ));
  u8_SLICE_417 \u8/SLICE_417 ( .B1(\u8/prox_dat1_6 ), .A1(\u8/prox_dat0_6 ), 
    .B0(\u8/prox_dat1_5 ), .A0(\u8/prox_dat0_5 ), .M1(prox_dat_5), 
    .M0(prox_dat_4), .CLK(dat_valid), .FCI(\u8/n18234 ), 
    .F0(\u8/diff_15_N_728_5 ), .Q0(\u8/prox_dat0_4 ), 
    .F1(\u8/diff_15_N_728_6 ), .Q1(\u8/prox_dat0_5 ), .FCO(\u8/n18235 ));
  SLICE_418 SLICE_418( .A1(home_8_N_1_8), .F1(home_0), .FCO(n18197));
  adj_deb_SLICE_419 \adj/deb/SLICE_419 ( .A0(\adj/deb/cnt_17 ), 
    .DI0(\adj/deb/n78 ), .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), 
    .FCI(\adj/deb/n18425 ), .F0(\adj/deb/n78 ), .Q0(\adj/deb/cnt_17 ));
  adj_deb_SLICE_420 \adj/deb/SLICE_420 ( .A1(\adj/deb/cnt_16 ), 
    .A0(\adj/deb/cnt_15 ), .DI1(\adj/deb/n79 ), .DI0(\adj/deb/n80 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18424 ), 
    .F0(\adj/deb/n80 ), .Q0(\adj/deb/cnt_15 ), .F1(\adj/deb/n79 ), 
    .Q1(\adj/deb/cnt_16 ), .FCO(\adj/deb/n18425 ));
  adj_deb_SLICE_421 \adj/deb/SLICE_421 ( .A1(\adj/deb/cnt_14 ), 
    .A0(\adj/deb/cnt_13 ), .DI1(\adj/deb/n81 ), .DI0(\adj/deb/n82 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18423 ), 
    .F0(\adj/deb/n82 ), .Q0(\adj/deb/cnt_13 ), .F1(\adj/deb/n81 ), 
    .Q1(\adj/deb/cnt_14 ), .FCO(\adj/deb/n18424 ));
  adj_deb_SLICE_422 \adj/deb/SLICE_422 ( .A1(\adj/deb/cnt_12 ), 
    .A0(\adj/deb/cnt_11 ), .DI1(\adj/deb/n83 ), .DI0(\adj/deb/n84 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18422 ), 
    .F0(\adj/deb/n84 ), .Q0(\adj/deb/cnt_11 ), .F1(\adj/deb/n83 ), 
    .Q1(\adj/deb/cnt_12 ), .FCO(\adj/deb/n18423 ));
  adj_deb_SLICE_423 \adj/deb/SLICE_423 ( .A1(\adj/deb/cnt_10 ), 
    .A0(\adj/deb/cnt_9 ), .DI1(\adj/deb/n85 ), .DI0(\adj/deb/n86 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18421 ), 
    .F0(\adj/deb/n86 ), .Q0(\adj/deb/cnt_9 ), .F1(\adj/deb/n85 ), 
    .Q1(\adj/deb/cnt_10 ), .FCO(\adj/deb/n18422 ));
  adj_deb_SLICE_424 \adj/deb/SLICE_424 ( .A1(\adj/deb/cnt_8 ), 
    .A0(\adj/deb/cnt_7 ), .DI1(\adj/deb/n87 ), .DI0(\adj/deb/n88 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18420 ), 
    .F0(\adj/deb/n88 ), .Q0(\adj/deb/cnt_7 ), .F1(\adj/deb/n87 ), 
    .Q1(\adj/deb/cnt_8 ), .FCO(\adj/deb/n18421 ));
  adj_deb_SLICE_425 \adj/deb/SLICE_425 ( .A1(\adj/deb/cnt_6 ), 
    .A0(\adj/deb/cnt_5 ), .DI1(\adj/deb/n89 ), .DI0(\adj/deb/n90 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18419 ), 
    .F0(\adj/deb/n90 ), .Q0(\adj/deb/cnt_5 ), .F1(\adj/deb/n89 ), 
    .Q1(\adj/deb/cnt_6 ), .FCO(\adj/deb/n18420 ));
  adj_deb_SLICE_426 \adj/deb/SLICE_426 ( .A1(\adj/deb/cnt_4 ), 
    .A0(\adj/deb/cnt_3 ), .DI1(\adj/deb/n91 ), .DI0(\adj/deb/n92 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18418 ), 
    .F0(\adj/deb/n92 ), .Q0(\adj/deb/cnt_3 ), .F1(\adj/deb/n91 ), 
    .Q1(\adj/deb/cnt_4 ), .FCO(\adj/deb/n18419 ));
  adj_deb_SLICE_427 \adj/deb/SLICE_427 ( .A1(\adj/deb/cnt_2 ), 
    .A0(\adj/deb/cnt_1 ), .DI1(\adj/deb/n93 ), .DI0(\adj/deb/n94 ), 
    .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), .FCI(\adj/deb/n18417 ), 
    .F0(\adj/deb/n94 ), .Q0(\adj/deb/cnt_1 ), .F1(\adj/deb/n93 ), 
    .Q1(\adj/deb/cnt_2 ), .FCO(\adj/deb/n18418 ));
  adj_deb_SLICE_428 \adj/deb/SLICE_428 ( .A1(\adj/deb/cnt_0 ), 
    .DI1(\adj/deb/n95 ), .LSR(\adj/deb/cnt_17__N_165 ), .CLK(clk_c), 
    .F1(\adj/deb/n95 ), .Q1(\adj/deb/cnt_0 ), .FCO(\adj/deb/n18417 ));
  u7_SLICE_429 \u7/SLICE_429 ( .M1(\u7/n2694 ), .M0(cnt_main_0), 
    .CE(\u7/clk_c_enable_103 ), .LSR(\u7/n74 ), .CLK(clk_c), .FCI(\u7/n18308 ), 
    .F0(\u7/n481 ), .Q0(\u7/reg_data_0 ), .Q1(\u7/reg_data_1 ));
  u7_SLICE_430 \u7/SLICE_430 ( .A1(\u7/cnt_delay_23 ), .B0(\u7/cnt_delay_22 ), 
    .M1(\u7/dat_l_2 ), .M0(\u7/dat_h_7 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18307 ), .Q0(prox_dat_15), .Q1(prox_dat_2), 
    .FCO(\u7/n18308 ));
  u7_SLICE_431 \u7/SLICE_431 ( .A1(\u7/cnt_delay_21 ), .B0(\u7/cnt_delay_20 ), 
    .M1(\u7/dat_h_6 ), .M0(\u7/dat_h_5 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18306 ), .Q0(prox_dat_13), .Q1(prox_dat_14), 
    .FCO(\u7/n18307 ));
  u7_SLICE_432 \u7/SLICE_432 ( .A1(\u7/cnt_delay_19 ), .B0(\u7/cnt_delay_18 ), 
    .M1(\u7/dat_h_4 ), .M0(\u7/dat_h_3 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18305 ), .Q0(prox_dat_11), .Q1(prox_dat_12), 
    .FCO(\u7/n18306 ));
  u7_SLICE_433 \u7/SLICE_433 ( .A1(\u7/cnt_delay_17 ), .B0(\u7/cnt_delay_16 ), 
    .M1(\u7/dat_h_2 ), .M0(\u7/dat_l_1 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18304 ), .Q0(prox_dat_1), .Q1(prox_dat_10), 
    .FCO(\u7/n18305 ));
  u7_SLICE_434 \u7/SLICE_434 ( .A1(\u7/cnt_delay_15 ), .B0(\u7/cnt_delay_14 ), 
    .M0(\u7/dat_l_0 ), .CE(\u7/clk_c_enable_104 ), .CLK(clk_c), 
    .FCI(\u7/n18303 ), .Q0(prox_dat_0), .FCO(\u7/n18304 ));
  u7_SLICE_435 \u7/SLICE_435 ( .B1(\u7/cnt_delay_13 ), .B0(\u7/cnt_delay_12 ), 
    .M1(\u7/dat_h_1 ), .M0(\u7/dat_h_0 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18302 ), .Q0(prox_dat_8), .Q1(prox_dat_9), 
    .FCO(\u7/n18303 ));
  u7_SLICE_436 \u7/SLICE_436 ( .A1(\u7/cnt_delay_11 ), .B0(\u7/cnt_delay_10 ), 
    .M0(\u7/dat_l_7 ), .CE(\u7/clk_c_enable_65 ), .CLK(clk_c), 
    .FCI(\u7/n18301 ), .Q0(prox_dat_7), .FCO(\u7/n18302 ));
  u7_SLICE_437 \u7/SLICE_437 ( .A0(\u7/cnt_delay_23 ), .DI0(\u7/n484 ), 
    .CE(\u7/clk_c_enable_121 ), .LSR(\u7/n10930 ), .CLK(clk_c), 
    .FCI(\u7/n18218 ), .F0(\u7/n484 ), .Q0(\u7/cnt_delay_23 ));
  u7_SLICE_438 \u7/SLICE_438 ( .A1(\u7/cnt_delay_22 ), .A0(\u7/cnt_delay_21 ), 
    .DI1(\u7/n485 ), .DI0(\u7/n486 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18217 ), .F0(\u7/n486 ), 
    .Q0(\u7/cnt_delay_21 ), .F1(\u7/n485 ), .Q1(\u7/cnt_delay_22 ), 
    .FCO(\u7/n18218 ));
  u7_SLICE_439 \u7/SLICE_439 ( .A1(\u7/cnt_delay_20 ), .A0(\u7/cnt_delay_19 ), 
    .DI1(\u7/n487 ), .DI0(\u7/n488 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18216 ), .F0(\u7/n488 ), 
    .Q0(\u7/cnt_delay_19 ), .F1(\u7/n487 ), .Q1(\u7/cnt_delay_20 ), 
    .FCO(\u7/n18217 ));
  u7_SLICE_440 \u7/SLICE_440 ( .A1(\u7/cnt_delay_9 ), .B0(\u7/cnt_delay_8 ), 
    .M1(\u7/dat_l_6 ), .M0(\u7/dat_l_5 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .FCI(\u7/n18300 ), .Q0(prox_dat_5), .Q1(prox_dat_6), 
    .FCO(\u7/n18301 ));
  u7_SLICE_441 \u7/SLICE_441 ( .A1(\u7/cnt_delay_7 ), .B0(\u7/cnt_delay_6 ), 
    .M1(\u7/dat_l_4 ), .M0(\u7/dat_l_3 ), .CE(\u7/clk_c_enable_39 ), 
    .CLK(clk_c), .Q0(prox_dat_3), .Q1(prox_dat_4), .FCO(\u7/n18300 ));
  u7_SLICE_442 \u7/SLICE_442 ( .A0(\u7/cnt_400khz_9 ), .DI0(\u7/n46 ), 
    .LSR(\u7/n10901 ), .CLK(clk_c), .FCI(\u7/n18430 ), .F0(\u7/n46 ), 
    .Q0(\u7/cnt_400khz_9 ));
  u7_SLICE_443 \u7/SLICE_443 ( .A1(\u7/cnt_400khz_8 ), .A0(\u7/cnt_400khz_7 ), 
    .DI1(\u7/n47 ), .DI0(\u7/n48 ), .LSR(\u7/n10901 ), .CLK(clk_c), 
    .FCI(\u7/n18429 ), .F0(\u7/n48 ), .Q0(\u7/cnt_400khz_7 ), .F1(\u7/n47 ), 
    .Q1(\u7/cnt_400khz_8 ), .FCO(\u7/n18430 ));
  u7_SLICE_444 \u7/SLICE_444 ( .A1(\u7/cnt_delay_18 ), .A0(\u7/cnt_delay_17 ), 
    .DI1(\u7/n489 ), .DI0(\u7/n490 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18215 ), .F0(\u7/n490 ), 
    .Q0(\u7/cnt_delay_17 ), .F1(\u7/n489 ), .Q1(\u7/cnt_delay_18 ), 
    .FCO(\u7/n18216 ));
  u7_SLICE_445 \u7/SLICE_445 ( .A1(\u7/cnt_400khz_6 ), .A0(\u7/cnt_400khz_5 ), 
    .DI1(\u7/n49 ), .DI0(\u7/n50 ), .LSR(\u7/n10901 ), .CLK(clk_c), 
    .FCI(\u7/n18428 ), .F0(\u7/n50 ), .Q0(\u7/cnt_400khz_5 ), .F1(\u7/n49 ), 
    .Q1(\u7/cnt_400khz_6 ), .FCO(\u7/n18429 ));
  u7_SLICE_446 \u7/SLICE_446 ( .A1(\u7/cnt_delay_16 ), .A0(\u7/cnt_delay_15 ), 
    .DI1(\u7/n491 ), .DI0(\u7/n492 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18214 ), .F0(\u7/n492 ), 
    .Q0(\u7/cnt_delay_15 ), .F1(\u7/n491 ), .Q1(\u7/cnt_delay_16 ), 
    .FCO(\u7/n18215 ));
  u7_SLICE_447 \u7/SLICE_447 ( .A1(\u7/cnt_400khz_4 ), .A0(\u7/cnt_400khz_3 ), 
    .DI1(\u7/n51 ), .DI0(\u7/n52_adj_2310 ), .LSR(\u7/n10901 ), .CLK(clk_c), 
    .FCI(\u7/n18427 ), .F0(\u7/n52_adj_2310 ), .Q0(\u7/cnt_400khz_3 ), 
    .F1(\u7/n51 ), .Q1(\u7/cnt_400khz_4 ), .FCO(\u7/n18428 ));
  u7_SLICE_448 \u7/SLICE_448 ( .A1(\u7/cnt_400khz_2 ), .A0(\u7/cnt_400khz_1 ), 
    .DI1(\u7/n53_adj_2311 ), .DI0(\u7/n54 ), .LSR(\u7/n10901 ), .CLK(clk_c), 
    .FCI(\u7/n18426 ), .F0(\u7/n54 ), .Q0(\u7/cnt_400khz_1 ), 
    .F1(\u7/n53_adj_2311 ), .Q1(\u7/cnt_400khz_2 ), .FCO(\u7/n18427 ));
  u7_SLICE_449 \u7/SLICE_449 ( .A1(\u7/cnt_delay_14 ), .A0(\u7/cnt_delay_13 ), 
    .DI1(\u7/n493 ), .DI0(\u7/n494 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18213 ), .F0(\u7/n494 ), 
    .Q0(\u7/cnt_delay_13 ), .F1(\u7/n493 ), .Q1(\u7/cnt_delay_14 ), 
    .FCO(\u7/n18214 ));
  u7_SLICE_450 \u7/SLICE_450 ( .A1(\u7/cnt_delay_12 ), .A0(\u7/cnt_delay_11 ), 
    .DI1(\u7/n495 ), .DI0(\u7/n496 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18212 ), .F0(\u7/n496 ), 
    .Q0(\u7/cnt_delay_11 ), .F1(\u7/n495 ), .Q1(\u7/cnt_delay_12 ), 
    .FCO(\u7/n18213 ));
  u7_SLICE_451 \u7/SLICE_451 ( .A1(\u7/cnt_delay_10 ), .A0(\u7/cnt_delay_9 ), 
    .DI1(\u7/n497 ), .DI0(\u7/n498 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18211 ), .F0(\u7/n498 ), 
    .Q0(\u7/cnt_delay_9 ), .F1(\u7/n497 ), .Q1(\u7/cnt_delay_10 ), 
    .FCO(\u7/n18212 ));
  u7_SLICE_452 \u7/SLICE_452 ( .A1(\u7/cnt_400khz_0 ), .DI1(\u7/n55 ), 
    .LSR(\u7/n10901 ), .CLK(clk_c), .F1(\u7/n55 ), .Q1(\u7/cnt_400khz_0 ), 
    .FCO(\u7/n18426 ));
  u7_SLICE_453 \u7/SLICE_453 ( .A1(\u7/cnt_delay_4 ), .A0(\u7/cnt_delay_3 ), 
    .DI1(\u7/n503 ), .DI0(\u7/n504 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18208 ), .F0(\u7/n504 ), 
    .Q0(\u7/cnt_delay_3 ), .F1(\u7/n503 ), .Q1(\u7/cnt_delay_4 ), 
    .FCO(\u7/n18209 ));
  u7_SLICE_454 \u7/SLICE_454 ( .A1(\u7/cnt_delay_8 ), .A0(\u7/cnt_delay_7 ), 
    .DI1(\u7/n499 ), .DI0(\u7/n500 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18210 ), .F0(\u7/n500 ), 
    .Q0(\u7/cnt_delay_7 ), .F1(\u7/n499 ), .Q1(\u7/cnt_delay_8 ), 
    .FCO(\u7/n18211 ));
  u7_SLICE_455 \u7/SLICE_455 ( .A1(\u7/cnt_delay_6 ), .A0(\u7/cnt_delay_5 ), 
    .DI1(\u7/n501 ), .DI0(\u7/n502 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18209 ), .F0(\u7/n502 ), 
    .Q0(\u7/cnt_delay_5 ), .F1(\u7/n501 ), .Q1(\u7/cnt_delay_6 ), 
    .FCO(\u7/n18210 ));
  u7_SLICE_456 \u7/SLICE_456 ( .A1(\u7/cnt_delay_2 ), .A0(\u7/cnt_delay_1 ), 
    .DI1(\u7/n505 ), .DI0(\u7/n506 ), .CE(\u7/clk_c_enable_121 ), 
    .LSR(\u7/n10930 ), .CLK(clk_c), .FCI(\u7/n18207 ), .F0(\u7/n506 ), 
    .Q0(\u7/cnt_delay_1 ), .F1(\u7/n505 ), .Q1(\u7/cnt_delay_2 ), 
    .FCO(\u7/n18208 ));
  u7_SLICE_457 \u7/SLICE_457 ( .A1(\u7/cnt_delay_0 ), .F1(\u7/n507 ), 
    .FCO(\u7/n18207 ));
  adc_driver_SLICE_458 \adc_driver/SLICE_458 ( .C1(rst_c), 
    .B1(ball_release_button_c), .D0(\adc_driver/n21679 ), 
    .C0(\adc_driver/cnt_5 ), .B0(\adc_driver/n152 ), .A0(\adc_driver/cnt_0 ), 
    .DI0(\adc_driver/adc_clk_N_102 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/adc_clk_N_102 ), .Q0(adc_clk_c), .F1(n21688));
  adc_driver_SLICE_459 \adc_driver/SLICE_459 ( .D1(\adc_driver/cnt_6 ), 
    .A1(\adc_driver/cnt_7 ), .D0(\adc_driver/cnt_5 ), .C0(\adc_driver/n21679 ), 
    .B0(\adc_driver/n152 ), .A0(\adc_driver/cnt_0 ), 
    .DI0(\adc_driver/adc_cs_N_65 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/adc_cs_N_65 ), .Q0(adc_cs_c), .F1(\adc_driver/n21679 ));
  SLICE_477 SLICE_477( .D1(n11822), .B1(cnt_0), .A1(cnt_1), .D0(\u7/n21297 ), 
    .C0(\u7/n14018 ), .B0(cnt_0), .A0(state_2), .DI1(n7_adj_2676), 
    .DI0(\u7/n7 ), .CE(\u7/clk_c_enable_90 ), .CLK(clk_c), .F0(\u7/n7 ), 
    .Q0(cnt_0), .F1(n7_adj_2676), .Q1(cnt_1));
  u7_SLICE_478 \u7/SLICE_478 ( .D1(cnt_main_0), .A1(cnt_main_1), 
    .A0(cnt_main_0), .DI1(\u7/n52 ), .DI0(\u7/n2694 ), 
    .CE(\u7/clk_c_enable_91 ), .LSR(\u7/n10927 ), .CLK(clk_c), .F0(\u7/n2694 ), 
    .Q0(cnt_main_0), .F1(\u7/n52 ), .Q1(cnt_main_1));
  u7_SLICE_479 \u7/SLICE_479 ( .C1(cnt_main_1), .B1(cnt_main_0), .D0(state_0), 
    .C0(cnt_main_2), .B0(\u7/n21676 ), .A0(dat_valid_N_624), .DI0(\u7/n1 ), 
    .CE(\u7/clk_c_enable_91 ), .CLK(clk_c), .F0(\u7/n1 ), .Q0(cnt_main_2), 
    .F1(\u7/n21676 ));
  SLICE_480 SLICE_480( .D1(\u7/cnt_mode1_1 ), .B1(cnt_mode1_0), 
    .A1(cnt_mode1_2), .A0(cnt_mode1_0), .DI1(\u7/n147 ), .DI0(n27), 
    .CE(\u7/clk_c_enable_92 ), .LSR(\u7/n16979 ), .CLK(clk_c), .F0(n27), 
    .Q0(cnt_mode1_0), .F1(\u7/n147 ), .Q1(cnt_mode1_2));
  u7_SLICE_481 \u7/SLICE_481 ( .D1(\u7/cnt_mode1_1 ), .C1(cnt_mode1_2), 
    .B1(cnt_mode1_0), .A1(cnt_mode1_3), .D0(\u7/cnt_mode1_1 ), 
    .C0(cnt_mode1_2), .B0(cnt_mode1_0), .A0(cnt_mode1_3), .DI0(\u7/n146 ), 
    .CE(\u7/clk_c_enable_92 ), .LSR(\u7/n16979 ), .CLK(clk_c), .F0(\u7/n146 ), 
    .Q0(cnt_mode1_3), .F1(n16));
  u7_SLICE_482 \u7/SLICE_482 ( .D1(\u7/cnt_mode2_1 ), .C1(\u7/cnt_mode2_0 ), 
    .B1(cnt_mode2_3), .A1(\u7/cnt_mode2_2 ), .D0(\u7/cnt_mode2_1 ), 
    .C0(\u7/cnt_mode2_0 ), .B0(\u7/cnt_mode2_2 ), .A0(cnt_mode2_3), 
    .DI0(\u7/n179 ), .CE(\u7/clk_c_enable_98 ), .LSR(\u7/n10854 ), .CLK(clk_c), 
    .F0(\u7/n179 ), .Q0(cnt_mode2_3), .F1(n14616));
  SLICE_483 SLICE_483( .D1(state_2), .C1(n21555), .B1(cnt_read_0), 
    .A1(cnt_read_1), .D0(state_2), .B0(n21555), .A0(cnt_read_0), 
    .DI1(\u7/n19964 ), .DI0(n18598), .CE(\u7/clk_c_enable_77 ), .CLK(clk_c), 
    .F0(n18598), .Q0(cnt_read_0), .F1(\u7/n19964 ), .Q1(cnt_read_1));
  u7_SLICE_484 \u7/SLICE_484 ( .D1(n21555), .C1(n4442), .B1(state_2), 
    .A1(cnt_read_3), .D0(\u7/n21632 ), .C0(n21555), .B0(state_2), 
    .A0(cnt_read_2), .DI1(\u7/n19963 ), .DI0(\u7/n19965 ), 
    .CE(\u7/clk_c_enable_77 ), .CLK(clk_c), .F0(\u7/n19965 ), .Q0(cnt_read_2), 
    .F1(\u7/n19963 ), .Q1(cnt_read_3));
  lcd1_lcd_show_pic_inst_SLICE_485 \lcd1/lcd_show_pic_inst/SLICE_485 ( 
    .C1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), .B1(cnt_rom_prepare_2), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), .B0(cnt_rom_prepare_2), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n80 ), .CE(clk_50MHz_enable_30), 
    .LSR(length_num_flag), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/n80 ), .Q0(cnt_rom_prepare_2), 
    .F1(\lcd1/n21602 ));
  lcd1_lcd_write_inst_SLICE_486 \lcd1/lcd_write_inst/SLICE_486 ( 
    .D1(cnt_sclk_3), .C1(\lcd1/lcd_write_inst/cnt_sclk_1 ), 
    .B1(\lcd1/lcd_write_inst/cnt_sclk_0 ), .A1(cnt_sclk_2), 
    .C0(\lcd1/lcd_write_inst/cnt_sclk_1 ), 
    .B0(\lcd1/lcd_write_inst/cnt_sclk_0 ), .A0(cnt_sclk_2), 
    .DI1(\lcd1/lcd_write_inst/n101 ), .DI0(\lcd1/lcd_write_inst/n102 ), 
    .CE(clk_50MHz_enable_43), .LSR(\lcd1/lcd_write_inst/n21599 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/n102 ), .Q0(cnt_sclk_2), 
    .F1(\lcd1/lcd_write_inst/n101 ), .Q1(cnt_sclk_3));
  u7_SLICE_487 \u7/SLICE_487 ( .D1(cnt_write_0), .B1(cnt_write_3), 
    .D0(state_2), .B0(\u7/n3999 ), .A0(cnt_write_0), .DI0(\u7/n14526 ), 
    .CE(\u7/clk_c_enable_13 ), .CLK(clk_c), .F0(\u7/n14526 ), .Q0(cnt_write_0), 
    .F1(\u7/n21669 ));
  u7_SLICE_488 \u7/SLICE_488 ( .D1(cnt_write_0), .C1(cnt_write_2), 
    .A1(cnt_write_1), .C0(cnt_write_0), .A0(cnt_write_1), .DI1(\u7/n290 ), 
    .DI0(\u7/n291 ), .CE(\u7/clk_c_enable_83 ), .LSR(\u7/n10921 ), .CLK(clk_c), 
    .F0(\u7/n291 ), .Q0(cnt_write_1), .F1(\u7/n290 ), .Q1(cnt_write_2));
  u7_SLICE_489 \u7/SLICE_489 ( .D1(cnt_write_0), .C1(cnt_write_2), 
    .B1(cnt_write_1), .A1(cnt_write_3), .D0(cnt_write_0), .C0(cnt_write_2), 
    .B0(cnt_write_1), .A0(cnt_write_3), .DI0(\u7/n289 ), 
    .CE(\u7/clk_c_enable_83 ), .LSR(\u7/n10921 ), .CLK(clk_c), .F0(\u7/n289 ), 
    .Q0(cnt_write_3), .F1(n4_adj_2675));
  u7_SLICE_491 \u7/SLICE_491 ( .D1(cnt_main_0), .C1(cnt_main_2), 
    .B1(dat_valid_N_624), .A1(cnt_main_1), .D0(cnt_main_0), .C0(cnt_main_2), 
    .B0(dat_valid_N_624), .A0(cnt_main_1), .DI0(\u7/n50_adj_2312 ), 
    .CE(\u7/clk_c_enable_91 ), .LSR(\u7/n10927 ), .CLK(clk_c), 
    .F0(\u7/n50_adj_2312 ), .Q0(dat_valid_N_624), .F1(\u7/n53 ));
  u7_SLICE_492 \u7/SLICE_492 ( .D1(\u7/cnt_mode2_2 ), .C1(\u7/cnt_mode2_0 ), 
    .B1(\u7/cnt_mode2_1 ), .A1(\u7/reg_addr_0 ), .D0(\u7/cnt_mode1_1 ), 
    .C0(cnt_mode1_0), .B0(\u7/reg_data_0 ), .A0(\u7/reg_addr_0 ), 
    .DI0(\u7/n2 ), .M0(state_0), .CE(\u7/clk_c_enable_106 ), .CLK(clk_c), 
    .OFX0(\u7/n2 ), .Q0(data_wr_0));
  u7_SLICE_493 \u7/SLICE_493 ( .D1(\u7/n2871 ), .C1(state_0), .B1(\u7/n19986 ), 
    .A1(\u7/reg_addr_2 ), .D0(\u7/reg_addr_1 ), .C0(state_0), .B0(\u7/n19986 ), 
    .A0(\u7/n2872 ), .DI1(\u7/n21511 ), .DI0(\u7/n21510 ), 
    .CE(\u7/clk_c_enable_64 ), .CLK(clk_c), .F0(\u7/n21510 ), .Q0(data_wr_1), 
    .F1(\u7/n21511 ), .Q1(data_wr_2));
  u7_SLICE_494 \u7/SLICE_494 ( .D1(state_0), .C1(\u7/cnt_mode1_1 ), 
    .B1(cnt_mode1_0), .A1(\u7/reg_data_2 ), .D0(state_0), .C0(\u7/n19986 ), 
    .B0(\u7/n2870 ), .A0(\u7/reg_addr_3 ), .DI1(\u7/n18592 ), 
    .DI0(\u7/n21512 ), .CE(\u7/clk_c_enable_64 ), .CLK(clk_c), 
    .F0(\u7/n21512 ), .Q0(data_wr_3), .F1(\u7/n18592 ), .Q1(data_wr_7));
  u7_SLICE_495 \u7/SLICE_495 ( .D1(\u7/cnt_mode2_2 ), .B1(\u7/cnt_mode2_1 ), 
    .D0(\u7/cnt_mode1_1 ), .C0(cnt_mode1_0), .DI0(\u7/n21256 ), .M0(state_0), 
    .CE(\u7/clk_c_enable_106 ), .CLK(clk_c), .OFX0(\u7/n21256 ), 
    .Q0(data_wr_5));
  u7_SLICE_496 \u7/SLICE_496 ( .D1(\u7/cnt_mode2_2 ), .C1(\u7/cnt_mode2_0 ), 
    .B1(\u7/cnt_mode2_1 ), .A1(cnt_mode2_3), .C0(\u7/reg_data_2 ), 
    .B0(\u7/cnt_mode1_1 ), .A0(cnt_mode1_0), .DI0(\u7/n21706 ), .M0(state_0), 
    .CE(\u7/clk_c_enable_64 ), .CLK(clk_c), .OFX0(\u7/n21706 ), .Q0(data_wr_6));
  u8_SLICE_504 \u8/SLICE_504 ( .C0(\u8/prox_dat2_6 ), .A0(\u8/prox_dat2_8 ), 
    .DI0(\u8/n4995 ), .M1(\u8/n4998 ), .CE(\u8/count ), .LSR(\u8/n3945 ), 
    .CLK(dat_valid), .F0(\u8/n4995 ), .Q0(handline_2), .Q1(handline_5));
  u7_SLICE_505 \u7/SLICE_505 ( .D1(\u7/cnt_start_1 ), .C1(\u7/cnt_start_3 ), 
    .A1(\u7/cnt_start_2 ), .B0(\u7/n21214 ), .A0(state_2), 
    .DI0(\u7/n7_adj_2325 ), .CE(\u7/clk_400khz_enable_2 ), 
    .CLK(\u7/clk_400khz ), .F0(\u7/n7_adj_2325 ), .Q0(i2c_scl_c), .F1(n21644));
  u7_SLICE_506 \u7/SLICE_506 ( .D1(\u7/n20435 ), .C1(state_2), .B1(state_3), 
    .A1(\u7/n21680 ), .D0(\u7/n7_adj_2309 ), .C0(\u7/i2c_sda_N_652 ), 
    .B0(state_3), .A0(i2c_sda_out), .DI0(\u7/i2c_sda_N_630 ), 
    .CLK(\u7/clk_400khz ), .F0(\u7/i2c_sda_N_630 ), .Q0(i2c_sda_N_620), 
    .F1(\u7/i2c_sda_N_652 ));
  jump_fre_500us_SLICE_507 \jump/fre_500us/SLICE_507 ( 
    .D1(\jump/fre_500us/n191 ), .C1(\jump/fre_500us/count_up_12 ), 
    .B1(\jump/fre_500us/count_up_13 ), .A1(\jump/fre_500us/count_up_11 ), 
    .D0(\jump/fre_500us/count_up_15 ), .C0(\jump/fre_500us/count_up_16 ), 
    .B0(\jump/fre_500us/count_up_14 ), .A0(\jump/fre_500us/n8 ), 
    .DI0(\jump/fre_500us/n19324 ), .LSR(\jump/fre_500us/n19858 ), .CLK(clk_c), 
    .F0(\jump/fre_500us/n19324 ), .Q0(\jump/clk_out ), 
    .F1(\jump/fre_500us/n8 ));
  jump_SLICE_508 \jump/SLICE_508 ( .C1(\jump/n536 ), 
    .B1(\jump/stop_flag_N_1026 ), .D0(\jump/n21537 ), .C0(\jump/n21524 ), 
    .B0(\jump/n19938 ), .A0(\jump/n22446 ), 
    .DI0(\jump/current_state_1_N_822_0 ), .LSR(n21688), .CLK(\jump/clk_out ), 
    .F0(\jump/current_state_1_N_822_0 ), .Q0(\jump/current_state_0 ), 
    .F1(\jump/n21524 ));
  jump_SLICE_509 \jump/SLICE_509 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n737 ), .B1(\jump/n22446 ), .A1(hand_velocity_2), 
    .D0(\jump/stop_flag_N_1026 ), .C0(\jump/n738 ), .B0(hand_velocity_1), 
    .A0(\jump/n22446 ), .DI1(\jump/n10828 ), .DI0(\jump/n10849 ), 
    .CE(\jump/clk_out_enable_46 ), .LSR(n21688), .CLK(\jump/clk_out ), 
    .F0(\jump/n10849 ), .Q0(\jump/init_velocity_0 ), .F1(\jump/n10828 ), 
    .Q1(\jump/init_velocity_1 ));
  jump_SLICE_510 \jump/SLICE_510 ( .D1(\jump/n735 ), .C1(hand_velocity_4), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n22446 ), .D0(\jump/n736 ), 
    .C0(\jump/n22446 ), .B0(\jump/stop_flag_N_1026 ), .A0(hand_velocity_3), 
    .DI1(\jump/n10916 ), .DI0(\jump/n10918 ), .CE(\jump/clk_out_enable_46 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/n10918 ), 
    .Q0(\jump/init_velocity_2 ), .F1(\jump/n10916 ), 
    .Q1(\jump/init_velocity_3 ));
  jump_SLICE_511 \jump/SLICE_511 ( .D1(\jump/n22446 ), 
    .C1(\jump/stop_flag_N_1026 ), .B1(\jump/n733 ), .A1(hand_velocity_6), 
    .D0(\jump/n734 ), .C0(hand_velocity_5), .B0(\jump/n22446 ), 
    .A0(\jump/stop_flag_N_1026 ), .DI1(\jump/n10912 ), .DI0(\jump/n10914 ), 
    .CE(\jump/clk_out_enable_46 ), .LSR(n21688), .CLK(\jump/clk_out ), 
    .F0(\jump/n10914 ), .Q0(\jump/init_velocity_4 ), .F1(\jump/n10912 ), 
    .Q1(\jump/init_velocity_5 ));
  jump_SLICE_512 \jump/SLICE_512 ( .D1(\jump/n110 ), .C1(\jump/n21547 ), 
    .A1(\jump/n3233 ), .D0(\jump/n732 ), .C0(hand_velocity_7), 
    .B0(\jump/stop_flag_N_1026 ), .A0(\jump/n22446 ), .DI0(\jump/n10910 ), 
    .CE(\jump/clk_out_enable_46 ), .LSR(n21688), .CLK(\jump/clk_out ), 
    .F0(\jump/n10910 ), .Q0(\jump/init_velocity_6 ), .F1(\jump/n732 ));
  jump_SLICE_513 \jump/SLICE_513 ( .D1(\jump/n3232 ), .C1(\jump/n109 ), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n21547 ), .D0(\jump/n536 ), 
    .B0(\jump/n21537 ), .A0(\jump/init_velocity_7 ), 
    .DI0(\jump/init_velocity_10_N_887_7 ), .M0(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .OFX0(\jump/init_velocity_10_N_887_7 ), 
    .Q0(\jump/init_velocity_7 ));
  jump_SLICE_514 \jump/SLICE_514 ( .D1(\jump/n108 ), 
    .C1(\jump/stop_flag_N_1026 ), .B1(\jump/n21547 ), .A1(\jump/n3231 ), 
    .D0(\jump/n21537 ), .C0(\jump/n536 ), .A0(\jump/init_velocity_8 ), 
    .DI0(\jump/init_velocity_10_N_887_8 ), .M0(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .OFX0(\jump/init_velocity_10_N_887_8 ), 
    .Q0(\jump/init_velocity_8 ));
  jump_SLICE_515 \jump/SLICE_515 ( .D1(\jump/n3230 ), .C1(\jump/n21547 ), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n107 ), .C0(\jump/n21537 ), 
    .B0(\jump/n536 ), .A0(\jump/init_velocity_9 ), 
    .DI0(\jump/init_velocity_10_N_887_9 ), .M0(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .OFX0(\jump/init_velocity_10_N_887_9 ), 
    .Q0(\jump/init_velocity_9 ));
  jump_SLICE_516 \jump/SLICE_516 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n3229 ), .B1(\jump/n106 ), .A1(\jump/n21547 ), .D0(\jump/n536 ), 
    .B0(\jump/n21537 ), .A0(\jump/init_velocity_10 ), 
    .DI0(\jump/init_velocity_10_N_887_10 ), .M0(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .OFX0(\jump/init_velocity_10_N_887_10 ), 
    .Q0(\jump/init_velocity_10 ));
  jump_SLICE_517 \jump/SLICE_517 ( .DI0(\n22433\000/BUF1 ), 
    .LSR(pic_y_8__N_817), .CLK(pic_y_8__N_792), .F0(\n22433\000/BUF1 ), 
    .Q0(\jump/n10765 ));
  jump_SLICE_518 \jump/SLICE_518 ( .D1(\jump/n21525 ), .C1(\jump/n18007 ), 
    .B1(n21666), .A1(\jump/n1284 ), .B0(\jump/n21537 ), .A0(\jump/n28 ), 
    .DI0(\jump/pic_y_8_N_773_0 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_792), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_0 ), .Q0(\jump/n10766 ));
  jump_SLICE_520 \jump/SLICE_520 ( .D1(handline_0), .C1(\jump/n21547 ), 
    .B1(\jump/n406 ), .A1(\jump/stop_flag_N_1026 ), .D0(\jump/n10765 ), 
    .B0(\jump/n10770 ), .A0(\jump/n10769 ), .DI0(\jump/n10094 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_792), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10094 ), .Q0(\jump/n10769 ));
  jump_SLICE_522 \jump/SLICE_522 ( .DI0(\n22433\008/BUF1 ), 
    .LSR(pic_y_8__N_793), .CLK(pic_y_8__N_782), .F0(\n22433\008/BUF1 ), 
    .Q0(\jump/n10772 ));
  jump_SLICE_523 \jump/SLICE_523 ( .D1(\jump/n1284 ), .C1(\jump/n21525 ), 
    .B1(n21638), .A1(\jump/n17999 ), .D0(\jump/n22446 ), 
    .C0(\jump/pic_y_8_N_916_8 ), .A0(\jump/pic_y_8_N_907_8 ), 
    .DI0(\jump/pic_y_8_N_773_8 ), .LSR(pic_y_8__N_782), .CLK(\jump/clk_out ), 
    .F0(\jump/pic_y_8_N_773_8 ), .Q0(\jump/n10773 ), 
    .F1(\jump/pic_y_8_N_916_8 ));
  jump_SLICE_525 \jump/SLICE_525 ( .D1(n21638), .C1(\jump/stop_flag_N_1026 ), 
    .B1(\jump/n21547 ), .A1(handline_8), .D0(\jump/n10772 ), 
    .B0(\jump/n10777 ), .A0(\jump/n10776 ), .DI0(\jump/n10166 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_782), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10166 ), .Q0(\jump/n10776 ));
  jump_SLICE_527 \jump/SLICE_527 ( .DI0(\n22433\007/BUF1 ), 
    .LSR(pic_y_8__N_796), .CLK(pic_y_8__N_785), .F0(\n22433\007/BUF1 ), 
    .Q0(\jump/n10779 ));
  jump_SLICE_528 \jump/SLICE_528 ( .D1(\jump/n1284 ), .C1(\jump/n21525 ), 
    .B1(\jump/n18000 ), .A1(n21635), .C0(\jump/n21 ), 
    .B0(\jump/pic_y_8_N_907_8 ), .DI0(\jump/pic_y_8_N_773_7 ), 
    .M0(\jump/n22446 ), .LSR(pic_y_8__N_785), .CLK(\jump/clk_out ), 
    .OFX0(\jump/pic_y_8_N_773_7 ), .Q0(\jump/n10780 ));
  jump_SLICE_530 \jump/SLICE_530 ( .D1(handline_7), 
    .C1(\jump/stop_flag_N_1026 ), .B1(\jump/n21547 ), .A1(\jump/n399 ), 
    .C0(\jump/n10779 ), .B0(\jump/n10784 ), .A0(\jump/n10783 ), 
    .DI0(\jump/n10170 ), .M0(\jump/n10093 ), .LSR(pic_y_8__N_785), 
    .CLK(\jump/clk_out ), .OFX0(\jump/n10170 ), .Q0(\jump/n10783 ));
  jump_SLICE_532 \jump/SLICE_532 ( .DI0(\n22433\006/BUF1 ), 
    .LSR(pic_y_8__N_799), .CLK(pic_y_8__N_786), .F0(\n22433\006/BUF1 ), 
    .Q0(\jump/n10786 ));
  jump_SLICE_533 \jump/SLICE_533 ( .D1(\jump/n1284 ), .C1(\jump/n18001 ), 
    .B1(n21637), .A1(\jump/n21525 ), .C0(\jump/pic_y_8_N_907_8 ), 
    .A0(\jump/n22_adj_2466 ), .DI0(\jump/pic_y_8_N_773_6 ), .M0(\jump/n22446 ), 
    .LSR(pic_y_8__N_786), .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_6 ), 
    .Q0(\jump/n10787 ));
  jump_SLICE_535 \jump/SLICE_535 ( .D1(\jump/n400 ), .C1(handline_6), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n21547 ), .C0(\jump/n10790 ), 
    .B0(\jump/n10786 ), .A0(\jump/n10791 ), .DI0(\jump/n10174 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_786), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10174 ), .Q0(\jump/n10790 ));
  jump_SLICE_537 \jump/SLICE_537 ( .DI0(\n22433\005/BUF1 ), 
    .LSR(pic_y_8__N_802), .CLK(pic_y_8__N_787), .F0(\n22433\005/BUF1 ), 
    .Q0(\jump/n10793 ));
  jump_SLICE_538 \jump/SLICE_538 ( .D1(n21630), .C1(\jump/n21525 ), 
    .B1(\jump/n1284 ), .A1(\jump/n18002 ), .D0(\jump/n21537 ), .A0(\jump/n23 ), 
    .DI0(\jump/pic_y_8_N_773_5 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_787), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_5 ), .Q0(\jump/n10794 ));
  jump_SLICE_540 \jump/SLICE_540 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n6 ), .B1(\jump/n21547 ), .A1(handline_5), .D0(\jump/n10793 ), 
    .C0(\jump/n10797 ), .A0(\jump/n10798 ), .DI0(\jump/n10178 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_787), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10178 ), .Q0(\jump/n10797 ));
  jump_SLICE_542 \jump/SLICE_542 ( .DI0(\n22433\004/BUF1 ), 
    .LSR(pic_y_8__N_805), .CLK(pic_y_8__N_788), .F0(\n22433\004/BUF1 ), 
    .Q0(\jump/n10800 ));
  jump_SLICE_543 \jump/SLICE_543 ( .D1(n21631), .C1(\jump/n21525 ), 
    .B1(\jump/n1284 ), .A1(\jump/n18003 ), .C0(\jump/n21537 ), .B0(\jump/n24 ), 
    .DI0(\jump/pic_y_8_N_773_4 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_788), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_4 ), .Q0(\jump/n10801 ));
  jump_SLICE_545 \jump/SLICE_545 ( .D1(\jump/n21547 ), .C1(\jump/n402 ), 
    .B1(handline_4), .A1(\jump/stop_flag_N_1026 ), .D0(\jump/n10804 ), 
    .B0(\jump/n10800 ), .A0(\jump/n10805 ), .DI0(\jump/n10182 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_788), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10182 ), .Q0(\jump/n10804 ));
  jump_SLICE_547 \jump/SLICE_547 ( .DI0(\n22433\003/BUF1 ), 
    .LSR(pic_y_8__N_808), .CLK(pic_y_8__N_789), .F0(\n22433\003/BUF1 ), 
    .Q0(\jump/n10807 ));
  jump_SLICE_548 \jump/SLICE_548 ( .D1(n21677), .C1(\jump/n21525 ), 
    .B1(\jump/n1284 ), .A1(\jump/n18004 ), .D0(\jump/n25 ), .C0(\jump/n21537 ), 
    .DI0(\jump/pic_y_8_N_773_3 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_789), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_3 ), .Q0(\jump/n10808 ));
  jump_SLICE_550 \jump/SLICE_550 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n21547 ), .B1(handline_3), .A1(\jump/n403 ), .D0(\jump/n10807 ), 
    .B0(\jump/n10812 ), .A0(\jump/n10811 ), .DI0(\jump/n10190 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_789), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10190 ), .Q0(\jump/n10811 ));
  jump_SLICE_552 \jump/SLICE_552 ( .DI0(\n22433\002/BUF1 ), 
    .LSR(pic_y_8__N_811), .CLK(pic_y_8__N_790), .F0(\n22433\002/BUF1 ), 
    .Q0(\jump/n10814 ));
  jump_SLICE_553 \jump/SLICE_553 ( .D1(n21678), .C1(\jump/n21525 ), 
    .B1(\jump/n18005 ), .A1(\jump/n1284 ), .D0(\jump/n21537 ), .B0(\jump/n26 ), 
    .DI0(\jump/pic_y_8_N_773_2 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_790), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_2 ), .Q0(\jump/n10815 ));
  jump_SLICE_555 \jump/SLICE_555 ( .D1(\jump/n404 ), .C1(handline_2), 
    .B1(\jump/n21547 ), .A1(\jump/stop_flag_N_1026 ), .D0(\jump/n10814 ), 
    .C0(\jump/n10819 ), .A0(\jump/n10818 ), .DI0(\jump/n10194 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_790), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10194 ), .Q0(\jump/n10818 ));
  jump_SLICE_557 \jump/SLICE_557 ( .DI0(\n22433\001/BUF1 ), 
    .LSR(pic_y_8__N_814), .CLK(pic_y_8__N_791), .F0(\n22433\001/BUF1 ), 
    .Q0(\jump/n10821 ));
  jump_SLICE_558 \jump/SLICE_558 ( .D1(\jump/n21525 ), .C1(\jump/n18006 ), 
    .B1(n21664), .A1(\jump/n1284 ), .C0(\jump/n27 ), .A0(\jump/n21537 ), 
    .DI0(\jump/pic_y_8_N_773_1 ), .M0(\jump/n22446 ), .LSR(pic_y_8__N_791), 
    .CLK(\jump/clk_out ), .OFX0(\jump/pic_y_8_N_773_1 ), .Q0(\jump/n10822 ));
  jump_SLICE_560 \jump/SLICE_560 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(handline_1), .B1(\jump/n405 ), .A1(\jump/n21547 ), .D0(\jump/n10821 ), 
    .B0(\jump/n10826 ), .A0(\jump/n10825 ), .DI0(\jump/n10252 ), 
    .M0(\jump/n10093 ), .LSR(pic_y_8__N_791), .CLK(\jump/clk_out ), 
    .OFX0(\jump/n10252 ), .Q0(\jump/n10825 ));
  jump_SLICE_563 \jump/SLICE_563 ( .D1(\jump/n1213 ), .C1(\jump/n21537 ), 
    .D0(\jump/n56 ), .C0(\jump/n21537 ), .B0(\jump/time_count_down_0 ), 
    .A0(\jump/init_velocity_0 ), .DI1(\jump/position_8_N_925_1 ), 
    .DI0(\jump/position_8_N_925_0 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/position_8_N_925_0 ), 
    .Q0(\jump/position_0 ), .F1(\jump/position_8_N_925_1 ), 
    .Q1(\jump/position_1 ));
  jump_SLICE_564 \jump/SLICE_564 ( .B1(\jump/n1211 ), .A1(\jump/n21537 ), 
    .B0(\jump/n1212 ), .A0(\jump/n21537 ), .DI1(\jump/position_8_N_925_3 ), 
    .DI0(\jump/position_8_N_925_2 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/position_8_N_925_2 ), 
    .Q0(\jump/position_2 ), .F1(\jump/position_8_N_925_3 ), 
    .Q1(\jump/position_3 ));
  jump_SLICE_565 \jump/SLICE_565 ( .D1(\jump/n21537 ), .C1(\jump/n1209 ), 
    .D0(\jump/n21537 ), .A0(\jump/n1210 ), .DI1(\jump/position_8_N_925_5 ), 
    .DI0(\jump/position_8_N_925_4 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/position_8_N_925_4 ), 
    .Q0(\jump/position_4 ), .F1(\jump/position_8_N_925_5 ), 
    .Q1(\jump/position_5 ));
  jump_SLICE_566 \jump/SLICE_566 ( .D1(\jump/n1207 ), .C1(\jump/n21537 ), 
    .D0(\jump/n1208 ), .C0(\jump/n21537 ), .DI1(\jump/position_8_N_925_7 ), 
    .DI0(\jump/position_8_N_925_6 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/position_8_N_925_6 ), 
    .Q0(\jump/position_6 ), .F1(\jump/position_8_N_925_7 ), 
    .Q1(\jump/position_7 ));
  jump_SLICE_567 \jump/SLICE_567 ( .D0(\jump/n21537 ), .C0(\jump/n1206 ), 
    .DI0(\jump/position_8_N_925_8 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/position_8_N_925_8 ), 
    .Q0(\jump/position_8 ));
  jump_SLICE_568 \jump/SLICE_568 ( .B1(\jump/n132 ), .A1(\jump/n21537 ), 
    .D0(\jump/n133 ), .A0(\jump/n21537 ), 
    .DI1(\jump/time_count_down_14_N_956_1 ), 
    .DI0(\jump/time_count_down_14_N_956_0 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_0 ), 
    .Q0(\jump/time_count_down_0 ), .F1(\jump/time_count_down_14_N_956_1 ), 
    .Q1(\jump/time_count_down_1 ));
  jump_SLICE_569 \jump/SLICE_569 ( .D1(\jump/n21537 ), .B1(\jump/n130 ), 
    .D0(\jump/n21537 ), .C0(\jump/n131 ), 
    .DI1(\jump/time_count_down_14_N_956_3 ), 
    .DI0(\jump/time_count_down_14_N_956_2 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_2 ), 
    .Q0(\jump/time_count_down_2 ), .F1(\jump/time_count_down_14_N_956_3 ), 
    .Q1(\jump/time_count_down_3 ));
  jump_SLICE_570 \jump/SLICE_570 ( .B1(\jump/n21537 ), .A1(\jump/n128 ), 
    .D0(\jump/n129 ), .B0(\jump/n21537 ), 
    .DI1(\jump/time_count_down_14_N_956_5 ), 
    .DI0(\jump/time_count_down_14_N_956_4 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_4 ), 
    .Q0(\jump/time_count_down_4 ), .F1(\jump/time_count_down_14_N_956_5 ), 
    .Q1(\jump/time_count_down_5 ));
  jump_SLICE_571 \jump/SLICE_571 ( .C1(\jump/n126 ), .B1(\jump/n21537 ), 
    .D0(\jump/n127 ), .B0(\jump/n21537 ), 
    .DI1(\jump/time_count_down_14_N_956_7 ), 
    .DI0(\jump/time_count_down_14_N_956_6 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_6 ), 
    .Q0(\jump/time_count_down_6 ), .F1(\jump/time_count_down_14_N_956_7 ), 
    .Q1(\jump/time_count_down_7 ));
  jump_SLICE_572 \jump/SLICE_572 ( .C1(\jump/n21537 ), .B1(\jump/n124 ), 
    .D0(\jump/n125 ), .B0(\jump/n21537 ), 
    .DI1(\jump/time_count_down_14_N_956_9 ), 
    .DI0(\jump/time_count_down_14_N_956_8 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_8 ), 
    .Q0(\jump/time_count_down_8 ), .F1(\jump/time_count_down_14_N_956_9 ), 
    .Q1(\jump/time_count_down_9 ));
  jump_SLICE_573 \jump/SLICE_573 ( .C1(\jump/n21537 ), .A1(\jump/n122 ), 
    .C0(\jump/n21537 ), .B0(\jump/n123 ), 
    .DI1(\jump/time_count_down_14_N_956_11 ), 
    .DI0(\jump/time_count_down_14_N_956_10 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_10 ), 
    .Q0(\jump/time_count_down_10 ), .F1(\jump/time_count_down_14_N_956_11 ), 
    .Q1(\jump/time_count_down_11 ));
  jump_SLICE_574 \jump/SLICE_574 ( .D1(\jump/n120 ), .C1(\jump/n21537 ), 
    .C0(\jump/n21537 ), .A0(\jump/n121 ), 
    .DI1(\jump/time_count_down_14_N_956_13 ), 
    .DI0(\jump/time_count_down_14_N_956_12 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_12 ), 
    .Q0(\jump/time_count_down_12 ), .F1(\jump/time_count_down_14_N_956_13 ), 
    .Q1(\jump/time_count_down_13 ));
  jump_SLICE_575 \jump/SLICE_575 ( .D0(\jump/n119 ), .A0(\jump/n21537 ), 
    .DI0(\jump/time_count_down_14_N_956_14 ), .CE(\jump/n22446 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/time_count_down_14_N_956_14 ), 
    .Q0(\jump/time_count_down_14 ));
  jump_SLICE_576 \jump/SLICE_576 ( .C1(\jump/n2245 ), .A1(\jump/n22446 ), 
    .D0(\jump/n3202 ), .C0(\jump/init_velocity_0 ), .A0(\jump/n22446 ), 
    .DI1(\jump/n3790 ), .DI0(\jump/n3664 ), .CE(\jump/clk_out_enable_25 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/n3664 ), 
    .Q0(\jump/time_count_r_0 ), .F1(\jump/n3790 ), .Q1(\jump/time_count_r_1 ));
  jump_SLICE_577 \jump/SLICE_577 ( .C1(\jump/n2243 ), .A1(\jump/n22446 ), 
    .C0(\jump/n2244 ), .A0(\jump/n22446 ), .DI1(\jump/n3794 ), 
    .DI0(\jump/n3792 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3792 ), .Q0(\jump/time_count_r_2 ), 
    .F1(\jump/n3794 ), .Q1(\jump/time_count_r_3 ));
  jump_SLICE_578 \jump/SLICE_578 ( .D1(\jump/n2241 ), .A1(\jump/n22446 ), 
    .C0(\jump/n22446 ), .A0(\jump/n2242 ), .DI1(\jump/n3798 ), 
    .DI0(\jump/n3796 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3796 ), .Q0(\jump/time_count_r_4 ), 
    .F1(\jump/n3798 ), .Q1(\jump/time_count_r_5 ));
  jump_SLICE_579 \jump/SLICE_579 ( .D1(\jump/n2239 ), .A1(\jump/n22446 ), 
    .D0(\jump/n2240 ), .A0(\jump/n22446 ), .DI1(\jump/n3802 ), 
    .DI0(\jump/n3800 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3800 ), .Q0(\jump/time_count_r_6 ), 
    .F1(\jump/n3802 ), .Q1(\jump/time_count_r_7 ));
  jump_SLICE_580 \jump/SLICE_580 ( .C1(\jump/n22446 ), .B1(\jump/n2237 ), 
    .D0(\jump/n2238 ), .C0(\jump/n22446 ), .DI1(\jump/n3806 ), 
    .DI0(\jump/n3804 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3804 ), .Q0(\jump/time_count_r_8 ), 
    .F1(\jump/n3806 ), .Q1(\jump/time_count_r_9 ));
  jump_SLICE_581 \jump/SLICE_581 ( .B1(\jump/n2235 ), .A1(\jump/n22446 ), 
    .B0(\jump/n2236 ), .A0(\jump/n22446 ), .DI1(\jump/n3810 ), 
    .DI0(\jump/n3808 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3808 ), .Q0(\jump/time_count_r_10 ), 
    .F1(\jump/n3810 ), .Q1(\jump/time_count_r_11 ));
  jump_SLICE_582 \jump/SLICE_582 ( .C1(\jump/n22446 ), .A1(\jump/n2233 ), 
    .C0(\jump/n22446 ), .A0(\jump/n2234 ), .DI1(\jump/n3814 ), 
    .DI0(\jump/n3812 ), .CE(\jump/clk_out_enable_25 ), .LSR(n21688), 
    .CLK(\jump/clk_out ), .F0(\jump/n3812 ), .Q0(\jump/time_count_r_12 ), 
    .F1(\jump/n3814 ), .Q1(\jump/time_count_r_13 ));
  jump_SLICE_583 \jump/SLICE_583 ( .D1(\jump/n22446 ), .C1(\jump/n21537 ), 
    .C0(\jump/n22446 ), .B0(\jump/n2232 ), .DI0(\jump/n3816 ), 
    .CE(\jump/clk_out_enable_25 ), .LSR(n21688), .CLK(\jump/clk_out ), 
    .F0(\jump/n3816 ), .Q0(\jump/time_count_r_14 ), 
    .F1(\jump/clk_out_enable_25 ));
  jump_SLICE_584 \jump/SLICE_584 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n21526 ), .B1(\jump/n21550 ), .A1(\jump/n1288 ), 
    .D0(\jump/stop_flag_N_1026 ), .C0(\jump/n21526 ), .B0(\jump/n21550 ), 
    .A0(\jump/n1289 ), .DI1(\jump/time_count_up_14_N_1005_1 ), 
    .DI0(\jump/time_count_up_14_N_1005_0 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_0 ), 
    .Q0(\jump/time_count_up_0 ), .F1(\jump/time_count_up_14_N_1005_1 ), 
    .Q1(\jump/time_count_up_1 ));
  jump_SLICE_585 \jump/SLICE_585 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n21526 ), .B1(\jump/n1286 ), .A1(\jump/n21550 ), 
    .D0(\jump/stop_flag_N_1026 ), .C0(\jump/n21526 ), .B0(\jump/n1287 ), 
    .A0(\jump/n21550 ), .DI1(\jump/time_count_up_14_N_1005_3 ), 
    .DI0(\jump/time_count_up_14_N_1005_2 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_2 ), 
    .Q0(\jump/time_count_up_2 ), .F1(\jump/time_count_up_14_N_1005_3 ), 
    .Q1(\jump/time_count_up_3 ));
  jump_SLICE_586 \jump/SLICE_586 ( .D1(\jump/n21550 ), .C1(\jump/n21526 ), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n1284_adj_2581 ), 
    .D0(\jump/n1285 ), .C0(\jump/n21526 ), .B0(\jump/stop_flag_N_1026 ), 
    .A0(\jump/n21550 ), .DI1(\jump/time_count_up_14_N_1005_5 ), 
    .DI0(\jump/time_count_up_14_N_1005_4 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_4 ), 
    .Q0(\jump/time_count_up_4 ), .F1(\jump/time_count_up_14_N_1005_5 ), 
    .Q1(\jump/time_count_up_5 ));
  jump_SLICE_587 \jump/SLICE_587 ( .D1(\jump/stop_flag_N_1026 ), 
    .C1(\jump/n21550 ), .B1(\jump/n1282 ), .A1(\jump/n21526 ), 
    .D0(\jump/n1283 ), .C0(\jump/stop_flag_N_1026 ), .B0(\jump/n21550 ), 
    .A0(\jump/n21526 ), .DI1(\jump/time_count_up_14_N_1005_7 ), 
    .DI0(\jump/time_count_up_14_N_1005_6 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_6 ), 
    .Q0(\jump/time_count_up_6 ), .F1(\jump/time_count_up_14_N_1005_7 ), 
    .Q1(\jump/time_count_up_7 ));
  jump_SLICE_588 \jump/SLICE_588 ( .D1(\jump/n21526 ), .C1(\jump/n1280 ), 
    .B1(\jump/stop_flag_N_1026 ), .A1(\jump/n21550 ), .D0(\jump/n21550 ), 
    .C0(\jump/n21526 ), .B0(\jump/n1281 ), .A0(\jump/stop_flag_N_1026 ), 
    .DI1(\jump/time_count_up_14_N_1005_9 ), 
    .DI0(\jump/time_count_up_14_N_1005_8 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_8 ), 
    .Q0(\jump/time_count_up_8 ), .F1(\jump/time_count_up_14_N_1005_9 ), 
    .Q1(\jump/time_count_up_9 ));
  jump_SLICE_589 \jump/SLICE_589 ( .D1(\jump/n21550 ), .C1(\jump/n1278 ), 
    .B1(\jump/n21526 ), .A1(\jump/stop_flag_N_1026 ), .D0(\jump/n21550 ), 
    .C0(\jump/n21526 ), .B0(\jump/n1279 ), .A0(\jump/stop_flag_N_1026 ), 
    .DI1(\jump/time_count_up_14_N_1005_11 ), 
    .DI0(\jump/time_count_up_14_N_1005_10 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_10 ), 
    .Q0(\jump/time_count_up_10 ), .F1(\jump/time_count_up_14_N_1005_11 ), 
    .Q1(\jump/time_count_up_11 ));
  jump_SLICE_590 \jump/SLICE_590 ( .D1(\jump/n21550 ), .C1(\jump/n1276 ), 
    .B1(\jump/n21526 ), .A1(\jump/stop_flag_N_1026 ), .D0(\jump/n21550 ), 
    .C0(\jump/stop_flag_N_1026 ), .B0(\jump/n1277 ), .A0(\jump/n21526 ), 
    .DI1(\jump/time_count_up_14_N_1005_13 ), 
    .DI0(\jump/time_count_up_14_N_1005_12 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_12 ), 
    .Q0(\jump/time_count_up_12 ), .F1(\jump/time_count_up_14_N_1005_13 ), 
    .Q1(\jump/time_count_up_13 ));
  jump_SLICE_591 \jump/SLICE_591 ( .D1(\jump/n8889 ), .C1(n21638), 
    .B1(\jump/n536 ), .D0(\jump/stop_flag_N_1026 ), .C0(\jump/n1275 ), 
    .B0(\jump/n21550 ), .A0(\jump/n21526 ), 
    .DI0(\jump/time_count_up_14_N_1005_14 ), .CE(\jump/current_state_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/time_count_up_14_N_1005_14 ), 
    .Q0(\jump/time_count_up_14 ), .F1(\jump/n21526 ));
  adj_SLICE_592 \adj/SLICE_592 ( .D1(\adj/n42 ), .C1(\adj/key_sec_pre_0 ), 
    .B1(\adj/n21600 ), .A1(\adj/key_sec_0 ), .C0(\adj/clk_c_enable_84 ), 
    .A0(k_0), .DI0(\adj/n20495 ), .M1(key_down_c_0), .CLK(clk_c), 
    .F0(\adj/n20495 ), .Q0(k_0), .F1(\adj/clk_c_enable_84 ), 
    .Q1(\adj/deb/key_rst_0 ));
  adj_SLICE_593 \adj/SLICE_593 ( .D1(k_0), .C1(\adj/key_sec_1 ), .B1(k_1), 
    .A1(\adj/key_sec_pre_1 ), .D0(k_0), .C0(\adj/key_sec_1 ), 
    .B0(\adj/key_sec_pre_1 ), .A0(k_1), .DI0(\adj/n9095 ), 
    .CE(\adj/clk_c_enable_84 ), .CLK(clk_c), .F0(\adj/n9095 ), .Q0(k_1), 
    .F1(\adj/n21600 ));
  lcd1_control_inst_SLICE_594 \lcd1/control_inst/SLICE_594 ( 
    .D1(\lcd1/draw_line_counter_3 ), 
    .C1(\lcd1/control_inst/draw_line_counter_2 ), 
    .B1(\lcd1/control_inst/draw_line_counter_0 ), 
    .A1(\lcd1/control_inst/draw_line_counter_1 ), 
    .D0(\lcd1/control_inst/draw_line_counter_1 ), 
    .C0(\lcd1/control_inst/draw_line_counter_2 ), 
    .B0(\lcd1/draw_line_counter_3 ), 
    .A0(\lcd1/control_inst/draw_line_counter_0 ), 
    .DI1(\lcd1/control_inst/n24 ), .DI0(\lcd1/control_inst/n21643 ), 
    .LSR(\lcd1/state_2_adj_2659 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/control_inst/n21643 ), 
    .Q0(\lcd1/control_inst/draw_line_counter_0 ), .F1(\lcd1/control_inst/n24 ), 
    .Q1(\lcd1/control_inst/draw_line_counter_1 ));
  lcd1_control_inst_SLICE_595 \lcd1/control_inst/SLICE_595 ( 
    .C1(\lcd1/draw_line_data_5 ), .B1(\lcd1/state_2_adj_2659 ), 
    .D0(\lcd1/control_inst/draw_line_counter_1 ), 
    .C0(\lcd1/draw_line_counter_3 ), 
    .B0(\lcd1/control_inst/draw_line_counter_0 ), 
    .A0(\lcd1/control_inst/draw_line_counter_2 ), 
    .DI0(\lcd1/control_inst/n23 ), .LSR(\lcd1/state_2_adj_2659 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/control_inst/n23 ), 
    .Q0(\lcd1/control_inst/draw_line_counter_2 ), 
    .F1(\lcd1/control_inst/n2_adj_2603 ));
  lcd1_control_inst_SLICE_596 \lcd1/control_inst/SLICE_596 ( 
    .D1(\lcd1/control_inst/show_pic_counter_2 ), 
    .C1(\lcd1/control_inst/show_pic_counter_1 ), 
    .B1(\lcd1/control_inst/show_pic_counter_0 ), 
    .A1(\lcd1/show_pic_counter_3 ), 
    .D0(\lcd1/control_inst/show_pic_counter_2 ), 
    .C0(\lcd1/control_inst/show_pic_counter_1 ), 
    .B0(\lcd1/control_inst/show_pic_counter_0 ), 
    .A0(\lcd1/show_pic_counter_3 ), .DI1(\lcd1/control_inst/n24_adj_2598 ), 
    .DI0(\lcd1/control_inst/n18700 ), .LSR(\lcd1/state_1 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/control_inst/n18700 ), 
    .Q0(\lcd1/control_inst/show_pic_counter_0 ), 
    .F1(\lcd1/control_inst/n24_adj_2598 ), 
    .Q1(\lcd1/control_inst/show_pic_counter_1 ));
  lcd1_control_inst_SLICE_597 \lcd1/control_inst/SLICE_597 ( 
    .D0(\lcd1/control_inst/show_pic_counter_1 ), 
    .C0(\lcd1/control_inst/show_pic_counter_0 ), 
    .B0(\lcd1/control_inst/show_pic_counter_2 ), 
    .A0(\lcd1/show_pic_counter_3 ), .DI0(\lcd1/control_inst/n23_adj_2600 ), 
    .LSR(\lcd1/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/control_inst/n23_adj_2600 ), 
    .Q0(\lcd1/control_inst/show_pic_counter_2 ));
  lcd1_control_inst_SLICE_598 \lcd1/control_inst/SLICE_598 ( 
    .D1(\lcd1/control_inst/state_2__N_1168 ), .B1(\lcd1/control_inst/state_0 ), 
    .D0(\lcd1/control_inst/state_2__N_1168 ), .C0(\lcd1/state_5 ), 
    .A0(\lcd1/control_inst/state_0 ), .DI0(\lcd1/control_inst/n5658 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/control_inst/n5658 ), 
    .Q0(\lcd1/control_inst/state_0 ), .F1(\lcd1/control_inst/n21661 ));
  lcd1_SLICE_599 \lcd1/SLICE_599 ( .D1(\lcd1/lcd_draw_line_inst/state_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/state_2 ), .DI0(\lcd1/state_2_N_1179_2 ), 
    .LSR(\lcd1/state_2_adj_2659 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/state_2_N_1179_2 ), .Q0(\lcd1/control_inst/state_2__N_1168 ), 
    .F1(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ));
  lcd1_control_inst_SLICE_600 \lcd1/control_inst/SLICE_600 ( 
    .D1(\lcd1/control_inst/draw_line_counter_1 ), 
    .C1(\lcd1/control_inst/draw_line_counter_2 ), .B1(\lcd1/n3255 ), 
    .A1(\lcd1/control_inst/draw_line_counter_0 ), 
    .D0(\lcd1/control_inst/draw_line_counter_1 ), 
    .C0(\lcd1/draw_line_counter_3 ), 
    .B0(\lcd1/control_inst/draw_line_counter_2 ), 
    .A0(\lcd1/control_inst/draw_line_counter_0 ), 
    .DI0(\lcd1/control_inst/n22 ), .LSR(\lcd1/state_2_adj_2659 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/control_inst/n22 ), 
    .Q0(\lcd1/draw_line_counter_3 ), .F1(\lcd1/n19916 ));
  lcd1_lcd_draw_line_inst_SLICE_601 \lcd1/lcd_draw_line_inst/SLICE_601 ( 
    .D1(\lcd1/lcd_draw_line_inst/draw_data_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A1(\lcd1/lcd_draw_line_inst/clear_data_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/clear_data_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A0(\lcd1/lcd_draw_line_inst/draw_data_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_1 ), 
    .DI0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_0 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_0 ), 
    .Q0(\lcd1/draw_line_data_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_1 ), 
    .Q1(\lcd1/draw_line_data_1 ));
  lcd1_lcd_draw_line_inst_SLICE_602 \lcd1/lcd_draw_line_inst/SLICE_602 ( 
    .D1(\lcd1/lcd_draw_line_inst/draw_data_3 ), 
    .C1(\lcd1/lcd_draw_line_inst/clear_data_3 ), 
    .B1(\lcd1/lcd_draw_line_inst/n21649 ), 
    .D0(\lcd1/lcd_draw_line_inst/draw_data_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A0(\lcd1/lcd_draw_line_inst/clear_data_2 ), 
    .DI1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_3 ), 
    .DI0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_2 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_2 ), 
    .Q0(\lcd1/draw_line_data_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_3 ), 
    .Q1(\lcd1/draw_line_data_3 ));
  lcd1_lcd_draw_line_inst_SLICE_603 \lcd1/lcd_draw_line_inst/SLICE_603 ( 
    .D1(\lcd1/lcd_draw_line_inst/draw_data_5 ), 
    .C1(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A1(\lcd1/lcd_draw_line_inst/clear_data_5 ), 
    .D0(\lcd1/lcd_draw_line_inst/draw_data_4 ), 
    .C0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .B0(\lcd1/lcd_draw_line_inst/clear_data_4 ), 
    .DI1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_5 ), 
    .DI0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_4 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_4 ), 
    .Q0(\lcd1/draw_line_data_4 ), 
    .F1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_5 ), 
    .Q1(\lcd1/draw_line_data_5 ));
  lcd1_lcd_draw_line_inst_SLICE_604 \lcd1/lcd_draw_line_inst/SLICE_604 ( 
    .D1(\lcd1/lcd_draw_line_inst/n21649 ), 
    .B1(\lcd1/lcd_draw_line_inst/draw_data_7 ), 
    .A1(\lcd1/lcd_draw_line_inst/clear_data_7 ), 
    .D0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .B0(\lcd1/lcd_draw_line_inst/draw_data_6 ), 
    .A0(\lcd1/lcd_draw_line_inst/clear_data_6 ), 
    .DI1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_7 ), 
    .DI0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_6 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_6 ), 
    .Q0(\lcd1/draw_line_data_6 ), 
    .F1(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_7 ), 
    .Q1(\lcd1/draw_line_data_7 ));
  lcd1_lcd_draw_line_inst_SLICE_605 \lcd1/lcd_draw_line_inst/SLICE_605 ( 
    .D0(\lcd1/lcd_draw_line_inst/clear_data_8 ), 
    .C0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .B0(\lcd1/lcd_draw_line_inst/draw_data_8 ), 
    .DI0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_8 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_129 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/draw_line_data_8_N_2001_8 ), 
    .Q0(\lcd1/draw_line_data_8 ));
  lcd1_lcd_draw_line_inst_SLICE_606 \lcd1/lcd_draw_line_inst/SLICE_606 ( 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A1(state_2_adj_2670), .D0(state_2_adj_2672), 
    .C0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .B0(\lcd1/lcd_draw_line_inst/n21641 ), 
    .DI0(\lcd1/lcd_draw_line_inst/en_write_draw_line_N_2054 ), 
    .M0(\lcd1/lcd_draw_line_inst/n21649 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_draw_line_inst/en_write_draw_line_N_2054 ), 
    .Q0(\lcd1/en_write_draw_line ));
  lcd1_lcd_init_inst_SLICE_607 \lcd1/lcd_init_inst/SLICE_607 ( 
    .D1(\lcd1/lcd_init_inst/n9 ), .C1(\lcd1/lcd_init_inst/n10_adj_2628 ), 
    .B1(\lcd1/lcd_init_inst/n20033 ), .A1(\lcd1/lcd_init_inst/n8_adj_2636 ), 
    .D0(\lcd1/lcd_init_inst/n21447 ), .C0(\lcd1/lcd_init_inst/n21727 ), 
    .B0(\lcd1/lcd_init_inst/n21548 ), .A0(state_4), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_0 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_0 ), .Q0(\lcd1/init_data_0 ));
  lcd1_lcd_init_inst_SLICE_608 \lcd1/lcd_init_inst/SLICE_608 ( 
    .D1(\lcd1/lcd_init_inst/n20071 ), .C1(\lcd1/lcd_init_inst/n7 ), 
    .B1(\lcd1/lcd_init_inst/n21536 ), .A1(\lcd1/lcd_init_inst/n8_adj_2645 ), 
    .D0(state_4), .C0(\lcd1/lcd_init_inst/n84 ), .A0(\lcd1/lcd_init_inst/n75 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_1 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_1 ), .Q0(\lcd1/init_data_1 ));
  lcd1_lcd_init_inst_SLICE_609 \lcd1/lcd_init_inst/SLICE_609 ( 
    .D1(\lcd1/lcd_init_inst/n6 ), .C1(\lcd1/lcd_init_inst/n20030 ), 
    .B1(\lcd1/lcd_init_inst/n19874 ), .A1(\lcd1/lcd_init_inst/n13938 ), 
    .D0(state_4), .C0(\lcd1/lcd_init_inst/n20270 ), 
    .B0(\lcd1/lcd_init_inst/n83 ), .A0(\lcd1/lcd_init_inst/n21549 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_2 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_2 ), .Q0(\lcd1/init_data_2 ));
  lcd1_lcd_init_inst_SLICE_610 \lcd1/lcd_init_inst/SLICE_610 ( 
    .D1(\lcd1/lcd_init_inst/n20056 ), .C1(\lcd1/lcd_init_inst/n21560 ), 
    .B1(\lcd1/lcd_init_inst/n21575 ), .A1(\lcd1/lcd_init_inst/n21574 ), 
    .D0(\lcd1/lcd_init_inst/n87_adj_2641 ), .C0(\lcd1/lcd_init_inst/n21535 ), 
    .B0(\lcd1/lcd_init_inst/n4_adj_2635 ), .A0(state_4), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_3 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_3 ), .Q0(\lcd1/init_data_3 ));
  lcd1_lcd_init_inst_SLICE_611 \lcd1/lcd_init_inst/SLICE_611 ( 
    .D1(\lcd1/lcd_init_inst/n19966 ), .C1(\lcd1/lcd_init_inst/n21557 ), 
    .B1(\lcd1/lcd_init_inst/n20071 ), .A1(\lcd1/lcd_init_inst/n13 ), 
    .D0(state_4), .C0(\lcd1/lcd_init_inst/n56 ), 
    .B0(\lcd1/lcd_init_inst/n21535 ), .A0(\lcd1/lcd_init_inst/n52 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_4 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_4 ), .Q0(\lcd1/init_data_4 ));
  lcd1_lcd_init_inst_SLICE_612 \lcd1/lcd_init_inst/SLICE_612 ( 
    .D1(\lcd1/lcd_init_inst/n7_adj_2626 ), .C1(\lcd1/lcd_init_inst/n20033 ), 
    .B1(\lcd1/lcd_init_inst/n20030 ), .A1(\lcd1/lcd_init_inst/n8_adj_2632 ), 
    .D0(\lcd1/lcd_init_inst/n91 ), .C0(\lcd1/lcd_init_inst/n21545 ), 
    .B0(state_4), .A0(\lcd1/lcd_init_inst/n21414 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_5 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_5 ), .Q0(\lcd1/init_data_5 ));
  lcd1_lcd_init_inst_SLICE_613 \lcd1/lcd_init_inst/SLICE_613 ( 
    .D1(\lcd1/state_2_adj_2657 ), .C1(\lcd1/lcd_init_inst/n20068 ), 
    .B1(\lcd1/lcd_init_inst/n4_adj_2637 ), 
    .A1(\lcd1/lcd_init_inst/init_data_8_N_1328_7 ), 
    .D0(\lcd1/state_2_adj_2657 ), .C0(\lcd1/lcd_init_inst/n20068 ), 
    .B0(\lcd1/lcd_init_inst/init_data_8_N_1328_7 ), 
    .A0(\lcd1/lcd_init_inst/n13934 ), 
    .DI1(\lcd1/lcd_init_inst/init_data_8_N_1194_7 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_6 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/init_data_8_N_1194_6 ), .Q0(\lcd1/init_data_6 ), 
    .F1(\lcd1/lcd_init_inst/init_data_8_N_1194_7 ), .Q1(\lcd1/init_data_7 ));
  lcd1_lcd_init_inst_SLICE_614 \lcd1/lcd_init_inst/SLICE_614 ( 
    .D1(\lcd1/lcd_init_inst/n7_adj_2629 ), .C1(\lcd1/lcd_init_inst/n20056 ), 
    .B1(\lcd1/lcd_init_inst/n19966 ), .A1(\lcd1/lcd_init_inst/n8 ), 
    .D0(\lcd1/lcd_init_inst/n8_adj_2642 ), .C0(state_4), 
    .B0(\lcd1/lcd_init_inst/n28 ), .A0(\lcd1/lcd_init_inst/n31 ), 
    .DI0(\lcd1/lcd_init_inst/init_data_8_N_1194_8 ), 
    .M0(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_init_inst/init_data_8_N_1194_8 ), .Q0(\lcd1/init_data_8 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_615 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_615 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14_adj_2609 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2608 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2610 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20024 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_1 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_0 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_0 )
    , .Q0(\lcd1/lcd_draw_line_inst/clear_data_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_1 )
    , .Q1(\lcd1/lcd_draw_line_inst/clear_data_1 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_616 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_616 ( 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_3 )
    , .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2607 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_3 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_2 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_2 )
    , .Q0(\lcd1/lcd_draw_line_inst/clear_data_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_3 )
    , .Q1(\lcd1/lcd_draw_line_inst/clear_data_3 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_617 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_617 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_5 )
    , .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_4 )
    , 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_5 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_4 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_4 )
    , .Q0(\lcd1/lcd_draw_line_inst/clear_data_4 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_5 )
    , .Q1(\lcd1/lcd_draw_line_inst/clear_data_5 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_618 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_618 ( 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_7 )
    , 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_6 )
    , .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_7 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_6 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_6 )
    , .Q0(\lcd1/lcd_draw_line_inst/clear_data_6 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_7 )
    , .Q1(\lcd1/lcd_draw_line_inst/clear_data_7 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_619 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_8 )
    , 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2060_8 )
    , .Q0(\lcd1/lcd_draw_line_inst/clear_data_8 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_621 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B1(handline_0), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .D0(handline_8), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_0 )
    , 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10870 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_0 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_0 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_622 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B1(handline_1), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_1 )
    , 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10870 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2271_1 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_1 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_623 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_623 ( 
    .C1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21125 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21733 ), 
    .C0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17290 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_3 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_2 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_2 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_3 )
    , .Q1(\lcd1/lcd_draw_line_inst/draw_data_3 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_624 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_624 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21115 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n82 ), 
    .B0(handline_4), .A0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_5 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_4 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_4 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_4 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_5 )
    , .Q1(\lcd1/lcd_draw_line_inst/draw_data_5 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_625 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_625 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n83 ), 
    .C1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17290 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .D0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21400 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_7 )
    , 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_6 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_6 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_6 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_7 )
    , .Q1(\lcd1/lcd_draw_line_inst/draw_data_7 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_626 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_626 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17363 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_8 )
    , 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8_N_2184_8 )
    , .Q0(\lcd1/lcd_draw_line_inst/draw_data_8 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17363 ));
  lcd1_lcd_draw_line_inst_SLICE_628 \lcd1/lcd_draw_line_inst/SLICE_628 ( 
    .D1(\lcd1/lcd_draw_line_inst/state_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/draw_line_flag_prev_adj_2617 ), 
    .D0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/state_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .DI0(\lcd1/lcd_draw_line_inst/n21641 ), .M1(state_3_adj_2671), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_draw_line_inst/n21641 ), 
    .Q0(\lcd1/lcd_draw_line_inst/draw_line_flag_prev ), 
    .F1(\lcd1/lcd_draw_line_inst/n21594 ), 
    .Q1(\lcd1/lcd_draw_line_inst/draw_finish_flag ));
  lcd1_lcd_draw_line_inst_SLICE_629 \lcd1/lcd_draw_line_inst/SLICE_629 ( 
    .D1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .C1(\lcd1/lcd_draw_line_inst/draw_line_flag_prev ), 
    .B1(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/state_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/state_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .DI0(\lcd1/lcd_draw_line_inst/n21649 ), .M1(state_3_adj_2669), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .Q0(\lcd1/lcd_draw_line_inst/draw_line_flag_prev_adj_2617 ), 
    .F1(\lcd1/lcd_draw_line_inst/n21595 ), 
    .Q1(\lcd1/lcd_draw_line_inst/clear_finish_flag ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_630 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_630 ( 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n24 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21673 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_113 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10882 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21673 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n24 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_631 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_631 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n22 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n23 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_113 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10882 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n23 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n22 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_632 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_632 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_8 ), 
    .C1(state_2_adj_2672), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_6 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_3 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n16 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n15 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_9 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_5 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag_N_2283 )
    , .LSR(the1_wr_done), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag_N_2283 )
    , .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n15 ));
  SLICE_633 SLICE_633( .D1(state_3_adj_2671), .C1(state_2_adj_2672), 
    .A1(the1_wr_done), .D0(\lcd1/lcd_draw_line_inst/n21641 ), 
    .C0(\lcd1/lcd_draw_line_inst/draw_line_flag_prev ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_0 ), 
    .A0(state_3_adj_2671), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5321 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5321 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_0 ), 
    .F1(clk_50MHz_enable_61));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_634 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_634 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21566 ), 
    .LSR(the1_wr_done), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21566 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_3_N_2231_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n17290 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_635 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_635 ( 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n24 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21665 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_172 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10893 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21665 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n24 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_636 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_636 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n22 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n23 ), 
    .CE(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_172 ), 
    .LSR(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10893 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n23 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n22 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_637 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_637 ( 
    .D1(state_2_adj_2670), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_6 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_8 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_3 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n16 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n15 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_9 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_5 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag_N_2179 )
    , .LSR(the1_wr_done), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag_N_2179 )
    , .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n15 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_638 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_638 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2107_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_0 ), 
    .C0(state_3_adj_2669), .B0(\lcd1/lcd_draw_line_inst/n21649 ), 
    .A0(\lcd1/lcd_draw_line_inst/draw_line_flag_prev_adj_2617 ), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5327 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5329 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5329 ), 
    .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5327 ), 
    .Q1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_639 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_639 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n200 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state1_finish_flag_N_2177 )
    , .LSR(the1_wr_done), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state1_finish_flag_N_2177 )
    , .Q0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2107_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14 ));
  lcd1_lcd_draw_line_inst_SLICE_647 \lcd1/lcd_draw_line_inst/SLICE_647 ( 
    .D1(\lcd1/lcd_draw_line_inst/clear_finish_flag ), 
    .C1(\lcd1/lcd_draw_line_inst/n20310 ), 
    .B1(\lcd1/lcd_draw_line_inst/state_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/state_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/clear_finish_flag ), 
    .C0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/n2633 ), 
    .A0(\lcd1/lcd_draw_line_inst/signal_r_adj_2618 ), 
    .DI1(\lcd1/lcd_draw_line_inst/state_2_N_2021_1 ), 
    .DI0(\lcd1/lcd_draw_line_inst/state_2_N_2021_0 ), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_42 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/state_2_N_2021_0 ), 
    .Q0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .F1(\lcd1/lcd_draw_line_inst/state_2_N_2021_1 ), 
    .Q1(\lcd1/lcd_draw_line_inst/state_1 ));
  lcd1_lcd_draw_line_inst_SLICE_648 \lcd1/lcd_draw_line_inst/SLICE_648 ( 
    .D1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .C1(\lcd1/lcd_draw_line_inst/state_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/n9437 ), 
    .D0(\lcd1/lcd_draw_line_inst/n14672 ), 
    .C0(\lcd1/lcd_draw_line_inst/n2633 ), 
    .B0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/state_2 ), 
    .DI0(\lcd1/lcd_draw_line_inst/state_2_N_2021_2 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/state_2_N_2021_2 ), 
    .Q0(\lcd1/lcd_draw_line_inst/state_2 ), 
    .F1(\lcd1/lcd_draw_line_inst/n2633 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_649 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_649 ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/n21641 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_3_N_2231_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5319 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5319 ), 
    .Q0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ));
  lcd1_lcd_init_inst_SLICE_650 \lcd1/lcd_init_inst/SLICE_650 ( .D1(wr_done), 
    .C1(\lcd1/state_2_adj_2657 ), .D0(wr_done), .C0(\lcd1/state_2_adj_2657 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .DI0(\lcd1/lcd_init_inst/n20 ), 
    .LSR(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n20 ), .Q0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .F1(\lcd1/lcd_init_inst/clk_50MHz_enable_135 ));
  lcd1_lcd_init_inst_SLICE_651 \lcd1/lcd_init_inst/SLICE_651 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), .DI1(\lcd1/lcd_init_inst/n164 ), 
    .DI0(\lcd1/lcd_init_inst/n165 ), 
    .CE(\lcd1/lcd_init_inst/clk_50MHz_enable_135 ), 
    .LSR(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n165 ), .Q0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .F1(\lcd1/lcd_init_inst/n164 ), .Q1(\lcd1/lcd_init_inst/cnt_s2_num_2 ));
  lcd1_lcd_init_inst_SLICE_652 \lcd1/lcd_init_inst/SLICE_652 ( 
    .D1(\lcd1/lcd_init_inst/n21658 ), .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_3 ), .DI1(\lcd1/lcd_init_inst/n162 ), 
    .DI0(\lcd1/lcd_init_inst/n163 ), 
    .CE(\lcd1/lcd_init_inst/clk_50MHz_enable_135 ), 
    .LSR(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n163 ), .Q0(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .F1(\lcd1/lcd_init_inst/n162 ), .Q1(\lcd1/lcd_init_inst/cnt_s2_num_4 ));
  lcd1_lcd_init_inst_SLICE_653 \lcd1/lcd_init_inst/SLICE_653 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), .C1(\lcd1/lcd_init_inst/n21568 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), .D0(\lcd1/lcd_init_inst/n21603 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_5 ), .DI1(\lcd1/lcd_init_inst/n160 ), 
    .DI0(\lcd1/lcd_init_inst/n161 ), 
    .CE(\lcd1/lcd_init_inst/clk_50MHz_enable_135 ), 
    .LSR(\lcd1/state_2_adj_2657 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n161 ), .Q0(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .F1(\lcd1/lcd_init_inst/n160 ), .Q1(\lcd1/lcd_init_inst/cnt_s2_num_6 ));
  lcd1_lcd_init_inst_SLICE_654 \lcd1/lcd_init_inst/SLICE_654 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_3 ), 
    .C1(\lcd1/lcd_init_inst/cnt_150ms_0 ), .B1(\lcd1/lcd_init_inst/n20319 ), 
    .A1(\lcd1/lcd_init_inst/n9719 ), .D0(\lcd1/lcd_init_inst/cnt_150ms_6 ), 
    .C0(\lcd1/lcd_init_inst/n20111 ), .B0(\lcd1/lcd_init_inst/n20121 ), 
    .A0(\lcd1/lcd_init_inst/n4_adj_2639 ), 
    .DI0(\lcd1/lcd_init_inst/lcd_rst_high_flag_N_1367 ), 
    .LSR(\lcd1/lcd_init_inst/state_0 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/lcd_rst_high_flag_N_1367 ), 
    .Q0(\lcd1/lcd_init_inst/lcd_rst_high_flag ), 
    .F1(\lcd1/lcd_init_inst/n4_adj_2639 ));
  lcd1_lcd_init_inst_SLICE_655 \lcd1/lcd_init_inst/SLICE_655 ( 
    .D1(\lcd1/lcd_init_inst/state_0 ), 
    .C1(\lcd1/lcd_init_inst/state_5_N_1271_1 ), 
    .B1(\lcd1/lcd_init_inst/state_5_N_1265_0 ), 
    .A1(\lcd1/lcd_init_inst/state_1 ), 
    .D0(\lcd1/lcd_init_inst/state_5_N_1265_0 ), 
    .A0(\lcd1/lcd_init_inst/state_0 ), .DI1(\lcd1/lcd_init_inst/n5369 ), 
    .DI0(\lcd1/lcd_init_inst/n5370 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n5370 ), .Q0(\lcd1/lcd_init_inst/state_0 ), 
    .F1(\lcd1/lcd_init_inst/n5369 ), .Q1(\lcd1/lcd_init_inst/state_1 ));
  lcd1_lcd_init_inst_SLICE_656 \lcd1/lcd_init_inst/SLICE_656 ( 
    .D1(\lcd1/lcd_init_inst/state_1 ), .B1(\lcd1/lcd_init_inst/state_3 ), 
    .A1(\lcd1/lcd_init_inst/state_0 ), 
    .D0(\lcd1/lcd_init_inst/state_5_N_1283_3 ), .C0(\lcd1/state_2_adj_2657 ), 
    .B0(\lcd1/lcd_init_inst/state_5_N_1277_3 ), 
    .A0(\lcd1/lcd_init_inst/state_3 ), .DI0(\lcd1/lcd_init_inst/n5293 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n5293 ), 
    .Q0(\lcd1/lcd_init_inst/state_3 ), 
    .F1(\lcd1/lcd_init_inst/cnt_150ms_22__N_1318 ));
  lcd1_lcd_init_inst_SLICE_657 \lcd1/lcd_init_inst/SLICE_657 ( 
    .D1(\lcd1/lcd_init_inst/n20053 ), .C1(\lcd1/lcd_init_inst/n21690 ), 
    .B1(\lcd1/lcd_init_inst/n21681 ), .A1(\lcd1/lcd_init_inst/n21687 ), 
    .D0(\lcd1/lcd_init_inst/n21684 ), .C0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .B0(\lcd1/lcd_init_inst/n21681 ), .A0(\lcd1/lcd_init_inst/n21687 ), 
    .DI0(\lcd1/lcd_init_inst/cnt_s2_num_done_N_1369 ), .LSR(wr_done), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/cnt_s2_num_done_N_1369 ), 
    .Q0(\lcd1/lcd_init_inst/state_5_N_1277_3 ), 
    .F1(\lcd1/lcd_init_inst/n4_adj_2637 ));
  lcd1_lcd_init_inst_SLICE_658 \lcd1/lcd_init_inst/SLICE_658 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_12 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_11 ), .D0(\lcd1/lcd_init_inst/n20242 ), 
    .C0(\lcd1/lcd_init_inst/n21628 ), .B0(\lcd1/lcd_init_inst/n12_adj_2631 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), 
    .DI0(\lcd1/lcd_init_inst/cnt_s4_num_done_N_1371 ), .LSR(wr_done), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/cnt_s4_num_done_N_1371 ), 
    .Q0(\lcd1/lcd_init_inst/state_5_N_1289_5 ), 
    .F1(\lcd1/lcd_init_inst/n20242 ));
  lcd1_lcd_show_pic_inst_SLICE_659 \lcd1/lcd_show_pic_inst/SLICE_659 ( 
    .C1(\lcd1/lcd_show_pic_inst/n16263 ), .B1(\lcd1/state_3 ), 
    .B0(clk_50MHz_enable_30), .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n8 ), .LSR(length_num_flag), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_show_pic_inst/n8 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .F1(\lcd1/lcd_show_pic_inst/n16264 ));
  lcd1_lcd_show_pic_inst_SLICE_660 \lcd1/lcd_show_pic_inst/SLICE_660 ( 
    .D1(\lcd1/state_3 ), .C1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), .A1(cnt_rom_prepare_2), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n81 ), .CE(clk_50MHz_enable_30), 
    .LSR(length_num_flag), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/n81 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .F1(\lcd1/lcd_show_pic_inst/n10903 ));
  lcd1_lcd_show_pic_inst_SLICE_661 \lcd1/lcd_show_pic_inst/SLICE_661 ( 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n21670 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n4_adj_2647 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_156 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10897 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/n4_adj_2647 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .F1(\lcd1/lcd_show_pic_inst/n21670 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ));
  lcd1_lcd_show_pic_inst_SLICE_662 \lcd1/lcd_show_pic_inst/SLICE_662 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n22_adj_2650 ), 
    .DI0(\lcd1/lcd_show_pic_inst/n23 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_156 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10897 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/n23 ), 
    .Q0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .F1(\lcd1/lcd_show_pic_inst/n22_adj_2650 ), 
    .Q1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ));
  lcd1_lcd_show_pic_inst_SLICE_663 \lcd1/lcd_show_pic_inst/SLICE_663 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .DI0(\lcd1/lcd_show_pic_inst/state1_finish_flag_N_1996 ), 
    .LSR(the1_wr_done), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/state1_finish_flag_N_1996 ), 
    .Q0(\lcd1/lcd_show_pic_inst/state_3_N_1670_2 ), 
    .F1(\lcd1/lcd_show_pic_inst/n21720 ));
  lcd1_SLICE_665 \lcd1/SLICE_665 ( .D1(\lcd1/pic_ram_u0/n21519 ), 
    .C1(\lcd1/n21518 ), .B1(\lcd1/n21602 ), .A1(\lcd1/temp_3 ), 
    .D0(\lcd1/n21518 ), .C0(\lcd1/lcd_show_pic_inst/temp_2 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .A0(\lcd1/lcd_show_pic_inst/n21674 ), .DI1(\lcd1/temp_239_N_1403_2 ), 
    .DI0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_1 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_1 ), 
    .Q0(\lcd1/lcd_show_pic_inst/temp_1 ), .F1(\lcd1/temp_239_N_1403_2 ), 
    .Q1(\lcd1/lcd_show_pic_inst/temp_2 ));
  lcd1_lcd_show_pic_inst_SLICE_666 \lcd1/lcd_show_pic_inst/SLICE_666 ( 
    .D1(\lcd1/lcd_show_pic_inst/n14 ), .C1(\lcd1/lcd_show_pic_inst/temp_6 ), 
    .B1(\lcd1/lcd_show_pic_inst/n21674 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), .D0(\lcd1/n19935 ), 
    .C0(\lcd1/lcd_show_pic_inst/temp_5 ), .B0(\lcd1/lcd_show_pic_inst/n21674 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .DI1(\lcd1/lcd_show_pic_inst/temp_239_N_1403_5 ), 
    .DI0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_4 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_4 ), 
    .Q0(\lcd1/lcd_show_pic_inst/temp_4 ), 
    .F1(\lcd1/lcd_show_pic_inst/temp_239_N_1403_5 ), 
    .Q1(\lcd1/lcd_show_pic_inst/temp_5 ));
  lcd1_lcd_show_pic_inst_SLICE_667 \lcd1/lcd_show_pic_inst/SLICE_667 ( 
    .D1(\lcd1/n19935 ), .C1(\lcd1/lcd_show_pic_inst/temp_8 ), 
    .B1(\lcd1/lcd_show_pic_inst/n21674 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .D0(\lcd1/lcd_show_pic_inst/temp_7 ), .C0(\lcd1/lcd_show_pic_inst/n14 ), 
    .B0(\lcd1/lcd_show_pic_inst/n21674 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .DI1(\lcd1/lcd_show_pic_inst/temp_239_N_1403_7 ), 
    .DI0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_6 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_6 ), 
    .Q0(\lcd1/lcd_show_pic_inst/temp_6 ), 
    .F1(\lcd1/lcd_show_pic_inst/temp_239_N_1403_7 ), 
    .Q1(\lcd1/lcd_show_pic_inst/temp_7 ));
  lcd1_SLICE_668 \lcd1/SLICE_668 ( .D1(\lcd1/pic_ram_u0/n21519 ), 
    .C1(\lcd1/n21518 ), .B1(\lcd1/n21602 ), .A1(\lcd1/temp_10 ), 
    .D0(\lcd1/n19935 ), .C0(\lcd1/lcd_show_pic_inst/n21674 ), 
    .B0(\lcd1/lcd_show_pic_inst/temp_9 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .DI1(\lcd1/temp_239_N_1403_9 ), 
    .DI0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_8 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_8 ), 
    .Q0(\lcd1/lcd_show_pic_inst/temp_8 ), .F1(\lcd1/temp_239_N_1403_9 ), 
    .Q1(\lcd1/lcd_show_pic_inst/temp_9 ));
  lcd1_lcd_write_inst_SLICE_669 \lcd1/lcd_write_inst/SLICE_669 ( 
    .B1(\lcd1/lcd_write_inst/cnt_delay_0 ), 
    .A1(\lcd1/lcd_write_inst/cnt_delay_1 ), 
    .A0(\lcd1/lcd_write_inst/cnt_delay_0 ), .DI1(\lcd1/lcd_write_inst/n29 ), 
    .DI0(\lcd1/lcd_write_inst/n30 ), .LSR(\lcd1/lcd_write_inst/n10899 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/n30 ), 
    .Q0(\lcd1/lcd_write_inst/cnt_delay_0 ), .F1(\lcd1/lcd_write_inst/n29 ), 
    .Q1(\lcd1/lcd_write_inst/cnt_delay_1 ));
  lcd1_lcd_write_inst_SLICE_670 \lcd1/lcd_write_inst/SLICE_670 ( 
    .D1(\lcd1/lcd_write_inst/cnt_delay_1 ), 
    .C1(\lcd1/lcd_write_inst/cnt_delay_3 ), 
    .B1(\lcd1/lcd_write_inst/cnt_delay_0 ), 
    .A1(\lcd1/lcd_write_inst/cnt_delay_2 ), 
    .D0(\lcd1/lcd_write_inst/cnt_delay_1 ), 
    .C0(\lcd1/lcd_write_inst/cnt_delay_0 ), 
    .A0(\lcd1/lcd_write_inst/cnt_delay_2 ), .DI1(\lcd1/lcd_write_inst/n27 ), 
    .DI0(\lcd1/lcd_write_inst/n28 ), .LSR(\lcd1/lcd_write_inst/n10899 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/n28 ), 
    .Q0(\lcd1/lcd_write_inst/cnt_delay_2 ), .F1(\lcd1/lcd_write_inst/n27 ), 
    .Q1(\lcd1/lcd_write_inst/cnt_delay_3 ));
  lcd1_lcd_write_inst_SLICE_671 \lcd1/lcd_write_inst/SLICE_671 ( 
    .C1(\lcd1/lcd_write_inst/cnt_delay_0 ), 
    .B1(\lcd1/lcd_write_inst/cnt_delay_1 ), 
    .D0(\lcd1/lcd_write_inst/cnt_delay_2 ), 
    .C0(\lcd1/lcd_write_inst/cnt_delay_3 ), .B0(\lcd1/lcd_write_inst/n21639 ), 
    .A0(\lcd1/lcd_write_inst/cnt_delay_4 ), .DI0(\lcd1/lcd_write_inst/n26 ), 
    .LSR(\lcd1/lcd_write_inst/n10899 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n26 ), .Q0(\lcd1/lcd_write_inst/cnt_delay_4 ), 
    .F1(\lcd1/lcd_write_inst/n21639 ));
  SLICE_672 SLICE_672( .D1(cnt_sclk_2), .C1(n21652), .B1(cnt_sclk_3), 
    .A1(state_2_adj_2666), .C0(clk_50MHz_enable_43), 
    .A0(\lcd1/lcd_write_inst/cnt_sclk_0 ), .DI0(\lcd1/lcd_write_inst/n11 ), 
    .LSR(\lcd1/lcd_write_inst/n21599 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n11 ), .Q0(\lcd1/lcd_write_inst/cnt_sclk_0 ), 
    .F1(clk_50MHz_enable_43));
  lcd1_lcd_write_inst_SLICE_673 \lcd1/lcd_write_inst/SLICE_673 ( 
    .B0(\lcd1/lcd_write_inst/cnt_sclk_0 ), 
    .A0(\lcd1/lcd_write_inst/cnt_sclk_1 ), .DI0(\lcd1/lcd_write_inst/n103 ), 
    .CE(clk_50MHz_enable_43), .LSR(\lcd1/lcd_write_inst/n21599 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/n103 ), 
    .Q0(\lcd1/lcd_write_inst/cnt_sclk_1 ));
  lcd1_lcd_write_inst_SLICE_683 \lcd1/lcd_write_inst/SLICE_683 ( 
    .D0(cnt_sclk_3), .C0(cnt_sclk_2), .B0(\lcd1/lcd_write_inst/cnt_sclk_1 ), 
    .A0(\lcd1/lcd_write_inst/cnt_sclk_0 ), 
    .DI0(\lcd1/lcd_write_inst/sclk_flag_N_1148 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/sclk_flag_N_1148 ), 
    .Q0(\lcd1/lcd_write_inst/sclk_flag ));
  lcd1_lcd_write_inst_SLICE_684 \lcd1/lcd_write_inst/SLICE_684 ( 
    .D0(\lcd1/state_3_N_1103_1 ), .A0(\lcd1/lcd_write_inst/state_0 ), 
    .DI0(\lcd1/lcd_write_inst/n5384 ), .LSR(\lcd1/lcd_write_inst/state_3 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/n5384 ), 
    .Q0(\lcd1/lcd_write_inst/state_0 ));
  lcd1_lcd_write_inst_SLICE_685 \lcd1/lcd_write_inst/SLICE_685 ( 
    .D1(\lcd1/lcd_write_inst/cnt_delay_0 ), .C1(\lcd1/lcd_write_inst/n6 ), 
    .B1(\lcd1/lcd_write_inst/cnt_delay_3 ), 
    .A1(\lcd1/lcd_write_inst/cnt_delay_2 ), .D0(\lcd1/lcd_write_inst/state_1 ), 
    .C0(\lcd1/lcd_write_inst/state_0 ), 
    .B0(\lcd1/lcd_write_inst/state_3_N_1107_1 ), .A0(\lcd1/state_3_N_1103_1 ), 
    .DI0(\lcd1/lcd_write_inst/n5381 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n5381 ), .Q0(\lcd1/lcd_write_inst/state_1 ), 
    .F1(\lcd1/lcd_write_inst/state_3_N_1107_1 ));
  lcd1_control_inst_SLICE_693 \lcd1/control_inst/SLICE_693 ( 
    .C1(\lcd1/state_1 ), .A1(\lcd1/show_pic_counter_3 ), 
    .D0(\lcd1/control_inst/show_pic_counter_1 ), 
    .C0(\lcd1/control_inst/show_pic_counter_2 ), 
    .B0(\lcd1/control_inst/show_pic_counter_0 ), 
    .A0(\lcd1/show_pic_counter_3 ), .DI0(\lcd1/n22 ), .LSR(\lcd1/state_1 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/n22 ), .Q0(\lcd1/show_pic_counter_3 ), 
    .F1(\lcd1/control_inst/n4_adj_2583 ));
  lcd1_lcd_show_pic_inst_SLICE_694 \lcd1/lcd_show_pic_inst/SLICE_694 ( 
    .D1(state_2_adj_2667), .C1(\lcd1/lcd_show_pic_inst/temp_0 ), 
    .B1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_1 ), 
    .A1(\lcd1/state_1_adj_2654 ), .D0(state_2_adj_2667), 
    .C0(\lcd1/lcd_show_pic_inst/temp_0 ), .B0(\lcd1/lcd_show_pic_inst/n20997 ), 
    .A0(\lcd1/state_1_adj_2654 ), 
    .DI1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_1 ), 
    .DI0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_0 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_0 ), 
    .Q0(\lcd1/show_pic_data_0 ), 
    .F1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_1 ), 
    .Q1(\lcd1/show_pic_data_1 ));
  lcd1_lcd_show_pic_inst_SLICE_695 \lcd1/lcd_show_pic_inst/SLICE_695 ( 
    .C1(\lcd1/state_1_adj_2654 ), .B1(\lcd1/lcd_show_pic_inst/n21606 ), 
    .A1(\lcd1/lcd_show_pic_inst/n21261 ), 
    .D0(\lcd1/lcd_show_pic_inst/n14_adj_2648 ), .C0(\lcd1/state_1_adj_2654 ), 
    .B0(\lcd1/lcd_show_pic_inst/n21606 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .DI1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_3 ), 
    .DI0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_2 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_2 ), 
    .Q0(\lcd1/show_pic_data_2 ), 
    .F1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_3 ), 
    .Q1(\lcd1/show_pic_data_3 ));
  lcd1_lcd_show_pic_inst_SLICE_696 \lcd1/lcd_show_pic_inst/SLICE_696 ( 
    .D1(\lcd1/lcd_show_pic_inst/n21720 ), .C1(\lcd1/lcd_show_pic_inst/n21606 ), 
    .B1(\lcd1/state_1_adj_2654 ), 
    .D0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_4 ), 
    .C0(\lcd1/state_1_adj_2654 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/n21640 ), 
    .DI1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_7 ), 
    .DI0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_4 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_4 ), 
    .Q0(\lcd1/show_pic_data_4 ), 
    .F1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_7 ), 
    .Q1(\lcd1/show_pic_data_7 ));
  lcd1_lcd_show_pic_inst_SLICE_697 \lcd1/lcd_show_pic_inst/SLICE_697 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_show_pic_inst/temp_0 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), .A0(state_2_adj_2667), 
    .DI0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_6 ), 
    .M0(\lcd1/state_1_adj_2654 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_6 ), 
    .Q0(\lcd1/show_pic_data_6 ));
  lcd1_lcd_show_pic_inst_SLICE_698 \lcd1/lcd_show_pic_inst/SLICE_698 ( 
    .C1(\lcd1/state_1_adj_2654 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .C0(\lcd1/state_1_adj_2654 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .DI0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_8 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .CLK(\lcd1/clk_50MHz ), 
    .OFX0(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1383_8 ), 
    .Q0(\lcd1/show_pic_data_8 ));
  lcd1_SLICE_700 \lcd1/SLICE_700 ( .D1(\lcd1/state_3 ), 
    .C1(\lcd1/lcd_show_pic_inst/n16277 ), .B1(\lcd1/n18697 ), 
    .A1(state_2_adj_2667), .D0(\lcd1/control_inst/n21661 ), 
    .C0(\lcd1/state_5 ), .B0(\lcd1/state_3 ), .A0(\lcd1/state_1 ), 
    .DI1(\lcd1/lcd_show_pic_inst/n21513 ), .DI0(\lcd1/control_inst/n5379 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/control_inst/n5379 ), 
    .Q0(\lcd1/state_1 ), .F1(\lcd1/lcd_show_pic_inst/n21513 ), 
    .Q1(\lcd1/state_3 ));
  SLICE_701 SLICE_701( .DI0(n22433), 
    .CE(\lcd1/lcd_init_inst/clk_50MHz_enable_48 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(n22433), .Q0(\lcd1/state_5 ));
  lcd1_SLICE_702 \lcd1/SLICE_702 ( .C1(\lcd1/state_0 ), .A1(\lcd1/state_1 ), 
    .D0(\lcd1/n22 ), .C0(\lcd1/n4_adj_2656 ), 
    .B0(\lcd1/lcd_show_pic_inst/state_3_N_1670_2 ), 
    .A0(\lcd1/state_1_adj_2654 ), .DI0(\lcd1/lcd_show_pic_inst/n5353 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_show_pic_inst/n5353 ), 
    .Q0(\lcd1/state_1_adj_2654 ), .F1(\lcd1/n4_adj_2656 ));
  lcd1_SLICE_703 \lcd1/SLICE_703 ( .D1(\lcd1/state_1 ), 
    .C1(\lcd1/state_2_N_1179_2 ), .B1(\lcd1/state_3 ), 
    .A1(\lcd1/state_2_adj_2659 ), .D0(\lcd1/state_2_adj_2657 ), 
    .C0(\lcd1/lcd_init_inst/state_5_N_1271_1 ), 
    .B0(\lcd1/lcd_init_inst/state_5_N_1277_3 ), 
    .A0(\lcd1/lcd_init_inst/state_1 ), .DI1(\lcd1/control_inst/n5375 ), 
    .DI0(\lcd1/lcd_init_inst/n5295 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n5295 ), .Q0(\lcd1/state_2_adj_2657 ), 
    .F1(\lcd1/control_inst/n5375 ), .Q1(\lcd1/state_2_adj_2659 ));
  lcd1_lcd_show_pic_inst_SLICE_704 \lcd1/lcd_show_pic_inst/SLICE_704 ( 
    .D1(\lcd1/lcd_show_pic_inst/n21674 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .B1(\lcd1/lcd_show_pic_inst/n21656 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), .D0(\lcd1/n19935 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .B0(\lcd1/lcd_show_pic_inst/n21674 ), .A0(\lcd1/lcd_show_pic_inst/temp_4 ), 
    .DI0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_3 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/temp_239_N_1403_3 ), .Q0(\lcd1/temp_3 ), 
    .F1(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ));
  lcd1_SLICE_705 \lcd1/SLICE_705 ( .C1(\lcd1/q_239_N_2289_2 ), 
    .A1(\lcd1/pic_ram_u0/q_239_N_2289_3 ), 
    .D0(\lcd1/pic_ram_u0/q_239_N_2289_0 ), .C0(\lcd1/pic_ram_u0/n21521 ), 
    .B0(\lcd1/pic_ram_u0/q_239_N_2289_1 ), .A0(\lcd1/n16 ), 
    .DI0(\lcd1/n21518 ), .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_167 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10860 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/n21518 ), .Q0(\lcd1/temp_10 ), .F1(\lcd1/pic_ram_u0/n21521 ));
  lcd1_lcd_write_inst_SLICE_706 \lcd1/lcd_write_inst/SLICE_706 ( 
    .C0(\lcd1/lcd_write_inst/mosi_N_1133 ), .A0(\lcd1/lcd_write_inst/state_0 ), 
    .DI0(\lcd1/lcd_write_inst/n4225 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_111 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n4225 ), .Q0(lcd_mosi_c));
  lcd1_lcd_init_inst_SLICE_707 \lcd1/lcd_init_inst/SLICE_707 ( 
    .DI0(\n22433\009/BUF1 ), .CE(\lcd1/lcd_init_inst/lcd_rst_high_flag ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\n22433\009/BUF1 ), .Q0(lcd_rst_c));
  lcd1_lcd_write_inst_SLICE_708 \lcd1/lcd_write_inst/SLICE_708 ( 
    .D1(state_2_adj_2666), .B0(\lcd1/lcd_write_inst/sclk_flag ), 
    .A0(lcd_sclk_c), .DI0(\lcd1/lcd_write_inst/sclk_N_1131 ), 
    .LSR(\lcd1/lcd_write_inst/state_0 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/sclk_N_1131 ), .Q0(lcd_sclk_c), .F1(lcd_cs_c));
  SLICE_709 SLICE_709( .D1(handline_5), .C1(n8_adj_2668), .B1(handline_7), 
    .A1(handline_4), .D0(n10_adj_2677), .C0(handline_8), .B0(handline_6), 
    .DI0(led_N_11), .CE(clk_c_enable_20), .CLK(clk_c), .F0(led_N_11), 
    .Q0(led_c), .F1(n10_adj_2677));
  lcd1_lcd_show_pic_inst_SLICE_710 \lcd1/lcd_show_pic_inst/SLICE_710 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_6 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_7 ), 
    .B1(\lcd1/lcd_show_pic_inst/n20258 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_4 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_5 ), .C0(state_2_adj_2667), 
    .B0(\lcd1/lcd_show_pic_inst/n20357 ), .A0(\lcd1/lcd_show_pic_inst/n12 ), 
    .DI0(\lcd1/lcd_show_pic_inst/length_num_flag_N_1998 ), .LSR(the1_wr_done), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/length_num_flag_N_1998 ), .Q0(length_num_flag), 
    .F1(\lcd1/lcd_show_pic_inst/n20357 ));
  SLICE_720 SLICE_720( .D1(\u7/ack_flag ), .A1(state_back_0), .D0(state_0), 
    .C0(\u7/n21528 ), .B0(\u7/n53 ), .A0(\u7/n21534 ), .DI1(n2325), 
    .M1(n20424), .M0(n2619), .FXB(n2319), .FXA(n2305), 
    .CE(\u7/clk_c_enable_111 ), .CLK(clk_c), .OFX0(n2319), .Q1(state_0), 
    .OFX1(n2325));
  SLICE_721 SLICE_721( .D1(n21551), .C1(n20134), .B1(state_2), .A1(n21653), 
    .D0(\u7/ack_flag ), .C0(n2619), .B0(\u7/n21219 ), .A0(\u7/state_back_1 ), 
    .DI0(\u7/n21220 ), .CE(\u7/clk_c_enable_15 ), .CLK(clk_c), 
    .F0(\u7/n21220 ), .Q0(state_1), .F1(n2619));
  SLICE_722 SLICE_722( .D1(n11417), .C1(state_2), .B1(n2615), .A1(n57), 
    .D0(n2619), .C0(n2303), .B0(n54), .A0(n21529), .DI0(n2323), 
    .CE(\u7/clk_c_enable_86 ), .CLK(clk_c), .F0(n2323), .Q0(state_2), 
    .F1(n2303));
  u7_SLICE_723 \u7/SLICE_723 ( .D1(cnt_main_2), .C1(dat_valid_N_624), 
    .B1(cnt_main_1), .A1(cnt_main_0), .D0(\u7/n96 ), .C0(state_0), 
    .B0(\u7/n10 ), .A0(n72), .DI0(\u7/n19887 ), .CE(\u7/clk_c_enable_89 ), 
    .CLK(clk_c), .F0(\u7/n19887 ), .Q0(state_3), .F1(\u7/n96 ));
  lcd1_lcd_init_inst_SLICE_724 \lcd1/lcd_init_inst/SLICE_724 ( 
    .D1(\lcd1/lcd_init_inst/n21569 ), .C1(\lcd1/lcd_init_inst/cnt_150ms_16 ), 
    .B1(\lcd1/lcd_init_inst/n20199 ), .A1(\lcd1/lcd_init_inst/n20110 ), 
    .D0(\lcd1/lcd_init_inst/state_5_N_1289_5 ), 
    .C0(\lcd1/lcd_init_inst/state_3 ), 
    .B0(\lcd1/lcd_init_inst/state_5_N_1283_3 ), .A0(state_4), 
    .DI0(\lcd1/lcd_init_inst/n5291 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_init_inst/n5291 ), .Q0(state_4), 
    .F1(\lcd1/lcd_init_inst/state_5_N_1283_3 ));
  lcd1_SLICE_725 \lcd1/SLICE_725 ( 
    .D1(\lcd1/lcd_show_pic_inst/state_3_N_1670_2 ), 
    .C1(\lcd1/lcd_show_pic_inst/n16277 ), .B1(\lcd1/state_1_adj_2654 ), 
    .A1(state_2_adj_2667), .D0(\lcd1/lcd_write_inst/state_3_N_1111_3 ), 
    .C0(\lcd1/lcd_write_inst/state_3_N_1107_1 ), .B0(state_2_adj_2666), 
    .A0(\lcd1/lcd_write_inst/state_1 ), .DI1(\lcd1/lcd_show_pic_inst/n20289 ), 
    .DI0(\lcd1/lcd_write_inst/n5373 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n5373 ), .Q0(state_2_adj_2666), 
    .F1(\lcd1/lcd_show_pic_inst/n20289 ), .Q1(state_2_adj_2667));
  lcd1_lcd_draw_line_inst_SLICE_726 \lcd1/lcd_draw_line_inst/SLICE_726 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag ), 
    .C1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_3_N_2231_2 ), 
    .A1(state_2_adj_2672), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2107_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2111_3 ), 
    .A0(state_2_adj_2670), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5317 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5325 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5325 ), 
    .Q0(state_2_adj_2670), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5317 ), 
    .Q1(state_2_adj_2672));
  lcd1_lcd_draw_line_inst_SLICE_727 \lcd1/lcd_draw_line_inst/SLICE_727 ( 
    .D1(state_2_adj_2672), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag ), 
    .B1(\lcd1/lcd_draw_line_inst/n21595 ), .A1(state_3_adj_2671), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2111_3 ), 
    .C0(state_2_adj_2670), .B0(\lcd1/lcd_draw_line_inst/n21594 ), 
    .A0(state_3_adj_2669), 
    .DI1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5315 ), 
    .DI0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5323 ), 
    .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5323 ), 
    .Q0(state_3_adj_2669), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n5315 ), 
    .Q1(state_3_adj_2671));
  u7_SLICE_728 \u7/SLICE_728 ( .D1(state_1), .B1(state_0), .D0(state_1), 
    .B0(state_0), .DI0(\u7/n21646 ), .CE(\u7/clk_c_enable_78 ), .CLK(clk_c), 
    .F0(\u7/n21646 ), .Q0(state_back_0), .F1(n21653));
  u7_SLICE_730 \u7/SLICE_730 ( .C1(state_0), .B1(\u7/n4001 ), .A1(state_1), 
    .C0(\u7/n78 ), .B0(\u7/cnt_mode2_1 ), .A0(state_1), .DI0(\u7/n18539 ), 
    .CE(\u7/clk_400khz_enable_4 ), .CLK(\u7/clk_400khz ), .F0(\u7/n18539 ), 
    .Q0(\u7/ack ), .F1(n21555));
  SLICE_731 SLICE_731( .D1(n21551), .C1(\u7/state_back_1 ), 
    .B1(\u7/state_3_N_426_1 ), .A1(state_2), .C0(n9389), .B0(i2c_sda_out), 
    .A0(state_2), .DI0(n18508), .CE(\u7/clk_400khz_enable_3 ), 
    .CLK(\u7/clk_400khz ), .F0(n18508), .Q0(\u7/ack_flag ), .F1(\u7/n21216 ));
  u7_SLICE_732 \u7/SLICE_732 ( .D1(\u7/clk_400khz ), .C1(\u7/n20698 ), 
    .A1(\u7/n10901 ), .D0(\u7/clk_400khz ), .A0(\u7/n10901 ), 
    .DI0(\u7/clk_400khz_N_625 ), .CLK(clk_c), .F0(\u7/clk_400khz_N_625 ), 
    .Q0(\u7/clk_400khz ), .F1(\u7/clk_c_enable_15 ));
  u7_SLICE_733 \u7/SLICE_733 ( .D0(cnt_1), .C0(cnt_0), .B0(\u7/cnt_2 ), 
    .A0(n11822), .DI0(\u7/n7_adj_2319 ), .CE(\u7/clk_c_enable_90 ), 
    .CLK(clk_c), .F0(\u7/n7_adj_2319 ), .Q0(\u7/cnt_2 ), .Q1(\u7/cnt_3 ));
  u7_SLICE_734 \u7/SLICE_734 ( .D1(state_0), .C1(state_3), .B1(\u7/n481 ), 
    .A1(state_1), .C0(state_3), .B0(\u7/n481 ), .A0(\u7/n507 ), 
    .DI0(\u7/n9938 ), .CE(\u7/clk_c_enable_121 ), .CLK(clk_c), .F0(\u7/n9938 ), 
    .Q0(\u7/cnt_delay_0 ), .F1(n33));
  u7_SLICE_735 \u7/SLICE_735 ( .D1(cnt_mode1_0), .C1(\u7/cnt_mode1_1 ), 
    .B1(\u7/reg_data_3 ), .A1(\u7/reg_addr_3 ), .D0(cnt_mode1_0), 
    .A0(\u7/cnt_mode1_1 ), .DI0(\u7/n148 ), .CE(\u7/clk_c_enable_92 ), 
    .LSR(\u7/n16979 ), .CLK(clk_c), .F0(\u7/n148 ), .Q0(\u7/cnt_mode1_1 ), 
    .F1(\u7/n2870 ));
  u7_SLICE_736 \u7/SLICE_736 ( .D1(\u7/cnt_mode2_0 ), .A1(\u7/cnt_mode2_1 ), 
    .A0(\u7/cnt_mode2_0 ), .DI1(\u7/n8273 ), .DI0(\u7/n1_adj_2322 ), 
    .CE(\u7/clk_c_enable_98 ), .LSR(\u7/n10854 ), .CLK(clk_c), 
    .F0(\u7/n1_adj_2322 ), .Q0(\u7/cnt_mode2_0 ), .F1(\u7/n8273 ), 
    .Q1(\u7/cnt_mode2_1 ));
  u7_SLICE_737 \u7/SLICE_737 ( .C1(\u7/cnt_mode2_1 ), .B1(\u7/cnt_mode2_0 ), 
    .A1(\u7/cnt_mode2_2 ), .C0(\u7/cnt_mode2_1 ), .B0(\u7/cnt_mode2_0 ), 
    .A0(\u7/cnt_mode2_2 ), .DI0(\u7/n15815 ), .CE(\u7/clk_c_enable_98 ), 
    .LSR(\u7/n10854 ), .CLK(clk_c), .F0(\u7/n15815 ), .Q0(\u7/cnt_mode2_2 ), 
    .F1(n11417));
  u7_SLICE_738 \u7/SLICE_738 ( .B1(\u7/cnt_start_0 ), .A1(\u7/cnt_start_1 ), 
    .A0(\u7/cnt_start_0 ), .DI1(\u7/n235 ), .DI0(\u7/n236 ), 
    .CE(\u7/clk_c_enable_114 ), .LSR(\u7/n11817 ), .CLK(clk_c), .F0(\u7/n236 ), 
    .Q0(\u7/cnt_start_0 ), .F1(\u7/n235 ), .Q1(\u7/cnt_start_1 ));
  u7_SLICE_739 \u7/SLICE_739 ( .D1(\u7/cnt_start_0 ), .C1(\u7/cnt_start_1 ), 
    .B1(\u7/cnt_start_2 ), .A1(\u7/cnt_start_3 ), .D0(\u7/cnt_start_0 ), 
    .B0(\u7/cnt_start_1 ), .A0(\u7/cnt_start_2 ), .DI1(\u7/n233 ), 
    .DI0(\u7/n234 ), .CE(\u7/clk_c_enable_114 ), .LSR(\u7/n11817 ), 
    .CLK(clk_c), .F0(\u7/n234 ), .Q0(\u7/cnt_start_2 ), .F1(\u7/n233 ), 
    .Q1(\u7/cnt_start_3 ));
  u7_SLICE_740 \u7/SLICE_740 ( .D1(state_2), .C1(\u7/n11835 ), 
    .B1(\u7/cnt_stop_0 ), .A1(\u7/cnt_stop_1 ), .D0(\u7/n11835 ), .B0(state_2), 
    .A0(\u7/cnt_stop_0 ), .DI1(\u7/n20009 ), .DI0(\u7/n18615 ), 
    .CE(\u7/clk_c_enable_74 ), .CLK(clk_c), .F0(\u7/n18615 ), 
    .Q0(\u7/cnt_stop_0 ), .F1(\u7/n20009 ), .Q1(\u7/cnt_stop_1 ));
  u7_SLICE_741 \u7/SLICE_741 ( .D1(state_2), .C1(\u7/n11835 ), 
    .D0(\u7/cnt_stop_1 ), .C0(\u7/n21567 ), .B0(\u7/cnt_stop_0 ), 
    .A0(\u7/cnt_stop_2 ), .DI0(\u7/n20010 ), .CE(\u7/clk_c_enable_74 ), 
    .CLK(clk_c), .F0(\u7/n20010 ), .Q0(\u7/cnt_stop_2 ), .F1(\u7/n21567 ), 
    .Q1(\u7/cnt_stop_3 ));
  u7_SLICE_758 \u7/SLICE_758 ( .D1(state_3), .C1(n24), .B1(\u7/clk_400khz ), 
    .A1(\u7/n10901 ), .D0(state_3), .B0(\u7/n6 ), .A0(state_2), 
    .DI0(\u7/i2c_sda_N_658 ), .CE(\u7/i2c_sda_N_652 ), .CLK(\u7/clk_400khz ), 
    .F0(\u7/i2c_sda_N_658 ), .Q0(\u7/i2c_sda_N_621 ), .F1(n2615));
  u7_SLICE_759 \u7/SLICE_759 ( .B1(dat_valid_N_624), .A1(cnt_main_1), 
    .D0(cnt_main_0), .B0(cnt_main_2), .A0(dat_valid_N_624), .DI1(\u7/n98 ), 
    .DI0(\u7/n20042 ), .CE(\u7/clk_c_enable_105 ), .CLK(clk_c), 
    .F0(\u7/n20042 ), .Q0(\u7/reg_addr_0 ), .F1(\u7/n98 ), 
    .Q1(\u7/reg_addr_1 ));
  u7_SLICE_760 \u7/SLICE_760 ( .B1(cnt_main_2), .A1(dat_valid_N_624), 
    .B0(cnt_main_2), .A0(dat_valid_N_624), .DI0(\u7/n97 ), 
    .M1(dat_valid_N_624), .CE(\u7/clk_c_enable_105 ), .CLK(clk_c), 
    .F0(\u7/n97 ), .Q0(\u7/reg_addr_2 ), .F1(n72), .Q1(\u7/reg_addr_3 ));
  u7_SLICE_762 \u7/SLICE_762 ( .D1(cnt_main_2), .C1(cnt_main_1), 
    .A1(\u7/n21533 ), .D0(cnt_main_0), .C0(cnt_main_1), .DI0(\u7/n3 ), 
    .CE(\u7/clk_c_enable_103 ), .CLK(clk_c), .F0(\u7/n3 ), 
    .Q0(\u7/reg_data_2 ), .F1(\u7/n74 ));
  u8_SLICE_765 \u8/SLICE_765 ( .B1(\u8/velocity_temp_8 ), .A1(\u8/count ), 
    .A0(\u8/count ), .DI0(\u8/n10 ), .CLK(clk_c_enable_20), .F0(\u8/n10 ), 
    .Q0(\u8/count ), .F1(\u8/n10853 ));
  SLICE_782 SLICE_782( .M1(prox_dat_0), .M0(\u8/prox_dat0_0 ), 
    .CLK(clk_c_enable_20), .F0(VCC_net), .Q0(\u8/prox_dat1_0 ), .F1(GND_net), 
    .Q1(\u8/prox_dat0_0 ));
  SLICE_783 SLICE_783( .C1(cnt_read_1), .A1(cnt_read_2), .D0(\adj/deb/cnt_15 ), 
    .C0(\adj/deb/cnt_16 ), .B0(\adj/deb/cnt_17 ), .A0(\adj/deb/cnt_4 ), 
    .M0(\u8/prox_dat0_1 ), .CLK(dat_valid), .F0(\adj/deb/n31 ), 
    .Q0(\u8/prox_dat1_1 ), .F1(\u7/n5 ));
  SLICE_784 SLICE_784( .D1(\adj/deb/key_rst_pre_0 ), 
    .C1(\adj/deb/key_rst_pre_1 ), .B1(\adj/deb/key_rst_1 ), 
    .A1(\adj/deb/key_rst_0 ), .D0(\u8/n104 ), .M1(prox_dat_11), 
    .M0(\u8/prox_dat0_2 ), .CLK(clk_c_enable_20), .F0(\u8/n8 ), 
    .Q0(\u8/prox_dat1_2 ), .F1(\adj/deb/cnt_17__N_165 ), 
    .Q1(\u8/prox_dat0_11 ));
  u8_SLICE_785 \u8/SLICE_785 ( .D1(\u8/n105 ), .A0(\u8/n102 ), 
    .M1(\u8/prox_dat0_4 ), .M0(\u8/prox_dat0_3 ), .CLK(dat_valid), 
    .F0(\u8/n6 ), .Q0(\u8/prox_dat1_3 ), .F1(\u8/n9 ), .Q1(\u8/prox_dat1_4 ));
  u8_SLICE_786 \u8/SLICE_786 ( .A1(\u8/n103 ), .D0(\u8/n100 ), 
    .M1(\u8/prox_dat0_6 ), .M0(\u8/prox_dat0_5 ), .CLK(clk_c_enable_20), 
    .F0(\u8/n4 ), .Q0(\u8/prox_dat1_5 ), .F1(\u8/n7 ), .Q1(\u8/prox_dat1_6 ));
  u8_SLICE_787 \u8/SLICE_787 ( .D1(\u8/n101 ), .C0(\u8/n2801 ), 
    .B0(\u8/n2800 ), .M1(\u8/prox_dat0_8 ), .M0(\u8/prox_dat0_7 ), 
    .CLK(clk_c_enable_20), .F0(\u8/n4_adj_2332 ), .Q0(\u8/prox_dat1_7 ), 
    .F1(\u8/n5 ), .Q1(\u8/prox_dat1_8 ));
  u8_SLICE_788 \u8/SLICE_788 ( .A1(\u8/n98 ), .C0(\u8/n99 ), 
    .M1(\u8/prox_dat0_10 ), .M0(\u8/prox_dat0_9 ), .CLK(clk_c_enable_20), 
    .F0(\u8/n3 ), .Q0(\u8/prox_dat1_9 ), .F1(\u8/n2 ), .Q1(\u8/prox_dat1_10 ));
  u8_SLICE_789 \u8/SLICE_789 ( .D1(\u8/diff_15_N_728_13 ), 
    .C1(\u8/diff_15_N_728_14 ), .B1(\u8/diff_15_N_728_12 ), 
    .A1(\u8/diff_15_N_728_11 ), .D0(\u8/diff_15_N_712_14 ), 
    .C0(\u8/diff_15_N_712_13 ), .B0(\u8/diff_15_N_712_11 ), 
    .A0(\u8/diff_15_N_712_12 ), .M1(\u8/prox_dat0_12 ), .M0(\u8/prox_dat0_11 ), 
    .CLK(clk_c_enable_20), .F0(\u8/n21128 ), .Q0(\u8/prox_dat1_11 ), 
    .F1(\u8/n21142 ), .Q1(\u8/prox_dat1_12 ));
  SLICE_790 SLICE_790( .D1(adc_data_7), .C1(adc_data_0), 
    .D0(\jump/time_count_down_0 ), .A0(\jump/time_count_down_10 ), 
    .M1(\u8/prox_dat0_14 ), .M0(\u8/prox_dat0_13 ), .CLK(clk_c_enable_20), 
    .F0(\jump/mult_15u_15u_0_pp_5_10_adj_2533 ), .Q0(\u8/prox_dat1_13 ), 
    .F1(n10), .Q1(\u8/prox_dat1_14 ));
  SLICE_791 SLICE_791( .C1(\jump/time_count_r_0 ), .B1(\jump/time_count_up_2 ), 
    .D0(\jump/fre_500us/count_up_9 ), .C0(\jump/fre_500us/count_up_14 ), 
    .B0(\jump/fre_500us/count_up_10 ), .A0(\jump/fre_500us/count_up_12 ), 
    .M1(prox_dat_15), .M0(\u8/prox_dat0_15 ), .CLK(clk_c_enable_20), 
    .F0(\jump/fre_500us/n20349 ), .Q0(\u8/prox_dat1_15 ), 
    .F1(\jump/mult_15u_15u_0_pp_1_2_adj_2409 ), .Q1(\u8/prox_dat0_15 ));
  SLICE_792 SLICE_792( .D1(\jump/n10772 ), .C1(\jump/n10774 ), 
    .B1(\jump/n10773 ), .A1(handline_8), .C0(\jump/n27 ), .B0(\jump/n26 ), 
    .M0(\u8/prox_dat0_6 ), .CE(\u8/clk_c_enable_20_enable_5 ), .CLK(dat_valid), 
    .F0(\jump/n14426 ), .Q0(\u8/prox_dat2_6 ), .F1(\jump/n21591 ));
  SLICE_793 SLICE_793( .C1(\jump/n22 ), .B1(\jump/n11 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n191 ), 
    .M1(\u8/prox_dat0_8 ), .M0(\u8/prox_dat0_7 ), 
    .CE(\u8/clk_c_enable_20_enable_5 ), .CLK(clk_c_enable_20), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2608 ), 
    .Q0(\u8/prox_dat2_7 ), .F1(\jump/n18007 ), .Q1(\u8/prox_dat2_8 ));
  SLICE_794 SLICE_794( .C1(\lcd1/lcd_init_inst/state_5_N_1289_5 ), 
    .A1(state_4), .C0(\lcd1/lcd_init_inst/cnt_150ms_7 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_20 ), .M1(\u8/prox_dat0_10 ), 
    .M0(\u8/prox_dat0_9 ), .CE(\u8/clk_c_enable_20_enable_5 ), 
    .CLK(clk_c_enable_20), .F0(\lcd1/lcd_init_inst/n20228 ), 
    .Q0(\u8/prox_dat2_9 ), .F1(\lcd1/lcd_init_inst/clk_50MHz_enable_48 ), 
    .Q1(\u8/prox_dat2_10 ));
  SLICE_795 SLICE_795( .D1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), .M0(\u8/prox_dat0_11 ), 
    .CE(\u8/clk_c_enable_20_enable_5 ), .CLK(clk_c_enable_20), 
    .F0(\lcd1/lcd_show_pic_inst/n14_adj_2648 ), .Q0(\u8/prox_dat2_11 ), 
    .F1(\lcd1/lcd_init_inst/n18486 ));
  lcd1_SLICE_796 \lcd1/SLICE_796 ( 
    .C1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_8 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9 ), 
    .C0(\lcd1/lcd_write_inst/cnt_delay_1 ), 
    .B0(\lcd1/lcd_write_inst/cnt_delay_4 ), .M1(wr_done), 
    .M0(\lcd1/lcd_write_inst/state_3 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n6 ), .Q0(wr_done), 
    .F1(\lcd1/lcd_show_pic_inst/n20258 ), .Q1(the1_wr_done));
  SLICE_797 SLICE_797( .D1(\u7/cnt_stop_1 ), .C1(\u7/cnt_stop_2 ), 
    .B1(\u7/cnt_stop_3 ), .A1(\u7/cnt_stop_0 ), .D0(n4_adj_2675), .C0(n21564), 
    .B0(i2c_sda_N_637), .A0(state_1), .M1(state_0), .FXB(n21514), .FXA(n21509), 
    .OFX0(n21514), .F1(n21564), .OFX1(n20441));
  SLICE_798 SLICE_798( .D1(\u7/cnt_start_2 ), .C1(\u7/cnt_start_0 ), 
    .B1(\u7/cnt_start_1 ), .A1(\u7/cnt_start_3 ), .D0(state_1), 
    .C0(cnt_read_3), .B0(n21), .A0(n4442), .OFX0(n21509), .F1(n21));
  u7_SLICE_799 \u7/SLICE_799 ( .D1(cnt_read_1), .C1(cnt_read_0), 
    .B1(cnt_read_2), .D0(\u7/n9419 ), .C0(state_0), .B0(\u7/n21210 ), 
    .M1(state_1), .FXB(\u7/n21515 ), .FXA(\u7/n21213 ), .OFX0(\u7/n21515 ), 
    .F1(\u7/n21210 ), .OFX1(\u7/n21214 ));
  lcd1_lcd_write_inst_i3963_SLICE_800 \lcd1/lcd_write_inst/i3963/SLICE_800 ( 
    .D1(\lcd1/state_1 ), .C1(\lcd1/control_inst/n2_adj_2602 ), 
    .B1(\lcd1/control_inst/n4_adj_2601 ), .A1(\lcd1/show_pic_data_6 ), 
    .D0(\lcd1/init_data_5 ), .C0(\lcd1/control_inst/n2_adj_2603 ), 
    .B0(\lcd1/control_inst/state_0 ), .A0(\lcd1/control_inst/n3 ), 
    .M0(\lcd1/lcd_write_inst/mosi_N_1136 ), .OFX0(\lcd1/lcd_write_inst/n5745 ));
  lcd1_lcd_write_inst_i3965_SLICE_801 \lcd1/lcd_write_inst/i3965/SLICE_801 ( 
    .D1(\lcd1/control_inst/state_0 ), .C1(\lcd1/control_inst/n3 ), 
    .B1(\lcd1/init_data_3 ), .A1(\lcd1/control_inst/n2_adj_2586 ), 
    .D0(\lcd1/show_pic_data_2 ), .C0(\lcd1/control_inst/n4_adj_2589 ), 
    .B0(\lcd1/state_1 ), .A0(\lcd1/control_inst/n2_adj_2590 ), 
    .M0(\lcd1/lcd_write_inst/mosi_N_1139 ), .OFX0(\lcd1/lcd_write_inst/n5747 ));
  lcd1_lcd_write_inst_mosi_I_19_SLICE_802 
    \lcd1/lcd_write_inst/mosi_I_19/SLICE_802 ( 
    .D1(\lcd1/lcd_write_inst/n21572 ), .C1(\lcd1/lcd_write_inst/n20392 ), 
    .B1(\lcd1/lcd_write_inst/n3359 ), .A1(\lcd1/lcd_write_inst/n5746 ), 
    .D0(\lcd1/n4 ), .C0(\lcd1/lcd_write_inst/n5747 ), .B0(\lcd1/n3 ), 
    .A0(\lcd1/lcd_write_inst/mosi_N_1138 ), .M0(\lcd1/lcd_write_inst/n20395 ), 
    .OFX0(\lcd1/lcd_write_inst/mosi_N_1133 ));
  lcd1_lcd_init_inst_i89_SLICE_803 \lcd1/lcd_init_inst/i89/SLICE_803 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .B1(\lcd1/lcd_init_inst/n21535 ), 
    .A1(\lcd1/lcd_init_inst/n21538 ), .D0(\lcd1/lcd_init_inst/n18486 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .B0(\lcd1/lcd_init_inst/n21558 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), 
    .M0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .OFX0(\lcd1/lcd_init_inst/n84 ));
  lcd1_lcd_init_inst_i46_SLICE_804 \lcd1/lcd_init_inst/i46/SLICE_804 ( 
    .D1(\lcd1/lcd_init_inst/n87 ), .C1(\lcd1/lcd_init_inst/n21583 ), 
    .B1(\lcd1/lcd_init_inst/n21627 ), .A1(\lcd1/lcd_init_inst/cnt_s4_num_17 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .C0(\lcd1/lcd_init_inst/n21629 ), 
    .B0(\lcd1/lcd_init_inst/n21545 ), .A0(\lcd1/lcd_init_inst/n21538 ), 
    .M0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .OFX0(\lcd1/lcd_init_inst/n41 ));
  lcd1_lcd_init_inst_i88_SLICE_805 \lcd1/lcd_init_inst/i88/SLICE_805 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), .C1(\lcd1/lcd_init_inst/n21538 ), 
    .B1(\lcd1/lcd_init_inst/n21545 ), .A1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), .B0(\lcd1/lcd_init_inst/n21545 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .M0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .OFX0(\lcd1/lcd_init_inst/n83 ));
  lcd1_lcd_init_inst_i19029_SLICE_806 \lcd1/lcd_init_inst/i19029/SLICE_806 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/n12_adj_2625 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A0(\lcd1/lcd_init_inst/n12_adj_2625 ), .M0(\lcd1/lcd_init_inst/n21623 ), 
    .OFX0(\lcd1/lcd_init_inst/n14626 ));
  lcd1_lcd_init_inst_i19027_SLICE_807 \lcd1/lcd_init_inst/i19027/SLICE_807 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .A1(\lcd1/lcd_init_inst/n21545 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .A0(\lcd1/lcd_init_inst/n21545 ), 
    .M0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .OFX0(\lcd1/lcd_init_inst/n21727 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_i18917_SLICE_808 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n199 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n189 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_3 )
    );
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_i18910_SLICE_809 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n197 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n187 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_5 )
    );
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_7_i15_SLICE_810 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810 
    ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n195 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n185 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_7 )
    );
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_6_i15_SLICE_811 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811 
    ( .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n196 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n186 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_6 )
    );
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_4_i15_SLICE_812 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812 
    ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n198 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n188 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_3 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_data_8_N_2167_4 )
    );
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_i18961_SLICE_813 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A1(handline_6), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21400 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_i19031_SLICE_814 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .B1(handline_2), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .B0(handline_2), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .M0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .OFX0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21733 ));
  jump_LessThan_43_i14_SLICE_815 \jump/LessThan_43_i14/SLICE_815 ( 
    .D1(handline_7), .B1(\jump/n10_adj_2456 ), .A1(n21635), .D0(handline_0), 
    .C0(n21666), .B0(handline_1), .A0(n21664), .M0(\jump/n20419 ), 
    .OFX0(\jump/n14 ));
  i19365_SLICE_816 \i19365/SLICE_816 ( .D1(n2619), .C1(dat_valid_N_624), 
    .B1(cnt_main_1), .A1(cnt_main_0), .D0(n2619), .C0(dat_valid_N_624), 
    .B0(cnt_main_1), .A0(cnt_main_0), .M0(cnt_main_2), .OFX0(n22431));
  mux_1255_i1_SLICE_817 \mux_1255_i1/SLICE_817 ( .D1(state_2), .C1(n11417), 
    .B1(state_back_0), .A1(n14616), .D0(cnt_mode1_2), .C0(n6_adj_2665), 
    .B0(\u7/n18670 ), .A0(n21551), .M0(n2615), .OFX0(n2305));
  i19007_SLICE_818 \i19007/SLICE_818 ( .D1(n21564), .C1(n4652), .B1(state_1), 
    .A1(state_0), .D0(cnt_mode1_3), .C0(cnt_mode1_2), .B0(state_1), 
    .A0(state_0), .M0(state_2), .OFX0(n30));
  i18344_SLICE_819 \i18344/SLICE_819 ( .D1(state_0), .C1(cnt_read_3), 
    .B1(i2c_sda_N_637), .A1(n21564), .D0(state_0), .C0(n22428), 
    .B0(cnt_write_3), .A0(n21644), .M0(state_1), .OFX0(n20432));
  i18362_SLICE_820 \i18362/SLICE_820 ( .D1(cnt_0), .B1(data_wr_1), 
    .A1(data_wr_0), .D0(cnt_0), .C0(data_wr_2), .A0(data_wr_3), .M0(cnt_1), 
    .OFX0(n20450));
  u8_i18835_SLICE_821 \u8/i18835/SLICE_821 ( .D1(\u8/n21142 ), 
    .B1(\u8/diff_15_N_728_15 ), .D0(\u8/n21128 ), .B0(\u8/diff_15_N_712_15 ), 
    .M0(\u8/n4_adj_2332 ), .OFX0(\u8/clk_c_enable_20_enable_5 ));
  u7_state_3__I_0_i6_SLICE_822 \u7/state_3__I_0_i6/SLICE_822 ( .D1(n21668), 
    .C1(cnt_read_1), .B1(state_0), .A1(cnt_read_2), .D0(cnt_write_1), 
    .C0(cnt_write_2), .B0(state_0), .A0(\u7/n21669 ), .M0(state_1), 
    .OFX0(\u7/n6 ));
  u7_i19015_SLICE_823 \u7/i19015/SLICE_823 ( .D1(cnt_main_1), 
    .C1(dat_valid_N_624), .B1(n19972), .A1(cnt_main_0), .D0(n19972), 
    .C0(dat_valid_N_624), .B0(cnt_main_1), .A0(cnt_main_0), .M0(cnt_main_2), 
    .OFX0(\u7/n27 ));
  u7_i19009_SLICE_824 \u7/i19009/SLICE_824 ( .D1(state_2), .C1(\u7/n4001 ), 
    .B1(n21551), .A1(state_0), .D0(state_2), .C0(\u7/n3999 ), .B0(n21551), 
    .A0(state_0), .M0(state_1), .OFX0(\u7/clk_c_enable_90 ));
  u7_i18347_SLICE_825 \u7/i18347/SLICE_825 ( .D1(\u7/n21634 ), .C1(state_0), 
    .B1(cnt_read_1), .A1(n21668), .D0(\u7/cnt_start_3 ), .C0(state_0), 
    .B0(\u7/cnt_start_2 ), .A0(\u7/n21605 ), .M0(state_1), .OFX0(\u7/n20435 ));
  u7_i18786_SLICE_826 \u7/i18786/SLICE_826 ( .C1(\u7/cnt_mode2_2 ), 
    .B1(\u7/cnt_mode2_1 ), .A1(cnt_mode2_3), .D0(state_1), 
    .C0(\u7/cnt_mode2_2 ), .B0(\u7/cnt_mode2_1 ), .A0(cnt_mode2_3), 
    .M0(\u7/cnt_mode2_0 ), .OFX0(\u7/state_3_N_426_1 ));
  u7_i18913_SLICE_827 \u7/i18913/SLICE_827 ( .D1(cnt_read_3), .C1(\u7/n4001 ), 
    .B1(\u7/n6_adj_2316 ), .A1(state_0), .D0(\u7/n6_adj_2318 ), 
    .C0(\u7/n3999 ), .B0(cnt_write_3), .A0(state_0), .M0(state_1), 
    .OFX0(\u7/n21297 ));
  u7_i18366_SLICE_828 \u7/i18366/SLICE_828 ( .D1(\u7/n6_adj_2315 ), 
    .C1(\u7/n5 ), .B1(\u7/n21587 ), .A1(state_0), .D0(i2c_sda_N_643), 
    .C0(\u7/cnt_start_2 ), .B0(\u7/n21655 ), .A0(state_0), .M0(state_1), 
    .OFX0(\u7/n20454 ));
  u7_i18871_SLICE_829 \u7/i18871/SLICE_829 ( .D1(n24), .A1(\u7/n21216 ), 
    .D0(\u7/n21724 ), .C0(n21551), .B0(\u7/n21534 ), .A0(n67), .M0(n21529), 
    .OFX0(\u7/n21219 ));
  u7_i18866_SLICE_830 \u7/i18866/SLICE_830 ( .D1(cnt_write_1), 
    .C1(cnt_write_0), .B1(cnt_write_2), .C0(\u7/cnt_start_1 ), 
    .B0(\u7/cnt_start_2 ), .M0(state_0), .OFX0(\u7/n21213 ));
  u7_i19011_SLICE_831 \u7/i19011/SLICE_831 ( .D1(cnt_write_3), 
    .C1(cnt_write_1), .B1(cnt_write_2), .A1(\u7/n14018 ), .D0(cnt_write_3), 
    .C0(cnt_write_2), .B0(\u7/n14018 ), .M0(cnt_write_0), .OFX0(\u7/n3999 ));
  u7_i19025_SLICE_832 \u7/i19025/SLICE_832 ( .C1(state_0), 
    .B1(dat_valid_N_624), .A1(cnt_main_0), .D0(cnt_main_1), .C0(state_0), 
    .B0(dat_valid_N_624), .A0(cnt_main_0), .M0(cnt_main_2), .OFX0(\u7/n21724 ));
  u7_i19017_SLICE_833 \u7/i19017/SLICE_833 ( .D1(\u7/n3999 ), .C1(state_0), 
    .B1(state_1), .A1(n21551), .C0(state_0), .B0(state_1), .A0(n21551), 
    .M0(state_2), .OFX0(\u7/n10921 ));
  lcd1_SLICE_834 \lcd1/SLICE_834 ( .D1(\lcd1/n21517 ), .C1(\lcd1/n16 ), 
    .B1(\lcd1/n21520 ), .A1(\lcd1/q_239_N_2289_2 ), 
    .D0(\lcd1/pic_ram_u0/n21267 ), .C0(\lcd1/n16 ), .B0(\lcd1/n21520 ), 
    .A0(\lcd1/pic_ram_u0/n21521 ), .F0(\lcd1/n21517 ), 
    .F1(\lcd1/lcd_show_pic_inst/n14 ));
  lcd1_lcd_init_inst_SLICE_835 \lcd1/lcd_init_inst/SLICE_835 ( 
    .D1(\lcd1/lcd_init_inst/n12_adj_2627 ), .C1(\lcd1/lcd_init_inst/n21626 ), 
    .B1(\lcd1/lcd_init_inst/n21578 ), .A1(\lcd1/lcd_init_inst/n21615 ), 
    .D0(\lcd1/lcd_init_inst/n21616 ), .C0(\lcd1/lcd_init_inst/n21626 ), 
    .B0(\lcd1/lcd_init_inst/n4 ), .A0(\lcd1/lcd_init_inst/n21615 ), 
    .F0(\lcd1/lcd_init_inst/n14578 ), .F1(\lcd1/lcd_init_inst/n4 ));
  lcd1_lcd_init_inst_SLICE_836 \lcd1/lcd_init_inst/SLICE_836 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .C1(\lcd1/lcd_init_inst/n13926 ), 
    .B1(\lcd1/lcd_init_inst/n21625 ), .A1(\lcd1/lcd_init_inst/n21624 ), 
    .D0(\lcd1/lcd_init_inst/n12_adj_2627 ), .C0(\lcd1/lcd_init_inst/n21581 ), 
    .B0(\lcd1/lcd_init_inst/n21621 ), .A0(\lcd1/lcd_init_inst/n21624 ), 
    .F0(\lcd1/lcd_init_inst/n13926 ), .F1(\lcd1/lcd_init_inst/n7_adj_2629 ));
  lcd1_lcd_init_inst_SLICE_837 \lcd1/lcd_init_inst/SLICE_837 ( 
    .D1(\lcd1/lcd_init_inst/n21616 ), .C1(\lcd1/lcd_init_inst/n21563 ), 
    .B1(\lcd1/lcd_init_inst/n21617 ), .A1(\lcd1/lcd_init_inst/n13936 ), 
    .D0(\lcd1/lcd_init_inst/n21624 ), .C0(\lcd1/lcd_init_inst/n12_adj_2627 ), 
    .B0(\lcd1/lcd_init_inst/n21617 ), .A0(\lcd1/lcd_init_inst/n21578 ), 
    .F0(\lcd1/lcd_init_inst/n13936 ), .F1(\lcd1/lcd_init_inst/n6_adj_2634 ));
  lcd1_lcd_init_inst_SLICE_838 \lcd1/lcd_init_inst/SLICE_838 ( 
    .D1(\lcd1/lcd_init_inst/n21621 ), .C1(\lcd1/lcd_init_inst/n21623 ), 
    .B1(\lcd1/lcd_init_inst/n21561 ), .A1(\lcd1/lcd_init_inst/n13940 ), 
    .D0(\lcd1/lcd_init_inst/n21578 ), .C0(\lcd1/lcd_init_inst/n21618 ), 
    .B0(\lcd1/lcd_init_inst/n21621 ), .A0(\lcd1/lcd_init_inst/n12_adj_2625 ), 
    .F0(\lcd1/lcd_init_inst/n13940 ), .F1(\lcd1/lcd_init_inst/n20030 ));
  lcd1_lcd_init_inst_SLICE_839 \lcd1/lcd_init_inst/SLICE_839 ( 
    .D1(\lcd1/lcd_init_inst/n21617 ), .C1(\lcd1/lcd_init_inst/n21581 ), 
    .B1(\lcd1/lcd_init_inst/n21615 ), .A1(\lcd1/lcd_init_inst/n20053 ), 
    .D0(\lcd1/lcd_init_inst/n21619 ), .C0(\lcd1/lcd_init_inst/n21581 ), 
    .B0(\lcd1/lcd_init_inst/n21616 ), .A0(\lcd1/lcd_init_inst/n14414 ), 
    .F0(\lcd1/lcd_init_inst/n20053 ), .F1(\lcd1/lcd_init_inst/n20071 ));
  lcd1_lcd_init_inst_SLICE_840 \lcd1/lcd_init_inst/SLICE_840 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), .D0(\lcd1/lcd_init_inst/n21625 ), 
    .C0(\lcd1/lcd_init_inst/n21616 ), .B0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A0(\lcd1/lcd_init_inst/n21621 ), .F0(\lcd1/lcd_init_inst/n20146 ), 
    .F1(\lcd1/lcd_init_inst/n21616 ));
  lcd1_lcd_init_inst_SLICE_841 \lcd1/lcd_init_inst/SLICE_841 ( 
    .D1(\lcd1/lcd_init_inst/n21549 ), .C1(\lcd1/lcd_init_inst/n21628 ), 
    .B1(\lcd1/lcd_init_inst/n20270 ), .A1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), .C0(\lcd1/lcd_init_inst/n20347 ), 
    .B0(\lcd1/lcd_init_inst/n21531 ), .A0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .F0(\lcd1/lcd_init_inst/n28 ), .F1(\lcd1/lcd_init_inst/n20347 ));
  jump_SLICE_842 \jump/SLICE_842 ( .D1(\jump/n536 ), .C1(n21638), 
    .B1(\jump/n8889 ), .A1(\jump/n21550 ), .D0(n21637), .C0(\jump/n19848 ), 
    .B0(n21638), .A0(n21635), .F0(\jump/n21550 ), .F1(\jump/n21525 ));
  jump_SLICE_843 \jump/SLICE_843 ( .D1(\jump/n21586 ), .C1(n21631), 
    .B1(\jump/n8 ), .A1(n21630), .D0(\jump/n21586 ), .C0(n21638), 
    .B0(\jump/n19848 ), .A0(\jump/n8889 ), .F0(\jump/n19938 ), 
    .F1(\jump/n8889 ));
  SLICE_844 SLICE_844( .D1(n21529), .C1(state_2), .B1(n24), 
    .A1(\u7/cnt_mode2_0 ), .D0(state_2), .C0(n4652), .B0(state_0), .A0(n21386), 
    .F0(n24), .F1(\u7/n19969 ));
  u7_SLICE_845 \u7/SLICE_845 ( .D1(n21659), .C1(state_0), .B1(n21576), 
    .A1(state_1), .D0(\u7/n7041 ), .C0(cnt_mode2_3), .B0(\u7/clk_c_enable_98 ), 
    .A0(state_1), .F0(\u7/n10854 ), .F1(\u7/clk_c_enable_98 ));
  u7_SLICE_846 \u7/SLICE_846 ( .D1(cnt_mode2_3), .C1(\u7/cnt_mode2_2 ), 
    .B1(\u7/cnt_mode2_0 ), .A1(state_0), .D0(n21659), .C0(\u7/n78 ), 
    .B0(state_1), .A0(state_0), .F0(\u7/clk_400khz_enable_4 ), .F1(\u7/n78 ));
  u7_SLICE_847 \u7/SLICE_847 ( .D1(\u7/n21651 ), .C1(state_2), .B1(n9389), 
    .A1(state_0), .D0(\u7/n21669 ), .C0(cnt_write_2), .B0(cnt_write_1), 
    .A0(state_0), .F0(n9389), .F1(\u7/clk_400khz_enable_3 ));
  u7_SLICE_848 \u7/SLICE_848 ( .D1(cnt_read_3), .C1(state_0), .B1(\u7/n22 ), 
    .A1(state_1), .D0(n4_adj_2678), .C0(state_0), .B0(\u7/n32_adj_2328 ), 
    .A0(state_2), .F0(\u7/n37 ), .F1(\u7/n32_adj_2328 ));
  lcd1_pic_ram_u0_SLICE_849 \lcd1/pic_ram_u0/SLICE_849 ( .D1(\lcd1/n21517 ), 
    .C1(\lcd1/pic_ram_u0/n4 ), .B1(\lcd1/pic_ram_u0/n11 ), 
    .A1(\lcd1/pic_ram_u0/n18801 ), .D0(\lcd1/n16 ), 
    .C0(\lcd1/pic_ram_u0/q_239_N_2289_0 ), 
    .A0(\lcd1/pic_ram_u0/q_239_N_2289_1 ), .F0(\lcd1/pic_ram_u0/n4 ), 
    .F1(\lcd1/n19935 ));
  lcd1_pic_ram_u0_SLICE_850 \lcd1/pic_ram_u0/SLICE_850 ( .D1(\lcd1/n16 ), 
    .C1(\lcd1/pic_ram_u0/n21267 ), .D0(\lcd1/pic_ram_u0/q_239_N_2289_1 ), 
    .C0(\lcd1/q_239_N_2289_2 ), .B0(\lcd1/pic_ram_u0/q_239_N_2289_0 ), 
    .A0(\lcd1/pic_ram_u0/q_239_N_2289_3 ), .F0(\lcd1/pic_ram_u0/n21267 ), 
    .F1(\lcd1/pic_ram_u0/n21519 ));
  lcd1_pic_ram_u0_SLICE_851 \lcd1/pic_ram_u0/SLICE_851 ( 
    .B1(\lcd1/pic_ram_u0/q_239_N_2289_1 ), 
    .A1(\lcd1/pic_ram_u0/q_239_N_2289_0 ), .D0(\lcd1/n16 ), 
    .C0(\lcd1/q_239_N_2289_2 ), .B0(\lcd1/pic_ram_u0/n21522 ), 
    .A0(\lcd1/pic_ram_u0/q_239_N_2289_3 ), .F0(\lcd1/pic_ram_u0/n18801 ), 
    .F1(\lcd1/pic_ram_u0/n21522 ));
  lcd1_pic_ram_u0_SLICE_852 \lcd1/pic_ram_u0/SLICE_852 ( 
    .D1(\lcd1/pic_ram_u0/q_239_N_2289_8 ), 
    .A1(\lcd1/pic_ram_u0/q_239_N_2289_5 ), 
    .D0(\lcd1/pic_ram_u0/q_239_N_2289_4 ), .C0(\lcd1/pic_ram_u0/n6 ), 
    .B0(\lcd1/pic_ram_u0/q_239_N_2289_6 ), 
    .A0(\lcd1/pic_ram_u0/q_239_N_2289_7 ), .F0(\lcd1/n16 ), 
    .F1(\lcd1/pic_ram_u0/n6 ));
  lcd1_SLICE_853 \lcd1/SLICE_853 ( .D1(\lcd1/lcd_write_inst/cnt_sclk_1 ), 
    .C1(cnt_sclk_3), .B1(cnt_sclk_2), .A1(\lcd1/lcd_write_inst/cnt_sclk_0 ), 
    .D0(\lcd1/lcd_write_inst/n21599 ), .C0(\lcd1/lcd_write_inst/state_1 ), 
    .B0(state_2_adj_2666), .M0(\lcd1/lcd_show_pic_inst/temp_1 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_35 ), .LSR(\lcd1/n21602 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_write_inst/clk_50MHz_enable_168 ), 
    .Q0(\lcd1/lcd_show_pic_inst/temp_0 ), .F1(\lcd1/lcd_write_inst/n21599 ));
  lcd1_lcd_write_inst_SLICE_854 \lcd1/lcd_write_inst/SLICE_854 ( 
    .D1(\lcd1/lcd_write_inst/n20384 ), .C1(\lcd1/lcd_write_inst/n21572 ), 
    .B1(\lcd1/lcd_write_inst/mosi_N_1137 ), 
    .A1(\lcd1/lcd_write_inst/mosi_N_1136 ), .C0(\lcd1/lcd_write_inst/state_1 ), 
    .A0(\lcd1/lcd_write_inst/state_3_N_1107_1 ), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1136 ), .M0(\lcd1/lcd_write_inst/n647 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n21572 ), .Q0(\lcd1/lcd_write_inst/mosi_N_1143 ), 
    .F1(\lcd1/lcd_write_inst/n20395 ), .Q1(\lcd1/lcd_write_inst/n659 ));
  lcd1_SLICE_855 \lcd1/SLICE_855 ( .D1(\lcd1/state_1 ), 
    .C1(\lcd1/control_inst/n2 ), .B1(\lcd1/control_inst/n4 ), 
    .A1(\lcd1/show_pic_data_7 ), .D0(\lcd1/lcd_write_inst/n5745 ), 
    .C0(\lcd1/data_7 ), .B0(\lcd1/lcd_write_inst/state_3_N_1107_1 ), 
    .A0(\lcd1/lcd_write_inst/state_1 ), .M1(\lcd1/lcd_write_inst/mosi_N_1140 ), 
    .M0(\lcd1/lcd_write_inst/n661 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n5746 ), .Q0(\lcd1/lcd_write_inst/mosi_N_1136 ), 
    .F1(\lcd1/data_7 ), .Q1(\lcd1/lcd_write_inst/n651 ));
  lcd1_lcd_write_inst_SLICE_856 \lcd1/lcd_write_inst/SLICE_856 ( 
    .D1(\lcd1/lcd_write_inst/cnt_sclk_1 ), 
    .A1(\lcd1/lcd_write_inst/cnt_sclk_0 ), .D0(state_2_adj_2666), 
    .C0(cnt_sclk_2), .B0(n21652), .A0(cnt_sclk_3), 
    .M0(\lcd1/lcd_write_inst/mosi_N_1143 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_168 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .Q0(\lcd1/lcd_write_inst/n661 ), .F1(n21652));
  lcd1_SLICE_857 \lcd1/SLICE_857 ( .D1(\lcd1/lcd_write_inst/state_3 ), 
    .B1(\lcd1/lcd_write_inst/cnt_delay_3 ), .D0(\lcd1/lcd_write_inst/n20272 ), 
    .C0(\lcd1/lcd_write_inst/state_1 ), .B0(\lcd1/lcd_write_inst/cnt_delay_4 ), 
    .A0(\lcd1/lcd_write_inst/cnt_delay_2 ), .M0(\lcd1/state_3 ), 
    .CE(\lcd1/lcd_show_pic_inst/state_3_N_1666_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n10899 ), .Q0(\lcd1/state_0 ), 
    .F1(\lcd1/lcd_write_inst/n20272 ));
  lcd1_SLICE_858 \lcd1/SLICE_858 ( .D1(\lcd1/control_inst/n4_adj_2584 ), 
    .C1(\lcd1/control_inst/n2_adj_2585 ), .B1(\lcd1/show_pic_data_1 ), 
    .A1(\lcd1/state_1 ), .C0(\lcd1/data_1 ), 
    .B0(\lcd1/lcd_write_inst/mosi_N_1141 ), .A0(\lcd1/lcd_write_inst/n5358 ), 
    .M1(\lcd1/lcd_show_pic_inst/cnt_length_num_7 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_length_num_6 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10903 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n3359 ), .Q0(\lcd1/rom_addr_6 ), 
    .F1(\lcd1/data_1 ), .Q1(\lcd1/rom_addr_7 ));
  lcd1_SLICE_859 \lcd1/SLICE_859 ( .D1(\lcd1/lcd_write_inst/n14 ), 
    .C1(\lcd1/lcd_write_inst/n13 ), .B1(state_2_adj_2666), 
    .A1(\lcd1/lcd_write_inst/sclk_flag ), .D0(\lcd1/lcd_write_inst/state_0 ), 
    .C0(\lcd1/lcd_write_inst/state_3_N_1107_1 ), 
    .B0(\lcd1/lcd_write_inst/n20341 ), .A0(\lcd1/lcd_write_inst/state_1 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_length_num_8 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10903 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/clk_50MHz_enable_111 ), .Q0(\lcd1/rom_addr_8 ), 
    .F1(\lcd1/lcd_write_inst/n20341 ));
  lcd1_SLICE_860 \lcd1/SLICE_860 ( .D1(\lcd1/control_inst/state_0 ), 
    .C1(\lcd1/draw_line_data_0 ), .B1(\lcd1/state_2_adj_2659 ), 
    .A1(\lcd1/init_data_0 ), .D0(\lcd1/show_pic_data_0 ), 
    .C0(\lcd1/lcd_write_inst/mosi_N_1142 ), .B0(\lcd1/n4_adj_2653 ), 
    .A0(\lcd1/state_1 ), .M1(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_length_num_4 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10903 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n5358 ), .Q0(\lcd1/rom_addr_4 ), 
    .F1(\lcd1/n4_adj_2653 ), .Q1(\lcd1/rom_addr_5 ));
  lcd1_lcd_show_pic_inst_SLICE_861 \lcd1/lcd_show_pic_inst/SLICE_861 ( 
    .B1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), .A1(cnt_rom_prepare_2), 
    .D0(\lcd1/lcd_show_pic_inst/n21656 ), .C0(\lcd1/lcd_show_pic_inst/n21674 ), 
    .B0(\lcd1/state_3 ), .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .F0(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_89 ), 
    .F1(\lcd1/lcd_show_pic_inst/n21674 ));
  lcd1_lcd_show_pic_inst_SLICE_862 \lcd1/lcd_show_pic_inst/SLICE_862 ( 
    .D1(the1_wr_done), .B1(state_2_adj_2667), 
    .D0(\lcd1/lcd_show_pic_inst/n21674 ), .C0(\lcd1/lcd_show_pic_inst/n21656 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .F0(\lcd1/lcd_show_pic_inst/n10860 ), .F1(\lcd1/lcd_show_pic_inst/n21656 ));
  lcd1_SLICE_863 \lcd1/SLICE_863 ( .D1(\lcd1/control_inst/show_pic_counter_0 ), 
    .C1(\lcd1/control_inst/show_pic_counter_1 ), 
    .B1(\lcd1/control_inst/show_pic_counter_2 ), .C0(\lcd1/n21671 ), 
    .B0(\lcd1/state_1 ), .A0(\lcd1/show_pic_counter_3 ), 
    .F0(\lcd1/lcd_show_pic_inst/state_3_N_1666_1 ), .F1(\lcd1/n21671 ));
  lcd1_SLICE_864 \lcd1/SLICE_864 ( .D1(\lcd1/n20045 ), .C1(\lcd1/n21671 ), 
    .B1(\lcd1/control_inst/n4_adj_2583 ), .A1(\lcd1/n21609 ), 
    .D0(\lcd1/lcd_show_pic_inst/n10 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), .F0(\lcd1/n21609 ), 
    .F1(\lcd1/n18697 ));
  lcd1_lcd_show_pic_inst_SLICE_865 \lcd1/lcd_show_pic_inst/SLICE_865 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_length_num_1 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_length_num_0 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_length_num_2 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_4 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_length_num_6 ), 
    .C0(\lcd1/lcd_show_pic_inst/n10 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), 
    .F0(\lcd1/lcd_show_pic_inst/n4 ), .F1(\lcd1/lcd_show_pic_inst/n10 ));
  lcd1_lcd_show_pic_inst_SLICE_866 \lcd1/lcd_show_pic_inst/SLICE_866 ( 
    .D1(length_num_flag), .C1(\lcd1/lcd_show_pic_inst/cnt_length_num_7 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_length_num_6 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_8 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .C0(\lcd1/lcd_show_pic_inst/n20043 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_length_num_5 ), 
    .A0(\lcd1/lcd_show_pic_inst/n10 ), .F0(\lcd1/lcd_show_pic_inst/n16277 ), 
    .F1(\lcd1/lcd_show_pic_inst/n20043 ));
  lcd1_lcd_show_pic_inst_SLICE_867 \lcd1/lcd_show_pic_inst/SLICE_867 ( 
    .D1(length_num_flag), .C1(\lcd1/lcd_show_pic_inst/n4 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_length_num_8 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_length_num_7 ), 
    .C0(\lcd1/lcd_show_pic_inst/n16263 ), .B0(\lcd1/state_3 ), 
    .F0(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_165 ), 
    .F1(\lcd1/lcd_show_pic_inst/n16263 ));
  SLICE_868 SLICE_868( .D1(length_num_flag), .C1(cnt_rom_prepare_2), 
    .B1(n14444), .A1(state_2_adj_2667), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), .F0(n14444), 
    .F1(clk_50MHz_enable_30));
  lcd1_SLICE_869 \lcd1/SLICE_869 ( .D1(\lcd1/state_1_adj_2654 ), 
    .C1(\lcd1/state_1 ), .B1(\lcd1/control_inst/n4_adj_2592 ), 
    .A1(\lcd1/n18767 ), .D0(cnt_rom_prepare_2), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), .F0(\lcd1/n18767 ), 
    .F1(\lcd1/state_3_N_1103_1 ));
  lcd1_lcd_init_inst_SLICE_870 \lcd1/lcd_init_inst/SLICE_870 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .C1(\lcd1/lcd_init_inst/n21694 ), 
    .B1(\lcd1/lcd_init_inst/n21584 ), .A1(\lcd1/lcd_init_inst/n20270 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), .F0(\lcd1/lcd_init_inst/n20270 ), 
    .F1(\lcd1/lcd_init_inst/n21531 ));
  lcd1_lcd_init_inst_SLICE_871 \lcd1/lcd_init_inst/SLICE_871 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_5 ), .C1(\lcd1/lcd_init_inst/n20116 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_9 ), .A1(\lcd1/lcd_init_inst/n21694 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_4 ), .C0(\lcd1/lcd_init_inst/n14 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_10 ), .A0(\lcd1/lcd_init_inst/n10 ), 
    .F0(\lcd1/lcd_init_inst/n20116 ), .F1(\lcd1/lcd_init_inst/n21549 ));
  lcd1_lcd_init_inst_SLICE_872 \lcd1/lcd_init_inst/SLICE_872 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .D0(\lcd1/lcd_init_inst/n21580 ), 
    .C0(\lcd1/lcd_init_inst/n21619 ), .B0(\lcd1/lcd_init_inst/n21622 ), 
    .A0(\lcd1/lcd_init_inst/n13936 ), .F0(\lcd1/lcd_init_inst/n7 ), 
    .F1(\lcd1/lcd_init_inst/n21580 ));
  lcd1_lcd_init_inst_SLICE_873 \lcd1/lcd_init_inst/SLICE_873 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), .D0(\lcd1/lcd_init_inst/n21692 ), 
    .C0(\lcd1/lcd_init_inst/n21538 ), .B0(\lcd1/lcd_init_inst/n9575 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .F0(\lcd1/lcd_init_inst/n75 ), 
    .F1(\lcd1/lcd_init_inst/n21692 ));
  lcd1_lcd_init_inst_SLICE_874 \lcd1/lcd_init_inst/SLICE_874 ( 
    .D1(\lcd1/lcd_init_inst/n21624 ), .C1(\lcd1/lcd_init_inst/n21622 ), 
    .B1(\lcd1/lcd_init_inst/n14578 ), .A1(\lcd1/lcd_init_inst/n21616 ), 
    .D0(\lcd1/lcd_init_inst/n13938 ), .C0(\lcd1/lcd_init_inst/n12 ), 
    .B0(\lcd1/lcd_init_inst/n21530 ), .A0(\lcd1/lcd_init_inst/n13930 ), 
    .F0(\lcd1/lcd_init_inst/n19966 ), .F1(\lcd1/lcd_init_inst/n21530 ));
  lcd1_lcd_init_inst_SLICE_875 \lcd1/lcd_init_inst/SLICE_875 ( 
    .D1(\lcd1/lcd_init_inst/n12_adj_2625 ), .C1(\lcd1/lcd_init_inst/n14358 ), 
    .B1(\lcd1/lcd_init_inst/n5 ), .A1(\lcd1/lcd_init_inst/n21618 ), 
    .D0(\lcd1/lcd_init_inst/n14624 ), .C0(\lcd1/lcd_init_inst/n14628 ), 
    .B0(\lcd1/lcd_init_inst/n13936 ), .A0(\lcd1/lcd_init_inst/n13940 ), 
    .F0(\lcd1/lcd_init_inst/n12 ), .F1(\lcd1/lcd_init_inst/n14628 ));
  lcd1_lcd_init_inst_SLICE_876 \lcd1/lcd_init_inst/SLICE_876 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .D0(\lcd1/lcd_init_inst/n10_adj_2623 ), .C0(\lcd1/lcd_init_inst/n21563 ), 
    .B0(\lcd1/lcd_init_inst/n21623 ), .A0(\lcd1/lcd_init_inst/n21624 ), 
    .F0(\lcd1/lcd_init_inst/n20056 ), .F1(\lcd1/lcd_init_inst/n21623 ));
  lcd1_lcd_init_inst_SLICE_877 \lcd1/lcd_init_inst/SLICE_877 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n14283 ), 
    .C0(\lcd1/lcd_init_inst/n7_adj_2624 ), 
    .B0(\lcd1/lcd_init_inst/n12_adj_2625 ), .A0(\lcd1/lcd_init_inst/n21617 ), 
    .F0(\lcd1/lcd_init_inst/n10_adj_2623 ), .F1(\lcd1/lcd_init_inst/n21617 ));
  lcd1_lcd_init_inst_SLICE_878 \lcd1/lcd_init_inst/SLICE_878 ( 
    .D1(\lcd1/lcd_init_inst/n12_adj_2627 ), .C1(\lcd1/lcd_init_inst/n21617 ), 
    .B1(\lcd1/lcd_init_inst/n21578 ), .A1(\lcd1/lcd_init_inst/n21626 ), 
    .C0(\lcd1/lcd_init_inst/n14626 ), .B0(\lcd1/lcd_init_inst/n13934 ), 
    .F0(\lcd1/lcd_init_inst/n7_adj_2624 ), .F1(\lcd1/lcd_init_inst/n13934 ));
  lcd1_lcd_init_inst_SLICE_879 \lcd1/lcd_init_inst/SLICE_879 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), .D0(\lcd1/lcd_init_inst/n21626 ), 
    .C0(\lcd1/lcd_init_inst/n21582 ), .B0(\lcd1/lcd_init_inst/n21581 ), 
    .A0(\lcd1/lcd_init_inst/n20146 ), .F0(\lcd1/lcd_init_inst/n8 ), 
    .F1(\lcd1/lcd_init_inst/n21581 ));
  lcd1_lcd_init_inst_SLICE_880 \lcd1/lcd_init_inst/SLICE_880 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_3 ), 
    .C1(\lcd1/lcd_init_inst/n6_adj_2643 ), 
    .B1(\lcd1/lcd_init_inst/cnt_150ms_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_0 ), .C0(\lcd1/lcd_init_inst/n9719 ), 
    .A0(\lcd1/lcd_init_inst/n9707 ), .F0(\lcd1/lcd_init_inst/n21569 ), 
    .F1(\lcd1/lcd_init_inst/n9707 ));
  lcd1_lcd_init_inst_SLICE_881 \lcd1/lcd_init_inst/SLICE_881 ( 
    .D1(\lcd1/lcd_init_inst/n20111 ), .C1(\lcd1/lcd_init_inst/n20108 ), 
    .B1(\lcd1/lcd_init_inst/n20096 ), .A1(\lcd1/lcd_init_inst/cnt_150ms_6 ), 
    .D0(\lcd1/lcd_init_inst/n9719 ), .B0(\lcd1/lcd_init_inst/n9707 ), 
    .A0(\lcd1/lcd_init_inst/n9704 ), .F0(\lcd1/lcd_init_inst/n20096 ), 
    .F1(\lcd1/lcd_init_inst/state_5_N_1265_0 ));
  lcd1_lcd_init_inst_SLICE_882 \lcd1/lcd_init_inst/SLICE_882 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n21623 ), 
    .C0(\lcd1/lcd_init_inst/n21626 ), .B0(\lcd1/lcd_init_inst/n21536 ), 
    .A0(\lcd1/lcd_init_inst/n21577 ), .F0(\lcd1/lcd_init_inst/n7_adj_2626 ), 
    .F1(\lcd1/lcd_init_inst/n21626 ));
  lcd1_lcd_init_inst_SLICE_883 \lcd1/lcd_init_inst/SLICE_883 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n21616 ), 
    .C0(\lcd1/lcd_init_inst/n21619 ), .B0(\lcd1/lcd_init_inst/n21615 ), 
    .A0(\lcd1/lcd_init_inst/n21580 ), .F0(\lcd1/lcd_init_inst/n10_adj_2628 ), 
    .F1(\lcd1/lcd_init_inst/n21619 ));
  lcd1_lcd_init_inst_SLICE_884 \lcd1/lcd_init_inst/SLICE_884 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), .D0(\lcd1/lcd_init_inst/n21619 ), 
    .C0(\lcd1/lcd_init_inst/n12_adj_2625 ), .B0(\lcd1/lcd_init_inst/n21624 ), 
    .A0(\lcd1/lcd_init_inst/n21623 ), .F0(\lcd1/lcd_init_inst/n19996 ), 
    .F1(\lcd1/lcd_init_inst/n21624 ));
  lcd1_lcd_init_inst_SLICE_885 \lcd1/lcd_init_inst/SLICE_885 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n20158 ), 
    .C0(\lcd1/lcd_init_inst/n12_adj_2627 ), .B0(\lcd1/lcd_init_inst/n21615 ), 
    .A0(\lcd1/lcd_init_inst/n21618 ), .F0(\lcd1/lcd_init_inst/n14624 ), 
    .F1(\lcd1/lcd_init_inst/n21618 ));
  lcd1_lcd_init_inst_SLICE_886 \lcd1/lcd_init_inst/SLICE_886 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), .D0(\lcd1/lcd_init_inst/n21622 ), 
    .C0(\lcd1/lcd_init_inst/n12_adj_2627 ), .B0(\lcd1/lcd_init_inst/n21626 ), 
    .A0(\lcd1/lcd_init_inst/n21580 ), .F0(\lcd1/lcd_init_inst/n5 ), 
    .F1(\lcd1/lcd_init_inst/n21622 ));
  lcd1_lcd_init_inst_SLICE_887 \lcd1/lcd_init_inst/SLICE_887 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), .D0(\lcd1/lcd_init_inst/n21578 ), 
    .C0(\lcd1/lcd_init_inst/n12_adj_2627 ), .B0(\lcd1/lcd_init_inst/n21624 ), 
    .A0(\lcd1/lcd_init_inst/n21619 ), .F0(\lcd1/lcd_init_inst/n13938 ), 
    .F1(\lcd1/lcd_init_inst/n12_adj_2627 ));
  lcd1_lcd_init_inst_SLICE_888 \lcd1/lcd_init_inst/SLICE_888 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .D0(\lcd1/lcd_init_inst/n21617 ), 
    .C0(\lcd1/lcd_init_inst/n12_adj_2625 ), .B0(\lcd1/lcd_init_inst/n21623 ), 
    .A0(\lcd1/lcd_init_inst/n21626 ), .F0(\lcd1/lcd_init_inst/n13930 ), 
    .F1(\lcd1/lcd_init_inst/n12_adj_2625 ));
  lcd1_lcd_init_inst_SLICE_889 \lcd1/lcd_init_inst/SLICE_889 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n21615 ), 
    .C0(\lcd1/lcd_init_inst/n21580 ), .B0(\lcd1/lcd_init_inst/n21618 ), 
    .A0(\lcd1/lcd_init_inst/n21616 ), .F0(\lcd1/lcd_init_inst/n21546 ), 
    .F1(\lcd1/lcd_init_inst/n21615 ));
  lcd1_lcd_init_inst_SLICE_890 \lcd1/lcd_init_inst/SLICE_890 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .D0(\lcd1/lcd_init_inst/n21622 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .B0(\lcd1/lcd_init_inst/n21621 ), 
    .A0(\lcd1/lcd_init_inst/n21620 ), .F0(\lcd1/lcd_init_inst/n20158 ), 
    .F1(\lcd1/lcd_init_inst/n21621 ));
  lcd1_lcd_init_inst_SLICE_891 \lcd1/lcd_init_inst/SLICE_891 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .C1(\lcd1/lcd_init_inst/n21625 ), 
    .B1(\lcd1/lcd_init_inst/n14283 ), .A1(\lcd1/lcd_init_inst/n14414 ), 
    .D0(\lcd1/lcd_init_inst/n21618 ), .C0(\lcd1/lcd_init_inst/n21581 ), 
    .B0(\lcd1/lcd_init_inst/n19996 ), .A0(\lcd1/lcd_init_inst/n21622 ), 
    .F0(\lcd1/lcd_init_inst/n14283 ), .F1(\lcd1/lcd_init_inst/n6 ));
  lcd1_lcd_init_inst_SLICE_892 \lcd1/lcd_init_inst/SLICE_892 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), .D0(\lcd1/lcd_init_inst/n14414 ), 
    .C0(\lcd1/lcd_init_inst/n21625 ), .B0(\lcd1/lcd_init_inst/n13930 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .F0(\lcd1/lcd_init_inst/n7_adj_2630 ), .F1(\lcd1/lcd_init_inst/n21625 ));
  lcd1_lcd_init_inst_SLICE_893 \lcd1/lcd_init_inst/SLICE_893 ( 
    .D1(\lcd1/lcd_init_inst/n21694 ), .C1(\lcd1/lcd_init_inst/n9523 ), 
    .B1(\lcd1/lcd_init_inst/n21584 ), .A1(\lcd1/lcd_init_inst/n20270 ), 
    .D0(\lcd1/lcd_init_inst/n21629 ), .C0(\lcd1/lcd_init_inst/n21538 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .A0(\lcd1/lcd_init_inst/n9575 ), 
    .F0(\lcd1/lcd_init_inst/n56 ), .F1(\lcd1/lcd_init_inst/n21538 ));
  lcd1_lcd_init_inst_SLICE_894 \lcd1/lcd_init_inst/SLICE_894 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_17 ), .C1(\lcd1/lcd_init_inst/n21583 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .A1(\lcd1/lcd_init_inst/n21627 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), .B0(\lcd1/lcd_init_inst/n20116 ), 
    .F0(\lcd1/lcd_init_inst/n21583 ), .F1(\lcd1/lcd_init_inst/n21535 ));
  lcd1_lcd_init_inst_SLICE_895 \lcd1/lcd_init_inst/SLICE_895 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_11 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_9 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_5 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_12 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), .B0(\lcd1/lcd_init_inst/n20116 ), 
    .A0(\lcd1/lcd_init_inst/n21627 ), .F0(\lcd1/lcd_init_inst/n9575 ), 
    .F1(\lcd1/lcd_init_inst/n21627 ));
  lcd1_lcd_init_inst_SLICE_896 \lcd1/lcd_init_inst/SLICE_896 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .C1(\lcd1/lcd_init_inst/n21545 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .A1(\lcd1/lcd_init_inst/n21538 ), 
    .D0(\lcd1/lcd_init_inst/n20116 ), .C0(\lcd1/lcd_init_inst/n21627 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_17 ), .F0(\lcd1/lcd_init_inst/n21545 ), 
    .F1(\lcd1/lcd_init_inst/n33 ));
  lcd1_lcd_init_inst_SLICE_897 \lcd1/lcd_init_inst/SLICE_897 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_5 ), .B1(\lcd1/lcd_init_inst/n20116 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_9 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), .B0(\lcd1/lcd_init_inst/n21584 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), 
    .F0(\lcd1/lcd_init_inst/n12_adj_2631 ), .F1(\lcd1/lcd_init_inst/n21584 ));
  lcd1_lcd_init_inst_SLICE_898 \lcd1/lcd_init_inst/SLICE_898 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_12 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_11 ), .D0(\lcd1/lcd_init_inst/n21693 ), 
    .C0(\lcd1/lcd_init_inst/n21694 ), .B0(\lcd1/lcd_init_inst/n20270 ), 
    .A0(\lcd1/lcd_init_inst/n20116 ), .F0(\lcd1/lcd_init_inst/n21548 ), 
    .F1(\lcd1/lcd_init_inst/n21694 ));
  lcd1_lcd_init_inst_SLICE_899 \lcd1/lcd_init_inst/SLICE_899 ( 
    .D1(\lcd1/lcd_init_inst/n21686 ), .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B1(\lcd1/lcd_init_inst/n21625 ), .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .D0(\lcd1/lcd_init_inst/n21581 ), .C0(\lcd1/lcd_init_inst/n21562 ), 
    .B0(\lcd1/lcd_init_inst/n21617 ), .A0(\lcd1/lcd_init_inst/n20053 ), 
    .F0(\lcd1/lcd_init_inst/n8_adj_2632 ), .F1(\lcd1/lcd_init_inst/n21562 ));
  lcd1_lcd_init_inst_SLICE_900 \lcd1/lcd_init_inst/SLICE_900 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), .D0(\lcd1/lcd_init_inst/n21621 ), 
    .C0(\lcd1/lcd_init_inst/n7_adj_2633 ), .B0(\lcd1/lcd_init_inst/n21614 ), 
    .A0(\lcd1/lcd_init_inst/n20305 ), .F0(\lcd1/lcd_init_inst/n20033 ), 
    .F1(\lcd1/lcd_init_inst/n21614 ));
  lcd1_lcd_init_inst_SLICE_901 \lcd1/lcd_init_inst/SLICE_901 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), .D0(\lcd1/lcd_init_inst/n21687 ), 
    .C0(\lcd1/lcd_init_inst/n21683 ), .B0(\lcd1/lcd_init_inst/n21615 ), 
    .A0(\lcd1/lcd_init_inst/n21684 ), .F0(\lcd1/lcd_init_inst/n20305 ), 
    .F1(\lcd1/lcd_init_inst/n21687 ));
  lcd1_lcd_init_inst_SLICE_902 \lcd1/lcd_init_inst/SLICE_902 ( 
    .D1(\lcd1/lcd_init_inst/n14628 ), .C1(\lcd1/lcd_init_inst/n6_adj_2634 ), 
    .B1(\lcd1/lcd_init_inst/n21577 ), .A1(\lcd1/lcd_init_inst/n13926 ), 
    .C0(\lcd1/lcd_init_inst/n19874 ), .A0(\lcd1/lcd_init_inst/n14626 ), 
    .F0(\lcd1/lcd_init_inst/n9 ), .F1(\lcd1/lcd_init_inst/n19874 ));
  lcd1_lcd_init_inst_SLICE_903 \lcd1/lcd_init_inst/SLICE_903 ( 
    .D1(\lcd1/lcd_init_inst/n21629 ), .C1(\lcd1/lcd_init_inst/n9575 ), 
    .B1(\lcd1/lcd_init_inst/n21548 ), .A1(\lcd1/lcd_init_inst/n9523 ), 
    .D0(\lcd1/lcd_init_inst/n21545 ), .C0(\lcd1/lcd_init_inst/n19981 ), 
    .B0(\lcd1/lcd_init_inst/n91 ), .A0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .F0(\lcd1/lcd_init_inst/n4_adj_2635 ), .F1(\lcd1/lcd_init_inst/n91 ));
  lcd1_lcd_init_inst_SLICE_904 \lcd1/lcd_init_inst/SLICE_904 ( 
    .D1(\lcd1/lcd_init_inst/n19996 ), .C1(\lcd1/lcd_init_inst/n21559 ), 
    .B1(\lcd1/lcd_init_inst/n21618 ), .A1(\lcd1/lcd_init_inst/n21616 ), 
    .D0(\lcd1/lcd_init_inst/n21625 ), .C0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .A0(\lcd1/lcd_init_inst/n21681 ), 
    .F0(\lcd1/lcd_init_inst/n21559 ), .F1(\lcd1/lcd_init_inst/n8_adj_2645 ));
  lcd1_lcd_init_inst_SLICE_905 \lcd1/lcd_init_inst/SLICE_905 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), .D0(\lcd1/lcd_init_inst/n21687 ), 
    .C0(\lcd1/lcd_init_inst/n21684 ), .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A0(\lcd1/lcd_init_inst/n21681 ), .F0(\lcd1/lcd_init_inst/n21575 ), 
    .F1(\lcd1/lcd_init_inst/n21684 ));
  lcd1_lcd_init_inst_SLICE_906 \lcd1/lcd_init_inst/SLICE_906 ( 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .C0(\lcd1/lcd_init_inst/n21623 ), 
    .B0(\lcd1/lcd_init_inst/n21681 ), .A0(\lcd1/lcd_init_inst/n14624 ), 
    .F0(\lcd1/lcd_init_inst/n7_adj_2633 ), .F1(\lcd1/lcd_init_inst/n21681 ));
  lcd1_lcd_init_inst_SLICE_907 \lcd1/lcd_init_inst/SLICE_907 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), .D0(\lcd1/lcd_init_inst/n21690 ), 
    .C0(\lcd1/lcd_init_inst/n21622 ), .B0(\lcd1/lcd_init_inst/n14578 ), 
    .A0(\lcd1/lcd_init_inst/n21683 ), .F0(\lcd1/lcd_init_inst/n21536 ), 
    .F1(\lcd1/lcd_init_inst/n21690 ));
  lcd1_lcd_init_inst_SLICE_908 \lcd1/lcd_init_inst/SLICE_908 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .C0(\lcd1/lcd_init_inst/n21548 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .A0(\lcd1/lcd_init_inst/n21629 ), 
    .F0(\lcd1/lcd_init_inst/n31 ), .F1(\lcd1/lcd_init_inst/n21629 ));
  lcd1_SLICE_909 \lcd1/SLICE_909 ( .B1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), .D0(\lcd1/lcd_init_inst/n21625 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .A0(\lcd1/lcd_init_inst/n21689 ), 
    .M1(handline_7), .M0(handline_6), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n21560 ), 
    .Q0(\lcd1/lcd_draw_line_inst/past_y_6 ), .F1(\lcd1/lcd_init_inst/n21689 ), 
    .Q1(\lcd1/lcd_draw_line_inst/past_y_7 ));
  lcd1_lcd_init_inst_SLICE_910 \lcd1/lcd_init_inst/SLICE_910 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .C0(\lcd1/lcd_init_inst/n21685 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .A0(\lcd1/lcd_init_inst/n21625 ), 
    .F0(\lcd1/lcd_init_inst/n21557 ), .F1(\lcd1/lcd_init_inst/n21685 ));
  lcd1_lcd_init_inst_SLICE_911 \lcd1/lcd_init_inst/SLICE_911 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .B0(\lcd1/lcd_init_inst/n21620 ), 
    .A0(\lcd1/lcd_init_inst/n21682 ), .F0(\lcd1/lcd_init_inst/n14358 ), 
    .F1(\lcd1/lcd_init_inst/n21620 ));
  lcd1_SLICE_912 \lcd1/SLICE_912 ( .C1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), .D0(\lcd1/lcd_init_inst/n21683 ), 
    .C0(\lcd1/lcd_init_inst/n21682 ), .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A0(\lcd1/lcd_init_inst/n21690 ), .M0(handline_8), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n21574 ), 
    .Q0(\lcd1/lcd_draw_line_inst/past_y_8 ), .F1(\lcd1/lcd_init_inst/n21683 ));
  lcd1_SLICE_913 \lcd1/SLICE_913 ( .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), .D0(\lcd1/lcd_init_inst/n21625 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .B0(\lcd1/lcd_init_inst/n21686 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_2 ), .M1(handline_3), .M0(handline_2), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n13 ), 
    .Q0(\lcd1/lcd_draw_line_inst/past_y_2 ), .F1(\lcd1/lcd_init_inst/n21686 ), 
    .Q1(\lcd1/lcd_draw_line_inst/past_y_3 ));
  lcd1_lcd_init_inst_SLICE_914 \lcd1/lcd_init_inst/SLICE_914 ( 
    .D1(\lcd1/lcd_init_inst/n21615 ), .C1(\lcd1/lcd_init_inst/n21618 ), 
    .B1(\lcd1/lcd_init_inst/n21580 ), .A1(\lcd1/lcd_init_inst/n12_adj_2625 ), 
    .D0(\lcd1/lcd_init_inst/n8_adj_2638 ), .C0(\lcd1/lcd_init_inst/n21571 ), 
    .B0(\lcd1/lcd_init_inst/n7_adj_2630 ), .A0(\lcd1/lcd_init_inst/n21546 ), 
    .F0(\lcd1/lcd_init_inst/n20068 ), .F1(\lcd1/lcd_init_inst/n8_adj_2638 ));
  lcd1_lcd_init_inst_SLICE_915 \lcd1/lcd_init_inst/SLICE_915 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_9 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_5 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_14 ), .C0(\lcd1/lcd_init_inst/n21694 ), 
    .B0(\lcd1/lcd_init_inst/n21693 ), .A0(\lcd1/lcd_init_inst/n20116 ), 
    .F0(\lcd1/lcd_init_inst/n21558 ), .F1(\lcd1/lcd_init_inst/n21693 ));
  lcd1_lcd_init_inst_SLICE_916 \lcd1/lcd_init_inst/SLICE_916 ( 
    .D1(\lcd1/lcd_init_inst/n20213 ), .C1(\lcd1/lcd_init_inst/n41 ), 
    .B1(\lcd1/lcd_init_inst/n75 ), .A1(\lcd1/lcd_init_inst/n21548 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), .F0(\lcd1/lcd_init_inst/n20213 ), 
    .F1(\lcd1/lcd_init_inst/n8_adj_2642 ));
  lcd1_lcd_init_inst_SLICE_917 \lcd1/lcd_init_inst/SLICE_917 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_19 ), 
    .C1(\lcd1/lcd_init_inst/cnt_150ms_8 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_11 ), 
    .D0(\lcd1/lcd_init_inst/cnt_150ms_13 ), .C0(\lcd1/lcd_init_inst/n20329 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_21 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_12 ), .F0(\lcd1/lcd_init_inst/n9719 ), 
    .F1(\lcd1/lcd_init_inst/n20329 ));
  lcd1_lcd_init_inst_SLICE_918 \lcd1/lcd_init_inst/SLICE_918 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_13 ), .C1(\lcd1/lcd_init_inst/n9707 ), 
    .B1(\lcd1/lcd_init_inst/n20256 ), .A1(\lcd1/lcd_init_inst/n20121 ), 
    .D0(\lcd1/lcd_init_inst/n9704 ), .C0(\lcd1/lcd_init_inst/cnt_150ms_22 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_5 ), .F0(\lcd1/lcd_init_inst/n20121 ), 
    .F1(\lcd1/lcd_init_inst/n20123 ));
  lcd1_lcd_init_inst_SLICE_919 \lcd1/lcd_init_inst/SLICE_919 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_20 ), 
    .B1(\lcd1/lcd_init_inst/cnt_150ms_9 ), 
    .D0(\lcd1/lcd_init_inst/cnt_150ms_18 ), 
    .C0(\lcd1/lcd_init_inst/cnt_150ms_17 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_7 ), 
    .A0(\lcd1/lcd_init_inst/n6_adj_2640 ), .F0(\lcd1/lcd_init_inst/n20111 ), 
    .F1(\lcd1/lcd_init_inst/n6_adj_2640 ));
  lcd1_lcd_init_inst_SLICE_920 \lcd1/lcd_init_inst/SLICE_920 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_5 ), 
    .C1(\lcd1/lcd_init_inst/cnt_150ms_22 ), 
    .D0(\lcd1/lcd_init_inst/cnt_150ms_14 ), 
    .C0(\lcd1/lcd_init_inst/cnt_150ms_6 ), .B0(\lcd1/lcd_init_inst/n19861 ), 
    .A0(\lcd1/lcd_init_inst/n20108 ), .F0(\lcd1/lcd_init_inst/n20110 ), 
    .F1(\lcd1/lcd_init_inst/n20108 ));
  lcd1_lcd_init_inst_SLICE_921 \lcd1/lcd_init_inst/SLICE_921 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_6 ), .C1(\lcd1/lcd_init_inst/n19861 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_11 ), .D0(\lcd1/lcd_init_inst/n20228 ), 
    .C0(\lcd1/lcd_init_inst/cnt_150ms_18 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_17 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_9 ), .F0(\lcd1/lcd_init_inst/n19861 ), 
    .F1(\lcd1/lcd_init_inst/n8_adj_2644 ));
  lcd1_lcd_draw_line_inst_SLICE_922 \lcd1/lcd_draw_line_inst/SLICE_922 ( 
    .D1(\lcd1/lcd_draw_line_inst/state_1 ), .C1(rst_c), 
    .B1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .A1(\lcd1/lcd_draw_line_inst/n9437 ), 
    .C0(\lcd1/lcd_draw_line_inst/draw_finish_flag ), 
    .B0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/signal_r ), 
    .F0(\lcd1/lcd_draw_line_inst/n9437 ), 
    .F1(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ));
  lcd1_lcd_draw_line_inst_SLICE_923 \lcd1/lcd_draw_line_inst/SLICE_923 ( 
    .D1(\lcd1/lcd_draw_line_inst/n21642 ), .C1(\lcd1/state_2_adj_2659 ), 
    .B1(\lcd1/draw_line_counter_3 ), .A1(\lcd1/n19916 ), 
    .C0(\lcd1/lcd_draw_line_inst/state_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/state_1 ), 
    .M1(\lcd1/lcd_draw_line_inst/draw_finish_flag ), 
    .M0(\lcd1/lcd_draw_line_inst/clear_finish_flag ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_draw_line_inst/n21642 ), 
    .Q0(\lcd1/lcd_draw_line_inst/signal_r_adj_2618 ), 
    .F1(\lcd1/lcd_draw_line_inst/n14672 ), 
    .Q1(\lcd1/lcd_draw_line_inst/signal_r ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_924 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_924 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20260 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_6 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_7 ), 
    .D0(state_3_adj_2669), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20020 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21648 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10889 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20020 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_925 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_925 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_3 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_4 ), 
    .C0(state_3_adj_2669), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21648 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20020 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_153 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21648 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_926 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_926 ( 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_7 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_4 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data_2 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n16 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_927 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_927 ( 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n202 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21662 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/past_y_8 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20024 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21662 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_928 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_928 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n192 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/past_y_8 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2610 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n5 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_929 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_929 ( 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21113 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21124 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A0(handline_5), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21113 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21115 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_930 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_930 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21123 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21124 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21124 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21125 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_931 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_931 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n82 ), 
    .C1(handline_7), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n82 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n83 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_932 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_932 ( 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_7 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_4 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_1 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_2 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n16 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10 ));
  lcd1_control_inst_SLICE_933 \lcd1/control_inst/SLICE_933 ( 
    .D1(\lcd1/en_write_draw_line ), .B1(\lcd1/state_2_adj_2659 ), 
    .D0(\lcd1/control_inst/state_0 ), .C0(state_4), 
    .B0(\lcd1/control_inst/n2_adj_2594 ), .A0(\lcd1/state_2_adj_2657 ), 
    .F0(\lcd1/control_inst/n4_adj_2592 ), .F1(\lcd1/control_inst/n2_adj_2594 ));
  lcd1_control_inst_SLICE_934 \lcd1/control_inst/SLICE_934 ( 
    .D1(\lcd1/init_data_8 ), .C1(\lcd1/draw_line_data_8 ), 
    .B1(\lcd1/state_2_adj_2659 ), .A1(\lcd1/control_inst/state_0 ), 
    .D0(\lcd1/state_1 ), .C0(\lcd1/control_inst/n4_adj_2595 ), 
    .B0(\lcd1/show_pic_data_8 ), .F0(lcd_dc_c_8), 
    .F1(\lcd1/control_inst/n4_adj_2595 ));
  jump_SLICE_935 \jump/SLICE_935 ( .D1(\jump/n4_adj_2580 ), .C1(n21635), 
    .B1(n21638), .A1(\jump/n8889 ), .D0(\jump/n3236 ), .C0(\jump/n21547 ), 
    .A0(\jump/n113 ), .F0(\jump/n735 ), .F1(\jump/n21547 ));
  jump_SLICE_936 \jump/SLICE_936 ( .D1(\jump/n22_adj_2466 ), .C1(\jump/n21 ), 
    .B1(\jump/n18596 ), .A1(\jump/pic_y_8_N_907_8 ), .D0(\jump/n14426 ), 
    .C0(\jump/n24 ), .B0(\jump/n23 ), .A0(\jump/n25 ), .F0(\jump/n18596 ), 
    .F1(\jump/n21537 ));
  jump_SLICE_937 \jump/SLICE_937 ( .D1(\jump/n14 ), .C1(\jump/n20417 ), 
    .B1(\jump/n21591 ), .A1(\jump/n16 ), .D0(\jump/stop_flag_N_1026 ), 
    .B0(\jump/n536 ), .A0(\jump/n21547 ), .F0(\jump/n1284 ), .F1(\jump/n536 ));
  jump_SLICE_938 \jump/SLICE_938 ( .D1(\jump/n10814 ), .C1(\jump/n10816 ), 
    .A1(\jump/n10815 ), .D0(n21677), .C0(n21678), .B0(n21664), .F0(\jump/n8 ), 
    .F1(n21678));
  jump_SLICE_939 \jump/SLICE_939 ( .D1(\jump/n21586 ), .C1(\jump/n10 ), 
    .B1(n21638), .A1(n21630), .D0(n21678), .C0(n21631), .B0(n21664), 
    .A0(n21677), .F0(\jump/n10 ), .F1(\jump/n21556 ));
  jump_SLICE_940 \jump/SLICE_940 ( .D1(\jump/n10772 ), .B1(\jump/n10774 ), 
    .A1(\jump/n10773 ), .D0(n21635), .C0(n21637), .B0(n21638), .A0(n21630), 
    .F0(\jump/n6 ), .F1(n21638));
  jump_SLICE_941 \jump/SLICE_941 ( .D1(\jump/n10787 ), .C1(handline_6), 
    .B1(\jump/n10786 ), .A1(\jump/n10788 ), .D0(\jump/n21589 ), 
    .C0(handline_5), .B0(n21630), .A0(\jump/n21590 ), .F0(\jump/n20419 ), 
    .F1(\jump/n21589 ));
  jump_SLICE_942 \jump/SLICE_942 ( .D1(\jump/n10786 ), .C1(\jump/n10787 ), 
    .A1(\jump/n10788 ), .D0(handline_6), .C0(n21637), .A0(handline_5), 
    .F0(\jump/n10_adj_2456 ), .F1(n21637));
  jump_SLICE_943 \jump/SLICE_943 ( .C1(handline_4), .B1(\jump/n6_adj_2458 ), 
    .A1(n21631), .C0(handline_8), .B0(\jump/n8_adj_2457 ), .A0(n21638), 
    .F0(\jump/n16 ), .F1(\jump/n8_adj_2457 ));
  jump_SLICE_944 \jump/SLICE_944 ( .D1(\jump/n10807 ), .C1(\jump/n10808 ), 
    .A1(\jump/n10809 ), .C0(handline_2), .B0(n21677), .A0(handline_3), 
    .F0(\jump/n6_adj_2458 ), .F1(n21677));
  jump_SLICE_945 \jump/SLICE_945 ( .D1(\jump/n14432 ), .C1(n21631), 
    .B1(n21630), .A1(n21677), .C0(n21666), .B0(n21678), .A0(n21664), 
    .F0(\jump/n14432 ), .F1(\jump/n19848 ));
  jump_SLICE_946 \jump/SLICE_946 ( .D1(hand_velocity_1), .B1(\jump/n536 ), 
    .A1(\jump/init_velocity_0 ), .D0(\jump/n3239 ), .C0(\jump/n116 ), 
    .B0(\jump/n21547 ), .F0(\jump/n738 ), .F1(\jump/n116 ));
  jump_SLICE_947 \jump/SLICE_947 ( .D1(\jump/n20406 ), .C1(\jump/n21589 ), 
    .B1(\jump/n21590 ), .A1(\jump/n21588 ), .D0(\jump/n10793 ), 
    .C0(\jump/n10794 ), .B0(\jump/n10795 ), .A0(handline_5), 
    .F0(\jump/n21588 ), .F1(\jump/n20417 ));
  jump_SLICE_948 \jump/SLICE_948 ( .D1(handline_2), .C1(\jump/n21592 ), 
    .B1(n21678), .A1(\jump/n21593 ), .D0(handline_4), .C0(\jump/n10800 ), 
    .B0(\jump/n10802 ), .A0(\jump/n10801 ), .F0(\jump/n21593 ), 
    .F1(\jump/n20406 ));
  jump_SLICE_949 \jump/SLICE_949 ( .D1(\jump/n536 ), 
    .C1(\jump/init_velocity_2 ), .A1(hand_velocity_3), .D0(\jump/n3237 ), 
    .B0(\jump/n114 ), .A0(\jump/n21547 ), .F0(\jump/n736 ), .F1(\jump/n114 ));
  jump_SLICE_950 \jump/SLICE_950 ( .D1(\jump/n536 ), 
    .C1(\jump/init_velocity_4 ), .B1(hand_velocity_5), .C0(\jump/n112 ), 
    .B0(\jump/n3235 ), .A0(\jump/n21547 ), .F0(\jump/n734 ), .F1(\jump/n112 ));
  jump_SLICE_951 \jump/SLICE_951 ( .D1(\jump/n536 ), 
    .C1(\jump/init_velocity_5 ), .A1(hand_velocity_6), .D0(\jump/n3234 ), 
    .C0(\jump/n111 ), .A0(\jump/n21547 ), .F0(\jump/n733 ), .F1(\jump/n111 ));
  jump_SLICE_952 \jump/SLICE_952 ( .D1(\jump/init_velocity_1 ), 
    .C1(\jump/n536 ), .A1(hand_velocity_2), .D0(\jump/n3238 ), 
    .C0(\jump/n115 ), .A0(\jump/n21547 ), .F0(\jump/n737 ), .F1(\jump/n115 ));
  jump_fre_500us_SLICE_953 \jump/fre_500us/SLICE_953 ( 
    .D1(\jump/fre_500us/n8_adj_2333 ), .C1(\jump/fre_500us/count_up_5 ), 
    .B1(\jump/fre_500us/count_up_4 ), .A1(\jump/fre_500us/count_up_3 ), 
    .D0(\jump/fre_500us/count_up_9 ), .C0(\jump/fre_500us/count_up_10 ), 
    .B0(\jump/fre_500us/n10 ), .A0(\jump/fre_500us/count_up_7 ), 
    .F0(\jump/fre_500us/n191 ), .F1(\jump/fre_500us/n10 ));
  jump_fre_500us_SLICE_954 \jump/fre_500us/SLICE_954 ( 
    .D1(\jump/fre_500us/count_up_22 ), .C1(\jump/fre_500us/count_up_17 ), 
    .B1(\jump/fre_500us/count_up_21 ), .A1(\jump/fre_500us/n10_adj_2334 ), 
    .D0(\jump/fre_500us/count_up_20 ), .C0(\jump/fre_500us/count_up_23 ), 
    .B0(\jump/fre_500us/count_up_19 ), .A0(\jump/fre_500us/count_up_18 ), 
    .F0(\jump/fre_500us/n10_adj_2334 ), .F1(\jump/fre_500us/n19858 ));
  jump_SLICE_955 \jump/SLICE_955 ( .D1(\jump/fre_500us/n13 ), 
    .C1(\jump/fre_500us/n15 ), .B1(\jump/fre_500us/n14 ), 
    .A1(\jump/fre_500us/count_up_8 ), .D0(\jump/fre_500us/count_up_7 ), 
    .C0(\jump/fre_500us/n20349 ), .B0(\jump/fre_500us/n12 ), 
    .A0(\jump/fre_500us/n20351 ), .M0(\jump/current_state_1_N_822_0 ), 
    .LSR(n21688), .CLK(\jump/clk_out ), .F0(\jump/fre_500us/n10900 ), 
    .Q0(\jump/n22446 ), .F1(\jump/fre_500us/n12 ));
  jump_fre_500us_SLICE_956 \jump/fre_500us/SLICE_956 ( 
    .C1(\jump/fre_500us/count_up_22 ), .B1(\jump/fre_500us/n10_adj_2334 ), 
    .A1(\jump/fre_500us/count_up_21 ), .D0(\jump/fre_500us/count_up_13 ), 
    .C0(\jump/fre_500us/n21613 ), .B0(\jump/fre_500us/count_up_5 ), 
    .F0(\jump/fre_500us/n14 ), .F1(\jump/fre_500us/n21613 ));
  SLICE_957 SLICE_957( .D1(data_wr_5), .B1(n20445), .A1(cnt_1), .D0(data_wr_7), 
    .C0(cnt_0), .A0(data_wr_6), .M1(\adj/key_sec_0 ), .M0(\adj/deb/key_rst_1 ), 
    .CLK(clk_c), .F0(n20445), .Q0(\adj/deb/key_rst_pre_1 ), .F1(n20449), 
    .Q1(\adj/key_sec_pre_0 ));
  SLICE_958 SLICE_958( .D1(n8_adj_2679), .C1(cnt_read_2), .B1(n21668), 
    .A1(n21540), .D0(state_0), .C0(cnt_read_1), .B0(state_2), .A0(state_3), 
    .F0(n8_adj_2679), .F1(n13675));
  adc_driver_SLICE_959 \adc_driver/SLICE_959 ( .D1(\adc_driver/cnt_3 ), 
    .B1(\adc_driver/cnt_2 ), .D0(\adc_driver/n96 ), .C0(\adc_driver/cnt_1 ), 
    .B0(\adc_driver/cnt_4 ), .A0(\adc_driver/n20027 ), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_14 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/clk_24MHz_enable_4 ), .Q0(\adc_driver/data_2 ), 
    .F1(\adc_driver/n20027 ));
  adc_driver_SLICE_960 \adc_driver/SLICE_960 ( .B1(\adc_driver/cnt_3 ), 
    .A1(\adc_driver/cnt_2 ), .D0(\adc_driver/n96 ), .C0(\adc_driver/n20274 ), 
    .B0(\adc_driver/cnt_4 ), .A0(\adc_driver/cnt_1 ), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_12 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/clk_24MHz_enable_14 ), .Q0(\adc_driver/data_3 ), 
    .F1(\adc_driver/n20274 ));
  adc_driver_SLICE_961 \adc_driver/SLICE_961 ( .D1(\adc_driver/cnt_2 ), 
    .C1(\adc_driver/cnt_4 ), .B1(\adc_driver/cnt_1 ), .A1(\adc_driver/cnt_3 ), 
    .D0(\adc_driver/cnt_7 ), .C0(\adc_driver/cnt_5 ), .B0(\adc_driver/cnt_6 ), 
    .A0(\adc_driver/n152 ), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_16 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/cnt_7__N_48 ), .Q0(\adc_driver/data_6 ), 
    .F1(\adc_driver/n152 ));
  adc_driver_SLICE_962 \adc_driver/SLICE_962 ( .D1(\adc_driver/n21679 ), 
    .C1(\adc_driver/cnt_5 ), .B1(\adc_driver/cnt_0 ), .A1(rst_c), 
    .C0(\adc_driver/n96 ), .B0(\adc_driver/cnt_4 ), .A0(\adc_driver/cnt_1 ), 
    .M0(adc_dat_c), .CE(\adc_driver/clk_24MHz_enable_10 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/n21573 ), .Q0(\adc_driver/data_7 ), .F1(\adc_driver/n96 ));
  adc_driver_SLICE_963 \adc_driver/SLICE_963 ( .D1(\adc_driver/cnt_4 ), 
    .B1(\adc_driver/cnt_3 ), .D0(\adc_driver/cnt_2 ), .C0(\adc_driver/n96 ), 
    .B0(\adc_driver/n21667 ), .A0(\adc_driver/cnt_1 ), 
    .F0(\adc_driver/clk_24MHz_enable_15 ), .F1(\adc_driver/n21667 ));
  SLICE_964 SLICE_964( .B1(state_3), .A1(state_2), .D0(n21659), .C0(n21653), 
    .B0(n21450), .A0(rst_c), .F0(clk_400khz_enable_5), .F1(n21659));
  SLICE_965 SLICE_965( .D1(dat_valid_N_624), .C1(n21542), .B1(cnt_main_2), 
    .A1(state_1), .D0(n21659), .C0(state_0), .B0(rst_c), .A0(n21576), 
    .F0(n21542), .F1(\u7/clk_c_enable_103 ));
  SLICE_966 SLICE_966( .D1(cnt_write_0), .C1(n20449), .B1(n20450), 
    .A1(\u7/cnt_2 ), .D0(n6_adj_2680), .C0(cnt_write_1), .B0(cnt_write_3), 
    .A0(cnt_write_2), .F0(i2c_sda_N_643), .F1(n6_adj_2680));
  SLICE_967 SLICE_967( .D1(\u7/ack_flag ), .C1(n24_adj_2674), .B1(n2619), 
    .A1(n5_adj_2673), .D0(state_3), .B0(n20441), .A0(state_2), 
    .M0(\adj/key_sec_1 ), .CLK(clk_c), .F0(n24_adj_2674), 
    .Q0(\adj/key_sec_pre_1 ), .F1(\u7/n20698 ));
  SLICE_968 SLICE_968( .D1(n19914), .C1(n2615), .B1(state_2), 
    .A1(\u7/clk_c_enable_15 ), .D0(n9625), .C0(n9567), .B0(n21529), 
    .A0(cnt_mode2_3), .F0(n19914), .F1(\u7/clk_c_enable_89 ));
  u8_SLICE_969 \u8/SLICE_969 ( .D1(\u8/prox_dat2_11 ), .C1(\u8/prox_dat2_7 ), 
    .B1(\u8/prox_dat2_6 ), .A1(\u8/prox_dat2_8 ), .D0(\u8/prox_dat2_10 ), 
    .C0(\u8/n20339 ), .B0(\u8/prox_dat2_9 ), .A0(\u8/count ), 
    .M0(\u8/prox_dat2_7 ), .CE(\u8/count ), .LSR(\u8/n3945 ), .CLK(dat_valid), 
    .F0(\u8/n3945 ), .Q0(handline_1), .F1(\u8/n20339 ));
  SLICE_970 SLICE_970( .D1(n21551), .C1(state_0), .B1(n67), .A1(n30), .D0(n33), 
    .C0(n72), .B0(n22431), .A0(n19972), .F0(n5_adj_2673), .F1(n19972));
  SLICE_971 SLICE_971( .D1(state_1), .B1(state_0), .D0(state_2), .C0(n16), 
    .B0(n20432), .A0(n6_adj_2665), .F0(n67), .F1(n6_adj_2665));
  adj_deb_SLICE_972 \adj/deb/SLICE_972 ( .C1(\adj/deb/cnt_7 ), 
    .A1(\adj/deb/cnt_12 ), .D0(\adj/deb/n30 ), .C0(\adj/deb/n34 ), 
    .B0(\adj/deb/n22 ), .A0(\adj/deb/n21 ), .F0(\adj/deb/clk_c_enable_8 ), 
    .F1(\adj/deb/n22 ));
  adj_deb_SLICE_973 \adj/deb/SLICE_973 ( .D1(\adj/deb/cnt_14 ), 
    .C1(\adj/deb/cnt_1 ), .B1(\adj/deb/cnt_6 ), .A1(\adj/deb/cnt_11 ), 
    .D0(\adj/deb/cnt_9 ), .C0(\adj/deb/n31 ), .B0(\adj/deb/n28 ), 
    .A0(\adj/deb/cnt_2 ), .F0(\adj/deb/n34 ), .F1(\adj/deb/n28 ));
  SLICE_974 SLICE_974( .D1(cnt_read_2), .C1(cnt_read_1), .B1(cnt_read_0), 
    .D0(cnt_read_3), .C0(n4442), .B0(n22428), .A0(state_1), .F0(n4652), 
    .F1(n4442));
  u7_SLICE_975 \u7/SLICE_975 ( .D1(\u7/n10901 ), .C1(\u7/clk_400khz ), 
    .A1(state_3), .D0(state_1), .C0(n21551), .B0(state_0), .A0(state_2), 
    .F0(\u7/clk_c_enable_74 ), .F1(n21551));
  u7_SLICE_976 \u7/SLICE_976 ( .D1(\u7/cnt_stop_3 ), .B1(\u7/cnt_stop_1 ), 
    .A1(\u7/cnt_stop_2 ), .D0(\u7/cnt_stop_0 ), .C0(state_1), .B0(state_2), 
    .A0(\u7/n21587 ), .F0(n21386), .F1(\u7/n21587 ));
  u7_SLICE_977 \u7/SLICE_977 ( .D1(\u7/n18670 ), .C1(n6_adj_2665), .B1(n21576), 
    .A1(state_3), .C0(\u7/n10901 ), .B0(\u7/clk_400khz ), .F0(n21576), 
    .F1(\u7/n21544 ));
  u7_SLICE_978 \u7/SLICE_978 ( .D1(n21659), .C1(n21540), .B1(\u7/n32 ), 
    .A1(\u7/n15738 ), .D0(\u7/clk_400khz ), .C0(state_1), .B0(rst_c), 
    .A0(\u7/n10901 ), .F0(n21540), .F1(\u7/clk_c_enable_106 ));
  u7_SLICE_979 \u7/SLICE_979 ( .D1(n21659), .C1(state_1), .B1(\u7/n21413 ), 
    .A1(\u7/n21554 ), .D0(\u7/clk_400khz ), .C0(\u7/n10901 ), .B0(rst_c), 
    .F0(\u7/n21554 ), .F1(\u7/clk_c_enable_64 ));
  u7_SLICE_980 \u7/SLICE_980 ( .B1(state_3), .A1(state_1), .D0(state_2), 
    .C0(\u7/clk_400khz ), .B0(\u7/n21651 ), .A0(\u7/n10901 ), 
    .M1(\u7/data_r_7 ), .M0(\u7/data_r_6 ), .CE(\u7/clk_c_enable_63 ), 
    .CLK(clk_c), .F0(\u7/clk_c_enable_91 ), .Q0(\u7/dat_l_6 ), 
    .F1(\u7/n21651 ), .Q1(\u7/dat_l_7 ));
  u7_SLICE_981 \u7/SLICE_981 ( .C1(state_0), .A1(state_2), 
    .D0(\u7/clk_400khz ), .C0(\u7/n21651 ), .B0(\u7/n20497 ), .A0(\u7/n10901 ), 
    .F0(\u7/clk_c_enable_13 ), .F1(\u7/n20497 ));
  u7_SLICE_982 \u7/SLICE_982 ( .D1(n2619), .C1(n21529), .B1(\u7/n21528 ), 
    .A1(cnt_main_0), .D0(state_3), .C0(n30), .B0(\u7/clk_400khz ), 
    .A0(\u7/n10901 ), .F0(n21529), .F1(\u7/n10 ));
  u7_SLICE_983 \u7/SLICE_983 ( .D1(\u7/cnt_400khz_9 ), .C1(\u7/cnt_400khz_4 ), 
    .B1(\u7/n12 ), .A1(\u7/n13 ), .D0(\u7/clk_400khz ), .C0(\u7/n10901 ), 
    .B0(n67), .A0(state_3), .F0(\u7/n21528 ), .F1(\u7/n10901 ));
  u7_SLICE_984 \u7/SLICE_984 ( .D1(cnt_main_2), .C1(cnt_main_1), 
    .B1(cnt_main_0), .A1(dat_valid_N_624), .D0(\u7/clk_400khz ), 
    .C0(\u7/n10901 ), .B0(\u7/n21612 ), .A0(\u7/n21479 ), 
    .F0(\u7/clk_c_enable_105 ), .F1(\u7/n21479 ));
  u7_SLICE_985 \u7/SLICE_985 ( .D1(\u7/n481 ), .C1(\u7/clk_c_enable_121 ), 
    .B1(state_3), .D0(\u7/n21680 ), .C0(state_2), .B0(\u7/clk_400khz ), 
    .A0(\u7/n10901 ), .M0(i2c_sda_out), .CE(\u7/clk_c_enable_110 ), 
    .CLK(clk_c), .F0(\u7/clk_c_enable_121 ), .Q0(\u7/data_r_0 ), 
    .F1(\u7/n10930 ));
  u7_SLICE_986 \u7/SLICE_986 ( .D1(state_1), .C1(state_0), 
    .D0(\u7/clk_400khz ), .C0(n21659), .B0(\u7/n21645 ), .A0(\u7/n10901 ), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_21 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_78 ), .Q0(\u7/data_r_6 ), .F1(\u7/n21645 ));
  u7_SLICE_987 \u7/SLICE_987 ( .D1(n2619), .C1(\u7/n19851 ), .B1(\u7/n36 ), 
    .A1(\u7/ack_flag ), .D0(\u7/clk_400khz ), .C0(n33), .B0(n24_adj_2674), 
    .A0(\u7/n10901 ), .F0(\u7/n19851 ), .F1(\u7/clk_c_enable_111 ));
  u7_SLICE_988 \u7/SLICE_988 ( .D1(\u7/cnt_start_3 ), .C1(\u7/n21541 ), 
    .B1(state_0), .A1(\u7/n4_adj_2327 ), .D0(\u7/clk_400khz ), .C0(state_3), 
    .B0(\u7/n10901 ), .A0(state_1), .M1(\u7/data_r_7 ), .M0(\u7/data_r_6 ), 
    .CE(\u7/clk_c_enable_61 ), .CLK(clk_c), .F0(\u7/n21541 ), 
    .Q0(\u7/dat_h_6 ), .F1(\u7/n11817 ), .Q1(\u7/dat_h_7 ));
  u7_SLICE_989 \u7/SLICE_989 ( .D1(n21542), .B1(state_1), .A1(dat_valid_N_624), 
    .D0(cnt_main_2), .C0(\u7/n21533 ), .B0(cnt_main_1), .F0(\u7/n10876 ), 
    .F1(\u7/n21533 ));
  u7_SLICE_990 \u7/SLICE_990 ( .B1(state_0), .A1(state_1), .D0(\u7/n10901 ), 
    .C0(state_3), .B0(\u7/clk_400khz ), .A0(\u7/n21680 ), .M1(\u7/data_r_1 ), 
    .M0(\u7/data_r_0 ), .CE(\u7/clk_c_enable_63 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_114 ), .Q0(\u7/dat_l_0 ), .F1(\u7/n21680 ), 
    .Q1(\u7/dat_l_1 ));
  u7_SLICE_991 \u7/SLICE_991 ( .D1(cnt_mode1_2), .C1(\u7/cnt_mode1_1 ), 
    .B1(cnt_mode1_0), .A1(cnt_mode1_3), .C0(\u7/n21610 ), .B0(\u7/n21411 ), 
    .A0(state_0), .M0(i2c_sda_out), .CE(\u7/clk_c_enable_81 ), .CLK(clk_c), 
    .F0(\u7/n21413 ), .Q0(\u7/data_r_1 ), .F1(\u7/n21610 ));
  u7_SLICE_992 \u7/SLICE_992 ( .D1(state_1), .C1(\u7/n9419 ), .B1(state_0), 
    .A1(state_2), .D0(\u7/cnt_stop_2 ), .C0(\u7/cnt_stop_1 ), 
    .B0(\u7/cnt_stop_3 ), .F0(\u7/n9419 ), .F1(\u7/n18549 ));
  u7_SLICE_993 \u7/SLICE_993 ( .D1(n21551), .C1(cnt_mode1_2), .B1(n6_adj_2665), 
    .A1(\u7/n18670 ), .D0(state_2), .C0(cnt_mode1_0), .B0(cnt_mode1_3), 
    .A0(\u7/cnt_mode1_1 ), .F0(\u7/n18670 ), .F1(\u7/n21534 ));
  u7_SLICE_994 \u7/SLICE_994 ( .D1(\u7/n19883 ), .C1(state_0), .B1(n21659), 
    .A1(n21576), .D0(cnt_mode1_2), .C0(\u7/n21675 ), .B0(state_1), 
    .A0(cnt_mode1_3), .F0(\u7/n19883 ), .F1(\u7/n16979 ));
  u7_SLICE_995 \u7/SLICE_995 ( .D1(\u7/cnt_mode2_2 ), .C1(\u7/cnt_mode2_1 ), 
    .B1(\u7/cnt_mode2_0 ), .A1(cnt_mode2_3), .D0(\u7/n21411 ), .C0(state_0), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_85 ), .CLK(clk_c), .F0(\u7/n15738 ), 
    .Q0(\u7/data_r_2 ), .F1(\u7/n21411 ));
  u7_SLICE_996 \u7/SLICE_996 ( .D1(\u7/cnt_mode2_2 ), .B1(\u7/cnt_mode2_1 ), 
    .A1(\u7/cnt_mode2_0 ), .D0(n21542), .C0(n9625), .B0(cnt_mode2_3), 
    .A0(state_1), .F0(\u7/clk_c_enable_61 ), .F1(n9625));
  u7_SLICE_997 \u7/SLICE_997 ( .D1(\u7/cnt_mode2_2 ), .C1(\u7/cnt_mode2_0 ), 
    .B1(\u7/cnt_mode2_1 ), .D0(state_1), .C0(n9567), .B0(n21542), 
    .A0(cnt_mode2_3), .F0(\u7/clk_c_enable_63 ), .F1(n9567));
  u7_SLICE_998 \u7/SLICE_998 ( .D1(cnt_main_2), .C1(cnt_main_1), 
    .B1(cnt_main_0), .D0(\u7/n21585 ), .C0(dat_valid_N_624), .B0(n21542), 
    .A0(state_1), .F0(\u7/clk_c_enable_39 ), .F1(\u7/n21585 ));
  u7_SLICE_999 \u7/SLICE_999 ( .D1(cnt_read_3), .C1(\u7/n6_adj_2316 ), 
    .B1(\u7/n14018 ), .A1(n4442), .D0(cnt_read_2), .C0(cnt_read_1), 
    .B0(cnt_read_0), .F0(\u7/n6_adj_2316 ), .F1(\u7/n4001 ));
  u7_SLICE_1000 \u7/SLICE_1000 ( .D1(\u7/cnt_stop_3 ), .C1(\u7/n6_adj_2317 ), 
    .B1(state_1), .A1(state_0), .D0(\u7/cnt_stop_1 ), .B0(\u7/cnt_stop_0 ), 
    .A0(\u7/cnt_stop_2 ), .F0(\u7/n6_adj_2317 ), .F1(\u7/n11835 ));
  u7_SLICE_1001 \u7/SLICE_1001 ( .D1(\u7/n21297 ), .C1(\u7/n14018 ), 
    .A1(state_2), .D0(cnt_0), .C0(\u7/cnt_2 ), .B0(\u7/cnt_3 ), .A0(cnt_1), 
    .M1(\u7/data_r_3 ), .M0(\u7/data_r_2 ), .CE(\u7/clk_c_enable_61 ), 
    .CLK(clk_c), .F0(\u7/n14018 ), .Q0(\u7/dat_h_2 ), .F1(n11822), 
    .Q1(\u7/dat_h_3 ));
  u7_SLICE_1002 \u7/SLICE_1002 ( .D1(state_0), .C1(\u7/n21552 ), 
    .B1(\u7/n21611 ), .A1(state_2), .D0(state_3), .C0(\u7/clk_400khz ), 
    .B0(state_1), .A0(\u7/n10901 ), .F0(\u7/n21552 ), .F1(\u7/n10927 ));
  u7_SLICE_1003 \u7/SLICE_1003 ( .D1(\u7/n21655 ), .C1(state_0), .B1(state_2), 
    .A1(state_1), .C0(\u7/cnt_start_1 ), .A0(\u7/cnt_start_3 ), 
    .M1(\u7/data_r_5 ), .M0(\u7/data_r_4 ), .CE(\u7/clk_c_enable_61 ), 
    .CLK(clk_c), .F0(\u7/n21655 ), .Q0(\u7/dat_h_4 ), .F1(\u7/n18656 ), 
    .Q1(\u7/dat_h_5 ));
  u7_SLICE_1004 \u7/SLICE_1004 ( .D1(\u7/n19969 ), .C1(\u7/n27 ), 
    .B1(\u7/n21068 ), .D0(n2619), .C0(\u7/n35 ), .B0(\u7/n19851 ), 
    .A0(\u7/ack_flag ), .M1(\u7/data_r_3 ), .M0(\u7/data_r_2 ), 
    .CE(\u7/clk_c_enable_63 ), .CLK(clk_c), .F0(\u7/clk_c_enable_86 ), 
    .Q0(\u7/dat_l_2 ), .F1(\u7/n35 ), .Q1(\u7/dat_l_3 ));
  u7_SLICE_1005 \u7/SLICE_1005 ( .D1(cnt_mode1_2), .C1(state_0), 
    .B1(\u7/n21675 ), .A1(cnt_mode1_3), .D0(\u7/cnt_mode1_1 ), 
    .B0(cnt_mode1_0), .F0(\u7/n21675 ), .F1(\u7/n32 ));
  u7_SLICE_1006 \u7/SLICE_1006 ( .D1(\u7/cnt_mode2_1 ), .C1(cnt_mode2_3), 
    .A1(\u7/cnt_mode2_2 ), .C0(\u7/n27 ), .B0(\u7/n19969 ), 
    .A0(\u7/n24_adj_2330 ), .F0(\u7/n36 ), .F1(\u7/n24_adj_2330 ));
  lcd1_lcd_show_pic_inst_SLICE_1007 \lcd1/lcd_show_pic_inst/SLICE_1007 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .F0(\lcd1/lcd_show_pic_inst/n20997 ), 
    .F1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_4 ));
  lcd1_lcd_show_pic_inst_SLICE_1008 \lcd1/lcd_show_pic_inst/SLICE_1008 ( 
    .D1(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .C1(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .D0(\lcd1/lcd_show_pic_inst/cnt_set_windows_0 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_set_windows_3 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_set_windows_1 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_set_windows_2 ), 
    .M1(\lcd1/lcd_show_pic_inst/cnt_length_num_1 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_length_num_0 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10903 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/n21261 ), .Q0(\lcd1/rom_addr_0 ), 
    .F1(\lcd1/lcd_show_pic_inst/show_pic_data_8_N_1985_1 ), 
    .Q1(\lcd1/rom_addr_1 ));
  lcd1_lcd_show_pic_inst_SLICE_1009 \lcd1/lcd_show_pic_inst/SLICE_1009 ( 
    .D1(\lcd1/state_3 ), .C1(cnt_rom_prepare_2), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .A1(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), .D0(\lcd1/state_3 ), 
    .C0(cnt_rom_prepare_2), .B0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_0 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_rom_prepare_1 ), 
    .M1(\lcd1/lcd_show_pic_inst/cnt_length_num_3 ), 
    .M0(\lcd1/lcd_show_pic_inst/cnt_length_num_2 ), 
    .CE(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .LSR(\lcd1/lcd_show_pic_inst/n10903 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_9__N_1975 ), 
    .Q0(\lcd1/rom_addr_2 ), .F1(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_173 ), 
    .Q1(\lcd1/rom_addr_3 ));
  adc_driver_SLICE_1010 \adc_driver/SLICE_1010 ( .D1(\adc_driver/n96 ), 
    .C1(\adc_driver/cnt_2 ), .B1(\adc_driver/cnt_1 ), .A1(\adc_driver/n21667 ), 
    .D0(\adc_driver/n96 ), .C0(\adc_driver/cnt_2 ), .B0(\adc_driver/cnt_1 ), 
    .A0(\adc_driver/n21667 ), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_15 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/clk_24MHz_enable_11 ), .Q0(\adc_driver/data_4 ), 
    .F1(\adc_driver/clk_24MHz_enable_10 ));
  u7_SLICE_1011 \u7/SLICE_1011 ( .D1(cnt_0), .C1(n13675), .B1(\u7/cnt_2 ), 
    .A1(cnt_1), .D0(cnt_0), .C0(n13675), .B0(\u7/cnt_2 ), .A0(cnt_1), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_14 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_14 ), .Q0(\u7/data_r_3 ), .F1(\u7/clk_c_enable_18 ));
  u7_SLICE_1012 \u7/SLICE_1012 ( .D1(\u7/cnt_2 ), .C1(n13675), .B1(cnt_0), 
    .A1(cnt_1), .D0(\u7/cnt_2 ), .C0(n13675), .B0(cnt_0), .A0(cnt_1), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_18 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_81 ), .Q0(\u7/data_r_4 ), .F1(\u7/clk_c_enable_110 ));
  u7_SLICE_1013 \u7/SLICE_1013 ( .D1(cnt_0), .C1(\u7/cnt_2 ), .B1(cnt_1), 
    .A1(n13675), .D0(cnt_0), .C0(\u7/cnt_2 ), .B0(cnt_1), .A0(n13675), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_19 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_41 ), .Q0(\u7/data_r_5 ), .F1(\u7/clk_c_enable_19 ));
  u7_SLICE_1014 \u7/SLICE_1014 ( .D1(cnt_1), .C1(cnt_0), .B1(\u7/cnt_2 ), 
    .A1(n13675), .D0(cnt_1), .C0(cnt_0), .B0(\u7/cnt_2 ), .A0(n13675), 
    .M0(i2c_sda_out), .CE(\u7/clk_c_enable_41 ), .CLK(clk_c), 
    .F0(\u7/clk_c_enable_85 ), .Q0(\u7/data_r_7 ), .F1(\u7/clk_c_enable_21 ));
  u7_SLICE_1015 \u7/SLICE_1015 ( .D1(cnt_main_2), .C1(cnt_main_0), 
    .B1(cnt_main_1), .A1(dat_valid_N_624), .D0(cnt_main_2), .C0(cnt_main_0), 
    .B0(cnt_main_1), .A0(dat_valid_N_624), .F0(n21450), .F1(\u7/n21611 ));
  u7_SLICE_1016 \u7/SLICE_1016 ( .D1(cnt_main_1), .C1(cnt_main_0), 
    .B1(\u7/n21533 ), .A1(cnt_main_2), .D0(cnt_main_1), .C0(cnt_main_0), 
    .B0(\u7/n21533 ), .A0(cnt_main_2), .F0(\u7/clk_c_enable_65 ), 
    .F1(\u7/clk_c_enable_104 ));
  lcd1_lcd_show_pic_inst_SLICE_1017 \lcd1/lcd_show_pic_inst/SLICE_1017 ( 
    .D1(the1_wr_done), .C1(\lcd1/state_1_adj_2654 ), .A1(\lcd1/state_3 ), 
    .D0(the1_wr_done), .C0(\lcd1/state_1_adj_2654 ), .A0(\lcd1/state_3 ), 
    .F0(\lcd1/lcd_show_pic_inst/n10897 ), 
    .F1(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_156 ));
  lcd1_lcd_init_inst_SLICE_1018 \lcd1/lcd_init_inst/SLICE_1018 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .F0(\lcd1/lcd_init_inst/n52 ), 
    .F1(\lcd1/lcd_init_inst/n21414 ));
  lcd1_lcd_init_inst_SLICE_1019 \lcd1/lcd_init_inst/SLICE_1019 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .F0(\lcd1/lcd_init_inst/n87 ), 
    .F1(\lcd1/lcd_init_inst/n9523 ));
  lcd1_SLICE_1020 \lcd1/SLICE_1020 ( .D1(\lcd1/lcd_init_inst/n21625 ), 
    .C1(\lcd1/lcd_init_inst/n21685 ), .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .D0(\lcd1/lcd_init_inst/n21625 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .A0(\lcd1/lcd_init_inst/n21681 ), 
    .M1(handline_5), .M0(handline_4), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n21561 ), 
    .Q0(\lcd1/lcd_draw_line_inst/past_y_4 ), .F1(\lcd1/lcd_init_inst/n21563 ), 
    .Q1(\lcd1/lcd_draw_line_inst/past_y_5 ));
  lcd1_lcd_init_inst_SLICE_1021 \lcd1/lcd_init_inst/SLICE_1021 ( 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_2 ), .F0(\lcd1/lcd_init_inst/n21603 ), 
    .F1(\lcd1/lcd_init_inst/n14414 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1022 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_1022 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n201 ), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_1 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n190 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_0 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_adj_2607 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n14_adj_2609 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1023 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_1023 ( 
    .D1(the1_wr_done), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A1(state_3_adj_2669), .D0(the1_wr_done), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .A0(state_3_adj_2669), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_172 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n10893 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_1024 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_1024 ( 
    .D1(the1_wr_done), .C1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .A1(state_3_adj_2671), .D0(the1_wr_done), 
    .C0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), .A0(state_3_adj_2671), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10882 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_113 ));
  jump_SLICE_1025 \jump/SLICE_1025 ( .D1(\jump/n10800 ), .C1(\jump/n10802 ), 
    .B1(\jump/n21556 ), .A1(\jump/n10801 ), .D0(\jump/n10800 ), 
    .C0(\jump/n10802 ), .A0(\jump/n10801 ), .F0(n21631), .F1(\jump/n402 ));
  jump_SLICE_1026 \jump/SLICE_1026 ( .D1(handline_7), .C1(\jump/n10781 ), 
    .B1(\jump/n10780 ), .A1(\jump/n10779 ), .D0(\jump/n10779 ), 
    .B0(\jump/n10780 ), .A0(\jump/n10781 ), .F0(n21635), .F1(\jump/n21590 ));
  jump_SLICE_1027 \jump/SLICE_1027 ( .D1(\jump/n10779 ), .C1(\jump/n10780 ), 
    .B1(n21637), .A1(\jump/n10781 ), .D0(\jump/n10779 ), .C0(\jump/n21556 ), 
    .B0(\jump/n10780 ), .A0(\jump/n10781 ), .F0(\jump/n399 ), 
    .F1(\jump/n21586 ));
  jump_SLICE_1028 \jump/SLICE_1028 ( .D1(\jump/n21556 ), .C1(\jump/n10788 ), 
    .B1(\jump/n10787 ), .A1(\jump/n10786 ), .D0(\jump/n19848 ), 
    .C0(\jump/n10788 ), .B0(\jump/n10787 ), .A0(\jump/n10786 ), 
    .F0(\jump/n4_adj_2580 ), .F1(\jump/n400 ));
  jump_SLICE_1029 \jump/SLICE_1029 ( .D1(\jump/n10821 ), .C1(\jump/n10822 ), 
    .B1(\jump/n21556 ), .A1(\jump/n10823 ), .D0(\jump/n10821 ), 
    .C0(\jump/n10822 ), .A0(\jump/n10823 ), .F0(n21664), .F1(\jump/n405 ));
  jump_SLICE_1030 \jump/SLICE_1030 ( .D1(\jump/n21556 ), .C1(\jump/n10765 ), 
    .B1(\jump/n10767 ), .A1(\jump/n10766 ), .C0(\jump/n10765 ), 
    .B0(\jump/n10767 ), .A0(\jump/n10766 ), .F0(n21666), .F1(\jump/n406 ));
  jump_SLICE_1031 \jump/SLICE_1031 ( .D1(\jump/n10807 ), .C1(\jump/n10808 ), 
    .B1(\jump/n10809 ), .A1(handline_3), .D0(\jump/n10808 ), 
    .C0(\jump/n21556 ), .B0(\jump/n10807 ), .A0(\jump/n10809 ), 
    .F0(\jump/n403 ), .F1(\jump/n21592 ));
  adc_driver_SLICE_1032 \adc_driver/SLICE_1032 ( .D1(\adc_driver/n96 ), 
    .C1(\adc_driver/cnt_4 ), .B1(\adc_driver/cnt_1 ), .A1(\adc_driver/n20027 ), 
    .D0(\adc_driver/n96 ), .C0(\adc_driver/cnt_4 ), .B0(\adc_driver/cnt_1 ), 
    .A0(\adc_driver/n20274 ), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_11 ), .CLK(clk_24MHz), 
    .F0(\adc_driver/clk_24MHz_enable_12 ), .Q0(\adc_driver/data_5 ), 
    .F1(\adc_driver/clk_24MHz_enable_13 ));
  adc_driver_SLICE_1033 \adc_driver/SLICE_1033 ( .D1(home_4), 
    .C1(ball_release_button_c), .A1(rst_c), .D0(home_4), .C0(rst_c), 
    .A0(ball_release_button_c), .M1(\adc_driver/data_5 ), 
    .M0(\adc_driver/data_4 ), .CE(\adc_driver/clk_24MHz_enable_9 ), 
    .CLK(clk_24MHz), .F0(pic_y_8__N_805), .Q0(adc_data_4), .F1(pic_y_8__N_788), 
    .Q1(adc_data_5));
  adc_driver_SLICE_1034 \adc_driver/SLICE_1034 ( .D1(home_6), .C1(rst_c), 
    .B1(ball_release_button_c), .D0(home_6), .C0(rst_c), 
    .B0(ball_release_button_c), .F0(pic_y_8__N_786), .F1(pic_y_8__N_799));
  adc_driver_SLICE_1035 \adc_driver/SLICE_1035 ( .D1(home_2), .C1(rst_c), 
    .A1(ball_release_button_c), .D0(home_2), .C0(rst_c), 
    .A0(ball_release_button_c), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_4 ), .CLK(clk_24MHz), .F0(pic_y_8__N_811), 
    .Q0(\adc_driver/data_0 ), .F1(pic_y_8__N_790));
  adc_driver_SLICE_1036 \adc_driver/SLICE_1036 ( .D1(home_3), 
    .C1(ball_release_button_c), .B1(rst_c), .D0(home_3), 
    .C0(ball_release_button_c), .B0(rst_c), .M1(\adc_driver/data_7 ), 
    .M0(\adc_driver/data_6 ), .CE(\adc_driver/clk_24MHz_enable_9 ), 
    .CLK(clk_24MHz), .F0(pic_y_8__N_808), .Q0(adc_data_6), .F1(pic_y_8__N_789), 
    .Q1(adc_data_7));
  adc_driver_SLICE_1037 \adc_driver/SLICE_1037 ( .D1(home_5), 
    .C1(ball_release_button_c), .B1(rst_c), .D0(home_5), .B0(rst_c), 
    .A0(ball_release_button_c), .M1(\adc_driver/data_3 ), 
    .M0(\adc_driver/data_2 ), .CE(\adc_driver/clk_24MHz_enable_9 ), 
    .CLK(clk_24MHz), .F0(pic_y_8__N_802), .Q0(adc_data_2), .F1(pic_y_8__N_787), 
    .Q1(adc_data_3));
  adc_driver_SLICE_1038 \adc_driver/SLICE_1038 ( .D1(home_1), 
    .C1(ball_release_button_c), .B1(rst_c), .D0(home_1), 
    .C0(ball_release_button_c), .B0(rst_c), .M0(adc_dat_c), 
    .CE(\adc_driver/clk_24MHz_enable_13 ), .CLK(clk_24MHz), 
    .F0(pic_y_8__N_814), .Q0(\adc_driver/data_1 ), .F1(pic_y_8__N_791));
  adc_driver_SLICE_1039 \adc_driver/SLICE_1039 ( .D1(rst_c), .C1(home_7), 
    .A1(ball_release_button_c), .D0(rst_c), .C0(home_7), 
    .A0(ball_release_button_c), .M1(\adc_driver/data_1 ), 
    .M0(\adc_driver/data_0 ), .CE(\adc_driver/clk_24MHz_enable_9 ), 
    .CLK(clk_24MHz), .F0(pic_y_8__N_796), .Q0(adc_data_0), .F1(pic_y_8__N_785), 
    .Q1(adc_data_1));
  adc_driver_SLICE_1040 \adc_driver/SLICE_1040 ( .D1(rst_c), .C1(home_0), 
    .B1(ball_release_button_c), .D0(rst_c), .C0(home_0), 
    .B0(ball_release_button_c), .F0(pic_y_8__N_792), .F1(pic_y_8__N_817));
  adc_driver_SLICE_1041 \adc_driver/SLICE_1041 ( .D1(home_8), .C1(rst_c), 
    .B1(ball_release_button_c), .D0(home_8), .C0(rst_c), 
    .B0(ball_release_button_c), .F0(pic_y_8__N_782), .F1(pic_y_8__N_793));
  SLICE_1042 SLICE_1042( .D1(cnt_write_3), .C1(cnt_write_1), .B1(cnt_write_0), 
    .A1(cnt_write_2), .D0(cnt_write_3), .B0(cnt_write_0), .A0(cnt_write_2), 
    .F0(n4_adj_2678), .F1(n20134));
  u7_SLICE_1043 \u7/SLICE_1043 ( .D1(state_2), .C1(state_0), .B1(state_1), 
    .A1(\u7/n20454 ), .D0(state_2), .C0(state_0), .B0(state_1), .A0(n21551), 
    .F0(\u7/clk_c_enable_77 ), .F1(\u7/n7_adj_2309 ));
  u7_SLICE_1044 \u7/SLICE_1044 ( .D1(state_2), .C1(\u7/cnt_start_1 ), 
    .B1(\u7/cnt_start_2 ), .A1(\u7/cnt_start_0 ), .D0(\u7/cnt_start_3 ), 
    .C0(\u7/cnt_start_1 ), .B0(\u7/cnt_start_2 ), .A0(\u7/cnt_start_0 ), 
    .F0(n22428), .F1(\u7/n4_adj_2327 ));
  u7_SLICE_1045 \u7/SLICE_1045 ( .D1(cnt_mode2_3), .C1(\u7/cnt_mode2_1 ), 
    .B1(\u7/cnt_mode2_0 ), .A1(\u7/cnt_mode2_2 ), .C0(\u7/cnt_mode2_1 ), 
    .B0(\u7/cnt_mode2_0 ), .A0(\u7/cnt_mode2_2 ), .M1(dat_valid_N_624), 
    .M0(dat_valid_N_624), .CE(clk_400khz_enable_5), .CLK(\u7/clk_400khz ), 
    .F0(\u7/n19986 ), .Q0(dat_valid), .F1(n57), .Q1(clk_c_enable_20));
  lcd1_lcd_write_inst_SLICE_1046 \lcd1/lcd_write_inst/SLICE_1046 ( 
    .D1(\lcd1/lcd_write_inst/mosi_N_1139 ), 
    .C1(\lcd1/lcd_write_inst/mosi_N_1138 ), 
    .B1(\lcd1/lcd_write_inst/mosi_N_1140 ), 
    .D0(\lcd1/lcd_write_inst/mosi_N_1136 ), 
    .C0(\lcd1/lcd_write_inst/mosi_N_1138 ), 
    .B0(\lcd1/lcd_write_inst/mosi_N_1140 ), 
    .A0(\lcd1/lcd_write_inst/mosi_N_1142 ), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1142 ), .M0(\lcd1/lcd_write_inst/n649 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n14 ), .Q0(\lcd1/lcd_write_inst/mosi_N_1142 ), 
    .F1(\lcd1/lcd_write_inst/n20384 ), .Q1(\lcd1/lcd_write_inst/n647 ));
  lcd1_lcd_show_pic_inst_SLICE_1047 \lcd1/lcd_show_pic_inst/SLICE_1047 ( 
    .D1(\lcd1/lcd_show_pic_inst/temp_0 ), 
    .B1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), .A1(state_2_adj_2667), 
    .D0(\lcd1/lcd_show_pic_inst/temp_0 ), .A0(state_2_adj_2667), 
    .F0(\lcd1/lcd_show_pic_inst/n21640 ), .F1(\lcd1/lcd_show_pic_inst/n21606 ));
  lcd1_SLICE_1048 \lcd1/SLICE_1048 ( .D1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_2 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), .M1(handline_1), .M0(handline_0), 
    .CE(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_110 ), 
    .CLK(\lcd1/clk_50MHz ), .F0(\lcd1/lcd_init_inst/n21447 ), 
    .Q0(\lcd1/lcd_draw_line_inst/past_y_0 ), 
    .F1(\lcd1/lcd_init_inst/n87_adj_2641 ), 
    .Q1(\lcd1/lcd_draw_line_inst/past_y_1 ));
  lcd1_lcd_init_inst_SLICE_1049 \lcd1/lcd_init_inst/SLICE_1049 ( 
    .D1(\lcd1/lcd_init_inst/n21683 ), .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/n21686 ), .A1(\lcd1/lcd_init_inst/n21690 ), 
    .D0(\lcd1/lcd_init_inst/n21625 ), .C0(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B0(\lcd1/lcd_init_inst/n21686 ), .A0(\lcd1/lcd_init_inst/n14578 ), 
    .F0(\lcd1/lcd_init_inst/n8_adj_2636 ), .F1(\lcd1/lcd_init_inst/n21577 ));
  lcd1_lcd_init_inst_SLICE_1050 \lcd1/lcd_init_inst/SLICE_1050 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), .B1(\lcd1/lcd_init_inst/n21690 ), 
    .A1(\lcd1/lcd_init_inst/n21687 ), .D0(\lcd1/lcd_init_inst/n21689 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .B0(\lcd1/lcd_init_inst/n21690 ), 
    .A0(\lcd1/lcd_init_inst/n21687 ), .F0(\lcd1/lcd_init_inst/n21571 ), 
    .F1(\lcd1/lcd_init_inst/n21582 ));
  lcd1_lcd_init_inst_SLICE_1051 \lcd1/lcd_init_inst/SLICE_1051 ( 
    .D1(\lcd1/lcd_init_inst/cnt_150ms_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_4 ), 
    .D0(\lcd1/lcd_init_inst/cnt_150ms_1 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_2 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_4 ), .F0(\lcd1/lcd_init_inst/n20319 ), 
    .F1(\lcd1/lcd_init_inst/n6_adj_2643 ));
  lcd1_lcd_init_inst_SLICE_1052 \lcd1/lcd_init_inst/SLICE_1052 ( 
    .B1(\lcd1/lcd_init_inst/cnt_150ms_10 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_15 ), 
    .D0(\lcd1/lcd_init_inst/cnt_150ms_16 ), 
    .C0(\lcd1/lcd_init_inst/cnt_150ms_14 ), 
    .B0(\lcd1/lcd_init_inst/cnt_150ms_10 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_15 ), .F0(\lcd1/lcd_init_inst/n9704 ), 
    .F1(\lcd1/lcd_init_inst/n20199 ));
  lcd1_lcd_init_inst_SLICE_1053 \lcd1/lcd_init_inst/SLICE_1053 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_0 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_0 ), .F0(\lcd1/lcd_init_inst/n21658 ), 
    .F1(\lcd1/lcd_init_inst/n21568 ));
  lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_1054 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_1054 ( 
    .C1(state_2_adj_2672), .A1(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .C0(state_2_adj_2672), .A0(\lcd1/lcd_draw_line_inst/state_1_adj_2615 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/clk_50MHz_enable_157 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n10870 ));
  jump_SLICE_1055 \jump/SLICE_1055 ( .D1(\jump/n536 ), .B1(\jump/n22446 ), 
    .A1(\jump/n21537 ), .D0(\jump/n536 ), .C0(\jump/stop_flag_N_1026 ), 
    .B0(\jump/n21547 ), .A0(\jump/n22446 ), .F0(\jump/n10093 ), 
    .F1(\jump/clk_out_enable_46 ));
  SLICE_1056 SLICE_1056( .C1(cnt_read_3), .B1(\u7/ack ), .A1(cnt_read_0), 
    .C0(cnt_read_3), .A0(cnt_read_0), .M1(\adj/deb/key_rst_0 ), 
    .M0(key_up_c_1), .CLK(clk_c), .F0(n21668), .Q0(\adj/deb/key_rst_1 ), 
    .F1(\u7/n6_adj_2315 ), .Q1(\adj/deb/key_rst_pre_0 ));
  u8_SLICE_1057 \u8/SLICE_1057 ( .C1(\u8/n2807 ), .B1(\u8/n104 ), 
    .A1(\u8/n2806 ), .D0(\u8/n2806 ), .B0(\u8/n2807 ), .A0(\u8/n99 ), 
    .M1(\u8/velocity_temp_7 ), .M0(\u8/velocity_temp_5 ), .CE(\u8/count ), 
    .LSR(\u8/n10853 ), .CLK(clk_c_enable_20), .F0(\u8/n17972 ), 
    .Q0(hand_velocity_5), .F1(\u8/n17982 ), .Q1(hand_velocity_7));
  u8_SLICE_1058 \u8/SLICE_1058 ( .D1(\u8/n105 ), .C1(\u8/n106 ), 
    .B1(\u8/n2807 ), .A1(\u8/n2806 ), .D0(\u8/n2806 ), .B0(\u8/n2807 ), 
    .A0(\u8/n98 ), .M0(\u8/velocity_temp_6 ), .CE(\u8/count ), 
    .LSR(\u8/n10853 ), .CLK(dat_valid), .F0(\u8/n17970 ), .Q0(hand_velocity_6), 
    .F1(\u8/n17984 ));
  u8_SLICE_1059 \u8/SLICE_1059 ( .C1(\u8/n102 ), .B1(\u8/n2807 ), 
    .A1(\u8/n2806 ), .D0(\u8/n101 ), .B0(\u8/n2807 ), .A0(\u8/n2806 ), 
    .M1(\u8/velocity_temp_2 ), .M0(\u8/velocity_temp_1 ), .CE(\u8/count ), 
    .LSR(\u8/n10853 ), .CLK(clk_c_enable_20), .F0(\u8/n17976 ), 
    .Q0(hand_velocity_1), .F1(\u8/n17978 ), .Q1(hand_velocity_2));
  u8_SLICE_1060 \u8/SLICE_1060 ( .D1(\u8/n2807 ), .B1(\u8/n103 ), 
    .A1(\u8/n2806 ), .C0(\u8/n100 ), .B0(\u8/n2807 ), .A0(\u8/n2806 ), 
    .M1(\u8/velocity_temp_4 ), .M0(\u8/velocity_temp_3 ), .CE(\u8/count ), 
    .LSR(\u8/n10853 ), .CLK(clk_c_enable_20), .F0(\u8/n17974 ), 
    .Q0(hand_velocity_3), .F1(\u8/n17980 ), .Q1(hand_velocity_4));
  adj_SLICE_1061 \adj/SLICE_1061 ( .D1(k_0), .B1(k_1), .D0(k_0), .B0(k_1), 
    .M1(key_up_c_1), .M0(key_down_c_0), .CE(\adj/deb/clk_c_enable_8 ), 
    .CLK(clk_c), .F0(\adj/n42 ), .Q0(\adj/key_sec_0 ), .F1(seg_led_2_0_3), 
    .Q1(\adj/key_sec_1 ));
  u7_SLICE_1062 \u7/SLICE_1062 ( .D1(n21659), .C1(rst_c), .B1(state_0), 
    .A1(state_1), .D0(\u7/n10901 ), .C0(n21659), .B0(state_0), 
    .A0(\u7/clk_400khz ), .M1(\u7/data_r_5 ), .M0(\u7/data_r_4 ), 
    .CE(\u7/clk_c_enable_63 ), .CLK(clk_c), .F0(\u7/clk_c_enable_92 ), 
    .Q0(\u7/dat_l_4 ), .F1(\u7/n21612 ), .Q1(\u7/dat_l_5 ));
  u7_SLICE_1063 \u7/SLICE_1063 ( .D1(cnt_read_2), .C1(cnt_read_1), 
    .B1(cnt_read_0), .C0(cnt_read_1), .B0(cnt_read_0), .F0(\u7/n21632 ), 
    .F1(\u7/n22 ));
  u7_SLICE_1064 \u7/SLICE_1064 ( .D1(\u7/cnt_stop_3 ), .C1(\u7/cnt_stop_1 ), 
    .A1(\u7/cnt_stop_2 ), .C0(\u7/cnt_stop_1 ), .A0(\u7/cnt_stop_3 ), 
    .M1(\u7/data_r_1 ), .M0(\u7/data_r_0 ), .CE(\u7/clk_c_enable_61 ), 
    .CLK(clk_c), .F0(\u7/n21634 ), .Q0(\u7/dat_h_0 ), .F1(i2c_sda_N_637), 
    .Q1(\u7/dat_h_1 ));
  u7_SLICE_1065 \u7/SLICE_1065 ( .D1(cnt_write_1), .C1(cnt_write_3), 
    .B1(cnt_write_0), .D0(cnt_write_1), .C0(cnt_write_2), .B0(cnt_write_0), 
    .F0(\u7/n6_adj_2318 ), .F1(\u7/n21605 ));
  u7_SLICE_1066 \u7/SLICE_1066 ( .D1(cnt_mode1_0), .C1(\u7/reg_addr_1 ), 
    .B1(\u7/cnt_mode1_1 ), .A1(\u7/reg_data_1 ), .D0(cnt_mode1_0), 
    .C0(\u7/reg_data_2 ), .B0(\u7/cnt_mode1_1 ), .A0(\u7/reg_addr_2 ), 
    .F0(\u7/n2871 ), .F1(\u7/n2872 ));
  u7_SLICE_1067 \u7/SLICE_1067 ( .D1(n2619), .C1(n21576), .B1(state_3), 
    .A1(n30), .D0(\u7/n20497 ), .C0(n21576), .B0(state_3), .A0(state_1), 
    .F0(\u7/clk_c_enable_83 ), .F1(n20424));
  u7_SLICE_1068 \u7/SLICE_1068 ( .D1(\u7/cnt_mode2_2 ), .B1(\u7/cnt_mode2_1 ), 
    .D0(\u7/cnt_mode2_2 ), .B0(\u7/cnt_mode2_1 ), .A0(cnt_mode2_3), 
    .F0(\u7/n21068 ), .F1(\u7/n7041 ));
  lcd1_lcd_write_inst_SLICE_1069 \lcd1/lcd_write_inst/SLICE_1069 ( 
    .D1(\lcd1/lcd_write_inst/mosi_N_1136 ), 
    .B1(\lcd1/lcd_write_inst/mosi_N_1137 ), 
    .D0(\lcd1/lcd_write_inst/mosi_N_1139 ), 
    .C0(\lcd1/lcd_write_inst/mosi_N_1143 ), 
    .B0(\lcd1/lcd_write_inst/mosi_N_1137 ), 
    .A0(\lcd1/lcd_write_inst/mosi_N_1141 ), 
    .M1(\lcd1/lcd_write_inst/mosi_N_1141 ), .M0(\lcd1/lcd_write_inst/n651 ), 
    .CE(\lcd1/lcd_write_inst/clk_50MHz_enable_46 ), 
    .LSR(\lcd1/lcd_write_inst/state_1 ), .CLK(\lcd1/clk_50MHz ), 
    .F0(\lcd1/lcd_write_inst/n13 ), .Q0(\lcd1/lcd_write_inst/mosi_N_1141 ), 
    .F1(\lcd1/lcd_write_inst/n20392 ), .Q1(\lcd1/lcd_write_inst/n649 ));
  lcd1_lcd_show_pic_inst_SLICE_1070 \lcd1/lcd_show_pic_inst/SLICE_1070 ( 
    .D1(the1_wr_done), .C1(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .B1(state_2_adj_2667), .D0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_2 ), 
    .C0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_0 ), 
    .B0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_1 ), 
    .A0(\lcd1/lcd_show_pic_inst/cnt_wr_color_data_3 ), 
    .F0(\lcd1/lcd_show_pic_inst/n12 ), 
    .F1(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_35 ));
  lcd1_lcd_show_pic_inst_SLICE_1071 \lcd1/lcd_show_pic_inst/SLICE_1071 ( 
    .C1(state_2_adj_2667), .A1(\lcd1/lcd_show_pic_inst/n20043 ), 
    .C0(state_2_adj_2667), .A0(\lcd1/state_1_adj_2654 ), 
    .F0(\lcd1/lcd_show_pic_inst/clk_50MHz_enable_151 ), .F1(\lcd1/n20045 ));
  lcd1_lcd_init_inst_SLICE_1072 \lcd1/lcd_init_inst/SLICE_1072 ( 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_0 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s4_num_3 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s4_num_0 ), .F0(\lcd1/lcd_init_inst/n19981 ), 
    .F1(\lcd1/lcd_init_inst/n21628 ));
  SLICE_1073 SLICE_1073( .C1(state_4), .B1(wr_done), 
    .D0(\lcd1/lcd_init_inst/n21692 ), .C0(state_4), 
    .B0(\lcd1/lcd_init_inst/n33 ), .A0(\lcd1/lcd_init_inst/n21548 ), 
    .F0(\lcd1/lcd_init_inst/init_data_8_N_1328_7 ), .F1(clk_50MHz_enable_79));
  lcd1_lcd_draw_line_inst_SLICE_1074 \lcd1/lcd_draw_line_inst/SLICE_1074 ( 
    .C1(\lcd1/lcd_draw_line_inst/state_2 ), 
    .A1(\lcd1/lcd_draw_line_inst/signal_r_adj_2618 ), 
    .C0(\lcd1/lcd_draw_line_inst/state_2 ), 
    .B0(\lcd1/lcd_draw_line_inst/n2633 ), 
    .A0(\lcd1/lcd_draw_line_inst/n14672 ), 
    .F0(\lcd1/lcd_draw_line_inst/clk_50MHz_enable_42 ), 
    .F1(\lcd1/lcd_draw_line_inst/n20310 ));
  SLICE_1075 SLICE_1075( .D1(the1_wr_done), .B1(state_2_adj_2670), 
    .A1(state_3_adj_2669), .D0(state_2_adj_2670), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_1 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/clk_50MHz_enable_152 ), 
    .F1(clk_50MHz_enable_100));
  SLICE_1076 SLICE_1076( .D1(handline_3), .C1(handline_1), .B1(handline_0), 
    .A1(handline_2), 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_1 ), 
    .C0(handline_3), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_3 ), 
    .A0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21123 ), 
    .F1(n8_adj_2668));
  lcd1_control_inst_SLICE_1077 \lcd1/control_inst/SLICE_1077 ( 
    .D1(\lcd1/init_data_2 ), .A1(\lcd1/control_inst/state_0 ), 
    .B0(\lcd1/init_data_1 ), .A0(\lcd1/control_inst/state_0 ), 
    .F0(\lcd1/control_inst/n4_adj_2584 ), .F1(\lcd1/control_inst/n4_adj_2589 ));
  lcd1_control_inst_SLICE_1078 \lcd1/control_inst/SLICE_1078 ( 
    .C1(\lcd1/draw_line_data_3 ), .A1(\lcd1/state_2_adj_2659 ), 
    .B0(\lcd1/draw_line_data_1 ), .A0(\lcd1/state_2_adj_2659 ), 
    .F0(\lcd1/control_inst/n2_adj_2585 ), .F1(\lcd1/control_inst/n2_adj_2586 ));
  lcd1_control_inst_SLICE_1079 \lcd1/control_inst/SLICE_1079 ( 
    .D1(\lcd1/show_pic_data_3 ), .A1(\lcd1/state_1 ), 
    .B0(\lcd1/show_pic_data_4 ), .A0(\lcd1/state_1 ), .F0(\lcd1/n3 ), 
    .F1(\lcd1/control_inst/n3 ));
  lcd1_control_inst_SLICE_1080 \lcd1/control_inst/SLICE_1080 ( 
    .C1(\lcd1/state_2_adj_2659 ), .A1(\lcd1/draw_line_data_2 ), 
    .D0(\lcd1/control_inst/state_0 ), .C0(\lcd1/state_2_adj_2659 ), 
    .B0(\lcd1/draw_line_data_4 ), .A0(\lcd1/init_data_4 ), .F0(\lcd1/n4 ), 
    .F1(\lcd1/control_inst/n2_adj_2590 ));
  lcd1_control_inst_SLICE_1081 \lcd1/control_inst/SLICE_1081 ( 
    .C1(\lcd1/control_inst/state_0 ), .A1(\lcd1/init_data_6 ), 
    .C0(\lcd1/init_data_7 ), .A0(\lcd1/control_inst/state_0 ), 
    .F0(\lcd1/control_inst/n4 ), .F1(\lcd1/control_inst/n4_adj_2601 ));
  lcd1_control_inst_SLICE_1082 \lcd1/control_inst/SLICE_1082 ( 
    .D1(\lcd1/draw_line_data_6 ), .B1(\lcd1/state_2_adj_2659 ), 
    .B0(\lcd1/state_2_adj_2659 ), .A0(\lcd1/draw_line_data_7 ), 
    .F0(\lcd1/control_inst/n2 ), .F1(\lcd1/control_inst/n2_adj_2602 ));
  jump_SLICE_1083 \jump/SLICE_1083 ( .D1(hand_velocity_7), .B1(\jump/n536 ), 
    .A1(\jump/init_velocity_6 ), .D0(hand_velocity_4), 
    .C0(\jump/init_velocity_3 ), .B0(\jump/n536 ), .F0(\jump/n113 ), 
    .F1(\jump/n110 ));
  jump_SLICE_1084 \jump/SLICE_1084 ( .D1(\jump/init_velocity_8 ), 
    .C1(\jump/n536 ), .D0(\jump/n536 ), .C0(\jump/init_velocity_9 ), 
    .F0(\jump/n107 ), .F1(\jump/n108 ));
  jump_SLICE_1085 \jump/SLICE_1085 ( .D1(\jump/n536 ), 
    .B1(\jump/init_velocity_7 ), .D0(\jump/n536 ), 
    .C0(\jump/init_velocity_10 ), .F0(\jump/n106 ), .F1(\jump/n109 ));
  jump_fre_500us_SLICE_1086 \jump/fre_500us/SLICE_1086 ( 
    .D1(\jump/fre_500us/count_up_6 ), .C1(\jump/fre_500us/count_up_17 ), 
    .B1(\jump/fre_500us/count_up_16 ), .A1(\jump/fre_500us/count_up_4 ), 
    .D0(\jump/fre_500us/count_up_6 ), .A0(\jump/fre_500us/count_up_8 ), 
    .F0(\jump/fre_500us/n8_adj_2333 ), .F1(\jump/fre_500us/n20351 ));
  jump_SLICE_1087 \jump/SLICE_1087 ( .D1(\jump/time_count_up_10 ), 
    .A1(\jump/time_count_up_0 ), .D0(\jump/time_count_up_8 ), 
    .A0(\jump/time_count_up_0 ), .F0(\jump/mult_15u_15u_0_pp_4_8 ), 
    .F1(\jump/mult_15u_15u_0_pp_5_10 ));
  jump_SLICE_1088 \jump/SLICE_1088 ( .D1(\jump/time_count_up_10 ), 
    .B1(\jump/time_count_r_0 ), .C0(\jump/time_count_up_8 ), 
    .B0(\jump/time_count_r_0 ), .F0(\jump/mult_15u_15u_0_pp_4_8_adj_2377 ), 
    .F1(\jump/mult_15u_15u_0_pp_5_10_adj_2400 ));
  jump_SLICE_1089 \jump/SLICE_1089 ( .B1(\jump/time_count_up_12 ), 
    .A1(\jump/time_count_up_0 ), .D0(\jump/time_count_up_0 ), 
    .A0(\jump/time_count_up_2 ), .F0(\jump/mult_15u_15u_0_pp_1_2 ), 
    .F1(\jump/mult_15u_15u_0_pp_6_12 ));
  jump_SLICE_1090 \jump/SLICE_1090 ( .D1(\jump/time_count_r_0 ), 
    .B1(\jump/time_count_up_4 ), .B0(\jump/time_count_up_4 ), 
    .A0(\jump/time_count_up_0 ), .F0(\jump/mult_15u_15u_0_pp_2_4 ), 
    .F1(\jump/mult_15u_15u_0_pp_2_4_adj_2398 ));
  jump_SLICE_1091 \jump/SLICE_1091 ( .D1(\jump/time_count_up_6 ), 
    .C1(\jump/time_count_r_0 ), .D0(\jump/time_count_up_6 ), 
    .A0(\jump/time_count_up_0 ), .F0(\jump/mult_15u_15u_0_pp_3_6 ), 
    .F1(\jump/mult_15u_15u_0_pp_3_6_adj_2404 ));
  jump_SLICE_1092 \jump/SLICE_1092 ( .C1(\jump/time_count_down_0 ), 
    .B1(\jump/init_velocity_0 ), .D0(\jump/time_count_down_8 ), 
    .C0(\jump/time_count_down_0 ), .F0(\jump/mult_15u_15u_0_pp_4_8_adj_2455 ), 
    .F1(\jump/n86 ));
  jump_SLICE_1093 \jump/SLICE_1093 ( .D1(\jump/init_velocity_2 ), 
    .A1(\jump/time_count_down_0 ), .D0(\jump/init_velocity_8 ), 
    .A0(\jump/time_count_down_0 ), .F0(\jump/mult_11u_15u_0_pp_4_8 ), 
    .F1(\jump/mult_11u_15u_0_pp_1_2 ));
  jump_SLICE_1094 \jump/SLICE_1094 ( .C1(\jump/time_count_down_0 ), 
    .A1(\jump/init_velocity_4 ), .D0(\jump/time_count_down_6 ), 
    .A0(\jump/time_count_down_0 ), .F0(\jump/mult_15u_15u_0_pp_3_6_adj_2467 ), 
    .F1(\jump/mult_11u_15u_0_pp_2_4 ));
  jump_SLICE_1095 \jump/SLICE_1095 ( .C1(\jump/time_count_down_0 ), 
    .B1(\jump/init_velocity_6 ), .C0(\jump/time_count_down_0 ), 
    .B0(\jump/time_count_down_4 ), .F0(\jump/mult_15u_15u_0_pp_2_4_adj_2468 ), 
    .F1(\jump/mult_11u_15u_0_pp_3_6 ));
  jump_SLICE_1096 \jump/SLICE_1096 ( .D1(\jump/time_count_down_12 ), 
    .B1(\jump/time_count_down_0 ), .D0(\jump/time_count_down_0 ), 
    .C0(\jump/time_count_down_2 ), .F0(\jump/mult_15u_15u_0_pp_1_2_adj_2469 ), 
    .F1(\jump/mult_15u_15u_0_pp_6_12_adj_2553 ));
  adc_driver_SLICE_1097 \adc_driver/SLICE_1097 ( .D1(\adc_driver/cnt_2 ), 
    .C1(\adc_driver/n96 ), .B1(\adc_driver/n21667 ), .A1(\adc_driver/cnt_1 ), 
    .D0(\adc_driver/cnt_2 ), .C0(\adc_driver/n21573 ), .A0(\adc_driver/cnt_3 ), 
    .F0(\adc_driver/clk_24MHz_enable_9 ), 
    .F1(\adc_driver/clk_24MHz_enable_16 ));
  u7_SLICE_1098 \u7/SLICE_1098 ( .D1(\u7/cnt_400khz_8 ), 
    .C1(\u7/cnt_400khz_7 ), .B1(\u7/cnt_400khz_0 ), .A1(\u7/cnt_400khz_5 ), 
    .D0(\u7/cnt_400khz_6 ), .C0(\u7/cnt_400khz_1 ), .B0(\u7/cnt_400khz_2 ), 
    .A0(\u7/cnt_400khz_3 ), .F0(\u7/n12 ), .F1(\u7/n13 ));
  adj_deb_SLICE_1099 \adj/deb/SLICE_1099 ( .C1(\adj/deb/cnt_13 ), 
    .B1(\adj/deb/cnt_8 ), .D0(\adj/deb/cnt_5 ), .C0(\adj/deb/cnt_0 ), 
    .B0(\adj/deb/cnt_10 ), .A0(\adj/deb/cnt_3 ), .F0(\adj/deb/n30 ), 
    .F1(\adj/deb/n21 ));
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1100 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_1100 ( 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n21648 ), 
    .C1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_0 ), 
    .B1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20020 ), 
    .A1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_1 ), 
    .C0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_5 ), 
    .B0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_8 ), 
    .F0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n20260 ), 
    .F1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_3_N_2111_3 ));
  lcd1_lcd_init_inst_SLICE_1101 \lcd1/lcd_init_inst/SLICE_1101 ( 
    .D1(\lcd1/lcd_init_inst/cnt_s4_num_15 ), 
    .C1(\lcd1/lcd_init_inst/cnt_s4_num_7 ), 
    .B1(\lcd1/lcd_init_inst/cnt_s4_num_8 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s4_num_13 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s4_num_6 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s4_num_16 ), .F0(\lcd1/lcd_init_inst/n10 ), 
    .F1(\lcd1/lcd_init_inst/n14 ));
  jump_SLICE_1102 \jump/SLICE_1102 ( .D1(\jump/n10814 ), .C1(\jump/n21556 ), 
    .B1(\jump/n10815 ), .A1(\jump/n10816 ), .D0(\jump/n10793 ), 
    .C0(\jump/n10795 ), .B0(\jump/n10794 ), .F0(n21630), .F1(\jump/n404 ));
  lcd1_lcd_init_inst_SLICE_1103 \lcd1/lcd_init_inst/SLICE_1103 ( 
    .B1(\lcd1/lcd_init_inst/cnt_150ms_21 ), 
    .A1(\lcd1/lcd_init_inst/cnt_150ms_12 ), 
    .D0(\lcd1/lcd_init_inst/n8_adj_2644 ), 
    .C0(\lcd1/lcd_init_inst/cnt_150ms_8 ), .B0(\lcd1/lcd_init_inst/n20123 ), 
    .A0(\lcd1/lcd_init_inst/cnt_150ms_19 ), 
    .F0(\lcd1/lcd_init_inst/state_5_N_1271_1 ), 
    .F1(\lcd1/lcd_init_inst/n20256 ));
  jump_fre_500us_SLICE_1104 \jump/fre_500us/SLICE_1104 ( 
    .B1(\jump/fre_500us/count_up_15 ), .A1(\jump/fre_500us/count_up_3 ), 
    .D0(\jump/fre_500us/n24 ), .C0(\jump/fre_500us/n22 ), 
    .B0(\jump/fre_500us/count_up_11 ), .A0(\jump/fre_500us/n23 ), 
    .F0(\jump/fre_500us/n15 ), .F1(\jump/fre_500us/n13 ));
  lcd1_pic_ram_u0_SLICE_1105 \lcd1/pic_ram_u0/SLICE_1105 ( 
    .C1(\lcd1/q_239_N_2289_2 ), .A1(\lcd1/pic_ram_u0/q_239_N_2289_3 ), 
    .D0(\lcd1/pic_ram_u0/q_239_N_2289_1 ), 
    .A0(\lcd1/pic_ram_u0/q_239_N_2289_0 ), .F0(\lcd1/n21520 ), 
    .F1(\lcd1/pic_ram_u0/n11 ));
  u7_SLICE_1106 \u7/SLICE_1106 ( .D1(\u7/n18549 ), .C1(\u7/n37 ), 
    .B1(\u7/n18656 ), .A1(state_3), .D0(n67), .C0(\u7/n21544 ), 
    .B0(cnt_mode1_2), .A0(n21551), .F0(n54), .F1(\u7/clk_400khz_enable_2 ));
  lcd1_lcd_init_inst_SLICE_1107 \lcd1/lcd_init_inst/SLICE_1107 ( 
    .B1(\lcd1/lcd_init_inst/cnt_s2_num_1 ), 
    .A1(\lcd1/lcd_init_inst/cnt_s2_num_2 ), 
    .D0(\lcd1/lcd_init_inst/cnt_s2_num_6 ), 
    .C0(\lcd1/lcd_init_inst/cnt_s2_num_3 ), 
    .B0(\lcd1/lcd_init_inst/cnt_s2_num_5 ), 
    .A0(\lcd1/lcd_init_inst/cnt_s2_num_4 ), .F0(\lcd1/lcd_init_inst/n21578 ), 
    .F1(\lcd1/lcd_init_inst/n21682 ));
  seg_led_1_3_ \seg_led_1[3]_I ( .PADDO(VCC_net), .segled13(seg_led_1[3]));
  seg_led_1_4_ \seg_led_1[4]_I ( .PADDO(VCC_net), .segled14(seg_led_1[4]));
  seg_led_1_5_ \seg_led_1[5]_I ( .PADDO(VCC_net), .segled15(seg_led_1[5]));
  seg_led_1_6_ \seg_led_1[6]_I ( .PADDO(GND_net), .segled16(seg_led_1[6]));
  seg_led_1_7_ \seg_led_1[7]_I ( .PADDO(VCC_net), .segled17(seg_led_1[7]));
  lcd_dc lcd_dc_I( .PADDO(lcd_dc_c_8), .lcd_dc(lcd_dc));
  seg_led_1_8_ \seg_led_1[8]_I ( .PADDO(GND_net), .segled18(seg_led_1[8]));
  lcd_sclk lcd_sclk_I( .PADDO(lcd_sclk_c), .lcd_sclk(lcd_sclk));
  lcd_blk lcd_blk_I( .PADDO(VCC_net), .lcd_blk(lcd_blk));
  lcd_rst lcd_rst_I( .PADDO(lcd_rst_c), .lcd_rst(lcd_rst));
  i2c_scl i2c_scl_I( .PADDO(i2c_scl_c), .i2c_scl(i2c_scl));
  key_down key_down_I( .PADDI(key_down_c_0), .key_down(key_down));
  key_up key_up_I( .PADDI(key_up_c_1), .key_up(key_up));
  adc_dat adc_dat_I( .PADDI(adc_dat_c), .adc_dat(adc_dat));
  ball_release_button ball_release_button_I( .PADDI(ball_release_button_c), 
    .ball_release_button(ball_release_button));
  led led_I( .PADDO(led_c), .led(led));
  rst rst_I( .PADDI(rst_c), .rst(rst));
  lcd_cs lcd_cs_I( .PADDO(lcd_cs_c), .lcd_cs(lcd_cs));
  adc_clk adc_clk_I( .PADDO(adc_clk_c), .adc_clk(adc_clk));
  adc_cs adc_cs_I( .PADDO(adc_cs_c), .adc_cs(adc_cs));
  lcd_mosi lcd_mosi_I( .PADDO(lcd_mosi_c), .lcd_mosi(lcd_mosi));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  seg_led_2_0_ \seg_led_2[0]_I ( .PADDO(VCC_net), .segled20(seg_led_2[0]));
  seg_led_2_1_ \seg_led_2[1]_I ( .PADDO(k_1), .segled21(seg_led_2[1]));
  seg_led_2_2_ \seg_led_2[2]_I ( .PADDO(VCC_net), .segled22(seg_led_2[2]));
  seg_led_2_3_ \seg_led_2[3]_I ( .PADDO(seg_led_2_0_3), 
    .segled23(seg_led_2[3]));
  seg_led_2_4_ \seg_led_2[4]_I ( .PADDO(k_0), .segled24(seg_led_2[4]));
  seg_led_2_5_ \seg_led_2[5]_I ( .PADDO(seg_led_2_0_3), 
    .segled25(seg_led_2[5]));
  seg_led_2_6_ \seg_led_2[6]_I ( .PADDO(seg_led_2_0_3), 
    .segled26(seg_led_2[6]));
  i2c_sda i2c_sda_I( .PADDI(i2c_sda_out), .PADDT(\u7/i2c_sda_N_621 ), 
    .PADDO(i2c_sda_N_620), .i2c_sda(i2c_sda));
  seg_led_2_7_ \seg_led_2[7]_I ( .PADDO(GND_net), .segled27(seg_led_2[7]));
  seg_led_2_8_ \seg_led_2[8]_I ( .PADDO(GND_net), .segled28(seg_led_2[8]));
  seg_led_1_0_ \seg_led_1[0]_I ( .PADDO(VCC_net), .segled10(seg_led_1[0]));
  seg_led_1_1_ \seg_led_1[1]_I ( .PADDO(VCC_net), .segled11(seg_led_1[1]));
  seg_led_1_2_ \seg_led_1[2]_I ( .PADDO(VCC_net), .segled12(seg_led_1[2]));
  lcd1_pll_u1_PLLInst_0 \lcd1/pll_u1/PLLInst_0 ( .CLKI(clk_c), 
    .CLKFB(\lcd1/clk_50MHz ), .CLKOP(\lcd1/clk_50MHz ));
  GSR_INST GSR_INST( .GSRNET(rst_c));
  pll_u2_PLLInst_0 \pll_u2/PLLInst_0 ( .CLKI(clk_c), .CLKFB(clk_24MHz), 
    .CLKOP(clk_24MHz));
  PUR PUR_INST( .PUR(VCC_net));
endmodule

module lcd1_pic_ram_u0_SLICE_0 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, 
    output F0, F1, FCO );

  ccu2 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_7 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD872;
  defparam inst1.INIT1 = 16'hD872;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_pic_ram_u0_SLICE_1 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, 
    output F0, F1, FCO );

  ccu20001 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_5 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hB874;
  defparam inst1.INIT1 = 16'hD872;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_pic_ram_u0_SLICE_2 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, 
    output F0, F1, FCO );

  ccu20002 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_3 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hb874;
  defparam inst1.INIT1 = 16'hb874;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_SLICE_3 ( input A1, M0, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/state_FSM_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20003 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_SLICE_4 ( input B1, A1, B0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1 );
  wire   VCCI, GNDI, LSR_NOTIN, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/state2_finish_flag_98 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20004 \lcd1/pic_ram_u0/address_8__I_0_rep_5_add_2_9 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3999;
  defparam inst1.INIT1 = 16'h3999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_SLICE_5 ( input B1, A1, B0, A0, M0, CE, LSR, CLK, FCI, output F0, 
    Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i9 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \lcd1/pic_ram_u0/address_8__I_0_rep_5_add_2_7 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_SLICE_6 ( input B1, A1, B0, A0, M1, M0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i8 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i7 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \lcd1/pic_ram_u0/address_8__I_0_rep_5_add_2_5 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_SLICE_7 ( input B1, A1, B0, A0, M1, M0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i6 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i5 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20004 \lcd1/pic_ram_u0/address_8__I_0_rep_5_add_2_3 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_SLICE_8 ( input B1, A1, M1, M0, CE, LSR, CLK, output Q0, F1, Q1, 
    FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i4 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i3 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20005 \lcd1/pic_ram_u0/address_8__I_0_rep_5_add_2_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h3999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_pic_ram_u0_SLICE_9 ( input D0, C0, B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20006 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_11 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hD872;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_pic_ram_u0_SLICE_10 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, 
    output F0, F1, FCO );

  ccu20002 \lcd1/pic_ram_u0/address_8__I_0_rep_6_add_2_9 ( .A0(A0), .B0(B0), 
    .C0(C0), .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_11 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i8 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i7 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_show_pic_inst/cnt_length_num_2108_add_4_9 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_show_pic_inst_SLICE_12 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i6 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i5 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_show_pic_inst/cnt_length_num_2108_add_4_7 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_13 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i4 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_show_pic_inst/cnt_length_num_2108_add_4_5 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_14 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i2 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_show_pic_inst/cnt_length_num_2108_add_4_3 ( .A0(A0), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_15 ( input A1, DI1, CE, LSR, CLK, output 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_length_num_2108__i0 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \lcd1/lcd_show_pic_inst/cnt_length_num_2108_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), 
    .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_16 ( input A0, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i9 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \lcd1/lcd_show_pic_inst/add_82_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_show_pic_inst_SLICE_17 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i8 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i7 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_show_pic_inst/add_82_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_show_pic_inst_SLICE_18 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i6 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i5 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_show_pic_inst/add_82_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_19 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i4 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_show_pic_inst/add_82_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_20 ( input A1, A0, DI1, DI0, CE, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i2 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_show_pic_inst/add_82_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_21 ( input A1, DI1, CE, LSR, CLK, output 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_wr_color_data__i0 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \lcd1/lcd_show_pic_inst/add_82_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_init_inst_SLICE_22 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i22 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i21 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_23 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_23 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i20 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i19 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_21 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_24 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i18 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i17 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_19 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_25 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_17 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_26 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_15 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_27 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_13 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_28 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_29 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_30 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_31 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_32 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_33 ( input A1, DI1, LSR, CLK, output F1, Q1, 
    FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_150ms_2104__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \lcd1/lcd_init_inst/cnt_150ms_2104_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_34 ( input A0, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0 );
  wire   VCCI, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i17 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20008 \lcd1/lcd_init_inst/add_153_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_35 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_36 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_37 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_38 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_39 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_40 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_41 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_42 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20009 \lcd1/lcd_init_inst/add_153_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_43 ( input A1, DI1, CE, LSR, CLK, output F1, 
    Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20010 \lcd1/lcd_init_inst/add_153_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_SLICE_44 ( input D0, C0, B0, A0, FCI, output F1 );
  wire   GNDI;

  ccu20011 \lcd1/lcd_draw_line_inst/not_equal_8_9 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'hFFFF;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    FCI, output FCO );

  ccu20012 \lcd1/lcd_draw_line_inst/not_equal_8_8 ( .A0(A0), .B0(B0), .C0(C0), 
    .D0(D0), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9009;
  defparam inst1.INIT1 = 16'h8241;
  defparam inst1.INJECT1_0 = "YES";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module lcd1_lcd_draw_line_inst_SLICE_46 ( input D1, C1, B1, A1, B0, A0, 
    output FCO );
  wire   GNDI;

  ccu20013 \lcd1/lcd_draw_line_inst/not_equal_8_0 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), 
    .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9000;
  defparam inst1.INIT1 = 16'h9009;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "YES";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_47 ( input A0, 
    FCI, output F0 );
  wire   GNDI;

  ccu20008 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_67_9 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_48 ( input B1, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_67_7 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5AAA;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_49 ( input B1, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_67_5 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_50 ( input B1, 
    B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20015 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_67_3 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_51 ( input A1, 
    output F1, FCO );
  wire   GNDI;

  ccu20010 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_67_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_52 ( input A0, 
    DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i9 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_11 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_53 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i8 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i7 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_9 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_54 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i6 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i5 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_7 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_55 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i4 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i3 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_5 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_56 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i2 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i1 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_3 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_57 ( input A1, 
    DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_wr_color_data__i0 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/add_59_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_58 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i8 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i7 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20007 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112_add_4_9 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_59 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i6 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i5 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20007 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112_add_4_7 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_60 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i4 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i3 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20007 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112_add_4_5 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_61 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i2 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i1 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20007 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112_add_4_3 
    ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_62 ( input A1, 
    DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112__i0 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_length_num_2112_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), 
    .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_63 ( input A0, 
    FCI, output F0 );
  wire   GNDI;

  ccu20016 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/sub_66_add_2_9 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_64 ( input B1, 
    B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20015 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/sub_66_add_2_7 ( 
    .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_65 ( input A1, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20017 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/sub_66_add_2_5 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_66 ( input B1, 
    A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/sub_66_add_2_3 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_67 ( input B1, 
    output F1, FCO );
  wire   GNDI;

  ccu20018 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/sub_66_add_2_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_68 ( input A0, 
    DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i9 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_11 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_69 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i8 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i7 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_9 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_70 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i6 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i5 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_7 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_71 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i4 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i3 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_5 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_72 ( input A1, 
    A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i2 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i1 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ccu20009 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_3 ( 
    .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_73 ( input A1, 
    DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data__i0 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/add_55_1 ( 
    .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), 
    .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_10_0 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module alu2_mult ( input A0, A1, C0, C1, B0, B1, D0, D1, CI, output S0, S1, 
    CO1 );

  MULT2 INST01( .A0(A0), .A1(C0), .A2(A1), .A3(C1), .B0(B0), .B1(D0), .B2(B1), 
    .B3(D1), .CI(CI), .P0(S0), .P1(S1), .CO(CO1));
endmodule

module jump_SLICE_75 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_6_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_6_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_8_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_8_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_6_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_6_1_adj_94 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_6_0_adj_95 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_4_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_4_3 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_85 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_2_adj_96 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_1_adj_97 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_0_adj_98 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_2_3 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_90 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_2_4 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_3_adj_99 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_2_adj_100 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_1_adj_101 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_97 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_0_adj_102 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_0_4 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_99 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_3 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_100 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_102 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_0_5 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_4_adj_103 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_104 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_3_adj_104 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_2_adj_105 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_1_adj_106 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, 
    FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, 
    FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_0_adj_107 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_109 ( input D1, A1, D0, B0, FCI, output F0 );

  alu2_mult0019 \jump/t_mult_15u_15u_0_add_6_3 ( .A0(D0), .A1(A1), .B0(B0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module alu2_mult0019 ( input A0, A1, B0, B1, CI, output S0, S1, CO1 );

  FADD2B INST01( .A0(A0), .A1(A1), .B0(B0), .B1(B1), .CI(CI), .COUT(CO1), 
    .S0(S0), .S1(S1));
endmodule

module jump_SLICE_110 ( input B1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_15u_15u_0_add_6_2 ( .A0(B0), .A1(A1), .B0(D0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_111 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_15u_15u_0_6_1 ( .A0(GNDI), .A1(A1), 
    .B0(GNDI), .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_112 ( input B1, A1, B0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/t_mult_15u_15u_0_add_6_2_adj_110 ( .A0(A0), .A1(A1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_113 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_15u_15u_0_6_1_adj_111 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_114 ( input D1, B1, output F1 );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_5_1 ( .A0(GNDI), .A1(B1), .B0(GNDI), 
    .B1(D1), .CI(), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_115 ( input B1, A1, D0, B0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_5 ( .A0(B0), .A1(A1), .B0(D0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_116 ( input D1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_4 ( .A0(B0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_117 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_3 ( .A0(D0), .A1(D1), .B0(B0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_118 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_2 ( .A0(A0), .A1(D1), .B0(D0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_119 ( input D1, B1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_4_1 ( .A0(GNDI), .A1(B1), .B0(GNDI), 
    .B1(D1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_120 ( input B1, A1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_4_adj_112 ( .A0(D0), .A1(B1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_121 ( input D1, A1, D0, B0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_2_2 ( .A0(D0), .A1(D1), .B0(B0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_122 ( input D1, B1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_2_1 ( .A0(GNDI), .A1(D1), .B0(GNDI), 
    .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_123 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_3_adj_113 ( .A0(D0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_124 ( input B1, A1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_4 ( .A0(D0), .A1(B1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_125 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_3 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_126 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_2_adj_114 ( .A0(D0), .A1(B1), 
    .B0(A0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_127 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_2 ( .A0(A0), .A1(A1), .B0(D0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_128 ( input D1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_1_1 ( .A0(GNDI), .A1(D1), .B0(GNDI), 
    .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_129 ( input D1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_4_1_adj_115 ( .A0(GNDI), .A1(A1), 
    .B0(GNDI), .B1(D1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_130 ( input D1, B1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_6 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_131 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_5 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_132 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_4 ( .A0(D0), .A1(B1), .B0(A0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_133 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_3 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_134 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_2 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_135 ( input D1, A1, output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_0_1 ( .A0(GNDI), .A1(A1), .B0(GNDI), 
    .B1(D1), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_136 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_10 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_137 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_8 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_138 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_6 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_139 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_4 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_140 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_2 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_141 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_32u_3u_0_cin_lr_add_0 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_142 ( input D1, A1, output F1 );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_2_1_adj_116 ( .A0(GNDI), .A1(D1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_143 ( input D1, B1, B0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_3_adj_117 ( .A0(A0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_144 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_2_adj_118 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_145 ( input D1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_1_1_adj_119 ( .A0(GNDI), .A1(D1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_146 ( input D1, A1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_5_adj_120 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_147 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_4_adj_123 ( .A0(A0), .A1(A1), 
    .B0(D0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_148 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_3_adj_124 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_149 ( input D1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_2_adj_125 ( .A0(A0), .A1(D1), 
    .B0(B0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_150 ( input D1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_0_1_adj_126 ( .A0(GNDI), .A1(A1), 
    .B0(GNDI), .B1(D1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_151 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 \jump/sub_1765_add_2_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_152 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_8_adj_127 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_153 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_6_adj_128 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_32u_3u_0_mult_0_6 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_155 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_4_adj_129 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_5 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_157 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_2_adj_130 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_4 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_159 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_3 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, 
    FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_163 ( input B1, B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20021 \jump/add_14_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20021 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_164 ( input D1, A1, D0, B0, FCI, output F0 );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_7 ( .A0(B0), .A1(D1), .B0(D0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_165 ( input B1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_6 ( .A0(D0), .A1(A1), .B0(B0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_166 ( input D1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_5 ( .A0(A0), .A1(D1), .B0(B0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_167 ( input B1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_4 ( .A0(B0), .A1(B1), .B0(D0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_168 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_3 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_169 ( input D1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_2 ( .A0(D0), .A1(A1), .B0(B0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_170 ( input D1, B1, output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_32u_3u_0_0_1 ( .A0(GNDI), .A1(D1), .B0(GNDI), 
    .B1(B1), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_171 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_32u_3u_0_cin_lr_add_0_adj_134 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_172 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_0 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_32u_3u_0_mult_0_8 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_7 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_6_adj_146 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_5_adj_147 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_4_adj_148 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_3_adj_149 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_179 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_2_adj_150 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_1_adj_151 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, 
    FCO );

  alu2_mult \jump/mult_32u_3u_0_mult_0_0_adj_152 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_182 ( input D1, A1, D0, A0, FCI, output F0 );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_9 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_183 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_8 ( .A0(A0), .A1(D1), .B0(D0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_184 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_7_adj_153 ( .A0(D0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_185 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_6_adj_154 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_186 ( input D1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_5_adj_155 ( .A0(B0), .A1(D1), 
    .B0(D0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_187 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_4_adj_156 ( .A0(A0), .A1(A1), 
    .B0(D0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_188 ( input D1, A1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_3_adj_157 ( .A0(B0), .A1(D1), 
    .B0(D0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_189 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_32u_3u_0_add_0_2_adj_158 ( .A0(D0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_190 ( input D1, B1, output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_32u_3u_0_0_1_adj_159 ( .A0(GNDI), .A1(D1), 
    .B0(GNDI), .B1(B1), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_191 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \jump/add_14_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_192 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20022 \jump/add_14_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20022 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_193 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20023 \jump/sub_1765_add_2_15 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20023 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_194 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20004 \jump/sub_1765_add_2_13 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_195 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20021 \jump/add_14_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_196 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20023 \jump/sub_1765_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_197 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20004 \jump/sub_1765_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_198 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \jump/add_14_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_199 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20024 \jump/sub_1765_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20024 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_200 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20021 \jump/add_14_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_201 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20023 \jump/sub_1765_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_202 ( input B1, A1, B0, A0, FCI, output FCO );
  wire   GNDI;

  ccu20023 \jump/sub_1765_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_203 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20005 \jump/sub_1765_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_204 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \jump/add_14_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_205 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20010 \jump/add_14_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_206 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20025 \jump/add_16192_10 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20025 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  ccu20026 \jump/add_8_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20026 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h596a;
  defparam inst1.INIT1 = 16'h596a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_208 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_16192_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20027 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_209 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_16192_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_210 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_16192_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_211 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20028 \jump/add_16192_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20028 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h3666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20029 \jump/add_8_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20029 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h396C;
  defparam inst1.INIT1 = 16'h596A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20030 \jump/add_8_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20030 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h396C;
  defparam inst1.INIT1 = 16'h396C;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  ccu20030 \jump/add_8_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_215 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_0_adj_173 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_216 ( input D1, C1, B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20031 \jump/add_8_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20031 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h596a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_8_0_adj_179 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_218 ( input M0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i4_8984_8985_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20033 \jump/sub_15_add_2_17 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0032 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20033 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hffff;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_219 ( input A1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i3_8991_8992_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 \jump/sub_15_add_2_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_220 ( input B1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i2_8998_8999_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20034 \jump/sub_15_add_2_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20034 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5555;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_221 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_2_adj_184 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_222 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_4_adj_185 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_223 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_6_adj_186 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_224 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_8_adj_187 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_225 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_10_adj_188 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_226 ( input D1, B1, output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_0_1_adj_189 ( .A0(GNDI), .A1(D1), 
    .B0(GNDI), .B1(B1), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_227 ( input D1, B1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_2_adj_190 ( .A0(A0), .A1(B1), 
    .B0(D0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_228 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_3_adj_191 ( .A0(A0), .A1(D1), 
    .B0(D0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_229 ( input B1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_4_adj_192 ( .A0(D0), .A1(B1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_230 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_5_adj_193 ( .A0(D0), .A1(A1), 
    .B0(A0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_231 ( input D1, B1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_0_6_adj_194 ( .A0(D0), .A1(B1), 
    .B0(A0), .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_232 ( input D1, B1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_1_1_adj_195 ( .A0(GNDI), .A1(D1), 
    .B0(GNDI), .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_233 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_2_adj_196 ( .A0(D0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_234 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_3_adj_197 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_235 ( input D1, A1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_1_4_adj_198 ( .A0(A0), .A1(D1), 
    .B0(D0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_236 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_2_1_adj_199 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_237 ( input B1, A1, D0, A0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_2_2_adj_200 ( .A0(A0), .A1(A1), 
    .B0(D0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_238 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_4_1_adj_201 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_239 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_2_adj_202 ( .A0(B0), .A1(A1), 
    .B0(A0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_240 ( input D1, B1, D0, B0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_3_adj_203 ( .A0(D0), .A1(D1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_241 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_4_adj_204 ( .A0(A0), .A1(A1), 
    .B0(B0), .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_242 ( input B1, A1, D0, B0, FCI, output F0, F1 );

  alu2_mult0019 \jump/mult_15u_15u_0_add_4_5_adj_205 ( .A0(D0), .A1(B1), 
    .B0(B0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_243 ( input B1, A1, output F1 );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_15u_15u_0_5_1_adj_206 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_244 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_15u_15u_0_6_1_adj_207 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_245 ( input D1, A1, D0, A0, FCI, output F0, F1, FCO );

  alu2_mult0019 \jump/t_mult_15u_15u_0_add_6_2_adj_208 ( .A0(D0), .A1(D1), 
    .B0(A0), .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_246 ( input D1, B1, D0, B0, FCI, output F0 );

  alu2_mult0019 \jump/t_mult_15u_15u_0_add_6_3_adj_209 ( .A0(D0), .A1(B1), 
    .B0(B0), .B1(D1), .CI(FCI), .S0(F0), .S1(), .CO1());

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, 
    FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_0_adj_210 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_1_adj_211 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_2_adj_212 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_3_adj_213 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_0_4_adj_214 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_0_5_adj_215 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_0_adj_216 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_1_adj_217 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_2_adj_218 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_2_3_adj_219 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_2_4_adj_220 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_0_adj_221 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_1_adj_222 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_4_2_adj_223 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_4_3_adj_224 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_6_0_adj_225 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_6_1_adj_226 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_6_2_adj_227 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_15u_15u_0_mult_8_0_adj_228 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_8_1_adj_229 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_15u_15u_0_mult_10_0_adj_230 ( .A0(A0), .A1(A1), .C0(C0), 
    .C1(C1), .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_268 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_15u_15u_0_cin_lr_add_0_adj_233 ( .A0(GNDI), 
    .A1(GNDI), .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_269 ( input M0, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i7_8966_8967_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_cin_lr_add_2 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_270 ( input M0, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i8_8959_8960_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_cin_lr_add_4 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_271 ( output FCO );
  wire   GNDI;

  alu2_mult0019 \jump/mult_11u_15u_0_cin_lr_add_6 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module jump_SLICE_272 ( input D1, A1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_11u_15u_0_0_1 ( .A0(GNDI), .A1(A1), .B0(GNDI), 
    .B1(D1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_273 ( input D1, B1, B0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i0_8952_8953_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_0_2 ( .A0(A0), .A1(D1), .B0(B0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_274 ( input D1, A1, D0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i1_9008_9009_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_0_3 ( .A0(D0), .A1(D1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_275 ( input D1, A1, D0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i2_9001_9002_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_0_4 ( .A0(D0), .A1(A1), .B0(A0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_276 ( input D1, B1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_11u_15u_0_1_1 ( .A0(GNDI), .A1(D1), .B0(GNDI), 
    .B1(B1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_277 ( input B1, A1, D0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i3_8994_8995_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_1_2 ( .A0(D0), .A1(B1), .B0(A0), 
    .B1(A1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_278 ( input D1, B1, output F1, FCO );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_mult_11u_15u_0_3_1 ( .A0(GNDI), .A1(B1), .B0(GNDI), 
    .B1(D1), .CI(), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_279 ( input B1, A1, D0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i4_8987_8988_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_3_2 ( .A0(A0), .A1(A1), .B0(D0), 
    .B1(B1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_280 ( input D1, B1, D0, A0, M0, LSR, CLK, FCI, output F0, Q0, 
    F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i5_8980_8981_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_add_3_3 ( .A0(D0), .A1(B1), .B0(A0), 
    .B1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_281 ( input B1, A1, output F1 );
  wire   GNDI;

  alu2_mult0019 \jump/Cadd_t_mult_11u_15u_0_4_1 ( .A0(GNDI), .A1(B1), 
    .B0(GNDI), .B1(A1), .CI(), .S0(), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_0_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_0_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_0_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_11u_15u_0_mult_0_3 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_2_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_2_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_11u_15u_0_mult_2_2 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1, FCO );

  alu2_mult \jump/mult_11u_15u_0_mult_4_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_11u_15u_0_mult_4_1 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_291 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F0, 
    F1 );

  alu2_mult \jump/mult_11u_15u_0_mult_6_0 ( .A0(A0), .A1(A1), .C0(C0), .C1(C1), 
    .B0(B0), .B1(B1), .D0(D0), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_292 ( input M0, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/init_position_i6_8973_8974_reset ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  alu2_mult0019 \jump/mult_11u_15u_0_cin_lr_add_0 ( .A0(GNDI), .A1(GNDI), 
    .B0(GNDI), .B1(GNDI), .CI(), .S0(), .S1(), .CO1(FCO));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_293 ( input B1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i1_9005_9006_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20034 \jump/sub_15_add_2_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_294 ( input A1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i8_8956_8957_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 \jump/sub_15_add_2_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_295 ( input B1, B0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i7_8963_8964_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20015 \jump/sub_15_add_2_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_296 ( input B1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i6_8970_8971_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20034 \jump/sub_15_add_2_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_297 ( input A1, A0, M0, LSR, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i5_8977_8978_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20017 \jump/sub_15_add_2_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_298 ( input B1, M0, LSR, CLK, output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  vmuxregsre0032 \jump/pic_y_i0_8949_8950_reset ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20018 \jump/sub_15_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_299 ( input B0, FCI, output F0 );
  wire   GNDI;

  ccu20035 \jump/add_1233_16 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20035 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_300 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20021 \jump/add_1233_14 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_301 ( input A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20036 \jump/add_1233_12 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20036 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_302 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_1233_10 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_303 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 \jump/add_1233_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20037 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3666;
  defparam inst1.INIT1 = 16'h3666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_304 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_1233_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_305 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 \jump/add_1233_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_306 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20028 \jump/add_1233_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_307 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20038 \jump/add_3339_15 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20038 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h3999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_308 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \jump/add_3339_13 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_309 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20024 \jump/add_3339_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_310 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \jump/add_3339_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_311 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20023 \jump/add_3339_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_312 ( input A1, B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20039 \jump/add_1234_add_1_add_1_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20039 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFCCC;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_313 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20040 \jump/add_1234_add_1_add_1_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20040 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0333;
  defparam inst1.INIT1 = 16'hFAAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_314 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20041 \jump/add_1234_add_1_add_1_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20041 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_315 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20039 \jump/add_1234_add_1_add_1_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_316 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20004 \jump/add_3339_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_317 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20004 \jump/add_3339_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_318 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20042 \jump/add_1234_add_1_add_1_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20042 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_319 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20043 \jump/add_3339_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20043 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_320 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20044 \jump/add_191_10 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20044 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_321 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 \jump/add_191_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_322 ( input B1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20045 \jump/add_1234_add_1_add_2_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20045 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hA555;
  defparam inst1.INIT1 = 16'hC333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_323 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20045 \jump/add_1234_add_1_add_2_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_324 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20046 \jump/add_1234_add_1_add_2_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20046 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hC333;
  defparam inst1.INIT1 = 16'hC333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_325 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 \jump/add_191_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_326 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20047 \jump/add_1234_add_1_add_2_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20047 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha555;
  defparam inst1.INIT1 = 16'ha555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_327 ( input B1, output F1, FCO );
  wire   GNDI;

  ccu20048 \jump/add_1234_add_1_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20048 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'hCCCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_328 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 \jump/add_191_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20049 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h3666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_329 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20050 \jump/add_191_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20050 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_SLICE_330 ( input A1, B0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20022 \jump/add_196_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_331 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \jump/add_196_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_332 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \jump/add_196_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_333 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \jump/add_196_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_334 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \jump/add_196_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_335 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20014 \jump/add_196_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_336 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 \jump/add_196_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_337 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20010 \jump/add_196_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_338 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i23 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20051 \jump/fre_500us/count_up_2096_add_4_25 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20051 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module jump_fre_500us_SLICE_339 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i22 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i21 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_23 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_340 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i20 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i19 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_21 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_341 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i18 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i17 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_19 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_342 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i16 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i15 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_17 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_343 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i14 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i13 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_15 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_344 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i12 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i11 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_13 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_345 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i10 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i9 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_11 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_346 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i8 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i7 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_9 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_347 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_7 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_348 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_5 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_349 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \jump/fre_500us/count_up_2096__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \jump/fre_500us/count_up_2096_add_4_3 ( .A0(A0), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_350 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \jump/fre_500us/count_up_2096__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \jump/fre_500us/count_up_2096_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_351 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \adc_driver/cnt_2092__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20051 \adc_driver/cnt_2092_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_352 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adc_driver/cnt_2092__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adc_driver/cnt_2092__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adc_driver/cnt_2092_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_353 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adc_driver/cnt_2092__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adc_driver/cnt_2092__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adc_driver/cnt_2092_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_354 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adc_driver/cnt_2092__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adc_driver/cnt_2092__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adc_driver/cnt_2092_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_355 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \adc_driver/cnt_2092__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \adc_driver/cnt_2092_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_356 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20009 add_14_9( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_357 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 add_14_7( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_358 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 add_14_5( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_359 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 add_3296_add_1_cout( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_360 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 add_3296_add_1_8( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_361 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20022 add_3296_add_1_6( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20022 add_3296_add_1_4( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_363 ( input B1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20052 add_3296_add_1_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20052 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_364 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20009 add_3438_12( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_365 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20022 add_3438_10( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_366 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20049 add_3438_8( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_367 ( input A1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20053 add_14_3( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20053 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_368 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 add_3438_6( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_369 ( input B1, A1, B0, A0, FCI, output F1, FCO );
  wire   GNDI;

  ccu20054 add_3438_4( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20054 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_370 ( input B1, A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20050 add_3438_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_371 ( input B0, FCI, output F0 );
  wire   GNDI;

  ccu20035 add_3435_16( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_372 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20009 add_3435_14( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_373 ( input B1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20055 add_3435_12( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20055 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h3CCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_374 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20027 add_3435_10( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_375 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 add_3435_8( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_376 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20054 add_3435_6( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_377 ( input B1, A1, C0, B0, A0, FCI, output F1, FCO );
  wire   GNDI;

  ccu20056 add_3435_4( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), .B1(B1), 
    .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20056 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9696;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_378 ( input B1, A1, B0, A0, output FCO );
  wire   GNDI;

  ccu20050 add_3435_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_379 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 add_3398_cout( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_380 ( input B1, B0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20057 add_3398_8( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20057 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hFCCC;
  defparam inst1.INIT1 = 16'hFCCC;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_381 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 add_3398_6( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_382 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20037 add_3398_4( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_383 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20050 add_3398_2( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_384 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \u8/prox_dat1_15__I_0_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_385 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i10 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20024 \u8/prox_dat1_15__I_0_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_386 ( input B1, A1, M1, M0, CE, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u8/handline_pre_i0_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/handline_pre_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \u8/prox_dat1_15__I_0_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_387 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 \u8/add_16143_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_388 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20058 \u8/add_16143_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20058 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_389 ( input B1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20059 \u8/add_16143_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20059 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF555;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_390 ( input B1, B0, M0, CE, CLK, FCI, output Q0, F1, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0060 \u7/state_back_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20061 \u8/add_16143_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0060 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module ccu20061 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_391 ( input A1, B0, FCI, output FCO );
  wire   GNDI;

  ccu20062 \u8/add_16143_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20062 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF333;
  defparam inst1.INIT1 = 16'hF555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_392 ( input A1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20058 \u8/add_16143_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_393 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20059 \u8/add_16143_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_394 ( input B1, A0, FCI, output FCO );
  wire   GNDI;

  ccu20059 \u8/add_16143_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_395 ( input B1, A1, M0, CE, LSR, CLK, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0063 \u7/reg_data_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20064 \u8/add_16143_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0063 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20064 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'ha666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_396 ( input B1, A1, B0, A0, M0, CLK, FCI, output F0, Q0, F1, 
    FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly;

  vmuxregsre0032 \u8/prox_dat0_i9 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20038 \u8/sub_14_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_397 ( input DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0063 \u8/handline__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20020 \u8/mult_11_add_1_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_398 ( input A1, B0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0063 \u8/handline__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0063 \u8/handline__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20022 \u8/mult_11_add_1_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_399 ( input B1, A1, B0, A0, DI0, CE, LSR, CLK, FCI, output F0, 
    Q0, F1, FCO );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0063 \u8/handline__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20054 \u8/mult_11_add_1_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_400 ( input B1, A1, B0, A0, DI1, M0, CE, LSR, CLK, output Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre0063 \u8/handline__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0063 \u8/handline__i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20028 \u8/mult_11_add_1_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_401 ( input B1, A1, M1, M0, CLK, output Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i13 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i12 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20043 \u8/sub_14_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_402 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 \u8/add_16144_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0032 \u8/velocity_temp__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/velocity_temp__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20065 \u8/add_16144_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20065 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5a9a;
  defparam inst1.INIT1 = 16'h5a9a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_404 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0032 \u8/velocity_temp__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/velocity_temp__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20066 \u8/add_16144_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20066 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3C9C;
  defparam inst1.INIT1 = 16'h3C9C;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_405 ( input FCI, output F0 );
  wire   GNDI;

  ccu20020 \u8/sub_14_add_2_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_406 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0032 \u8/velocity_temp__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/velocity_temp__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20067 \u8/add_16144_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20067 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3C9C;
  defparam inst1.INIT1 = 16'h5A9A;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre0032 \u8/velocity_temp__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/velocity_temp__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20065 \u8/add_16144_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_408 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20068 \u8/add_16144_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20068 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'hffff;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_409 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20024 \u8/sub_14_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_410 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20038 \u8/sub_14_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u8_SLICE_411 ( input B0, A0, M0, CE, CLK, FCI, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0032 \u8/handline_pre_i0_i8 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20069 \u8/prox_dat1_15__I_0_add_2_17 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20069 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u8_SLICE_412 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u8/handline_pre_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/handline_pre_i0_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20038 \u8/prox_dat1_15__I_0_add_2_15 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_413 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u8/handline_pre_i0_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/handline_pre_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20038 \u8/prox_dat1_15__I_0_add_2_13 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_414 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i14 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20038 \u8/sub_14_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_415 ( input B1, A1, B0, A0, M1, M0, CE, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u8/handline_pre_i0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/handline_pre_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \u8/prox_dat1_15__I_0_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_416 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \u8/prox_dat1_15__I_0_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_417 ( input B1, A1, B0, A0, M1, M0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  vmuxregsre0032 \u8/prox_dat0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20004 \u8/prox_dat1_15__I_0_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_418 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20010 add_14_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_419 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20051 \adj/deb/cnt_2095_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_420 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_421 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_422 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_423 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_424 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_425 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_426 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_427 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \adj/deb/cnt_2095__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \adj/deb/cnt_2095_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adj_deb_SLICE_428 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \adj/deb/cnt_2095__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \adj/deb/cnt_2095_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_429 ( input M1, M0, CE, LSR, CLK, FCI, output F0, Q0, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  vmuxregsre0070 \u7/reg_data_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0063 \u7/reg_data_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20020 \u7/sub_1764_add_2_cout ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0070 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module u7_SLICE_430 ( input A1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i15 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20053 \u7/sub_1764_add_2_18 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_431 ( input A1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i14 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i13 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20053 \u7/sub_1764_add_2_16 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_432 ( input A1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i12 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i11 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20053 \u7/sub_1764_add_2_14 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_433 ( input A1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i10 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20053 \u7/sub_1764_add_2_12 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_434 ( input A1, B0, M0, CE, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20053 \u7/sub_1764_add_2_10 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_435 ( input B1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i9 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i8 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20071 \u7/sub_1764_add_2_8 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20071 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3CCC;
  defparam inst1.INIT1 = 16'h3333;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u7_SLICE_436 ( input A1, B0, M0, CE, CLK, FCI, output Q0, FCO );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20053 \u7/sub_1764_add_2_6 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_437 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i23 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20008 \u7/add_159_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_438 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i22 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_439 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i20 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_440 ( input A1, B0, M1, M0, CE, CLK, FCI, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20072 \u7/sub_1764_add_2_4 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20072 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3333;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u7_SLICE_441 ( input A1, B0, M1, M0, CE, CLK, output Q0, Q1, FCO );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  vmuxregsre0032 \u7/prox_dat_i0_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/prox_dat_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20073 \u7/sub_1764_add_2_2 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20073 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h3000;
  defparam inst1.INIT1 = 16'h5AAA;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u7_SLICE_442 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20051 \u7/cnt_400khz_2093_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_443 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_400khz_2093__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \u7/cnt_400khz_2093_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_444 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_445 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_400khz_2093__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \u7/cnt_400khz_2093_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_446 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_447 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_400khz_2093__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \u7/cnt_400khz_2093_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_448 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_400khz_2093__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20007 \u7/cnt_400khz_2093_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_449 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_450 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_451 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_452 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \u7/cnt_400khz_2093__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \u7/cnt_400khz_2093_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_453 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_454 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_455 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_456 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u7/cnt_delay_i0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_delay_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20009 \u7/add_159_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_457 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20010 \u7/add_159_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_458 ( input C1, B1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \adc_driver/i18640_2_lut_rep_342 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \adc_driver/i18719_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0075 \adc_driver/adc_clk_68 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F3F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0075 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module adc_driver_SLICE_459 ( input D1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40076 \adc_driver/i1_2_lut_rep_333 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 \adc_driver/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0075 \adc_driver/adc_cs_67 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_477 ( input D1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40078 i1_3_lut_adj_338( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \u7/i1_2_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \u7/cnt_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_478 ( input D1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40080 \u7/i2684_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u7/i3449_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_main_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_main_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_479 ( input C1, B1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40082 \u7/i2601_2_lut_rep_330 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40083 \u7/i12151_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_main_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_480 ( input D1, B1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40084 \u7/i14020_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 i27_1_lut( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_mode1_i0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_mode1_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_481 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40085 \u7/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \u7/i16416_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u7/cnt_mode1_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0545) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_482 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40087 \u7/i9631_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \u7/i12321_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u7/cnt_mode2_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_483 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40089 \u7/i1_3_lut_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 i18514_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \u7/cnt_read_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \u7/cnt_read_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40091 \u7/i1_3_lut_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \u7/i1_3_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_read_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \u7/cnt_read_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0048) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0408) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_485 ( input C1, B1, A1, C0, B0, A0, DI0, 
    CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40093 \lcd1/lcd_show_pic_inst/i18583_2_lut_rep_256_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40094 \lcd1/lcd_show_pic_inst/i3002_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_rom_prepare__i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6C6C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_486 ( input D1, C1, B1, A1, C0, B0, A0, DI1, 
    DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40095 \lcd1/lcd_write_inst/i2930_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40096 \lcd1/lcd_write_inst/i2923_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_sclk__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_sclk__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_487 ( input D1, B1, D0, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40097 \u7/i1_2_lut_rep_323 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \u7/i18699_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_write_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_488 ( input D1, C1, A1, C0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40099 \u7/i2807_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \u7/i2800_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_write_i0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_write_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_489 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40101 \u7/i18243_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40102 \u7/i2814_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \u7/cnt_write_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_491 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40103 \u7/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \u7/i2698_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u7/cnt_main_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6CCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \u7/SLICE_492/u7/SLICE_492_K1_H1 , 
         \u7/SLICE_492/u7/mux_178_Mux_0_i2/GATE_H0 , VCCI, GNDI, DI0_dly, 
         CLK_dly, CE_dly;

  lut40105 \u7/SLICE_492_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/SLICE_492/u7/SLICE_492_K1_H1 ));
  lut40106 \u7/mux_178_Mux_0_i2/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/SLICE_492/u7/mux_178_Mux_0_i2/GATE_H0 ));
  vmuxregsre0032 \u7/data_wr_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u7/SLICE_492_K0K1MUX ( 
    .D0(\u7/SLICE_492/u7/mux_178_Mux_0_i2/GATE_H0 ), 
    .D1(\u7/SLICE_492/u7/SLICE_492_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module u7_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40107 \u7/reg_addr_2__bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \u7/reg_addr_1__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/data_wr_i0_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/data_wr_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40109 \u7/i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \u7/reg_addr_3__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/data_wr_i0_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/data_wr_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_495 ( input D1, B1, D0, C0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   GNDI, \u7/SLICE_495/u7/SLICE_495_K1_H1 , 
         \u7/SLICE_495/u7/i18891/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40111 \u7/SLICE_495_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(\u7/SLICE_495/u7/SLICE_495_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 \u7/i18891/GATE ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(\u7/SLICE_495/u7/i18891/GATE_H0 ));
  vmuxregsre0032 \u7/data_wr_i0_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \u7/SLICE_495_K0K1MUX ( .D0(\u7/SLICE_495/u7/i18891/GATE_H0 ), 
    .D1(\u7/SLICE_495/u7/SLICE_495_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF33) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_496 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, 
    output OFX0, Q0 );
  wire   \u7/SLICE_496/u7/SLICE_496_K1_H1 , GNDI, 
         \u7/SLICE_496/u7/i19013/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40113 \u7/SLICE_496_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/SLICE_496/u7/SLICE_496_K1_H1 ));
  lut40114 \u7/i19013/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u7/SLICE_496/u7/i19013/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/data_wr_i0_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \u7/SLICE_496_K0K1MUX ( .D0(\u7/SLICE_496/u7/i19013/GATE_H0 ), 
    .D1(\u7/SLICE_496/u7/SLICE_496_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0114) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_504 ( input C0, A0, DI0, M1, CE, LSR, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly, LSR_dly;

  lut40115 \u8/i16384_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0063 \u8/handline__i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0063 \u8/handline__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A5A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_505 ( input D1, C1, A1, B0, A0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40116 \u7/i1_3_lut_rep_298 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40117 \u7/i12278_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0075 \u7/scl_256 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40118 \u7/i18711_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \u7/i2c_sda_I_0_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0075 \u7/sda_257 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0131) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_fre_500us_SLICE_507 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40120 \jump/fre_500us/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 \jump/fre_500us/i18714_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \jump/fre_500us/clk_out_13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_508 ( input C1, B1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40122 \jump/i1_2_lut_rep_178 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \jump/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/current_state_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5D08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_509 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40124 \jump/i9011_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 \jump/i9032_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/init_velocity_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/init_velocity_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h22E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h44E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40126 \jump/i9099_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40127 \jump/i9101_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/init_velocity_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/init_velocity_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7250) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_511 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40128 \jump/i9095_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \jump/i9097_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/init_velocity_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/init_velocity_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7430) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_512 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40130 \jump/mux_55_i7_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \jump/i9093_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/init_velocity_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_513 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_513/jump/SLICE_513_K1_H1 , GNDI, 
         \jump/SLICE_513/jump/i18_adj_178/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40131 \jump/SLICE_513_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_513/jump/SLICE_513_K1_H1 ));
  lut40132 \jump/i18_adj_178/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_513/jump/i18_adj_178/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/init_velocity_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_513_K0K1MUX ( 
    .D0(\jump/SLICE_513/jump/i18_adj_178/GATE_H0 ), 
    .D1(\jump/SLICE_513/jump/SLICE_513_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3210) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_514 ( input D1, C1, B1, A1, D0, C0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_514/jump/SLICE_514_K1_H1 , GNDI, 
         \jump/SLICE_514/jump/i18_adj_180/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40133 \jump/SLICE_514_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_514/jump/SLICE_514_K1_H1 ));
  lut40134 \jump/i18_adj_180/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\jump/SLICE_514/jump/i18_adj_180/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/init_velocity_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_514_K0K1MUX ( 
    .D0(\jump/SLICE_514/jump/i18_adj_180/GATE_H0 ), 
    .D1(\jump/SLICE_514/jump/SLICE_514_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_515 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_515/jump/SLICE_515_K1_H1 , GNDI, 
         \jump/SLICE_515/jump/i18_adj_174/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40135 \jump/SLICE_515_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_515/jump/SLICE_515_K1_H1 ));
  lut40136 \jump/i18_adj_174/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_515/jump/i18_adj_174/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/init_velocity_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_515_K0K1MUX ( 
    .D0(\jump/SLICE_515/jump/i18_adj_174/GATE_H0 ), 
    .D1(\jump/SLICE_515/jump/SLICE_515_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA2A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_516 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_516/jump/SLICE_516_K1_H1 , GNDI, 
         \jump/SLICE_516/jump/i18_adj_176/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40137 \jump/SLICE_516_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_516/jump/SLICE_516_K1_H1 ));
  lut40132 \jump/i18_adj_176/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_516/jump/i18_adj_176/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/init_velocity_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_516_K0K1MUX ( 
    .D0(\jump/SLICE_516/jump/i18_adj_176/GATE_H0 ), 
    .D1(\jump/SLICE_516/jump/SLICE_516_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_517 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\000/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8948 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0139 ( input D0, D1, SD, SP, CK, LSR, output Q );
  wire   GATE;

  AND2 INST50( .A(SP), .B(CK), .Z(GATE));
  FL1S1D INST01( .D0(D0), .D1(D1), .CK(GATE), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module jump_SLICE_518 ( input D1, C1, B1, A1, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_518/jump/SLICE_518_K1_H1 , GNDI, 
         \jump/SLICE_518/jump/i18/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40140 \jump/SLICE_518_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_518/jump/SLICE_518_K1_H1 ));
  lut40141 \jump/i18/GATE ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(\jump/SLICE_518/jump/i18/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i0_8949_8950_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_518_K0K1MUX ( .D0(\jump/SLICE_518/jump/i18/GATE_H0 ), 
    .D1(\jump/SLICE_518/jump/SLICE_518_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0142 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module jump_SLICE_520 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_520/jump/SLICE_520_K1_H1 , GNDI, 
         \jump/SLICE_520/jump/i8286/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40143 \jump/SLICE_520_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_520/jump/SLICE_520_K1_H1 ));
  lut40144 \jump/i8286/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_520/jump/i8286/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i0_8952_8953_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_520_K0K1MUX ( .D0(\jump/SLICE_520/jump/i8286/GATE_H0 ), 
    .D1(\jump/SLICE_520/jump/SLICE_520_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_522 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\008/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8955 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_523 ( input D1, C1, B1, A1, D0, C0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40145 \jump/mux_67_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \jump/i18_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i8_8956_8957_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_525 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_525/jump/SLICE_525_K1_H1 , GNDI, 
         \jump/SLICE_525/jump/i8358/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40147 \jump/SLICE_525_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_525/jump/SLICE_525_K1_H1 ));
  lut40144 \jump/i8358/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_525/jump/i8358/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i8_8959_8960_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_525_K0K1MUX ( .D0(\jump/SLICE_525/jump/i8358/GATE_H0 ), 
    .D1(\jump/SLICE_525/jump/SLICE_525_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_527 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\007/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8962 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_528 ( input D1, C1, B1, A1, C0, B0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_528/jump/SLICE_528_K1_H1 , GNDI, 
         \jump/SLICE_528/jump/i18_adj_172/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40148 \jump/SLICE_528_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_528/jump/SLICE_528_K1_H1 ));
  lut40149 \jump/i18_adj_172/GATE ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_528/jump/i18_adj_172/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i7_8963_8964_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_528_K0K1MUX ( 
    .D0(\jump/SLICE_528/jump/i18_adj_172/GATE_H0 ), 
    .D1(\jump/SLICE_528/jump/SLICE_528_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_530 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_530/jump/SLICE_530_K1_H1 , GNDI, 
         \jump/SLICE_530/jump/i8362/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40150 \jump/SLICE_530_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_530/jump/SLICE_530_K1_H1 ));
  lut40151 \jump/i8362/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_530/jump/i8362/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i7_8966_8967_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_530_K0K1MUX ( .D0(\jump/SLICE_530/jump/i8362/GATE_H0 ), 
    .D1(\jump/SLICE_530/jump/SLICE_530_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_532 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\006/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8969 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_533 ( input D1, C1, B1, A1, C0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_533/jump/SLICE_533_K1_H1 , GNDI, 
         \jump/SLICE_533/jump/i18_adj_171/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40152 \jump/SLICE_533_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_533/jump/SLICE_533_K1_H1 ));
  lut40153 \jump/i18_adj_171/GATE ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_533/jump/i18_adj_171/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i6_8970_8971_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_533_K0K1MUX ( 
    .D0(\jump/SLICE_533/jump/i18_adj_171/GATE_H0 ), 
    .D1(\jump/SLICE_533/jump/SLICE_533_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_535 ( input D1, C1, B1, A1, C0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_535/jump/SLICE_535_K1_H1 , GNDI, 
         \jump/SLICE_535/jump/i8366/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40154 \jump/SLICE_535_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_535/jump/SLICE_535_K1_H1 ));
  lut40155 \jump/i8366/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_535/jump/i8366/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i6_8973_8974_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_535_K0K1MUX ( .D0(\jump/SLICE_535/jump/i8366/GATE_H0 ), 
    .D1(\jump/SLICE_535/jump/SLICE_535_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_537 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\005/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8976 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_538 ( input D1, C1, B1, A1, D0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_538/jump/SLICE_538_K1_H1 , GNDI, 
         \jump/SLICE_538/jump/i18_adj_170/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40156 \jump/SLICE_538_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_538/jump/SLICE_538_K1_H1 ));
  lut40157 \jump/i18_adj_170/GATE ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_538/jump/i18_adj_170/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i5_8977_8978_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_538_K0K1MUX ( 
    .D0(\jump/SLICE_538/jump/i18_adj_170/GATE_H0 ), 
    .D1(\jump/SLICE_538/jump/SLICE_538_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEC20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_540 ( input D1, C1, B1, A1, D0, C0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_540/jump/SLICE_540_K1_H1 , GNDI, 
         \jump/SLICE_540/jump/i8370/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40158 \jump/SLICE_540_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_540/jump/SLICE_540_K1_H1 ));
  lut40159 \jump/i8370/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\jump/SLICE_540/jump/i8370/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i5_8980_8981_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_540_K0K1MUX ( .D0(\jump/SLICE_540/jump/i8370/GATE_H0 ), 
    .D1(\jump/SLICE_540/jump/SLICE_540_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_542 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\004/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8983 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_543 ( input D1, C1, B1, A1, C0, B0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_543/jump/SLICE_543_K1_H1 , GNDI, 
         \jump/SLICE_543/jump/i18_adj_169/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40156 \jump/SLICE_543_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_543/jump/SLICE_543_K1_H1 ));
  lut40160 \jump/i18_adj_169/GATE ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_543/jump/i18_adj_169/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i4_8984_8985_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_543_K0K1MUX ( 
    .D0(\jump/SLICE_543/jump/i18_adj_169/GATE_H0 ), 
    .D1(\jump/SLICE_543/jump/SLICE_543_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_545 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_545/jump/SLICE_545_K1_H1 , GNDI, 
         \jump/SLICE_545/jump/i8374/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40161 \jump/SLICE_545_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_545/jump/SLICE_545_K1_H1 ));
  lut40162 \jump/i8374/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_545/jump/i8374/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i4_8987_8988_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_545_K0K1MUX ( .D0(\jump/SLICE_545/jump/i8374/GATE_H0 ), 
    .D1(\jump/SLICE_545/jump/SLICE_545_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_547 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\003/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8990 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_548 ( input D1, C1, B1, A1, D0, C0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_548/jump/SLICE_548_K1_H1 , GNDI, 
         \jump/SLICE_548/jump/i18_adj_168/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40156 \jump/SLICE_548_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_548/jump/SLICE_548_K1_H1 ));
  lut40163 \jump/i18_adj_168/GATE ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(\jump/SLICE_548/jump/i18_adj_168/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i3_8991_8992_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_548_K0K1MUX ( 
    .D0(\jump/SLICE_548/jump/i18_adj_168/GATE_H0 ), 
    .D1(\jump/SLICE_548/jump/SLICE_548_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_550 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_550/jump/SLICE_550_K1_H1 , GNDI, 
         \jump/SLICE_550/jump/i8382/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40164 \jump/SLICE_550_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_550/jump/SLICE_550_K1_H1 ));
  lut40144 \jump/i8382/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_550/jump/i8382/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i3_8994_8995_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_550_K0K1MUX ( .D0(\jump/SLICE_550/jump/i8382/GATE_H0 ), 
    .D1(\jump/SLICE_550/jump/SLICE_550_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_552 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\002/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i8997 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_553 ( input D1, C1, B1, A1, D0, B0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_553/jump/SLICE_553_K1_H1 , GNDI, 
         \jump/SLICE_553/jump/i18_adj_166/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40165 \jump/SLICE_553_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_553/jump/SLICE_553_K1_H1 ));
  lut40166 \jump/i18_adj_166/GATE ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_553/jump/i18_adj_166/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i2_8998_8999_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_553_K0K1MUX ( 
    .D0(\jump/SLICE_553/jump/i18_adj_166/GATE_H0 ), 
    .D1(\jump/SLICE_553/jump/SLICE_553_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA40) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_555 ( input D1, C1, B1, A1, D0, C0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_555/jump/SLICE_555_K1_H1 , GNDI, 
         \jump/SLICE_555/jump/i8386/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40167 \jump/SLICE_555_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_555/jump/SLICE_555_K1_H1 ));
  lut40168 \jump/i8386/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\jump/SLICE_555/jump/i8386/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i2_9001_9002_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_555_K0K1MUX ( .D0(\jump/SLICE_555/jump/i8386/GATE_H0 ), 
    .D1(\jump/SLICE_555/jump/SLICE_555_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBA10) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_557 ( input DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40138 \jump/n22433\001/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0139 \jump/i9004 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_558 ( input D1, C1, B1, A1, C0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_558/jump/SLICE_558_K1_H1 , GNDI, 
         \jump/SLICE_558/jump/i18_adj_167/GATE_H0 , VCCI, DI0_dly, CLK_dly, 
         LSR_dly;

  lut40140 \jump/SLICE_558_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_558/jump/SLICE_558_K1_H1 ));
  lut40169 \jump/i18_adj_167/GATE ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(\jump/SLICE_558/jump/i18_adj_167/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/pic_y_i1_9005_9006_set ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_558_K0K1MUX ( 
    .D0(\jump/SLICE_558/jump/i18_adj_167/GATE_H0 ), 
    .D1(\jump/SLICE_558/jump/SLICE_558_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_560 ( input D1, C1, B1, A1, D0, B0, A0, DI0, M0, LSR, CLK, 
    output OFX0, Q0 );
  wire   \jump/SLICE_560/jump/SLICE_560_K1_H1 , GNDI, 
         \jump/SLICE_560/jump/i8444/GATE_H0 , VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40170 \jump/SLICE_560_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\jump/SLICE_560/jump/SLICE_560_K1_H1 ));
  lut40144 \jump/i8444/GATE ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(\jump/SLICE_560/jump/i8444/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0142 \jump/init_position_i1_9008_9009_set ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \jump/SLICE_560_K0K1MUX ( .D0(\jump/SLICE_560/jump/i8444/GATE_H0 ), 
    .D1(\jump/SLICE_560/jump/SLICE_560_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_563 ( input D1, C1, D0, C0, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40171 \jump/i12288_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \jump/i11995_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/position_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/position_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0708) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_564 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40173 \jump/i12286_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \jump/i12287_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0032 \jump/position_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/position_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_565 ( input D1, C1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40174 \jump/i12284_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \jump/i12285_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/position_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/position_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_566 ( input D1, C1, D0, C0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40171 \jump/i12282_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \jump/i12283_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/position_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/position_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_567 ( input D0, C0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40174 \jump/i12281_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/position_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_568 ( input B1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40176 \jump/i12306_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \jump/i12058_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_569 ( input D1, B1, D0, C0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40178 \jump/i12308_2_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \jump/i12307_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_570 ( input B1, A1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40180 \jump/i12310_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \jump/i12309_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_571 ( input C1, B1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40182 \jump/i12312_2_lut_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \jump/i12311_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_572 ( input C1, B1, D0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40183 \jump/i12314_2_lut_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \jump/i12313_2_lut_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_573 ( input C1, A1, C0, B0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40184 \jump/i12316_2_lut_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \jump/i12315_2_lut_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i11 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_574 ( input D1, C1, C0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, CE_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40185 \jump/i12318_2_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \jump/i12317_2_lut_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_down_i13 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));
  vmuxregsre0032 \jump/time_count_down_i12 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_575 ( input D0, A0, DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40186 \jump/i12319_2_lut_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \jump/time_count_down_i14 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_576 ( input C1, A1, D0, C0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40187 \jump/i2_2_lut_2_lut_adj_250 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \jump/i2_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0550) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_577 ( input C1, A1, C0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40187 \jump/i2_2_lut_2_lut_adj_248 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40187 \jump/i2_2_lut_2_lut_adj_249 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_578 ( input D1, A1, C0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40186 \jump/i2_2_lut_2_lut_adj_246 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \jump/i2_2_lut_2_lut_adj_247 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_579 ( input D1, A1, D0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40186 \jump/i2_2_lut_2_lut_adj_244 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \jump/i2_2_lut_2_lut_adj_245 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_580 ( input C1, B1, D0, C0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40183 \jump/i2_2_lut_2_lut_adj_242 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \jump/i2_2_lut_2_lut_adj_243 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_581 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40176 \jump/i2_2_lut_2_lut_adj_240 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \jump/i2_2_lut_2_lut_adj_241 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i11 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_582 ( input C1, A1, C0, A0, DI1, DI0, CE, LSR, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40184 \jump/i2_2_lut_2_lut_adj_238 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \jump/i2_2_lut_2_lut_adj_239 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i13 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_r_i0_i12 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_583 ( input D1, C1, C0, B0, DI0, CE, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40179 \jump/i18680_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \jump/i2_2_lut_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0032 \jump/time_count_r_i0_i14 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module jump_SLICE_584 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40189 \jump/i12234_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40189 \jump/i12041_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_585 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40190 \jump/i12228_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40190 \jump/i12233_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_586 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40191 \jump/i12208_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40192 \jump/i12227_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_587 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40193 \jump/i12100_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40194 \jump/i12173_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40195 \jump/i12090_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \jump/i12091_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40197 \jump/i12082_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40196 \jump/i12089_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i11 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40197 \jump/i12066_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40198 \jump/i12081_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \jump/time_count_up_i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_591 ( input D1, C1, B1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40199 \jump/i18522_2_lut_rep_180_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \jump/i12051_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \jump/time_count_up_i14 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_SLICE_592 ( input D1, C1, B1, A1, C0, A0, DI0, M1, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40201 \adj/i12152_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \adj/i18488_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0075 \adj/deb/key_rst_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \adj/k_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40202 \adj/i1_3_lut_rep_254_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40203 \adj/i2_2_lut_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \adj/k_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h020A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAE59) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_594 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, 
    DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40204 \lcd1/control_inst/i16318_2_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40205 \lcd1/control_inst/i18587_3_lut_rep_297 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/draw_line_counter_2100__i1 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/control_inst/draw_line_counter_2100__i0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_595 ( input C1, B1, D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40206 \lcd1/control_inst/data_8__I_0_Select_5_i2_2_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \lcd1/control_inst/i16325_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/draw_line_counter_2100__i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE6AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_596 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, 
    DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40208 \lcd1/control_inst/i16289_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40209 \lcd1/control_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/show_pic_counter_2102__i1 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/control_inst/show_pic_counter_2102__i0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBC3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB333) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_597 ( input D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40210 \lcd1/control_inst/i16296_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/show_pic_counter_2102__i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBCCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_598 ( input D1, B1, D0, C0, A0, DI0, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40097 \lcd1/control_inst/reduce_or_340_i1_2_lut_rep_315 ( .A(GNDI), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40211 \lcd1/control_inst/i3876_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0075 \lcd1/control_inst/state_FSM_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_599 ( input D1, B1, A1, D0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40212 \lcd1/lcd_draw_line_inst/i1_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40213 \lcd1/lcd_draw_line_inst/i18600_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/state_FSM_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1144) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, 
    LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40214 \lcd1/control_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \lcd1/control_inst/i16332_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/draw_line_counter_2100__i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_601 ( input D1, B1, A1, D0, B0, A0, DI1, 
    DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40216 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i2_3_lut ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i1_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_602 ( input D1, C1, B1, D0, B0, A0, DI1, 
    DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40218 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i4_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i3_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_603 ( input D1, C1, A1, D0, C0, B0, DI1, 
    DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40130 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i6_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40219 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i5_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_604 ( input D1, B1, A1, D0, B0, A0, DI1, 
    DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40220 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i8_3_lut ( .A(A1), 
    .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i7_3_lut ( .A(A0), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_605 ( input D0, C0, B0, DI0, CE, CLK, 
    output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40221 \lcd1/lcd_draw_line_inst/draw_line_data_8__I_0_i9_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/data_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_606 ( input C1, A1, D0, C0, B0, DI0, M0, 
    CLK, output OFX0, Q0 );
  wire   GNDI, 
         \lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/SLICE_606_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/en_write_draw_line_I_0/GATE_H0 
         , VCCI, DI0_dly, CLK_dly;

  lut40222 \lcd1/lcd_draw_line_inst/SLICE_606_K1 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), 
    .Z(\lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/SLICE_606_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40223 \lcd1/lcd_draw_line_inst/en_write_draw_line_I_0/GATE ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/en_write_draw_line_I_0/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/en_38 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_draw_line_inst/SLICE_606_K0K1MUX ( 
    .D0(\lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/en_write_draw_line_I_0/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/SLICE_606/lcd1/lcd_draw_line_inst/SLICE_606_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/SLICE_607_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/init_data_8__I_0_i1/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly;

  lut40224 \lcd1/lcd_init_inst/SLICE_607_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/SLICE_607_K1_H1 ));
  lut40225 \lcd1/lcd_init_inst/init_data_8__I_0_i1/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/init_data_8__I_0_i1/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_607_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/init_data_8__I_0_i1/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_607/lcd1/lcd_init_inst/SLICE_607_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_608 ( input D1, C1, B1, A1, D0, C0, A0, DI0, 
    M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/SLICE_608_K1_H1 , 
         GNDI, 
         \lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/init_data_8__I_0_i2/GATE_H0 
         , VCCI, DI0_dly, CLK_dly;

  lut40226 \lcd1/lcd_init_inst/SLICE_608_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/SLICE_608_K1_H1 ));
  lut40227 \lcd1/lcd_init_inst/init_data_8__I_0_i2/GATE ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/init_data_8__I_0_i2/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_init_inst/SLICE_608_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/init_data_8__I_0_i2/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_608/lcd1/lcd_init_inst/SLICE_608_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40227 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_609 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/SLICE_609_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/init_data_8__I_0_i3/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly;

  lut40228 \lcd1/lcd_init_inst/SLICE_609_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/SLICE_609_K1_H1 ));
  lut40229 \lcd1/lcd_init_inst/init_data_8__I_0_i3/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/init_data_8__I_0_i3/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_609_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/init_data_8__I_0_i3/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_609/lcd1/lcd_init_inst/SLICE_609_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_610 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/SLICE_610_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/init_data_8__I_0_i4/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly;

  lut40230 \lcd1/lcd_init_inst/SLICE_610_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/SLICE_610_K1_H1 ));
  lut40231 \lcd1/lcd_init_inst/init_data_8__I_0_i4/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/init_data_8__I_0_i4/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_610_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/init_data_8__I_0_i4/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_610/lcd1/lcd_init_inst/SLICE_610_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_611 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/SLICE_611_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/init_data_8__I_0_i5/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly;

  lut40232 \lcd1/lcd_init_inst/SLICE_611_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/SLICE_611_K1_H1 ));
  lut40233 \lcd1/lcd_init_inst/init_data_8__I_0_i5/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/init_data_8__I_0_i5/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_611_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/init_data_8__I_0_i5/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_611/lcd1/lcd_init_inst/SLICE_611_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/SLICE_612_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/init_data_8__I_0_i6/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly;

  lut40234 \lcd1/lcd_init_inst/SLICE_612_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/SLICE_612_K1_H1 ));
  lut40235 \lcd1/lcd_init_inst/init_data_8__I_0_i6/GATE ( .A(A0), .B(B0), 
    .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/init_data_8__I_0_i6/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_612_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/init_data_8__I_0_i6/GATE_H0 )
    , .D1(\lcd1/lcd_init_inst/SLICE_612/lcd1/lcd_init_inst/SLICE_612_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_613 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40236 \lcd1/lcd_init_inst/init_data_8__I_0_i8_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40237 \lcd1/lcd_init_inst/init_data_8__I_0_i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3FAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5FCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_614 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CLK, output OFX0, Q0 );
  wire   \lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/SLICE_614_K1_H1 , 
         \lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/i10167/GATE_H0 , 
         VCCI, GNDI, DI0_dly, CLK_dly;

  lut40234 \lcd1/lcd_init_inst/SLICE_614_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/SLICE_614_K1_H1 ));
  lut40238 \lcd1/lcd_init_inst/i10167/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/i10167/GATE_H0 ));
  vmuxregsre0060 \lcd1/lcd_init_inst/init_data_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_init_inst/SLICE_614_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/i10167/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/SLICE_614/lcd1/lcd_init_inst/SLICE_614_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_615 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40239 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_bdd_4_lut_adj_263 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40240 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_bdd_4_lut_adj_264 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i1 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i0 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD75) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB8FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_616 ( input C1, 
    A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40241 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12332_2_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/n7_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i3 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i2 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5F5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD5D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_617 ( input D1, 
    A1, D0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40243 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12334_2_lut ( 
    .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40243 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12333_2_lut ( 
    .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i5 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i4 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_618 ( input B1, 
    A1, D0, B0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40244 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12336_2_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40245 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12335_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i7 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i6 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF33) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_619 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i19019/GATE_H0 
         , VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40246 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619_K1_H1 )
    );
  lut40247 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i19019/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i19019/GATE_H0 )
    );
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/data_i8 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i19019/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/SLICE_619_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F5F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_621 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, M0, CE, LSR, CLK, output OFX0, Q0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18906/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40248 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621_K1_H1 )
    );
  lut40249 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18906/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18906/GATE_H0 )
    );
  vmuxregsre \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i0 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18906/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_621_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h048A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2602) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_622 ( input D1, 
    C1, B1, A1, C0, A0, DI0, M0, CE, LSR, CLK, output OFX0, Q0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622_K1_H1 
         , GNDI, 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18788/GATE_H0 
         , VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40250 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622_K1_H1 )
    );
  lut40251 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18788/GATE ( 
    .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18788/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i1 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18788/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/SLICE_622_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h048A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_623 ( input C1, 
    B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40252 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21126_bdd_3_lut_3_lut 
    ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8__I_0_i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i3 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i2 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_624 ( input D1, 
    B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40254 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/n21116_bdd_3_lut_3_lut 
    ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40255 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8__I_0_i5_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i5 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i4 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB11) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80D5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_625 ( input D1, 
    C1, B1, A1, D0, C0, A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40256 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_data_8__I_0_i8_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_wr_color_data_0__bdd_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i7 ( 
    .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i6 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF5C5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40257 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_626 ( input D1, 
    B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40258 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i15577_3_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/data_i8 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3366) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40259 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3BFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_628 ( input D1, C1, B1, A1, D0, C0, B0, 
    DI0, M1, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40260 \lcd1/lcd_draw_line_inst/i12092_2_lut_rep_248_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \lcd1/lcd_draw_line_inst/i18608_3_lut_rep_295 ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_done_reg_91 ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/draw_line_flag_prev_81 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_629 ( input D1, C1, B1, A1, C0, B0, A0, 
    DI0, M1, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly;

  lut40262 \lcd1/lcd_draw_line_inst/i12097_2_lut_rep_249_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \lcd1/lcd_draw_line_inst/i18622_3_lut_rep_303 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_done_reg_94 ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/draw_line_flag_prev_84 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_630 ( input B1, 
    A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40264 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i16203_2_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i16201_1_lut_rep_327 ( 
    .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2114__i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2114__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_631 ( input D1, 
    C1, B1, A1, D0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40265 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i16217_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i16210_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2114__i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_2114__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_632 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40267 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i2_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/length_num_flag_87 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_633 ( input D1, C1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40269 i2391_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40270 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i3544_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0075 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_FSM_i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_634 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40271 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut_3_lut_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut_rep_220_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state1_finish_flag_86 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_635 ( input C1, 
    A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40100 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i16232_2_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i16230_1_lut_rep_319 ( 
    .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2110__i1 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2110__i0 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_636 ( input D1, 
    C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40273 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i16246_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40274 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i16239_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2110__i3 
    ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/cnt_set_windows_2110__i2 
    ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_637 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40275 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i6_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40268 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i2_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/length_num_flag_90 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_638 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40276 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i3550_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i3552_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_FSM_i2 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0075 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_FSM_i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7340) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_639 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40278 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12518_4_lut_4_lut_4_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18557_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state1_finish_flag_89 ( 
    .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h040A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_647 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40280 \lcd1/lcd_draw_line_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40281 \lcd1/lcd_draw_line_inst/i18590_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/state_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/state_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3B3F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40282 \lcd1/lcd_draw_line_inst/i1578_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40283 \lcd1/lcd_draw_line_inst/mux_1570_i3_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0075 \lcd1/lcd_draw_line_inst/state_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00B8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_649 ( input D0, 
    C0, B0, A0, DI0, CLK, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40284 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i3542_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_FSM_i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_650 ( input D1, C1, D0, C0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40285 \lcd1/lcd_init_inst/i2374_2_lut_rep_251_2_lut ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \lcd1/lcd_init_inst/i3447_2_lut_3_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55A5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_651 ( input D1, B1, A1, D0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40287 \lcd1/lcd_init_inst/i2952_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \lcd1/lcd_init_inst/i2945_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_652 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40288 \lcd1/lcd_init_inst/i2966_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40102 \lcd1/lcd_init_inst/i2959_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_653 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, LSR_NOTIN, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40289 \lcd1/lcd_init_inst/i2980_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40288 \lcd1/lcd_init_inst/i2973_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_654 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40290 \lcd1/lcd_init_inst/i1_4_lut_adj_298 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40291 \lcd1/lcd_init_inst/i18654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/lcd_rst_high_flag_171 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40291 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_655 ( input D1, C1, B1, A1, D0, A0, DI1, DI0, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40292 \lcd1/lcd_init_inst/i3590_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \lcd1/lcd_init_inst/i3591_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/state_FSM_i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0075 \lcd1/lcd_init_inst/state_FSM_i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB3A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_656 ( input D1, B1, A1, D0, C0, B0, A0, DI0, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40294 \lcd1/lcd_init_inst/i18662_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \lcd1/lcd_init_inst/i3516_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/lcd_init_inst/state_FSM_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0011) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_657 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40296 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_295 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40297 \lcd1/lcd_init_inst/cnt_s2_num_6__I_0_i14_1_lut_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s2_num_done_174 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_658 ( input C1, B1, D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40082 \lcd1/lcd_init_inst/i18162_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40298 \lcd1/lcd_init_inst/i18659_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_init_inst/cnt_s4_num_done_177 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_659 ( input C1, B1, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40082 \lcd1/lcd_show_pic_inst/i1_2_lut_adj_329 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \lcd1/lcd_show_pic_inst/i3448_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_rom_prepare__i0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_show_pic_inst_SLICE_660 ( input D1, C1, B1, A1, B0, A0, DI0, 
    CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40299 \lcd1/lcd_show_pic_inst/i9092_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40264 \lcd1/lcd_show_pic_inst/i2995_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_rom_prepare__i1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_661 ( input B1, A1, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40300 \lcd1/lcd_show_pic_inst/i1804_2_lut_rep_324 ( .A(A1), .B(B1), 
    .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \lcd1/lcd_show_pic_inst/i1805_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_set_windows_2106__i1 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_set_windows_2106__i0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_662 ( input D1, C1, B1, A1, D0, B0, A0, 
    DI1, DI0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40301 \lcd1/lcd_show_pic_inst/i16275_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40302 \lcd1/lcd_show_pic_inst/i16268_2_lut_3_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_set_windows_2106__i3 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/cnt_set_windows_2106__i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h66AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_663 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40303 \lcd1/lcd_show_pic_inst/show_pic_data_8__I_0_i8_4_lut_then_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \lcd1/lcd_show_pic_inst/i18603_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/state1_finish_flag_116 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40304 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_665 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40305 \lcd1/pic_ram_u0/temp_239__I_0_i3_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40306 \lcd1/lcd_show_pic_inst/temp_239__I_0_i2_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2EE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40306 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_666 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40307 \lcd1/lcd_show_pic_inst/i28_3_lut_4_lut_adj_327 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40307 \lcd1/lcd_show_pic_inst/temp_239__I_0_i5_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD0F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_667 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40307 \lcd1/lcd_show_pic_inst/temp_239__I_0_i8_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40308 \lcd1/lcd_show_pic_inst/i28_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDF02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40305 \lcd1/pic_ram_u0/temp_239__I_0_i10_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40309 \lcd1/lcd_show_pic_inst/temp_239__I_0_i9_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i9 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC4CE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_669 ( input B1, A1, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40264 \lcd1/lcd_write_inst/i16347_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \lcd1/lcd_write_inst/i16345_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/cnt_delay_2098__i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_delay_2098__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_write_inst_SLICE_670 ( input D1, C1, B1, A1, D0, C0, A0, DI1, 
    DI0, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40310 \lcd1/lcd_write_inst/i16361_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40311 \lcd1/lcd_write_inst/i16354_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_delay_2098__i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_delay_2098__i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40311 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_671 ( input C1, B1, D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40082 \lcd1/lcd_write_inst/i16350_2_lut_rep_293 ( .A(GNDI), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40312 \lcd1/lcd_write_inst/i16368_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/cnt_delay_2098__i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_672 ( input D1, C1, B1, A1, C0, A0, DI0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40313 i1_4_lut_adj_337( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \lcd1/lcd_write_inst/i3450_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_sclk__i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0322) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_673 ( input B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40264 \lcd1/lcd_write_inst/i2916_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt_sclk__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_write_inst_SLICE_683 ( input D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40314 \lcd1/lcd_write_inst/i18625_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/lcd_write_inst/sclk_flag_97 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_684 ( input D0, A0, DI0, LSR, CLK, output F0, 
    Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40175 \lcd1/lcd_write_inst/i3604_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0315 \lcd1/lcd_write_inst/state_FSM_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0315 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "ENABLED";
endmodule

module lcd1_lcd_write_inst_SLICE_685 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40316 \lcd1/lcd_write_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40317 \lcd1/lcd_write_inst/i3601_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/lcd_write_inst/state_FSM_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_693 ( input C1, A1, D0, C0, B0, A0, DI0, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40318 \lcd1/control_inst/i1_2_lut_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \lcd1/control_inst/i16303_3_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/control_inst/show_pic_counter_2102__i3 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40319 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40320 \lcd1/lcd_show_pic_inst/show_pic_data_8__I_0_i2_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40321 \lcd1/lcd_show_pic_inst/i18768/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8D88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_695 ( input C1, B1, A1, D0, C0, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40322 \lcd1/lcd_show_pic_inst/i18893/GATE ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40323 \lcd1/lcd_show_pic_inst/show_pic_data_8__I_0_i3_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i3 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_696 ( input D1, C1, B1, D0, C0, B0, A0, 
    DI1, DI0, CE, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40324 \lcd1/lcd_show_pic_inst/n21606_bdd_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \lcd1/lcd_show_pic_inst/show_pic_data_8__I_0_i5_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB0B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_697 ( input D1, C1, B1, A1, D0, C0, A0, 
    DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   
         \lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/SLICE_697_K1_H1 
         , GNDI, 
         \lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/i18983/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40326 \lcd1/lcd_show_pic_inst/SLICE_697_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/SLICE_697_K1_H1 ));
  lut40327 \lcd1/lcd_show_pic_inst/i18983/GATE ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), 
    .Z(\lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/i18983/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_show_pic_inst/SLICE_697_K0K1MUX ( 
    .D0(\lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/i18983/GATE_H0 ), 
    .D1(\lcd1/lcd_show_pic_inst/SLICE_697/lcd1/lcd_show_pic_inst/SLICE_697_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0FA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_698 ( input C1, B1, A1, D0, C0, B0, A0, 
    DI0, M0, CE, CLK, output OFX0, Q0 );
  wire   GNDI, 
         \lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/SLICE_698_K1_H1 
         , 
         \lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/i19021/GATE_H0 , 
         VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40328 \lcd1/lcd_show_pic_inst/SLICE_698_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), 
    .Z(\lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/SLICE_698_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 \lcd1/lcd_show_pic_inst/i19021/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/i19021/GATE_H0 ));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/data_i8 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \lcd1/lcd_show_pic_inst/SLICE_698_K0K1MUX ( 
    .D0(\lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/i19021/GATE_H0 ), 
    .D1(\lcd1/lcd_show_pic_inst/SLICE_698/lcd1/lcd_show_pic_inst/SLICE_698_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F1F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_700 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40330 \lcd1/lcd_show_pic_inst/state_2__bdd_4_lut_19062 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40284 \lcd1/control_inst/i3599_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/state_FSM_i0 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/control_inst/state_FSM_i2 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_701 ( input DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40138 m1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/state_FSM_i0 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_SLICE_702 ( input C1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40331 \lcd1/control_inst/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 \lcd1/lcd_show_pic_inst/i3576_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/state_FSM_i2 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h22F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_703 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40276 \lcd1/control_inst/i3596_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40333 \lcd1/lcd_init_inst/i3518_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/control_inst/state_FSM_i1 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/state_FSM_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3B0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_704 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, CE, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40334 \lcd1/lcd_show_pic_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40335 \lcd1/lcd_show_pic_inst/temp_239__I_0_i4_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/temp_i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8ABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_705 ( input C1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40318 \lcd1/pic_ram_u0/q_239__N_2289_8__I_0_22_i11_2_lut_rep_175 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \lcd1/pic_ram_u0/i18597_3_lut_rep_172_3_lut_4_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/temp_i10 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0104) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_706 ( input C0, A0, DI0, CE, CLK, output F0, 
    Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40337 \lcd1/lcd_write_inst/i12099_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_write_inst/mosi_100 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5050) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_707 ( input DI0, CE, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40138 \lcd1/lcd_init_inst/n22433\009/BUF1/BUF1 ( .A(GNDI), .B(GNDI), 
    .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_init_inst/lcd_rst_172 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_write_inst_SLICE_708 ( input D1, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40338 \lcd1/lcd_write_inst/state_3__N_1100_I_0_118_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \lcd1/lcd_write_inst/sclk_I_0_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/sclk_99 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40339 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 i5_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 led_12( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, LSR, CLK, output F0, Q0, F1 );
  wire   VCCI, LSR_NOTIN, DI0_dly, CLK_dly, LSR_dly;

  lut40341 \lcd1/lcd_show_pic_inst/i18273_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40342 \lcd1/lcd_show_pic_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/length_num_flag_120 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_720 ( input D1, A1, D0, C0, B0, A0, DI1, M1, M0, FXB, FXA, CE, 
    CLK, output OFX0, Q1, OFX1 );
  wire   GNDI, \SLICE_720/mux_1265_i1/GATE_H1 , \SLICE_720/SLICE_720_K0_H0 , 
         VCCI, DI1_dly, CLK_dly, CE_dly;

  lut40343 \mux_1265_i1/GATE ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(\SLICE_720/mux_1265_i1/GATE_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40344 SLICE_720_K0( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_720/SLICE_720_K0_H0 ));
  vmuxregsre0060 \u7/state_i0_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 SLICE_720_K0K1MUX( .D0(\SLICE_720/SLICE_720_K0_H0 ), 
    .D1(\SLICE_720/mux_1265_i1/GATE_H1 ), .SD(M0), .Z(OFX0));
  selmux2 SLICE_720_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40344 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hACAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_721 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40345 i3_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40346 \u7/n21219_bdd_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/state_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40346 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40347 i12358_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/state_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F37) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_723 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40349 \u7/i103_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 \u7/i18651_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/state_i0_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF4D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_724 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    DI0, CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40351 \lcd1/lcd_init_inst/i1_4_lut_adj_307 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40352 \lcd1/lcd_init_inst/i3514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0060 \lcd1/lcd_init_inst/state_FSM_i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40352 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h30BA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_725 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40353 \lcd1/lcd_show_pic_inst/i18208_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40354 \lcd1/lcd_write_inst/i3594_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0060 \lcd1/lcd_show_pic_inst/state_FSM_i1 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_write_inst/state_FSM_i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCE0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40354 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_726 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40355 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i3540_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40356 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i3548_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_FSM_i1 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_FSM_i1 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0EA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_727 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, DI1, DI0, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40357 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i3538_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i3546_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/state_FSM_i0 ( .D0(VCCI), 
    .D1(DI1_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/state_FSM_i0 ( .D0(VCCI), 
    .D1(DI0_dly), .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_728 ( input D1, B1, D0, B0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40359 \u7/i1_2_lut_rep_307 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40360 \u7/i1_2_lut_rep_300 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/state_back_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_730 ( input C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40361 \u7/i2_3_lut_rep_209 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \u7/i2_3_lut_adj_78 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0060 \u7/ack_258 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40362 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_731 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40348 \u7/n24_bdd_4_lut_18870 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 i2_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \u7/ack_flag_259 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_732 ( input D1, C1, A1, D0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40364 \u7/i18688_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 \u7/i1_3_lut_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/clk_400khz_254 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h55AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_733 ( input D0, C0, B0, A0, DI0, CE, CLK, output F0, Q0, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40366 \u7/i1_3_lut_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_i0_i3 ( .D0(GNDI), .D1(VCCI), .SD(GNDI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \u7/cnt_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_734 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40367 \u7/i1_3_lut_4_lut_adj_38 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \u7/i12224_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \u7/cnt_delay_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0B0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_735 ( input D1, C1, B1, A1, D0, A0, DI0, CE, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40369 \u7/mux_1649_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40080 \u7/i2713_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u7/cnt_mode1_i0_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_736 ( input D1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40080 \u7/i36_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u7/i3458_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_mode2_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_mode2_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_737 ( input C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40370 \u7/i2_3_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40371 \u7/i14009_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_mode2_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40371 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_738 ( input B1, A1, A0, DI1, DI0, CE, LSR, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40264 \u7/i2771_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u7/i2769_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u7/cnt_start_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_start_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_739 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40372 \u7/i2785_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40266 \u7/i2778_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u7/cnt_start_i0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u7/cnt_start_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_740 ( input D1, C1, B1, A1, D0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40089 \u7/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 \u7/i18593_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \u7/cnt_stop_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \u7/cnt_stop_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0044) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_741 ( input D1, C1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40171 \u7/i1_2_lut_rep_221 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \u7/i1_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0060 \u7/cnt_stop_i0_i3 ( .D0(GNDI), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \u7/cnt_stop_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h60A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_758 ( input D1, C1, B1, A1, D0, B0, A0, DI0, CE, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40375 \u7/i2_2_lut_3_lut_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40376 \u7/i2_3_lut_adj_43 ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0075 \u7/i249_283 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40376 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_759 ( input B1, A1, D0, B0, A0, DI1, DI0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40377 \u7/i12496_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40378 \u7/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/reg_addr_i0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/reg_addr_i0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_760 ( input B1, A1, B0, A0, DI0, M1, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, M1_dly, CE_dly;

  lut40379 \u7/i1_2_lut_adj_80 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40173 \u7/i12495_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0032 \u7/reg_addr_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/reg_addr_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_762 ( input D1, C1, A1, D0, C0, DI0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40380 \u7/i18566_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 \u7/i12458_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/reg_data_i0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0005) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_765 ( input B1, A1, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40381 \u8/i9042_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u8/i16381_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/count_35_2094__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_782 ( input M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40382 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat0_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_783 ( input C1, A1, D0, C0, B0, A0, M0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly;

  lut40383 \u7/i1_2_lut_adj_53 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40384 \adj/deb/i13_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_784 ( input D1, C1, B1, A1, D0, M1, M0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40385 \adj/deb/key_edge_1__I_0_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \u8/unary_minus_1629_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat0_i11 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7530) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_785 ( input D1, A0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40338 \u8/unary_minus_1629_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \u8/unary_minus_1629_inv_0_i5_1_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_786 ( input A1, D0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40081 \u8/unary_minus_1629_inv_0_i4_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40338 \u8/unary_minus_1629_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i6 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_787 ( input D1, C0, B0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40338 \u8/unary_minus_1629_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 \u8/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i8 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u8_SLICE_788 ( input A1, C0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40081 \u8/unary_minus_1629_inv_0_i9_1_lut ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \u8/unary_minus_1629_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i10 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i9 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_789 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40387 \u8/diff_15__N_728_15__bdd_4_lut_18992 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40388 \u8/diff_15__N_712_15__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i12 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat1_i11 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_790 ( input D1, C1, D0, A0, M1, M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40389 i16388_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \jump/AND2_t16_adj_231 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0032 \u8/prox_dat1_i14 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i13 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_791 ( input C1, B1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40206 \jump/AND2_t20_adj_131 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40391 \jump/fre_500us/i18266_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u8/prox_dat0_i15 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat1_i15 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_792 ( input D1, C1, B1, A1, C0, B0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40392 \jump/LessThan_43_i17_2_lut_rep_245_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40206 \jump/i12623_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u8/prox_dat2__i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h665A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_793 ( input C1, B1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40393 \jump/i16391_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40394 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_1_i7_4_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u8/prox_dat2__i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat2__i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3C3C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40394 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h80F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_794 ( input C1, A1, C0, B0, M1, M0, CE, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40395 \lcd1/lcd_init_inst/i386_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \lcd1/lcd_init_inst/i18148_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat2__i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u8/prox_dat2__i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_795 ( input D1, B1, C0, B0, A0, M0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40181 \lcd1/lcd_init_inst/i16424_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40396 \lcd1/lcd_show_pic_inst/i12103_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  vmuxregsre0032 \u8/prox_dat2__i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0606) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_796 ( input C1, B1, C0, B0, M1, M0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40397 \lcd1/lcd_show_pic_inst/i18178_2_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 \lcd1/lcd_write_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0060 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/the1_wr_done_114 ( 
    .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_write_inst/wr_done_101 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_797 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   \SLICE_797/n7_bdd_4_lut_H0 ;

  lut40398 \u7/i1_2_lut_rep_218_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40399 n7_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_797/n7_bdd_4_lut_H0 ));
  selmux20400 SLICE_797_K0K1MUX( .D0(\SLICE_797/n7_bdd_4_lut_H0 ), .Z(OFX0));
  selmux2 SLICE_797_FXMUX( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40399 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7520) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux20400 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module SLICE_798 ( input D1, C1, B1, A1, D0, C0, B0, A0, output OFX0, F1 );
  wire   \SLICE_798/n4442_bdd_4_lut_19281_H0 ;

  lut40401 \u7/i1_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40402 n4442_bdd_4_lut_19281( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\SLICE_798/n4442_bdd_4_lut_19281_H0 ));
  selmux20400 SLICE_798_K0K1MUX( .D0(\SLICE_798/n4442_bdd_4_lut_19281_H0 ), 
    .Z(OFX0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0155) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h05CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_799 ( input D1, C1, B1, D0, C0, B0, M1, FXB, FXA, output OFX0, 
    F1, OFX1 );
  wire   GNDI, \u7/SLICE_799/u7/n9419_bdd_3_lut_19068_H0 ;

  lut40403 \u7/n9419_bdd_3_lut_18975 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \u7/n9419_bdd_3_lut_19068 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/SLICE_799/u7/n9419_bdd_3_lut_19068_H0 ));
  selmux20400 \u7/SLICE_799_K0K1MUX ( 
    .D0(\u7/SLICE_799/u7/n9419_bdd_3_lut_19068_H0 ), .Z(OFX0));
  selmux2 \u7/SLICE_799_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40404 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_i3963_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/SLICE_800_K1_H1 
         , 
         \lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/GATE_H0 ;

  lut40405 \lcd1/lcd_write_inst/i3963/SLICE_800_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/SLICE_800_K1_H1 )
    );
  lut40406 \lcd1/lcd_write_inst/i3963/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/GATE_H0 ));
  selmux2 \lcd1/lcd_write_inst/i3963/SLICE_800_K0K1MUX ( 
    .D0(\lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/GATE_H0 ), 
    .D1(\lcd1/lcd_write_inst/i3963/SLICE_800/lcd1/lcd_write_inst/i3963/SLICE_800_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_i3965_SLICE_801 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/SLICE_801_K1_H1 
         , 
         \lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/GATE_H0 ;

  lut40407 \lcd1/lcd_write_inst/i3965/SLICE_801_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/SLICE_801_K1_H1 )
    );
  lut40408 \lcd1/lcd_write_inst/i3965/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/GATE_H0 ));
  selmux2 \lcd1/lcd_write_inst/i3965/SLICE_801_K0K1MUX ( 
    .D0(\lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/GATE_H0 ), 
    .D1(\lcd1/lcd_write_inst/i3965/SLICE_801/lcd1/lcd_write_inst/i3965/SLICE_801_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_mosi_I_19_SLICE_802 ( input D1, C1, B1, A1, D0, C0, 
    B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/SLICE_802_K1_H1 
         , 
         \lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/GATE_H0 
         ;

  lut40409 \lcd1/lcd_write_inst/mosi_I_19/SLICE_802_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), 
    .Z(\lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/SLICE_802_K1_H1 )
    );
  lut40410 \lcd1/lcd_write_inst/mosi_I_19/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/GATE_H0 )
    );
  selmux2 \lcd1/lcd_write_inst/mosi_I_19/SLICE_802_K0K1MUX ( 
    .D0(\lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/GATE_H0 )
    , 
    .D1(\lcd1/lcd_write_inst/mosi_I_19/SLICE_802/lcd1/lcd_write_inst/mosi_I_19/SLICE_802_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40410 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_i89_SLICE_803 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/SLICE_803_K1_H1 
         , \lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/GATE_H0 ;

  lut40411 \lcd1/lcd_init_inst/i89/SLICE_803_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/SLICE_803_K1_H1 ));
  lut40412 \lcd1/lcd_init_inst/i89/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/GATE_H0 ));
  selmux2 \lcd1/lcd_init_inst/i89/SLICE_803_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/i89/SLICE_803/lcd1/lcd_init_inst/i89/SLICE_803_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_i46_SLICE_804 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/SLICE_804_K1_H1 
         , \lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/GATE_H0 ;

  lut40413 \lcd1/lcd_init_inst/i46/SLICE_804_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/SLICE_804_K1_H1 ));
  lut40414 \lcd1/lcd_init_inst/i46/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/GATE_H0 ));
  selmux2 \lcd1/lcd_init_inst/i46/SLICE_804_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/i46/SLICE_804/lcd1/lcd_init_inst/i46/SLICE_804_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_i88_SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    M0, output OFX0 );
  wire   
         \lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/SLICE_805_K1_H1 
         , \lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/GATE_H0 ;

  lut40415 \lcd1/lcd_init_inst/i88/SLICE_805_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/SLICE_805_K1_H1 ));
  lut40416 \lcd1/lcd_init_inst/i88/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/GATE_H0 ));
  selmux2 \lcd1/lcd_init_inst/i88/SLICE_805_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/i88/SLICE_805/lcd1/lcd_init_inst/i88/SLICE_805_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40416 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_i19029_SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/SLICE_806_K1_H1 
         , 
         \lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/GATE_H0 ;

  lut40417 \lcd1/lcd_init_inst/i19029/SLICE_806_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/SLICE_806_K1_H1 )
    );
  lut40418 \lcd1/lcd_init_inst/i19029/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/GATE_H0 ));
  selmux2 \lcd1/lcd_init_inst/i19029/SLICE_806_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/i19029/SLICE_806/lcd1/lcd_init_inst/i19029/SLICE_806_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40418 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0FBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_i19027_SLICE_807 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/SLICE_807_K1_H1 
         , 
         \lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/GATE_H0 ;

  lut40419 \lcd1/lcd_init_inst/i19027/SLICE_807_K1 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), 
    .Z(\lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/SLICE_807_K1_H1 )
    );
  lut40420 \lcd1/lcd_init_inst/i19027/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/GATE_H0 ));
  selmux2 \lcd1/lcd_init_inst/i19027/SLICE_807_K0K1MUX ( 
    .D0(\lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/GATE_H0 ), 
    .D1(\lcd1/lcd_init_inst/i19027/SLICE_807/lcd1/lcd_init_inst/i19027/SLICE_807_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0822) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40420 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_i18917_SLICE_808 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/GATE_H0 
         ;

  lut40421 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808_K1_H1 )
    );
  lut40422 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18917/SLICE_808_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h020C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40422 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD055) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_i18910_SLICE_809 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/GATE_H0 
         ;

  lut40421 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809_K1_H1 )
    );
  lut40423 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18910/SLICE_809_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD151) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_7_i15_SLICE_810
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/GATE_H0 
         ;

  lut40424 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810_K1_H1 )
    );
  lut40425 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_7_i15/SLICE_810_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40425 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h800A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_6_i15_SLICE_811
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/GATE_H0 
         ;

  lut40426 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811_K1_H1 )
    );
  lut40427 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_6_i15/SLICE_811_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40427 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8202) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module 
  lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_mux_68_Mux_4_i15_SLICE_812
   ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/GATE_H0 
         ;

  lut40428 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812_K1_H1 )
    );
  lut40429 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812/lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_4_i15/SLICE_812_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40429 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_i18961_SLICE_813 ( 
    input D1, C1, B1, A1, D0, C0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813_K1_H1 
         , GNDI, 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/GATE_H0 
         ;

  lut40430 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813_K1_H1 )
    );
  lut40431 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/GATE ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/GATE_H0 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18961/SLICE_813_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40431 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_i19031_SLICE_814 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814_K1_H1 
         , 
         \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/GATE_H0 
         ;

  lut40432 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814_K1 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814_K1_H1 )
    );
  lut40433 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/GATE ( 
    .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/GATE_H0 )
    );
  selmux2 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814_K0K1MUX 
    ( 
    .D0(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/GATE_H0 )
    , 
    .D1(\lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814/lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i19031/SLICE_814_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0850) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_LessThan_43_i14_SLICE_815 ( input D1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   GNDI, 
         \jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/SLICE_815_K1_H1 , 
         \jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/GATE_H0 ;

  lut40434 \jump/LessThan_43_i14/SLICE_815_K1 ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), 
    .Z(\jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/SLICE_815_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40435 \jump/LessThan_43_i14/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/GATE_H0 ));
  selmux2 \jump/LessThan_43_i14/SLICE_815_K0K1MUX ( 
    .D0(\jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/GATE_H0 ), 
    .D1(\jump/LessThan_43_i14/SLICE_815/jump/LessThan_43_i14/SLICE_815_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDD44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4D44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i19365_SLICE_816 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i19365/SLICE_816/i19365/SLICE_816_K1_H1 , 
         \i19365/SLICE_816/i19365/GATE_H0 ;

  lut40436 \i19365/SLICE_816_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i19365/SLICE_816/i19365/SLICE_816_K1_H1 ));
  lut40437 \i19365/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i19365/SLICE_816/i19365/GATE_H0 ));
  selmux2 \i19365/SLICE_816_K0K1MUX ( .D0(\i19365/SLICE_816/i19365/GATE_H0 ), 
    .D1(\i19365/SLICE_816/i19365/SLICE_816_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module mux_1255_i1_SLICE_817 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \mux_1255_i1/SLICE_817/mux_1255_i1/SLICE_817_K1_H1 , 
         \mux_1255_i1/SLICE_817/mux_1255_i1/GATE_H0 ;

  lut40438 \mux_1255_i1/SLICE_817_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\mux_1255_i1/SLICE_817/mux_1255_i1/SLICE_817_K1_H1 ));
  lut40439 \mux_1255_i1/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\mux_1255_i1/SLICE_817/mux_1255_i1/GATE_H0 ));
  selmux2 \mux_1255_i1/SLICE_817_K0K1MUX ( 
    .D0(\mux_1255_i1/SLICE_817/mux_1255_i1/GATE_H0 ), 
    .D1(\mux_1255_i1/SLICE_817/mux_1255_i1/SLICE_817_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCF5) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40439 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i19007_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i19007/SLICE_818/i19007/SLICE_818_K1_H1 , 
         \i19007/SLICE_818/i19007/GATE_H0 ;

  lut40440 \i19007/SLICE_818_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i19007/SLICE_818/i19007/SLICE_818_K1_H1 ));
  lut40441 \i19007/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i19007/SLICE_818/i19007/GATE_H0 ));
  selmux2 \i19007/SLICE_818_K0K1MUX ( .D0(\i19007/SLICE_818/i19007/GATE_H0 ), 
    .D1(\i19007/SLICE_818/i19007/SLICE_818_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40441 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h888C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i18344_SLICE_819 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \i18344/SLICE_819/i18344/SLICE_819_K1_H1 , 
         \i18344/SLICE_819/i18344/GATE_H0 ;

  lut40442 \i18344/SLICE_819_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\i18344/SLICE_819/i18344/SLICE_819_K1_H1 ));
  lut40152 \i18344/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\i18344/SLICE_819/i18344/GATE_H0 ));
  selmux2 \i18344/SLICE_819_K0K1MUX ( .D0(\i18344/SLICE_819/i18344/GATE_H0 ), 
    .D1(\i18344/SLICE_819/i18344/SLICE_819_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module i18362_SLICE_820 ( input D1, B1, A1, D0, C0, A0, M0, output OFX0 );
  wire   GNDI, \i18362/SLICE_820/i18362/SLICE_820_K1_H1 , 
         \i18362/SLICE_820/i18362/GATE_H0 ;

  lut40443 \i18362/SLICE_820_K1 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(\i18362/SLICE_820/i18362/SLICE_820_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \i18362/GATE ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(\i18362/SLICE_820/i18362/GATE_H0 ));
  selmux2 \i18362/SLICE_820_K0K1MUX ( .D0(\i18362/SLICE_820/i18362/GATE_H0 ), 
    .D1(\i18362/SLICE_820/i18362/SLICE_820_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAACC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_i18835_SLICE_821 ( input D1, B1, D0, B0, M0, output OFX0 );
  wire   GNDI, \u8/i18835/SLICE_821/u8/i18835/SLICE_821_K1_H1 , 
         \u8/i18835/SLICE_821/u8/i18835/GATE_H0 ;

  lut40444 \u8/i18835/SLICE_821_K1 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(\u8/i18835/SLICE_821/u8/i18835/SLICE_821_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40445 \u8/i18835/GATE ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(\u8/i18835/SLICE_821/u8/i18835/GATE_H0 ));
  selmux2 \u8/i18835/SLICE_821_K0K1MUX ( 
    .D0(\u8/i18835/SLICE_821/u8/i18835/GATE_H0 ), 
    .D1(\u8/i18835/SLICE_821/u8/i18835/SLICE_821_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40445 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_state_3__I_0_i6_SLICE_822 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/SLICE_822_K1_H1 , 
         \u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/GATE_H0 ;

  lut40446 \u7/state_3__I_0_i6/SLICE_822_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/SLICE_822_K1_H1 ));
  lut40447 \u7/state_3__I_0_i6/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/GATE_H0 ));
  selmux2 \u7/state_3__I_0_i6/SLICE_822_K0K1MUX ( 
    .D0(\u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/GATE_H0 ), 
    .D1(\u7/state_3__I_0_i6/SLICE_822/u7/state_3__I_0_i6/SLICE_822_K1_H1 ), 
    .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40447 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i19015_SLICE_823 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u7/i19015/SLICE_823/u7/i19015/SLICE_823_K1_H1 , 
         \u7/i19015/SLICE_823/u7/i19015/GATE_H0 ;

  lut40426 \u7/i19015/SLICE_823_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i19015/SLICE_823/u7/i19015/SLICE_823_K1_H1 ));
  lut40448 \u7/i19015/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i19015/SLICE_823/u7/i19015/GATE_H0 ));
  selmux2 \u7/i19015/SLICE_823_K0K1MUX ( 
    .D0(\u7/i19015/SLICE_823/u7/i19015/GATE_H0 ), 
    .D1(\u7/i19015/SLICE_823/u7/i19015/SLICE_823_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i19009_SLICE_824 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u7/i19009/SLICE_824/u7/i19009/SLICE_824_K1_H1 , 
         \u7/i19009/SLICE_824/u7/i19009/GATE_H0 ;

  lut40449 \u7/i19009/SLICE_824_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i19009/SLICE_824/u7/i19009/SLICE_824_K1_H1 ));
  lut40450 \u7/i19009/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i19009/SLICE_824/u7/i19009/GATE_H0 ));
  selmux2 \u7/i19009/SLICE_824_K0K1MUX ( 
    .D0(\u7/i19009/SLICE_824/u7/i19009/GATE_H0 ), 
    .D1(\u7/i19009/SLICE_824/u7/i19009/SLICE_824_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40449 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40450 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2011) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18347_SLICE_825 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u7/i18347/SLICE_825/u7/i18347/SLICE_825_K1_H1 , 
         \u7/i18347/SLICE_825/u7/i18347/GATE_H0 ;

  lut40451 \u7/i18347/SLICE_825_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i18347/SLICE_825/u7/i18347/SLICE_825_K1_H1 ));
  lut40452 \u7/i18347/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i18347/SLICE_825/u7/i18347/GATE_H0 ));
  selmux2 \u7/i18347/SLICE_825_K0K1MUX ( 
    .D0(\u7/i18347/SLICE_825/u7/i18347/GATE_H0 ), 
    .D1(\u7/i18347/SLICE_825/u7/i18347/SLICE_825_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40452 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18786_SLICE_826 ( input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u7/i18786/SLICE_826/u7/i18786/SLICE_826_K1_H1 , 
         \u7/i18786/SLICE_826/u7/i18786/GATE_H0 ;

  lut40453 \u7/i18786/SLICE_826_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u7/i18786/SLICE_826/u7/i18786/SLICE_826_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40454 \u7/i18786/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i18786/SLICE_826/u7/i18786/GATE_H0 ));
  selmux2 \u7/i18786/SLICE_826_K0K1MUX ( 
    .D0(\u7/i18786/SLICE_826/u7/i18786/GATE_H0 ), 
    .D1(\u7/i18786/SLICE_826/u7/i18786/SLICE_826_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5252) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40454 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18913_SLICE_827 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u7/i18913/SLICE_827/u7/i18913/SLICE_827_K1_H1 , 
         \u7/i18913/SLICE_827/u7/i18913/GATE_H0 ;

  lut40455 \u7/i18913/SLICE_827_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i18913/SLICE_827/u7/i18913/SLICE_827_K1_H1 ));
  lut40456 \u7/i18913/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i18913/SLICE_827/u7/i18913/GATE_H0 ));
  selmux2 \u7/i18913/SLICE_827_K0K1MUX ( 
    .D0(\u7/i18913/SLICE_827/u7/i18913/GATE_H0 ), 
    .D1(\u7/i18913/SLICE_827/u7/i18913/SLICE_827_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40456 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18366_SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u7/i18366/SLICE_828/u7/i18366/SLICE_828_K1_H1 , 
         \u7/i18366/SLICE_828/u7/i18366/GATE_H0 ;

  lut40457 \u7/i18366/SLICE_828_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i18366/SLICE_828/u7/i18366/SLICE_828_K1_H1 ));
  lut40458 \u7/i18366/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i18366/SLICE_828/u7/i18366/GATE_H0 ));
  selmux2 \u7/i18366/SLICE_828_K0K1MUX ( 
    .D0(\u7/i18366/SLICE_828/u7/i18366/GATE_H0 ), 
    .D1(\u7/i18366/SLICE_828/u7/i18366/SLICE_828_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40458 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAB01) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18871_SLICE_829 ( input D1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u7/i18871/SLICE_829/u7/i18871/SLICE_829_K1_H1 , 
         \u7/i18871/SLICE_829/u7/i18871/GATE_H0 ;

  lut40459 \u7/i18871/SLICE_829_K1 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(\u7/i18871/SLICE_829/u7/i18871/SLICE_829_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40460 \u7/i18871/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i18871/SLICE_829/u7/i18871/GATE_H0 ));
  selmux2 \u7/i18871/SLICE_829_K0K1MUX ( 
    .D0(\u7/i18871/SLICE_829/u7/i18871/GATE_H0 ), 
    .D1(\u7/i18871/SLICE_829/u7/i18871/SLICE_829_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40460 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h08FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i18866_SLICE_830 ( input D1, C1, B1, C0, B0, M0, output OFX0 );
  wire   GNDI, \u7/i18866/SLICE_830/u7/i18866/SLICE_830_K1_H1 , 
         \u7/i18866/SLICE_830/u7/i18866/GATE_H0 ;

  lut40461 \u7/i18866/SLICE_830_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i18866/SLICE_830/u7/i18866/SLICE_830_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40462 \u7/i18866/GATE ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u7/i18866/SLICE_830/u7/i18866/GATE_H0 ));
  selmux2 \u7/i18866/SLICE_830_K0K1MUX ( 
    .D0(\u7/i18866/SLICE_830/u7/i18866/GATE_H0 ), 
    .D1(\u7/i18866/SLICE_830/u7/i18866/SLICE_830_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h03FC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40462 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0303) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i19011_SLICE_831 ( input D1, C1, B1, A1, D0, C0, B0, M0, output OFX0 );
  wire   \u7/i19011/SLICE_831/u7/i19011/SLICE_831_K1_H1 , GNDI, 
         \u7/i19011/SLICE_831/u7/i19011/GATE_H0 ;

  lut40463 \u7/i19011/SLICE_831_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i19011/SLICE_831/u7/i19011/SLICE_831_K1_H1 ));
  lut40464 \u7/i19011/GATE ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i19011/SLICE_831/u7/i19011/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u7/i19011/SLICE_831_K0K1MUX ( 
    .D0(\u7/i19011/SLICE_831/u7/i19011/GATE_H0 ), 
    .D1(\u7/i19011/SLICE_831/u7/i19011/SLICE_831_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFD4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40464 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF30) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i19025_SLICE_832 ( input C1, B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u7/i19025/SLICE_832/u7/i19025/SLICE_832_K1_H1 , 
         \u7/i19025/SLICE_832/u7/i19025/GATE_H0 ;

  lut40465 \u7/i19025/SLICE_832_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u7/i19025/SLICE_832/u7/i19025/SLICE_832_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40466 \u7/i19025/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u7/i19025/SLICE_832/u7/i19025/GATE_H0 ));
  selmux2 \u7/i19025/SLICE_832_K0K1MUX ( 
    .D0(\u7/i19025/SLICE_832/u7/i19025/GATE_H0 ), 
    .D1(\u7/i19025/SLICE_832/u7/i19025/SLICE_832_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF4F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_i19017_SLICE_833 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \u7/i19017/SLICE_833/u7/i19017/SLICE_833_K1_H1 , GNDI, 
         \u7/i19017/SLICE_833/u7/i19017/GATE_H0 ;

  lut40467 \u7/i19017/SLICE_833_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u7/i19017/SLICE_833/u7/i19017/SLICE_833_K1_H1 ));
  lut40468 \u7/i19017/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u7/i19017/SLICE_833/u7/i19017/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u7/i19017/SLICE_833_K0K1MUX ( 
    .D0(\u7/i19017/SLICE_833/u7/i19017/GATE_H0 ), 
    .D1(\u7/i19017/SLICE_833/u7/i19017/SLICE_833_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_834 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40469 \lcd1/lcd_show_pic_inst/i1_4_lut_adj_331 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40470 \lcd1/pic_ram_u0/n21268_bdd_2_lut_rep_171_4_lut_4_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFE00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40471 \lcd1/lcd_init_inst/i1_4_lut_adj_277 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40472 \lcd1/lcd_init_inst/i2_4_lut_adj_276 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40472 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_836 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40473 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_282 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40474 \lcd1/lcd_init_inst/i12133_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40474 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40475 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_319 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40476 \lcd1/lcd_init_inst/i12143_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_838 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40477 \lcd1/lcd_init_inst/i2_4_lut_adj_290 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40478 \lcd1/lcd_init_inst/i12147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40478 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_839 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40479 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40476 \lcd1/lcd_init_inst/i1_4_lut_adj_280 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_840 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40480 \lcd1/lcd_init_inst/i1_2_lut_rep_270_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40481 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_281 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40481 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFABA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_841 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40482 \lcd1/lcd_init_inst/i18264_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40483 \lcd1/lcd_init_inst/i1_4_lut_adj_323 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40483 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_842 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40484 \jump/i18523_2_lut_rep_179_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40341 \jump/i2_3_lut_rep_204_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40484 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h002A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_843 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40485 \jump/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40486 \jump/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40486 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F5C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40487 \u7/i3_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40488 n4652_bdd_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40488 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_845 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40489 \u7/i2_3_lut_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40490 \u7/i9039_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40489 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0021) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40490 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_846 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40491 \u7/i2_3_lut_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \u7/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_847 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40493 \u7/i18645_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 \u7/i2_3_lut_4_lut_adj_49 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0035) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_848 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40495 \u7/i1_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40496 \u7/i1_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0A8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40496 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_pic_ram_u0_SLICE_849 ( input D1, C1, B1, A1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40497 \lcd1/pic_ram_u0/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 \lcd1/pic_ram_u0/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_pic_ram_u0_SLICE_850 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40499 \lcd1/pic_ram_u0/n21267_bdd_2_lut_rep_173 ( .A(GNDI), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40500 \lcd1/pic_ram_u0/n16_bdd_4_lut_18963 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40500 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_pic_ram_u0_SLICE_851 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40244 \lcd1/pic_ram_u0/q_239__N_2289_8__I_0_17_i10_2_lut_rep_176 ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40339 \lcd1/pic_ram_u0/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_pic_ram_u0_SLICE_852 ( input D1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40076 \lcd1/pic_ram_u0/i1_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \lcd1/pic_ram_u0/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_853 ( input D1, C1, B1, A1, D0, C0, B0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40502 \lcd1/lcd_write_inst/i18628_3_lut_rep_253_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40503 \lcd1/lcd_write_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/temp_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40503 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_854 ( input D1, C1, B1, A1, C0, A0, M1, M0, 
    CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40504 \lcd1/lcd_write_inst/i18723_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40337 \lcd1/lcd_write_inst/state_3__N_1099_I_0_2_lut_rep_226 ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i2 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i15 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40504 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_855 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40505 \lcd1/control_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40506 \lcd1/lcd_write_inst/i3964_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i10 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i1 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40506 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFD20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_856 ( input D1, A1, D0, C0, B0, A0, M0, CE, 
    LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40076 \lcd1/lcd_write_inst/i1_2_lut_rep_306 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \lcd1/lcd_write_inst/i32_2_lut_rep_224_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0315 \lcd1/lcd_write_inst/cnt1_FSM_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_SLICE_857 ( input D1, B1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40507 \lcd1/lcd_write_inst/i18192_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40508 \lcd1/lcd_write_inst/i18664_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0075 \lcd1/lcd_show_pic_inst/state_FSM_i3 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40507 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40508 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_858 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40509 \lcd1/control_inst/i2_4_lut_adj_260 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40510 \lcd1/lcd_write_inst/i18416_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i7 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i6 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40510 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE2E2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_859 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40511 \lcd1/lcd_write_inst/i18258_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40512 \lcd1/lcd_write_inst/i18642_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i8 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40511 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40512 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_860 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40513 \lcd1/control_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \lcd1/lcd_write_inst/i12277_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i5 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i4 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40514 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_861 ( input B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40244 \lcd1/lcd_show_pic_inst/i1_2_lut_rep_328 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40515 \lcd1/lcd_show_pic_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_862 ( input D1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40360 \lcd1/lcd_show_pic_inst/i54_2_lut_rep_310 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40516 \lcd1/lcd_show_pic_inst/i9043_2_lut_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_863 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40517 \lcd1/control_inst/i2_3_lut_rep_325 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40518 \lcd1/lcd_show_pic_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40518 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_864 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40519 \lcd1/control_inst/i2_4_lut_adj_251 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40517 \lcd1/lcd_show_pic_inst/i5_3_lut_rep_263 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_865 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40275 \lcd1/lcd_show_pic_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40520 \lcd1/lcd_show_pic_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_866 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40521 \lcd1/lcd_show_pic_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40522 \lcd1/lcd_show_pic_inst/i1_2_lut_4_lut_adj_328 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40522 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_867 ( input D1, C1, B1, A1, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40523 \lcd1/lcd_show_pic_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40524 \lcd1/lcd_show_pic_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40524 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_868 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40525 i2378_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40526 \lcd1/lcd_show_pic_inst/i12640_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40525 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF2A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40526 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_869 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40527 \lcd1/control_inst/i2_4_lut_adj_254 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40528 \lcd1/lcd_show_pic_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40527 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40528 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_870 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40388 \lcd1/lcd_init_inst/i1_2_lut_rep_185_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40529 \lcd1/lcd_init_inst/i18190_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_871 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40530 \lcd1/lcd_init_inst/i18113_2_lut_rep_203_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40531 \lcd1/lcd_init_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_872 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40480 \lcd1/lcd_init_inst/i1_2_lut_rep_234_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40532 \lcd1/lcd_init_inst/i1_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_873 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40331 \lcd1/lcd_init_inst/i1_2_lut_rep_346 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40533 \lcd1/lcd_init_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40533 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_874 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40534 \lcd1/lcd_init_inst/i1_2_lut_rep_184_4_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40535 \lcd1/lcd_init_inst/i6_4_lut_adj_269 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40535 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_875 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40536 \lcd1/lcd_init_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40537 \lcd1/lcd_init_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40538 \lcd1/lcd_init_inst/equal_91_i12_2_lut_rep_277_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 \lcd1/lcd_init_inst/i5_4_lut_adj_270 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_877 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40540 \lcd1/lcd_init_inst/i1_2_lut_rep_271_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40539 \lcd1/lcd_init_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF3F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_878 ( input D1, C1, B1, A1, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40471 \lcd1/lcd_init_inst/i12141_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \lcd1/lcd_init_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_879 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40541 \lcd1/lcd_init_inst/i1_2_lut_rep_235_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40542 \lcd1/lcd_init_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40541 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40542 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_880 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40530 \lcd1/lcd_init_inst/i4_4_lut_adj_311 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40543 \lcd1/lcd_init_inst/i1_2_lut_rep_223 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40543 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_881 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40544 \lcd1/lcd_init_inst/i1_4_lut_adj_316 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40545 \lcd1/lcd_init_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40545 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_882 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40546 \lcd1/lcd_init_inst/i1_2_lut_rep_280_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40547 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40547 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_883 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40540 \lcd1/lcd_init_inst/i2_2_lut_rep_273_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \lcd1/lcd_init_inst/i3_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_884 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40549 \lcd1/lcd_init_inst/i1_2_lut_rep_278_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40550 \lcd1/lcd_init_inst/i1_4_lut_adj_273 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFDFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40550 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_885 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40517 \lcd1/lcd_init_inst/i12659_2_lut_rep_272_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \lcd1/lcd_init_inst/i1_4_lut_adj_274 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40551 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_886 ( input D1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40552 \lcd1/lcd_init_inst/i1_2_lut_rep_276_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40553 \lcd1/lcd_init_inst/i1_4_lut_adj_275 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_887 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40554 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_321 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40474 \lcd1/lcd_init_inst/i12145_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_888 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40555 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_322 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40556 \lcd1/lcd_init_inst/i12137_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40556 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_889 ( input D1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40557 \lcd1/lcd_init_inst/i1_2_lut_rep_269_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40558 \lcd1/lcd_init_inst/i1_3_lut_rep_200_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40558 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBB0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_890 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40559 \lcd1/lcd_init_inst/i1_2_lut_rep_275_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 \lcd1/lcd_init_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFAF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_891 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40561 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_279 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40562 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_278 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40562 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_892 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40563 \lcd1/lcd_init_inst/i1_2_lut_rep_279_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \lcd1/lcd_init_inst/i1_2_lut_3_lut_4_lut_adj_283 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40564 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40541 \lcd1/lcd_init_inst/i1_2_lut_rep_192_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40565 \lcd1/lcd_init_inst/i1_4_lut_adj_284 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_894 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40566 \lcd1/lcd_init_inst/i18656_2_lut_rep_189_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40507 \lcd1/lcd_init_inst/i1_2_lut_rep_237 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_895 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40341 \lcd1/lcd_init_inst/i1_2_lut_rep_281_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40388 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_285 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_896 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40567 \lcd1/lcd_init_inst/i49_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40291 \lcd1/lcd_init_inst/i18554_2_lut_rep_199_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40567 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_897 ( input C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40559 \lcd1/lcd_init_inst/i1_2_lut_rep_238_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40568 \lcd1/lcd_init_inst/i5_4_lut_adj_286 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_898 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40507 \lcd1/lcd_init_inst/i1_2_lut_rep_348 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \lcd1/lcd_init_inst/i3_2_lut_rep_202_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40569 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_899 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40570 \lcd1/lcd_init_inst/equal_80_i13_2_lut_rep_216_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40571 \lcd1/lcd_init_inst/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40571 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_900 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40572 \lcd1/lcd_init_inst/i1_2_lut_rep_268_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40542 \lcd1/lcd_init_inst/i4_4_lut_adj_287 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40572 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_901 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40331 \lcd1/lcd_init_inst/i12107_2_lut_rep_341 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \lcd1/lcd_init_inst/i18223_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_902 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40574 \lcd1/lcd_init_inst/i4_4_lut_adj_289 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40331 \lcd1/lcd_init_inst/i2_2_lut_adj_288 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40575 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_315 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40576 \lcd1/lcd_init_inst/i1_4_lut_adj_291 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40576 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40577 \lcd1/lcd_init_inst/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40578 \lcd1/lcd_init_inst/equal_77_i13_2_lut_rep_213_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_905 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40245 \lcd1/lcd_init_inst/equal_113_i11_2_lut_rep_338 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 \lcd1/lcd_init_inst/i1_2_lut_rep_229_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_906 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40526 \lcd1/lcd_init_inst/i1_2_lut_rep_335 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \lcd1/lcd_init_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA8AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_907 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40097 \lcd1/lcd_init_inst/equal_91_i11_2_lut_rep_344 ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40581 \lcd1/lcd_init_inst/i1_3_lut_rep_190_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_908 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40331 \lcd1/lcd_init_inst/i1_2_lut_rep_283 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_293 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_909 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40117 \lcd1/lcd_init_inst/i1_2_lut_rep_343 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40583 \lcd1/lcd_init_inst/equal_63_i13_2_lut_rep_214_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i7 ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i6 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_910 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40331 \lcd1/lcd_init_inst/i12293_2_lut_rep_339 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \lcd1/lcd_init_inst/equal_83_i13_2_lut_rep_211_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_911 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40585 \lcd1/lcd_init_inst/i1_2_lut_rep_274_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \lcd1/lcd_init_inst/i12560_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40586 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_912 ( input C1, B1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40587 \lcd1/lcd_init_inst/i1_2_lut_rep_337 ( .A(GNDI), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 \lcd1/lcd_init_inst/equal_73_i13_2_lut_rep_228_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i8 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3F3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40588 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_913 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40379 \lcd1/lcd_init_inst/i1_2_lut_rep_340 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \lcd1/lcd_init_inst/equal_60_i13_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i3 ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i2 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40589 \lcd1/lcd_init_inst/i2_3_lut_4_lut_adj_325 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40590 \lcd1/lcd_init_inst/i5_4_lut_adj_297 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40590 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_915 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40097 \lcd1/lcd_init_inst/i1_2_lut_rep_347 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40531 \lcd1/lcd_init_inst/i1_2_lut_rep_212_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40591 \lcd1/lcd_init_inst/i3_4_lut_adj_306 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40579 \lcd1/lcd_init_inst/i18134_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_917 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40592 \lcd1/lcd_init_inst/i18246_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40593 \lcd1/lcd_init_inst/i3_4_lut_adj_299 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40592 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40593 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_918 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40594 \lcd1/lcd_init_inst/i2_4_lut_adj_314 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40595 \lcd1/lcd_init_inst/i1_3_lut_adj_300 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40594 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40595 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF5F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_919 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40245 \lcd1/lcd_init_inst/i1_2_lut_adj_302 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \lcd1/lcd_init_inst/i4_4_lut_adj_301 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_920 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40285 \lcd1/lcd_init_inst/i1_2_lut_adj_310 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40541 \lcd1/lcd_init_inst/i3_4_lut_adj_308 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_921 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40596 \lcd1/lcd_init_inst/i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 \lcd1/lcd_init_inst/i2_4_lut_adj_309 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_922 ( input D1, C1, B1, A1, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40191 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i3_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40597 \lcd1/lcd_draw_line_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_923 ( input D1, C1, B1, A1, C0, A0, M1, 
    M0, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40598 \lcd1/lcd_draw_line_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40599 \lcd1/lcd_draw_line_inst/i1_2_lut_rep_296 ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/draw_edge/signal_r_9 ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0060 \lcd1/lcd_draw_line_inst/clear_edge/signal_r_9 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40599 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_924 ( input D1, 
    C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40600 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i4_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40601 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i9072_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40601 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_925 ( input D1, 
    B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40602 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i2_3_lut_rep_302 
    ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40603 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i1_2_lut_3_lut ( 
    .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40603 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF2F2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_926 ( input B1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40604 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i1_2_lut ( .A(A1), 
    .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i7_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_927 ( input C1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40605 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18678_2_lut_rep_316 ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i1_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40606 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_928 ( input D1, 
    C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40221 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/mux_68_Mux_0_i5_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40607 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12325_3_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF300) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_929 ( input C1, 
    B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40608 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18818/GATE ( 
    .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40609 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0__bdd_4_lut_18823 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40609 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2308) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_930 ( input D1, 
    C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40610 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i18825/GATE ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0__bdd_3_lut_18887 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40610 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40611 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h03C3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_931 ( input D1, 
    C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40612 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut_adj_261 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40613 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0__bdd_4_lut_18886 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40613 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0480) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_932 ( input B1, 
    A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40604 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut_adj_262 
    ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i7_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_933 ( input D1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40614 \lcd1/control_inst/data_8__N_1151_I_0_i2_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40615 \lcd1/control_inst/i1_4_lut_adj_255 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFECC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_934 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40616 \lcd1/control_inst/i1_4_lut_adj_256 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40617 \lcd1/control_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40617 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_935 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40618 \jump/i42_4_lut_rep_201 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40610 \jump/mux_55_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h888B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40619 \jump/i12784_4_lut_rep_191 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40620 \jump/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40620 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_937 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40621 \jump/LessThan_43_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40622 \jump/i721_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hABA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40622 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_938 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40257 \jump/i9000_3_lut_rep_332 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40623 \jump/i2543_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_939 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40624 \jump/i2538_4_lut_rep_210 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40625 \jump/i2534_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40625 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_940 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40220 \jump/i8958_3_lut_rep_292 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \jump/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_941 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40627 \jump/LessThan_43_i13_2_lut_rep_243_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40628 \jump/i18706_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1ED2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40628 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_942 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \jump/i8972_3_lut_rep_291 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40629 \jump/LessThan_43_i10_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAF0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_943 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40630 \jump/LessThan_43_i8_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40630 \jump/LessThan_43_i16_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD4D4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_944 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \jump/i8993_3_lut_rep_331 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \jump/LessThan_43_i6_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB2B2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_945 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40632 \jump/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40633 \jump/i12629_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40633 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_946 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \jump/mux_13_i1_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \jump/mux_55_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_947 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40634 \jump/i18329_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40635 \jump/LessThan_43_i11_2_lut_rep_242_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40635 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5A66) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_948 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40636 \jump/i18318_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40637 \jump/LessThan_43_i9_2_lut_rep_247_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0401) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40637 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h53AC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_949 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \jump/mux_13_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40638 \jump/mux_55_i3_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEE44) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_950 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40639 \jump/mux_13_i5_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \jump/mux_55_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40640 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD8D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_951 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \jump/mux_13_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \jump/mux_55_i6_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFA50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_952 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \jump/mux_13_i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \jump/mux_55_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40642 \jump/fre_500us/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40643 \jump/fre_500us/i1_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40643 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_fre_500us_SLICE_954 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40644 \jump/fre_500us/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40645 \jump/fre_500us/i4_4_lut_adj_92 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_955 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, LSR_dly;

  lut40646 \jump/fre_500us/i1_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40647 \jump/fre_500us/i18708_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \jump/current_state_i0_rep_350 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40647 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_fre_500us_SLICE_956 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40648 \jump/fre_500us/i5_3_lut_rep_267 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40340 \jump/fre_500us/i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_957 ( input D1, B1, A1, D0, C0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40638 \i18361/GATE ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 i18357_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0075 \adj/deb/key_sec_pre_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0075 \adj/deb/key_rst_pre_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_958 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40649 i4_4_lut_adj_339( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40650 i3_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40650 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_959 ( input D1, B1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40359 \adc_driver/i1_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40535 \adc_driver/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_960 ( input B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40379 \adc_driver/i18194_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40198 \adc_driver/i1_2_lut_3_lut_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_961 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40651 \adc_driver/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40652 \adc_driver/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40652 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_962 ( input D1, C1, B1, A1, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40653 \adc_driver/i3_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40654 \adc_driver/i1_3_lut_rep_227 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \adc_driver/data_i0_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40654 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_963 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40359 \adc_driver/i1_2_lut_rep_321 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40655 \adc_driver/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_964 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40526 \u7/i1_2_lut_rep_313 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40656 \adc_driver/seg_led_2_c_bdd_2_lut_18986_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_965 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40657 \u7/i18564_2_lut_rep_181_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40658 \adc_driver/i2_3_lut_rep_196_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40658 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40659 \u7/i1_4_lut_adj_60 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40660 i4_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_967 ( input D1, C1, B1, A1, D0, B0, A0, M0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly;

  lut40661 \u7/i18687_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40662 i1_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0075 \adj/deb/key_sec_pre_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0105) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40662 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_968 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40663 \u7/i1_4_lut_adj_68 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40664 i1_4_lut_adj_336( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA8A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40664 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFB73) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_969 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40651 \u8/i18256_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40665 \u8/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0063 \u8/handline__i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40666 \u7/i1_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40667 i1_4_lut_adj_340( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40667 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_971 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40181 \u7/i1_2_lut_adj_83 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 i92_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCC0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_deb_SLICE_972 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \adj/deb/i4_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40669 \adj/deb/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_deb_SLICE_973 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40670 \adj/deb/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40671 \adj/deb/i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40671 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40672 \u7/i2867_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 i47_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40673 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h11B1) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_975 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40674 \u7/i93_2_lut_rep_205_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \u7/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40675 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0801) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_976 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40376 \u7/i2_2_lut_rep_241_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40676 \u7/n4652_bdd_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_977 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40677 \u7/i2_3_lut_rep_198_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40524 \u7/i1_2_lut_rep_230 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40677 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_978 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40678 \u7/i2_4_lut_adj_37 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 \u7/i1_2_lut_rep_194_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_979 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40193 \u7/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40679 \u7/i1_2_lut_rep_208_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_980 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40379 \u7/i1_2_lut_rep_305 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \u7/i18675_2_lut_rep_197_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \u7/dat_l_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_l_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_981 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \u7/i18490_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40681 \u7/i2_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_982 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40682 \u7/i4_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \u7/i2_2_lut_rep_183_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_983 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40683 \u7/i18669_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40684 \u7/i2_2_lut_rep_182_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40684 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_984 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40685 \u7/cnt_main_0__bdd_4_lut_19335 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40686 \u7/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h445D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40686 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_985 ( input D1, C1, B1, D0, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40687 \u7/i9113_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40271 \u7/i18694_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF030) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_986 ( input D1, C1, D0, C0, B0, A0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40285 \u7/i1_2_lut_rep_299 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40345 \u7/i1_2_lut_3_lut_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_987 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40688 \u7/i18511_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40689 \u7/i1_3_lut_4_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0503) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40689 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_988 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40690 \u7/i2_4_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40691 \u7/i18226_2_lut_rep_195_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \u7/dat_h_i0_i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/dat_h_i0_i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0302) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40691 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_989 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40545 \u7/i2_3_lut_rep_187 ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \u7/i1_2_lut_3_lut_adj_32 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h000C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_990 ( input B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40526 \u7/i12299_2_lut_rep_334 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \u7/i18508_2_lut_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/dat_l_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_l_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_991 ( input D1, C1, B1, A1, C0, B0, A0, M0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40694 \u7/i1_2_lut_rep_264_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40640 \u7/i18967/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/data_r_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0054) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_992 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40537 \u7/i2_3_lut_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40695 \u7/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_993 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40696 \u7/i1_2_lut_rep_188_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40645 \u7/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40697 \u7/i3_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40698 \u7/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40698 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_995 ( input D1, C1, B1, A1, D0, C0, M0, CE, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40699 \u7/cnt_mode2_3__bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40612 \u7/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/data_r_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0114) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_996 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40700 \u7/i1_2_lut_3_lut_adj_55 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 \u7/i2_3_lut_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40701 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_997 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40702 \u7/i1_2_lut_3_lut_adj_51 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40703 \u7/i2_3_lut_4_lut_adj_41 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF3FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40703 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_998 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40704 \u7/i1_2_lut_rep_239_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40705 \u7/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40704 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40705 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_999 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40706 \u7/i3597_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40707 \u7/i2495_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFB8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40707 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1000 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40708 \u7/i3_4_lut_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40709 \u7/i2616_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40708 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40709 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA88) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1001 ( input D1, C1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40710 \u7/i1_3_lut_adj_76 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40711 \u7/i12225_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/dat_h_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_h_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40711 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1002 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40712 \u7/i9110_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \u7/i1_2_lut_rep_206_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40712 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0405) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1003 ( input D1, C1, B1, A1, C0, A0, M1, M0, CE, CLK, output 
    F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40713 \u7/i2_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40599 \u7/i18200_2_lut_rep_309 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/dat_h_i0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_h_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1004 ( input D1, C1, B1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40617 \u7/i1_3_lut_adj_62 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40714 \u7/i18560_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/dat_l_i0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_l_i0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40714 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1103) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1005 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40715 \u7/i1_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \u7/i1_2_lut_rep_329 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1006 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40716 \u7/i56_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \u7/i1_3_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A50) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40717 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1007 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40718 \lcd1/lcd_show_pic_inst/cnt_set_windows_1__bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40719 \lcd1/lcd_show_pic_inst/cnt_set_windows_0__bdd_4_lut_18904 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0142) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40719 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0158) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1008 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40720 \lcd1/lcd_show_pic_inst/cnt_set_windows_0__bdd_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40721 \lcd1/lcd_show_pic_inst/show_pic_data_8__N_1976_7__bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i1 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40720 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1201) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40721 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1245) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1009 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, M1, M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40722 \lcd1/lcd_show_pic_inst/i1_2_lut_3_lut_4_lut_adj_332 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40723 \lcd1/lcd_show_pic_inst/temp_239__N_1944_I_0_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i3 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \lcd1/lcd_show_pic_inst/rom_addr_i2 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40723 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1010 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40724 \adc_driver/i1_2_lut_3_lut_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40725 \adc_driver/i1_2_lut_3_lut_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40725 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1011 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40726 \u7/i2_3_lut_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \u7/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40727 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1012 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40728 \u7/i1_2_lut_3_lut_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40647 \u7/i1_2_lut_3_lut_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1013 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40729 \u7/i2_3_lut_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40730 \u7/i1_2_lut_3_lut_4_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40730 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0002) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1014 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40731 \u7/i1_2_lut_3_lut_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40732 \u7/i1_2_lut_3_lut_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/data_r_i0_i7 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40732 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1015 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40733 \u7/i2602_3_lut_rep_265_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40734 \u7/n19869_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40734 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0180) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1016 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40521 \u7/i18517_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40735 \u7/i2_3_lut_4_lut_adj_61 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1017 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40736 \lcd1/lcd_show_pic_inst/i1_2_lut_3_lut_adj_333 ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40737 \lcd1/lcd_show_pic_inst/i9080_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40737 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1018 ( input D1, C1, B1, A1, D0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40738 \lcd1/lcd_init_inst/cnt_s4_num_2__bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40739 \lcd1/lcd_init_inst/i69_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6523) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40739 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1188) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1019 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40740 \lcd1/lcd_init_inst/i1_2_lut_3_lut_adj_324 ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40741 \lcd1/lcd_init_inst/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40741 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4848) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_1020 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40742 \lcd1/lcd_init_inst/equal_82_i13_2_lut_rep_217_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40583 \lcd1/lcd_init_inst/equal_61_i13_2_lut_rep_215_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i5 ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i4 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1021 ( input C1, B1, A1, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40743 \lcd1/lcd_init_inst/i18116_3_lut_4_lut_3_lut ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40362 \lcd1/lcd_init_inst/i2954_2_lut_rep_257_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1022 ( input D1, 
    C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40744 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12216_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40745 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i12512_4_lut_4_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40744 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40745 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8500) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1023 ( input D1, 
    B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40746 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i9076_2_lut_3_lut ( 
    .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40747 
    \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i1_2_lut_3_lut_adj_266 
    ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h22AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40747 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_1024 ( input D1, 
    C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40736 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40737 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i9065_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1025 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40748 \jump/i11992_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \jump/i8986_3_lut_rep_285 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1026 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40749 \jump/LessThan_43_i15_2_lut_rep_244_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40750 \jump/i8965_3_lut_rep_289 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h27D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40750 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1027 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40751 \jump/i1_2_lut_rep_240_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40752 \jump/i11975_2_lut_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40752 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0C0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1028 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40753 \jump/i11976_2_lut_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40754 \jump/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40754 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFD8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1029 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40755 \jump/i12035_2_lut_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \jump/i9007_3_lut_rep_318 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1030 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40756 \jump/i12002_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40322 \jump/i8951_3_lut_rep_320 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40756 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1031 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40635 \jump/LessThan_43_i7_2_lut_rep_246_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40757 \jump/i12009_2_lut_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0E02) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1032 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, CE, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, GNDI, M0_dly, CLK_dly, CE_dly;

  lut40191 \adc_driver/i1_2_lut_4_lut_adj_86 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40758 \adc_driver/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1033 ( input D1, C1, A1, D0, C0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40759 \adc_driver/reset_N_784_I_0_165_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \adc_driver/i18538_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/adc_data_i0_i5 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \adc_driver/adc_data_i0_i4 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40760 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h005F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1034 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40761 \adc_driver/i18532_2_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40762 \adc_driver/reset_N_784_I_0_163_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h003F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40762 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1035 ( input D1, C1, A1, D0, C0, A0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40763 \adc_driver/reset_N_784_I_0_167_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \adc_driver/i18544_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1036 ( input D1, C1, B1, D0, C0, B0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40764 \adc_driver/reset_N_784_I_0_166_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40765 \adc_driver/i18541_2_lut_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/adc_data_i0_i7 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \adc_driver/adc_data_i0_i6 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3F00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40765 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h003F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1037 ( input D1, C1, B1, D0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40764 \adc_driver/reset_N_784_I_0_164_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40766 \adc_driver/i18535_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/adc_data_i0_i3 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \adc_driver/adc_data_i0_i2 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40766 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0077) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1038 ( input D1, C1, B1, D0, C0, B0, M0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly;

  lut40764 \adc_driver/reset_N_784_I_0_168_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40765 \adc_driver/i18547_2_lut_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/data_i0_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module adc_driver_SLICE_1039 ( input D1, C1, A1, D0, C0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40767 \adc_driver/reset_N_784_I_0_162_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40768 \adc_driver/i18529_2_lut_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0032 \adc_driver/adc_data_i0_i1 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \adc_driver/adc_data_i0_i0 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40768 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h050F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1040 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40769 \adc_driver/i18550_2_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 \adc_driver/reset_N_784_I_0_169_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h030F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40770 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h30F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1041 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40761 \adc_driver/i18526_2_lut_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40762 \adc_driver/pic_y_8__I_0_189_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1042 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40771 \u7/i1_2_lut_3_lut_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40772 i1_3_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40772 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00DD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1043 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40773 \u7/state_3__I_0_330_i7_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40636 \u7/i1_4_lut_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40523 \u7/i1_4_lut_adj_70 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40774 \u7/i3_4_lut_rep_349 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1045 ( input D1, C1, B1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40775 \u7/i1_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40776 \u7/i18691_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/dat_valid_276_rep_352 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_valid_276 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF20) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40776 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_1046 ( input D1, C1, B1, D0, C0, B0, A0, M1, 
    M0, CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40777 \lcd1/lcd_write_inst/i18296_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40778 \lcd1/lcd_write_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i14 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i13 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0003) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40778 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1047 ( input D1, B1, A1, D0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40779 \lcd1/lcd_show_pic_inst/i12303_2_lut_rep_260_3_lut ( .A(A1), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40175 \lcd1/lcd_show_pic_inst/i94_2_lut_rep_294 ( .A(A0), .B(GNDI), 
    .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40779 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33BB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_SLICE_1048 ( input D1, C1, A1, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40780 \lcd1/lcd_init_inst/i1_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40781 \lcd1/lcd_init_inst/cnt_s4_num_3__bdd_3_lut_19185 ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i1 ( .D0(M1_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \lcd1/lcd_draw_line_inst/past_y_i0_i0 ( .D0(M0_dly), 
    .D1(VCCI), .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA0AF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1049 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40782 \lcd1/lcd_init_inst/equal_72_i13_2_lut_rep_231_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40783 \lcd1/lcd_init_inst/i1_3_lut_4_lut_adj_294 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40783 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1050 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40784 \lcd1/lcd_init_inst/i1_2_lut_rep_236_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40784 \lcd1/lcd_init_inst/equal_86_i13_2_lut_rep_225_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1051 ( input D1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40785 \lcd1/lcd_init_inst/i1_2_lut_adj_312 ( .A(A1), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \lcd1/lcd_init_inst/i18236_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1052 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40604 \lcd1/lcd_init_inst/i18120_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40786 \lcd1/lcd_init_inst/i3_4_lut_adj_303 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1053 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40574 \lcd1/lcd_init_inst/i2961_2_lut_rep_222_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40614 \lcd1/lcd_init_inst/i2947_2_lut_rep_312 ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_brown_line_inst_SLICE_1054 ( input C1, 
    A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40337 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i9053_2_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40543 \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/i1_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1055 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40787 \jump/i9033_2_lut_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40788 \jump/i12751_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40788 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1056 ( input C1, B1, A1, C0, A0, M1, M0, CLK, output F0, Q0, F1, 
    Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40789 \u7/i2_3_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 i12393_2_lut_rep_322( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0075 \adj/deb/key_rst_pre_i0 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0075 \adj/deb/key_rst_i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40789 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_1057 ( input C1, B1, A1, D0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40790 \u8/i16401_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40791 \u8/i16414_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0070 \u8/hand_velocity__i7 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0070 \u8/hand_velocity__i5 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40791 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0088) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_1058 ( input D1, C1, B1, A1, D0, B0, A0, M0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, M0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40792 \u8/i16183_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40791 \u8/i16417_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0070 \u8/hand_velocity__i6 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40792 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4F0B) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_1059 ( input C1, B1, A1, D0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40793 \u8/i16407_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 \u8/i16408_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0070 \u8/hand_velocity__i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0070 \u8/hand_velocity__i1 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40794 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u8_SLICE_1060 ( input D1, B1, A1, C0, B0, A0, M1, M0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40795 \u8/i16404_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40793 \u8/i16413_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0070 \u8/hand_velocity__i4 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0070 \u8/hand_velocity__i3 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_SLICE_1061 ( input D1, B1, D0, B0, M1, M0, CE, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40245 \adj/seg/k_1__bdd_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40507 \adj/i2472_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  vmuxregsre0075 \adj/deb/key_sec_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0075 \adj/deb/key_sec_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u7_SLICE_1062 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40796 \u7/i2_3_lut_rep_266_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40797 \u7/i18672_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0032 \u7/dat_l_i0_i5 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0032 \u7/dat_l_i0_i4 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40797 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1063 ( input D1, C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40798 \u7/i1_3_lut_adj_75 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \u7/i2860_2_lut_rep_286 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1064 ( input D1, C1, A1, C0, A0, M1, M0, CE, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly;

  lut40799 \u7/i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \u7/i12127_2_lut_rep_288 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0032 \u7/dat_h_i0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0032 \u7/dat_h_i0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFA0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1065 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40800 \u7/i1_2_lut_rep_259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 \u7/i2487_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40801 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40802 \u7/mux_1649_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40803 \u7/mux_1649_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h88F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40803 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1067 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40804 \u7/i18703_2_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40805 \u7/i1_2_lut_rep_186_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40805 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1068 ( input D1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40507 \u7/i1_2_lut_adj_84 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40806 \u7/cnt_mode2_3__bdd_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40806 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4422) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_write_inst_SLICE_1069 ( input D1, B1, D0, C0, B0, A0, M1, M0, 
    CE, LSR, CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly, CE_dly, LSR_dly;

  lut40807 \lcd1/lcd_write_inst/i18304_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40504 \lcd1/lcd_write_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i12 ( .D0(M1_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \lcd1/lcd_write_inst/cnt1_FSM_i11 ( .D0(M0_dly), .D1(VCCI), 
    .SD(GNDI), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0033) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1070 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40808 \lcd1/lcd_show_pic_inst/i664_2_lut_rep_255_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40809 \lcd1/lcd_show_pic_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40809 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_show_pic_inst_SLICE_1071 ( input C1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \lcd1/lcd_show_pic_inst/i1_2_lut_adj_330 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \lcd1/lcd_show_pic_inst/i2_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_init_inst_SLICE_1072 ( input B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \lcd1/lcd_init_inst/i1_2_lut_rep_282 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \lcd1/lcd_init_inst/i1_2_lut_adj_292 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_1073 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 i2377_2_lut( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40810 \lcd1/lcd_init_inst/i12037_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_draw_line_inst_SLICE_1074 ( input C1, A1, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40543 \lcd1/lcd_draw_line_inst/i18228_2_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 \lcd1/lcd_draw_line_inst/i1_3_lut_adj_268 ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDCDC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1075 ( input D1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40812 i2390_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40529 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i1_2_lut_adj_265 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_1076 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40813 i2597_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40814 
    \lcd1/lcd_draw_line_inst/lcd_draw_brown_line_inst/cnt_set_windows_0__bdd_4_lut_18834 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEA00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40814 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2062) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_control_inst_SLICE_1077 ( input D1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 \lcd1/control_inst/data_8__I_0_Select_2_i4_2_lut ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \lcd1/control_inst/data_8__I_0_Select_1_i4_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_1078 ( input C1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \lcd1/control_inst/data_8__I_0_Select_3_i2_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \lcd1/control_inst/data_8__I_0_Select_1_i2_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_1079 ( input D1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40390 \lcd1/control_inst/data_8__I_0_Select_5_i3_2_lut ( .A(A1), .B(GNDI), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \lcd1/control_inst/data_8__I_0_Select_4_i3_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_1080 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40331 \lcd1/control_inst/data_8__I_0_Select_2_i2_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \lcd1/control_inst/i1_4_lut_adj_257 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_1081 ( input C1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40331 \lcd1/control_inst/data_8__I_0_Select_6_i4_2_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40395 \lcd1/control_inst/data_8__I_0_Select_7_i4_2_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_control_inst_SLICE_1082 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 \lcd1/control_inst/data_8__I_0_Select_6_i2_2_lut ( .A(GNDI), .B(B1), 
    .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \lcd1/control_inst/data_8__I_0_Select_7_i2_2_lut ( .A(A0), .B(B0), 
    .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1083 ( input D1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \jump/mux_13_i7_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40324 \jump/mux_13_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1084 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40171 \jump/i12248_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \jump/i12247_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1085 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40359 \jump/i12249_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \jump/i12246_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_1086 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40815 \jump/fre_500us/i18268_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40293 \jump/fre_500us/i2_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1087 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \jump/AND2_t16_adj_165 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \jump/AND2_t17 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1088 ( input D1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40360 \jump/AND2_t16_adj_175 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40082 \jump/AND2_t17_adj_109 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1089 ( input B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \jump/AND2_t15_adj_163 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \jump/AND2_t20 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1090 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40614 \jump/AND2_t19_adj_132 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 \jump/AND2_t19 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1091 ( input D1, C1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40612 \jump/AND2_t18_adj_133 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \jump/AND2_t18 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1092 ( input C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40206 \jump/AND2_t19_adj_237 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \jump/AND2_t17_adj_164 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1093 ( input D1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40293 \jump/AND2_t18_adj_236 ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \jump/AND2_t15_adj_177 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1094 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40395 \jump/AND2_t17_adj_235 ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \jump/AND2_t18_adj_181 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1095 ( input C1, B1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40206 \jump/AND2_t16_adj_234 ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \jump/AND2_t19_adj_182 ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_SLICE_1096 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40360 \jump/AND2_t15_adj_232 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \jump/AND2_t20_adj_183 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adc_driver_SLICE_1097 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40817 \adc_driver/i1_2_lut_3_lut_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40818 \adc_driver/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40818 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1098 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40819 \u7/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40820 \u7/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40819 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40820 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF7F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module adj_deb_SLICE_1099 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 \adj/deb/i3_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \adj/deb/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_lcd_draw_line_inst_lcd_draw_white_line_inst_SLICE_1100 ( input D1, 
    C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40821 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i2_4_lut_adj_267 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40397 \lcd1/lcd_draw_line_inst/lcd_draw_white_line_inst/i18180_2_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0400) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1101 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40822 \lcd1/lcd_init_inst/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40097 \lcd1/lcd_init_inst/i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module jump_SLICE_1102 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40823 \jump/i12013_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40639 \jump/i8979_3_lut_rep_284 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1103 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40604 \lcd1/lcd_init_inst/i18176_2_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 \lcd1/lcd_init_inst/i1_4_lut_adj_313 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump_fre_500us_SLICE_1104 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 \jump/fre_500us/i4_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 \jump/fre_500us/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_pic_ram_u0_SLICE_1105 ( input C1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \lcd1/pic_ram_u0/q_239__N_2289_8__I_0_23_i11_2_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 \lcd1/pic_ram_u0/i12149_2_lut_rep_174_3_lut_2_lut ( .A(A0), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40824 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA55) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u7_SLICE_1106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40825 \u7/i18520_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40826 \u7/i1_2_lut_3_lut_4_lut_adj_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0051) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40826 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lcd1_lcd_init_inst_SLICE_1107 ( input B1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40117 \lcd1/lcd_init_inst/i1_2_lut_rep_336 ( .A(A1), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40827 \lcd1/lcd_init_inst/i1_2_lut_rep_232_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40827 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module seg_led_1_3_ ( input PADDO, output segled13 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_3( .I(PADDO), .T(GNDI), .PAD(segled13));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled13) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module seg_led_1_4_ ( input PADDO, output segled14 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_4( .I(PADDO), .T(GNDI), .PAD(segled14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled14) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_5_ ( input PADDO, output segled15 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_5( .I(PADDO), .T(GNDI), .PAD(segled15));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled15) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_6_ ( input PADDO, output segled16 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_6( .I(PADDO), .T(GNDI), .PAD(segled16));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled16) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_7_ ( input PADDO, output segled17 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_7( .I(PADDO), .T(GNDI), .PAD(segled17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled17) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd_dc ( input PADDO, output lcd_dc );
  wire   GNDI;

  xo2iobuf lcd_dc_pad( .I(PADDO), .T(GNDI), .PAD(lcd_dc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_dc) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_8_ ( input PADDO, output segled18 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_8( .I(PADDO), .T(GNDI), .PAD(segled18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled18) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd_sclk ( input PADDO, output lcd_sclk );
  wire   GNDI;

  xo2iobuf lcd_sclk_pad( .I(PADDO), .T(GNDI), .PAD(lcd_sclk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_sclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd_blk ( input PADDO, output lcd_blk );
  wire   GNDI;

  xo2iobuf lcd_blk_pad( .I(PADDO), .T(GNDI), .PAD(lcd_blk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_blk) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd_rst ( input PADDO, output lcd_rst );
  wire   GNDI;

  xo2iobuf lcd_rst_pad( .I(PADDO), .T(GNDI), .PAD(lcd_rst));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_rst) = (0:0:0,0:0:0);
  endspecify

endmodule

module i2c_scl ( input PADDO, output i2c_scl );
  wire   GNDI;

  xo2iobuf i2c_scl_pad( .I(PADDO), .T(GNDI), .PAD(i2c_scl));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => i2c_scl) = (0:0:0,0:0:0);
  endspecify

endmodule

module key_down ( output PADDI, input key_down );

  xo2iobuf0828 key_down_pad( .Z(PADDI), .PAD(key_down));

  specify
    (key_down => PADDI) = (0:0:0,0:0:0);
    $width (posedge key_down, 0:0:0);
    $width (negedge key_down, 0:0:0);
  endspecify

endmodule

module xo2iobuf0828 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module key_up ( output PADDI, input key_up );

  xo2iobuf0828 key_up_pad( .Z(PADDI), .PAD(key_up));

  specify
    (key_up => PADDI) = (0:0:0,0:0:0);
    $width (posedge key_up, 0:0:0);
    $width (negedge key_up, 0:0:0);
  endspecify

endmodule

module adc_dat ( output PADDI, input adc_dat );

  xo2iobuf0828 adc_dat_pad( .Z(PADDI), .PAD(adc_dat));

  specify
    (adc_dat => PADDI) = (0:0:0,0:0:0);
    $width (posedge adc_dat, 0:0:0);
    $width (negedge adc_dat, 0:0:0);
  endspecify

endmodule

module ball_release_button ( output PADDI, input ball_release_button );

  xo2iobuf0828 ball_release_button_pad( .Z(PADDI), .PAD(ball_release_button));

  specify
    (ball_release_button => PADDI) = (0:0:0,0:0:0);
    $width (posedge ball_release_button, 0:0:0);
    $width (negedge ball_release_button, 0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   GNDI;

  xo2iobuf led_pad( .I(PADDO), .T(GNDI), .PAD(led));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule

module rst ( output PADDI, input rst );

  xo2iobuf0828 rst_pad( .Z(PADDI), .PAD(rst));

  specify
    (rst => PADDI) = (0:0:0,0:0:0);
    $width (posedge rst, 0:0:0);
    $width (negedge rst, 0:0:0);
  endspecify

endmodule

module lcd_cs ( input PADDO, output lcd_cs );
  wire   GNDI;

  xo2iobuf lcd_cs_pad( .I(PADDO), .T(GNDI), .PAD(lcd_cs));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_cs) = (0:0:0,0:0:0);
  endspecify

endmodule

module adc_clk ( input PADDO, output adc_clk );
  wire   GNDI;

  xo2iobuf adc_clk_pad( .I(PADDO), .T(GNDI), .PAD(adc_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => adc_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module adc_cs ( input PADDO, output adc_cs );
  wire   GNDI;

  xo2iobuf adc_cs_pad( .I(PADDO), .T(GNDI), .PAD(adc_cs));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => adc_cs) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd_mosi ( input PADDO, output lcd_mosi );
  wire   GNDI;

  xo2iobuf lcd_mosi_pad( .I(PADDO), .T(GNDI), .PAD(lcd_mosi));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => lcd_mosi) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );

  xo2iobuf0828 clk_pad( .Z(PADDI), .PAD(clk));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
    $width (posedge clk, 0:0:0);
    $width (negedge clk, 0:0:0);
  endspecify

endmodule

module seg_led_2_0_ ( input PADDO, output segled20 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_0( .I(PADDO), .T(GNDI), .PAD(segled20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled20) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_1_ ( input PADDO, output segled21 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_1( .I(PADDO), .T(GNDI), .PAD(segled21));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled21) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_2_ ( input PADDO, output segled22 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_2( .I(PADDO), .T(GNDI), .PAD(segled22));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled22) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_3_ ( input PADDO, output segled23 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_3( .I(PADDO), .T(GNDI), .PAD(segled23));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled23) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_4_ ( input PADDO, output segled24 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_4( .I(PADDO), .T(GNDI), .PAD(segled24));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled24) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_5_ ( input PADDO, output segled25 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_5( .I(PADDO), .T(GNDI), .PAD(segled25));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled25) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_6_ ( input PADDO, output segled26 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_6( .I(PADDO), .T(GNDI), .PAD(segled26));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled26) = (0:0:0,0:0:0);
  endspecify

endmodule

module i2c_sda ( output PADDI, input PADDT, PADDO, inout i2c_sda );
  wire   PADDT_NOTIN;

  xo2iobuf0829 i2c_sda_pad( .I(PADDO), .T(PADDT_NOTIN), .Z(PADDI), 
    .PAD(i2c_sda), .PADI(i2c_sda));
  inverter PADDT_INVERTERIN( .I(PADDT), .Z(PADDT_NOTIN));

  specify
    (PADDT => i2c_sda) = (0:0:0,0:0:0,0:0:0,0:0:0,0:0:0,0:0:0);
    (PADDO => i2c_sda) = (0:0:0,0:0:0);
    (i2c_sda => PADDI) = (0:0:0,0:0:0);
    $width (posedge i2c_sda, 0:0:0);
    $width (negedge i2c_sda, 0:0:0);
  endspecify

endmodule

module xo2iobuf0829 ( input I, T, output Z, PAD, input PADI );

  IBPD INST1( .I(PADI), .O(Z));
  OBZPD INST2( .I(I), .T(T), .O(PAD));
endmodule

module seg_led_2_7_ ( input PADDO, output segled27 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_7( .I(PADDO), .T(GNDI), .PAD(segled27));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled27) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_2_8_ ( input PADDO, output segled28 );
  wire   GNDI;

  xo2iobuf seg_led_2_pad_8( .I(PADDO), .T(GNDI), .PAD(segled28));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled28) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_0_ ( input PADDO, output segled10 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_0( .I(PADDO), .T(GNDI), .PAD(segled10));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled10) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_1_ ( input PADDO, output segled11 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_1( .I(PADDO), .T(GNDI), .PAD(segled11));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled11) = (0:0:0,0:0:0);
  endspecify

endmodule

module seg_led_1_2_ ( input PADDO, output segled12 );
  wire   GNDI;

  xo2iobuf seg_led_1_pad_2( .I(PADDO), .T(GNDI), .PAD(segled12));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => segled12) = (0:0:0,0:0:0);
  endspecify

endmodule

module lcd1_pll_u1_PLLInst_0 ( input CLKI, CLKFB, output CLKOP );
  wire   GNDI;

  EHXPLLJ_B \lcd1/pll_u1/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), .PLLDATO5(), 
    .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ_B ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 8;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 4;
  defparam INST10.CLKOP_DIV = 5;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule

module GSR_INST ( input GSRNET );

  GSR5MODE GSR_INST_GSRMODE( .GSR(GSRNET));

  specify
  endspecify

endmodule

module GSR5MODE ( input GSR );
  wire   GSRMODE;

  BUFBA INST10( .A(GSR), .Z(GSRMODE));
  GSR INST20( .GSR(GSRMODE));
endmodule

module pll_u2_PLLInst_0 ( input CLKI, CLKFB, output CLKOP );
  wire   GNDI;

  EHXPLLJ0830 \pll_u2/PLLInst_0_EHXPLLJ ( .CLKI(CLKI), .CLKFB(CLKFB), 
    .PHASESEL1(GNDI), .PHASESEL0(GNDI), .PHASEDIR(GNDI), .PHASESTEP(GNDI), 
    .LOADREG(GNDI), .STDBY(GNDI), .PLLWAKESYNC(GNDI), .RST(GNDI), 
    .RESETM(GNDI), .RESETC(GNDI), .RESETD(GNDI), .ENCLKOP(GNDI), 
    .ENCLKOS(GNDI), .ENCLKOS2(GNDI), .ENCLKOS3(GNDI), .PLLCLK(GNDI), 
    .PLLRST(GNDI), .PLLSTB(GNDI), .PLLWE(GNDI), .PLLDATI7(GNDI), 
    .PLLDATI6(GNDI), .PLLDATI5(GNDI), .PLLDATI4(GNDI), .PLLDATI3(GNDI), 
    .PLLDATI2(GNDI), .PLLDATI1(GNDI), .PLLDATI0(GNDI), .PLLADDR4(GNDI), 
    .PLLADDR3(GNDI), .PLLADDR2(GNDI), .PLLADDR1(GNDI), .PLLADDR0(GNDI), 
    .CLKOP(CLKOP), .CLKOS(), .CLKOS2(), .CLKOS3(), .LOCK(), .INTLOCK(), 
    .REFCLK(), .CLKINTFB(), .DPHSRC(), .PLLDATO7(), .PLLDATO6(), .PLLDATO5(), 
    .PLLDATO4(), .PLLDATO3(), .PLLDATO2(), .PLLDATO1(), .PLLDATO0(), .PLLACK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (CLKI => CLKOP) = (0:0:0,0:0:0);
    (CLKFB => CLKOP) = (0:0:0,0:0:0);
  endspecify

endmodule

module EHXPLLJ0830 ( input CLKI, CLKFB, PHASESEL1, PHASESEL0, PHASEDIR, 
    PHASESTEP, LOADREG, STDBY, PLLWAKESYNC, RST, RESETM, RESETC, RESETD, 
    ENCLKOP, ENCLKOS, ENCLKOS2, ENCLKOS3, PLLCLK, PLLRST, PLLSTB, PLLWE, 
    PLLDATI7, PLLDATI6, PLLDATI5, PLLDATI4, PLLDATI3, PLLDATI2, PLLDATI1, 
    PLLDATI0, PLLADDR4, PLLADDR3, PLLADDR2, PLLADDR1, PLLADDR0, output CLKOP, 
    CLKOS, CLKOS2, CLKOS3, LOCK, INTLOCK, REFCLK, CLKINTFB, DPHSRC, PLLDATO7, 
    PLLDATO6, PLLDATO5, PLLDATO4, PLLDATO3, PLLDATO2, PLLDATO1, PLLDATO0, 
    PLLACK );

  EHXPLLJ INST10( .CLKI(CLKI), .CLKFB(CLKFB), .PHASESEL1(PHASESEL1), 
    .PHASESEL0(PHASESEL0), .PHASEDIR(PHASEDIR), .PHASESTEP(PHASESTEP), 
    .LOADREG(LOADREG), .STDBY(STDBY), .PLLWAKESYNC(PLLWAKESYNC), .RST(RST), 
    .RESETM(RESETM), .RESETC(RESETC), .RESETD(RESETD), .ENCLKOP(ENCLKOP), 
    .ENCLKOS(ENCLKOS), .ENCLKOS2(ENCLKOS2), .ENCLKOS3(ENCLKOS3), 
    .PLLCLK(PLLCLK), .PLLRST(PLLRST), .PLLSTB(PLLSTB), .PLLWE(PLLWE), 
    .PLLADDR4(PLLADDR4), .PLLADDR3(PLLADDR3), .PLLADDR2(PLLADDR2), 
    .PLLADDR1(PLLADDR1), .PLLADDR0(PLLADDR0), .PLLDATI7(PLLDATI7), 
    .PLLDATI6(PLLDATI6), .PLLDATI5(PLLDATI5), .PLLDATI4(PLLDATI4), 
    .PLLDATI3(PLLDATI3), .PLLDATI2(PLLDATI2), .PLLDATI1(PLLDATI1), 
    .PLLDATI0(PLLDATI0), .CLKOP(CLKOP), .CLKOS(CLKOS), .CLKOS2(CLKOS2), 
    .CLKOS3(CLKOS3), .LOCK(LOCK), .REFCLK(REFCLK), .INTLOCK(INTLOCK), 
    .PLLDATO7(PLLDATO7), .PLLDATO6(PLLDATO6), .PLLDATO5(PLLDATO5), 
    .PLLDATO4(PLLDATO4), .PLLDATO3(PLLDATO3), .PLLDATO2(PLLDATO2), 
    .PLLDATO1(PLLDATO1), .PLLDATO0(PLLDATO0), .PLLACK(PLLACK), .DPHSRC(DPHSRC), 
    .CLKINTFB(CLKINTFB));
  defparam INST10.CLKFB_DIV = 2;
  defparam INST10.CLKI_DIV = 1;
  defparam INST10.CLKOP_CPHASE = 21;
  defparam INST10.CLKOP_DIV = 22;
  defparam INST10.CLKOP_ENABLE = "ENABLED";
  defparam INST10.CLKOP_FPHASE = 0;
  defparam INST10.CLKOP_TRIM_DELAY = 0;
  defparam INST10.CLKOP_TRIM_POL = "RISING";
  defparam INST10.CLKOS2_CPHASE = 0;
  defparam INST10.CLKOS2_DIV = 1;
  defparam INST10.CLKOS2_ENABLE = "DISABLED";
  defparam INST10.CLKOS2_FPHASE = 0;
  defparam INST10.CLKOS3_CPHASE = 0;
  defparam INST10.CLKOS3_DIV = 1;
  defparam INST10.CLKOS3_ENABLE = "DISABLED";
  defparam INST10.CLKOS3_FPHASE = 0;
  defparam INST10.CLKOS_CPHASE = 0;
  defparam INST10.CLKOS_DIV = 1;
  defparam INST10.CLKOS_ENABLE = "DISABLED";
  defparam INST10.CLKOS_FPHASE = 0;
  defparam INST10.CLKOS_TRIM_DELAY = 0;
  defparam INST10.CLKOS_TRIM_POL = "FALLING";
  defparam INST10.DCRST_ENA = "DISABLED";
  defparam INST10.DDRST_ENA = "DISABLED";
  defparam INST10.DPHASE_SOURCE = "DISABLED";
  defparam INST10.FEEDBK_PATH = "CLKOP";
  defparam INST10.FRACN_DIV = 0;
  defparam INST10.FRACN_ENABLE = "DISABLED";
  defparam INST10.INTFB_WAKE = "DISABLED";
  defparam INST10.MRST_ENA = "DISABLED";
  defparam INST10.OUTDIVIDER_MUXA2 = "DIVA";
  defparam INST10.OUTDIVIDER_MUXB2 = "DIVB";
  defparam INST10.OUTDIVIDER_MUXC2 = "DIVC";
  defparam INST10.OUTDIVIDER_MUXD2 = "DIVD";
  defparam INST10.PLLRST_ENA = "DISABLED";
  defparam INST10.PLL_LOCK_MODE = 0;
  defparam INST10.PLL_USE_WB = "DISABLED";
  defparam INST10.PREDIVIDER_MUXA1 = 0;
  defparam INST10.PREDIVIDER_MUXB1 = 0;
  defparam INST10.PREDIVIDER_MUXC1 = 0;
  defparam INST10.PREDIVIDER_MUXD1 = 0;
  defparam INST10.STDBY_ENABLE = "DISABLED";
  defparam INST10.VCO_BYPASS_A0 = "DISABLED";
  defparam INST10.VCO_BYPASS_B0 = "DISABLED";
  defparam INST10.VCO_BYPASS_C0 = "DISABLED";
  defparam INST10.VCO_BYPASS_D0 = "DISABLED";
endmodule
