[13:28:30.826] <TB2>     INFO: *** Welcome to pxar ***
[13:28:30.826] <TB2>     INFO: *** Today: 2016/09/15
[13:28:30.833] <TB2>     INFO: *** Version: 47bc-dirty
[13:28:30.833] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:28:30.833] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:28:30.833] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//defaultMaskFile.dat
[13:28:30.833] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters_C15.dat
[13:28:30.911] <TB2>     INFO:         clk: 4
[13:28:30.911] <TB2>     INFO:         ctr: 4
[13:28:30.911] <TB2>     INFO:         sda: 19
[13:28:30.911] <TB2>     INFO:         tin: 9
[13:28:30.911] <TB2>     INFO:         level: 15
[13:28:30.911] <TB2>     INFO:         triggerdelay: 0
[13:28:30.912] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:28:30.912] <TB2>     INFO: Log level: DEBUG
[13:28:30.922] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:28:30.929] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:28:30.932] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:28:30.935] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:28:32.495] <TB2>     INFO: DUT info: 
[13:28:32.495] <TB2>     INFO: The DUT currently contains the following objects:
[13:28:32.495] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:28:32.495] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:28:32.495] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:28:32.495] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:28:32.495] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.495] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:28:32.496] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:32.497] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:28:32.498] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:28:32.499] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32980992
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ccc6f0
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1c40770
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7d4dd94010
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7d53fff510
[13:28:32.503] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33046528 fPxarMemory = 0x7f7d4dd94010
[13:28:32.504] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 380.2mA
[13:28:32.505] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 457.4mA
[13:28:32.505] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:28:32.505] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:28:32.906] <TB2>     INFO: enter 'restricted' command line mode
[13:28:32.906] <TB2>     INFO: enter test to run
[13:28:32.906] <TB2>     INFO:   test: FPIXTest no parameter change
[13:28:32.906] <TB2>     INFO:   running: fpixtest
[13:28:32.906] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:28:32.909] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:28:32.909] <TB2>     INFO: ######################################################################
[13:28:32.909] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:28:32.909] <TB2>     INFO: ######################################################################
[13:28:32.912] <TB2>     INFO: ######################################################################
[13:28:32.913] <TB2>     INFO: PixTestPretest::doTest()
[13:28:32.913] <TB2>     INFO: ######################################################################
[13:28:32.915] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:32.915] <TB2>     INFO:    PixTestPretest::programROC() 
[13:28:32.915] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:50.932] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:28:50.932] <TB2>     INFO: IA differences per ROC:  20.1 19.3 17.7 17.7 18.5 16.9 19.3 19.3 19.3 17.7 18.5 20.9 19.3 17.7 20.1 20.9
[13:28:50.001] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:50.001] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:28:50.002] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:52.255] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:28:52.757] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:28:53.259] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:28:53.760] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:28:54.262] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:28:54.763] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:28:55.265] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:28:55.767] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:28:56.268] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:28:56.770] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:28:57.271] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:28:57.773] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:28:58.275] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:28:58.776] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:28:59.278] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:28:59.779] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:29:00.033] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:29:00.033] <TB2>     INFO: Test took 9035 ms.
[13:29:00.033] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:29:00.064] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:00.064] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:29:00.064] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:00.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 71.5313 mA
[13:29:00.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.8687 mA
[13:29:00.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 24.0687 mA
[13:29:00.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.0687 mA
[13:29:00.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.2687 mA
[13:29:00.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  82 Ia 24.0687 mA
[13:29:00.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.4687 mA
[13:29:00.875] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  87 Ia 24.8687 mA
[13:29:00.975] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  83 Ia 24.0687 mA
[13:29:01.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.2687 mA
[13:29:01.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  82 Ia 24.8687 mA
[13:29:01.278] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 23.2687 mA
[13:29:01.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 24.8687 mA
[13:29:01.480] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 23.2687 mA
[13:29:01.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 24.8687 mA
[13:29:01.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.2687 mA
[13:29:01.782] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  82 Ia 24.8687 mA
[13:29:01.883] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  78 Ia 23.2687 mA
[13:29:01.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  82 Ia 24.8687 mA
[13:29:02.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.2687 mA
[13:29:02.184] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 24.8687 mA
[13:29:02.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.4687 mA
[13:29:02.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  87 Ia 24.8687 mA
[13:29:02.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  83 Ia 23.2687 mA
[13:29:02.588] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  87 Ia 24.8687 mA
[13:29:02.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 24.0687 mA
[13:29:02.790] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.0687 mA
[13:29:02.891] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0687 mA
[13:29:02.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0687 mA
[13:29:03.094] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.4687 mA
[13:29:03.194] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  87 Ia 24.8687 mA
[13:29:03.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  83 Ia 24.0687 mA
[13:29:03.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.2687 mA
[13:29:03.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  82 Ia 24.8687 mA
[13:29:03.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  78 Ia 23.2687 mA
[13:29:03.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  82 Ia 24.8687 mA
[13:29:03.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 23.2687 mA
[13:29:03.900] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 24.8687 mA
[13:29:03.000] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 23.2687 mA
[13:29:04.101] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  82 Ia 24.8687 mA
[13:29:04.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 23.2687 mA
[13:29:04.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  82 Ia 24.8687 mA
[13:29:04.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 23.2687 mA
[13:29:04.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  82 Ia 24.8687 mA
[13:29:04.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.8687 mA
[13:29:04.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  74 Ia 24.0687 mA
[13:29:04.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.2687 mA
[13:29:04.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  82 Ia 24.8687 mA
[13:29:05.009] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  78 Ia 23.2687 mA
[13:29:05.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 25.6687 mA
[13:29:05.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  73 Ia 22.4687 mA
[13:29:05.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  82 Ia 24.8687 mA
[13:29:05.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.2687 mA
[13:29:05.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  82 Ia 24.8687 mA
[13:29:05.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 23.2687 mA
[13:29:05.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  82 Ia 24.8687 mA
[13:29:05.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  78 Ia 23.2687 mA
[13:29:05.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  82 Ia 24.8687 mA
[13:29:06.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.4687 mA
[13:29:06.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  87 Ia 24.8687 mA
[13:29:06.218] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  83 Ia 24.0687 mA
[13:29:06.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.0687 mA
[13:29:06.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.8687 mA
[13:29:06.522] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  74 Ia 24.0687 mA
[13:29:06.549] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[13:29:06.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:29:06.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:29:06.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  83
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[13:29:06.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  83
[13:29:06.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[13:29:06.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  74
[13:29:06.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  82
[13:29:06.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:29:06.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:29:06.553] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  74
[13:29:08.378] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[13:29:08.378] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  20.1  20.1  20.9  19.3  20.1  19.3
[13:29:08.413] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:08.413] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:29:08.413] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:08.548] <TB2>     INFO: Expecting 231680 events.
[13:29:16.669] <TB2>     INFO: 231680 events read in total (7404ms).
[13:29:16.820] <TB2>     INFO: Test took 8405ms.
[13:29:17.023] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 120 and Delta(CalDel) = 66
[13:29:17.028] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 107 and Delta(CalDel) = 67
[13:29:17.031] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:29:17.035] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:29:17.038] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 111 and Delta(CalDel) = 59
[13:29:17.042] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:29:17.045] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 85 and Delta(CalDel) = 63
[13:29:17.048] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 64
[13:29:17.052] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 107 and Delta(CalDel) = 59
[13:29:17.055] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 65
[13:29:17.059] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 103 and Delta(CalDel) = 65
[13:29:17.062] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:29:17.066] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 112 and Delta(CalDel) = 60
[13:29:17.069] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:29:17.073] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 59
[13:29:17.077] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 103 and Delta(CalDel) = 62
[13:29:17.118] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:29:17.165] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:17.165] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:29:17.165] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:17.301] <TB2>     INFO: Expecting 231680 events.
[13:29:25.537] <TB2>     INFO: 231680 events read in total (7523ms).
[13:29:25.543] <TB2>     INFO: Test took 8374ms.
[13:29:25.568] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 34.5
[13:29:25.876] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 166 +/- 34.5
[13:29:25.880] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:29:25.883] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:29:25.887] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:29:25.890] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 31
[13:29:25.894] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:29:25.897] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:29:25.900] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28.5
[13:29:25.904] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[13:29:25.907] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:29:25.911] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[13:29:25.914] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 30
[13:29:25.918] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[13:29:25.921] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[13:29:25.925] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 31
[13:29:25.960] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:29:25.960] <TB2>     INFO: CalDel:      167   166   137   131   143   129   153   143   119   154   143   130   119   130   126   150
[13:29:25.960] <TB2>     INFO: VthrComp:     54    51    51    51    51    52    51    51    51    51    51    51    51    51    51    51
[13:29:25.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C0.dat
[13:29:25.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C1.dat
[13:29:25.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C2.dat
[13:29:25.965] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C3.dat
[13:29:25.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C4.dat
[13:29:25.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C5.dat
[13:29:25.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C6.dat
[13:29:25.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C7.dat
[13:29:25.966] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C8.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C9.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C10.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C11.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C12.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C13.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C14.dat
[13:29:25.967] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters_C15.dat
[13:29:25.968] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:29:25.968] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:29:25.968] <TB2>     INFO: PixTestPretest::doTest() done, duration: 53 seconds
[13:29:25.968] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:29:26.055] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:29:26.055] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:29:26.055] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:29:26.055] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:29:26.058] <TB2>     INFO: ######################################################################
[13:29:26.058] <TB2>     INFO: PixTestTiming::doTest()
[13:29:26.058] <TB2>     INFO: ######################################################################
[13:29:26.058] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:26.058] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:29:26.058] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:26.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:29:27.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:29:30.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:29:32.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:29:34.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:29:37.051] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:29:39.324] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:29:44.145] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:29:46.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:29:48.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:29:50.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:29:52.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:29:54.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:29:57.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:29:59.304] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:30:03.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:30:06.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:30:07.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:30:09.060] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:30:10.580] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:30:12.100] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:30:13.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:30:15.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:30:35.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:30:37.473] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:30:38.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:30:42.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:30:45.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:30:49.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:30:52.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:30:55.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:30:59.021] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:31:02.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:31:03.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:31:05.464] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:31:06.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:31:08.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:31:10.027] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:31:11.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:31:13.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:31:14.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:31:16.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:31:19.135] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:31:21.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:31:23.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:31:25.954] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:31:28.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:31:29.746] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:31:32.019] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:31:34.292] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:31:36.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:31:38.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:31:41.113] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:31:43.385] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:31:45.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:31:47.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:31:49.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:31:52.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:31:54.376] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:31:56.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:31:58.923] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:32:01.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:32:03.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:32:04.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:32:07.261] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:32:09.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:32:11.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:32:14.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:32:16.354] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:32:18.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:32:20.900] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:32:25.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:32:27.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:29.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:31.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:33.959] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:36.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:38.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:40.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:45.198] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:47.471] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:48.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:50.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:52.030] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:53.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:55.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:56.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:32:58.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:33:00.459] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:33:12.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:33:25.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:33:37.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:33:50.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:34:02.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:34:14.941] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:34:16.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:34:28.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:34:41.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:34:53.728] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:35:06.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:17.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:30.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:42.478] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:43.996] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:56.387] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:58.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:36:00.933] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:36:03.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:36:05.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:36:07.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:36:10.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:36:11.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:36:13.818] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:36:16.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:36:18.365] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:36:20.638] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:36:22.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:36:25.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:36:27.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:36:28.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:36:31.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:36:33.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:36:35.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:36:38.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:36:40.344] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:42.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:44.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:46.408] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:36:49.066] <TB2>     INFO: TBM Phase Settings: 200
[13:36:49.066] <TB2>     INFO: 400MHz Phase: 2
[13:36:49.066] <TB2>     INFO: 160MHz Phase: 6
[13:36:49.067] <TB2>     INFO: Functional Phase Area: 4
[13:36:49.070] <TB2>     INFO: Test took 443012 ms.
[13:36:49.070] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:36:49.070] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:49.070] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:36:49.070] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:49.070] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:36:50.212] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:36:51.731] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:36:53.251] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:36:54.771] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:36:56.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:36:57.812] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:36:59.332] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:37:00.852] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:37:02.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:37:03.891] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:37:05.410] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:37:06.929] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:37:08.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:37:09.969] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:37:11.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:37:13.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:37:14.528] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:37:16.801] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:37:19.074] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:37:21.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:37:23.620] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:37:25.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:37:27.413] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:37:28.933] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:37:30.453] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:37:32.726] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:37:34.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:37:37.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:37:39.545] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:37:41.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:37:43.337] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:37:44.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:37:46.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:37:48.650] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:37:50.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:37:53.197] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:37:55.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:37:57.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:37:59.262] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:38:00.781] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:38:02.301] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:38:04.574] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:38:06.848] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:38:09.121] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:38:11.394] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:38:13.669] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:38:15.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:38:16.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:38:18.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:38:19.748] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:38:21.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:38:22.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:38:24.308] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:38:25.827] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:38:27.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:38:28.866] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:38:30.386] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:38:31.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:38:33.426] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:38:34.946] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:38:36.466] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:38:37.986] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:38:39.506] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:38:41.408] <TB2>     INFO: ROC Delay Settings: 219
[13:38:41.408] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:38:41.408] <TB2>     INFO: ROC Port 0 Delay: 3
[13:38:41.408] <TB2>     INFO: ROC Port 1 Delay: 3
[13:38:41.408] <TB2>     INFO: Functional ROC Area: 4
[13:38:41.412] <TB2>     INFO: Test took 112342 ms.
[13:38:41.412] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:38:41.412] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:41.412] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:38:41.412] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:42.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 440a 440b 440b 4408 4408 440a 440b 4408 e062 c000 a101 8040 440b 440b 4409 440b 440b 440b 4409 4409 e062 c000 
[13:38:42.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4408 4408 4408 4409 4408 4408 4408 4409 e022 c000 a102 80b1 4409 4409 4408 4409 4409 4409 4409 4409 e022 c000 
[13:38:42.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4408 4408 4408 4409 4408 4409 4409 4409 e022 c000 a103 80c0 4408 4408 4409 4408 4409 4409 4409 4409 e022 c000 
[13:38:42.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:38:56.635] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:56.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:39:10.771] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:10.772] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:39:24.841] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:24.841] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:39:38.795] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:38.795] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:39:52.906] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:52.906] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:40:06.861] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:06.861] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:40:20.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:20.824] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:40:34.877] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:34.878] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:40:48.798] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:48.799] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:41:02.710] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:03.094] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:03.106] <TB2>     INFO: Decoding statistics:
[13:41:03.107] <TB2>     INFO:   General information:
[13:41:03.107] <TB2>     INFO: 	 16bit words read:         240000000
[13:41:03.107] <TB2>     INFO: 	 valid events total:       20000000
[13:41:03.107] <TB2>     INFO: 	 empty events:             20000000
[13:41:03.107] <TB2>     INFO: 	 valid events with pixels: 0
[13:41:03.107] <TB2>     INFO: 	 valid pixel hits:         0
[13:41:03.107] <TB2>     INFO:   Event errors: 	           0
[13:41:03.107] <TB2>     INFO: 	 start marker:             0
[13:41:03.107] <TB2>     INFO: 	 stop marker:              0
[13:41:03.107] <TB2>     INFO: 	 overflow:                 0
[13:41:03.107] <TB2>     INFO: 	 invalid 5bit words:       0
[13:41:03.107] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:41:03.107] <TB2>     INFO:   TBM errors: 		           0
[13:41:03.107] <TB2>     INFO: 	 flawed TBM headers:       0
[13:41:03.107] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:41:03.107] <TB2>     INFO: 	 event ID mismatches:      0
[13:41:03.107] <TB2>     INFO:   ROC errors: 		           0
[13:41:03.107] <TB2>     INFO: 	 missing ROC header(s):    0
[13:41:03.107] <TB2>     INFO: 	 misplaced readback start: 0
[13:41:03.107] <TB2>     INFO:   Pixel decoding errors:	   0
[13:41:03.107] <TB2>     INFO: 	 pixel data incomplete:    0
[13:41:03.107] <TB2>     INFO: 	 pixel address:            0
[13:41:03.107] <TB2>     INFO: 	 pulse height fill bit:    0
[13:41:03.107] <TB2>     INFO: 	 buffer corruption:        0
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO:    Read back bit status: 1
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO:    Timings are good!
[13:41:03.107] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.107] <TB2>     INFO: Test took 141695 ms.
[13:41:03.107] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:41:03.107] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:03.107] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:03.107] <TB2>     INFO: PixTestTiming::doTest took 697052 ms.
[13:41:03.107] <TB2>     INFO: PixTestTiming::doTest() done
[13:41:03.108] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:41:03.108] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:41:03.108] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:41:03.108] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:41:03.108] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:41:03.108] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:41:03.108] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:41:03.461] <TB2>     INFO: ######################################################################
[13:41:03.461] <TB2>     INFO: PixTestAlive::doTest()
[13:41:03.461] <TB2>     INFO: ######################################################################
[13:41:03.464] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.464] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:03.464] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:03.465] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:03.818] <TB2>     INFO: Expecting 41600 events.
[13:41:07.900] <TB2>     INFO: 41600 events read in total (3367ms).
[13:41:07.900] <TB2>     INFO: Test took 4435ms.
[13:41:07.908] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:07.908] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:41:07.908] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:41:08.285] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:41:08.285] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:08.285] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:08.288] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:08.288] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:08.288] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:08.290] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:08.639] <TB2>     INFO: Expecting 41600 events.
[13:41:11.590] <TB2>     INFO: 41600 events read in total (2235ms).
[13:41:11.590] <TB2>     INFO: Test took 3300ms.
[13:41:11.591] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:11.591] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:41:11.591] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:41:11.591] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:41:11.995] <TB2>     INFO: PixTestAlive::maskTest() done
[13:41:11.995] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:11.998] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:11.998] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:41:11.998] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:11.999] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:41:12.342] <TB2>     INFO: Expecting 41600 events.
[13:41:16.384] <TB2>     INFO: 41600 events read in total (3327ms).
[13:41:16.384] <TB2>     INFO: Test took 4385ms.
[13:41:16.392] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:16.392] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:41:16.392] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:41:16.767] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:41:16.767] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:41:16.767] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:41:16.767] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:41:16.775] <TB2>     INFO: ######################################################################
[13:41:16.775] <TB2>     INFO: PixTestTrim::doTest()
[13:41:16.775] <TB2>     INFO: ######################################################################
[13:41:16.778] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:16.778] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:41:16.778] <TB2>     INFO:    ----------------------------------------------------------------------
[13:41:16.857] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:41:16.857] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:41:16.870] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:16.870] <TB2>     INFO:     run 1 of 1
[13:41:16.870] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:17.217] <TB2>     INFO: Expecting 5025280 events.
[13:42:00.316] <TB2>     INFO: 1414328 events read in total (42384ms).
[13:42:44.229] <TB2>     INFO: 2815592 events read in total (86297ms).
[13:43:28.615] <TB2>     INFO: 4228000 events read in total (130683ms).
[13:43:53.764] <TB2>     INFO: 5025280 events read in total (155832ms).
[13:43:53.800] <TB2>     INFO: Test took 156930ms.
[13:43:53.854] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:53.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:55.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:56.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:58.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:59.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:00.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:02.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:03.644] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:05.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:06.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:07.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:09.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:10.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:11.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:13.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:14.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:16.210] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239812608
[13:44:16.214] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.654 minThrLimit = 102.547 minThrNLimit = 124.017 -> result = 102.654 -> 102
[13:44:16.214] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9065 minThrLimit = 92.8478 minThrNLimit = 113.578 -> result = 92.9065 -> 92
[13:44:16.215] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7063 minThrLimit = 99.7026 minThrNLimit = 122.963 -> result = 99.7063 -> 99
[13:44:16.215] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.325 minThrLimit = 102.31 minThrNLimit = 122.78 -> result = 102.325 -> 102
[13:44:16.215] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.42 minThrLimit = 104.388 minThrNLimit = 129.874 -> result = 104.42 -> 104
[13:44:16.216] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.877 minThrLimit = 101.845 minThrNLimit = 121.751 -> result = 101.877 -> 101
[13:44:16.216] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.9862 minThrLimit = 86.9764 minThrNLimit = 108.974 -> result = 86.9862 -> 86
[13:44:16.217] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.191 minThrLimit = 100.184 minThrNLimit = 124.279 -> result = 100.191 -> 100
[13:44:16.217] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.5422 minThrLimit = 97.5421 minThrNLimit = 116.836 -> result = 97.5422 -> 97
[13:44:16.217] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2448 minThrLimit = 91.2077 minThrNLimit = 110.04 -> result = 91.2448 -> 91
[13:44:16.218] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9822 minThrLimit = 97.9768 minThrNLimit = 119.502 -> result = 97.9822 -> 97
[13:44:16.218] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.428 minThrLimit = 104.407 minThrNLimit = 131.086 -> result = 104.428 -> 104
[13:44:16.219] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.219 minThrLimit = 100.184 minThrNLimit = 125.436 -> result = 100.219 -> 100
[13:44:16.219] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.646 minThrLimit = 104.632 minThrNLimit = 126.604 -> result = 104.646 -> 104
[13:44:16.219] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.517 minThrLimit = 101.47 minThrNLimit = 126.351 -> result = 101.517 -> 101
[13:44:16.220] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.411 minThrLimit = 96.3734 minThrNLimit = 118.435 -> result = 96.411 -> 96
[13:44:16.220] <TB2>     INFO: ROC 0 VthrComp = 102
[13:44:16.220] <TB2>     INFO: ROC 1 VthrComp = 92
[13:44:16.220] <TB2>     INFO: ROC 2 VthrComp = 99
[13:44:16.220] <TB2>     INFO: ROC 3 VthrComp = 102
[13:44:16.220] <TB2>     INFO: ROC 4 VthrComp = 104
[13:44:16.220] <TB2>     INFO: ROC 5 VthrComp = 101
[13:44:16.220] <TB2>     INFO: ROC 6 VthrComp = 86
[13:44:16.221] <TB2>     INFO: ROC 7 VthrComp = 100
[13:44:16.221] <TB2>     INFO: ROC 8 VthrComp = 97
[13:44:16.221] <TB2>     INFO: ROC 9 VthrComp = 91
[13:44:16.221] <TB2>     INFO: ROC 10 VthrComp = 97
[13:44:16.222] <TB2>     INFO: ROC 11 VthrComp = 104
[13:44:16.222] <TB2>     INFO: ROC 12 VthrComp = 100
[13:44:16.222] <TB2>     INFO: ROC 13 VthrComp = 104
[13:44:16.222] <TB2>     INFO: ROC 14 VthrComp = 101
[13:44:16.222] <TB2>     INFO: ROC 15 VthrComp = 96
[13:44:16.222] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:44:16.222] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:44:16.235] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:16.235] <TB2>     INFO:     run 1 of 1
[13:44:16.235] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:16.580] <TB2>     INFO: Expecting 5025280 events.
[13:44:51.001] <TB2>     INFO: 889840 events read in total (34703ms).
[13:45:26.853] <TB2>     INFO: 1777424 events read in total (69555ms).
[13:46:00.930] <TB2>     INFO: 2664480 events read in total (103632ms).
[13:46:36.022] <TB2>     INFO: 3541480 events read in total (138724ms).
[13:47:11.045] <TB2>     INFO: 4413632 events read in total (173748ms).
[13:47:35.594] <TB2>     INFO: 5025280 events read in total (198296ms).
[13:47:35.659] <TB2>     INFO: Test took 199424ms.
[13:47:35.826] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:36.169] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:37.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:39.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:41.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:42.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:44.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:46.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:47.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:49.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:51.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:52.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:54.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:55.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:57.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:59.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:00.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:02.360] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403333120
[13:48:02.362] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 67.5882 for pixel 18/1 mean/min/max = 49.8358/31.9444/67.7272
[13:48:02.363] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.7574 for pixel 5/1 mean/min/max = 48.1976/33.6346/62.7607
[13:48:02.363] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.2868 for pixel 11/1 mean/min/max = 43.8356/32.1527/55.5185
[13:48:02.363] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.284 for pixel 19/79 mean/min/max = 44.0679/31.8239/56.3119
[13:48:02.364] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.0704 for pixel 0/20 mean/min/max = 47.3918/33.6933/61.0904
[13:48:02.364] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 60 for pixel 36/79 mean/min/max = 46.2282/32.2496/60.2069
[13:48:02.364] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.3079 for pixel 16/15 mean/min/max = 45.5148/32.6407/58.3888
[13:48:02.365] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.3068 for pixel 18/6 mean/min/max = 45.1231/31.9284/58.3179
[13:48:02.365] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.8938 for pixel 51/8 mean/min/max = 46.1453/32.3218/59.9689
[13:48:02.365] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.9644 for pixel 2/32 mean/min/max = 45.9409/32.8468/59.035
[13:48:02.365] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.9187 for pixel 0/79 mean/min/max = 45.8433/31.7384/59.9482
[13:48:02.366] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.7993 for pixel 28/79 mean/min/max = 45.6457/34.4272/56.8642
[13:48:02.366] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.2391 for pixel 5/29 mean/min/max = 44.0538/31.6959/56.4117
[13:48:02.366] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.3827 for pixel 17/1 mean/min/max = 46.4903/34.4387/58.5419
[13:48:02.367] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.685 for pixel 0/79 mean/min/max = 45.1915/31.6596/58.7233
[13:48:02.367] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.9506 for pixel 25/0 mean/min/max = 46.5569/32.0179/61.0958
[13:48:02.367] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:48:02.499] <TB2>     INFO: Expecting 411648 events.
[13:48:09.961] <TB2>     INFO: 411648 events read in total (6747ms).
[13:48:09.967] <TB2>     INFO: Expecting 411648 events.
[13:48:17.468] <TB2>     INFO: 411648 events read in total (6834ms).
[13:48:17.477] <TB2>     INFO: Expecting 411648 events.
[13:48:24.999] <TB2>     INFO: 411648 events read in total (6859ms).
[13:48:25.011] <TB2>     INFO: Expecting 411648 events.
[13:48:32.634] <TB2>     INFO: 411648 events read in total (6965ms).
[13:48:32.648] <TB2>     INFO: Expecting 411648 events.
[13:48:40.197] <TB2>     INFO: 411648 events read in total (6889ms).
[13:48:40.213] <TB2>     INFO: Expecting 411648 events.
[13:48:47.701] <TB2>     INFO: 411648 events read in total (6829ms).
[13:48:47.719] <TB2>     INFO: Expecting 411648 events.
[13:48:55.248] <TB2>     INFO: 411648 events read in total (6870ms).
[13:48:55.269] <TB2>     INFO: Expecting 411648 events.
[13:49:02.932] <TB2>     INFO: 411648 events read in total (7014ms).
[13:49:02.954] <TB2>     INFO: Expecting 411648 events.
[13:49:10.527] <TB2>     INFO: 411648 events read in total (6923ms).
[13:49:10.553] <TB2>     INFO: Expecting 411648 events.
[13:49:18.095] <TB2>     INFO: 411648 events read in total (6895ms).
[13:49:18.122] <TB2>     INFO: Expecting 411648 events.
[13:49:25.629] <TB2>     INFO: 411648 events read in total (6858ms).
[13:49:25.658] <TB2>     INFO: Expecting 411648 events.
[13:49:33.203] <TB2>     INFO: 411648 events read in total (6897ms).
[13:49:33.234] <TB2>     INFO: Expecting 411648 events.
[13:49:40.939] <TB2>     INFO: 411648 events read in total (7063ms).
[13:49:40.974] <TB2>     INFO: Expecting 411648 events.
[13:49:48.598] <TB2>     INFO: 411648 events read in total (6992ms).
[13:49:48.637] <TB2>     INFO: Expecting 411648 events.
[13:49:56.102] <TB2>     INFO: 411648 events read in total (6836ms).
[13:49:56.142] <TB2>     INFO: Expecting 411648 events.
[13:50:03.694] <TB2>     INFO: 411648 events read in total (6918ms).
[13:50:03.738] <TB2>     INFO: Test took 121371ms.
[13:50:04.222] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2528 < 35 for itrim+1 = 131; old thr = 34.4454 ... break
[13:50:04.253] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8393 < 35 for itrim = 115; old thr = 33.9029 ... break
[13:50:04.289] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2391 < 35 for itrim+1 = 105; old thr = 34.918 ... break
[13:50:04.317] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1552 < 35 for itrim = 95; old thr = 34.5465 ... break
[13:50:04.344] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4007 < 35 for itrim = 109; old thr = 34.5656 ... break
[13:50:04.369] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0433 < 35 for itrim = 104; old thr = 34.1236 ... break
[13:50:04.404] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.557 < 35 for itrim = 103; old thr = 33.932 ... break
[13:50:04.444] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2177 < 35 for itrim+1 = 100; old thr = 34.9113 ... break
[13:50:04.473] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7042 < 35 for itrim = 109; old thr = 33.9559 ... break
[13:50:04.503] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2766 < 35 for itrim+1 = 98; old thr = 34.8563 ... break
[13:50:04.524] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1076 < 35 for itrim = 94; old thr = 34.5196 ... break
[13:50:04.556] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3287 < 35 for itrim = 92; old thr = 33.8234 ... break
[13:50:04.603] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0541 < 35 for itrim = 112; old thr = 34.8038 ... break
[13:50:04.641] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9767 < 35 for itrim+1 = 111; old thr = 34.4369 ... break
[13:50:04.669] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.199 < 35 for itrim = 111; old thr = 33.3837 ... break
[13:50:04.707] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2959 < 35 for itrim = 125; old thr = 34.1318 ... break
[13:50:04.783] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:50:04.793] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:04.793] <TB2>     INFO:     run 1 of 1
[13:50:04.793] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:05.136] <TB2>     INFO: Expecting 5025280 events.
[13:50:40.418] <TB2>     INFO: 870592 events read in total (34568ms).
[13:51:14.868] <TB2>     INFO: 1739440 events read in total (69018ms).
[13:51:48.466] <TB2>     INFO: 2608568 events read in total (102616ms).
[13:52:23.272] <TB2>     INFO: 3466352 events read in total (137422ms).
[13:52:58.108] <TB2>     INFO: 4320880 events read in total (172258ms).
[13:53:26.410] <TB2>     INFO: 5025280 events read in total (200560ms).
[13:53:26.487] <TB2>     INFO: Test took 201695ms.
[13:53:26.665] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:27.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:28.613] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:30.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:31.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:33.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:34.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:36.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:38.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:39.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:41.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:42.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:44.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:45.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:47.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:49.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:50.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:52.538] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406953984
[13:53:52.540] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.861150 .. 255.000000
[13:53:52.620] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 255 (-1/-1) hits flags = 528 (plus default)
[13:53:52.632] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:52.633] <TB2>     INFO:     run 1 of 1
[13:53:52.634] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:52.981] <TB2>     INFO: Expecting 8386560 events.
[13:54:27.062] <TB2>     INFO: 819944 events read in total (33366ms).
[13:54:59.806] <TB2>     INFO: 1640264 events read in total (66110ms).
[13:55:35.367] <TB2>     INFO: 2460912 events read in total (101672ms).
[13:56:09.667] <TB2>     INFO: 3281088 events read in total (135971ms).
[13:56:43.853] <TB2>     INFO: 4101400 events read in total (170157ms).
[13:57:16.258] <TB2>     INFO: 4921504 events read in total (202562ms).
[13:57:49.680] <TB2>     INFO: 5740416 events read in total (235984ms).
[13:58:24.683] <TB2>     INFO: 6558664 events read in total (270987ms).
[13:58:57.606] <TB2>     INFO: 7375976 events read in total (303910ms).
[13:59:30.713] <TB2>     INFO: 8193648 events read in total (337017ms).
[13:59:38.896] <TB2>     INFO: 8386560 events read in total (345200ms).
[13:59:39.021] <TB2>     INFO: Test took 346386ms.
[13:59:39.341] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:39.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:41.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:43.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:45.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:47.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:49.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:51.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:52.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:54.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:56.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:58.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:00.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:02.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:04.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:06.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:08.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:09.850] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428216320
[14:00:09.931] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.303835 .. 45.135947
[14:00:09.005] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:00:10.015] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:10.015] <TB2>     INFO:     run 1 of 1
[14:00:10.015] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:10.358] <TB2>     INFO: Expecting 1630720 events.
[14:00:51.293] <TB2>     INFO: 1150824 events read in total (40221ms).
[14:01:08.286] <TB2>     INFO: 1630720 events read in total (57214ms).
[14:01:08.300] <TB2>     INFO: Test took 58285ms.
[14:01:08.334] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:08.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:09.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:10.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:11.412] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:12.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:13.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:14.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:15.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:16.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:17.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:18.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:19.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:20.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:21.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:22.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:22.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:23.934] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428216320
[14:01:24.015] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.565632 .. 42.331541
[14:01:24.091] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[14:01:24.102] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:24.102] <TB2>     INFO:     run 1 of 1
[14:01:24.102] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:24.450] <TB2>     INFO: Expecting 1364480 events.
[14:02:05.544] <TB2>     INFO: 1143400 events read in total (40379ms).
[14:02:13.677] <TB2>     INFO: 1364480 events read in total (48512ms).
[14:02:13.688] <TB2>     INFO: Test took 49586ms.
[14:02:13.718] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:13.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:14.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:15.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:16.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:17.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:18.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:19.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:20.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:21.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:22.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:23.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:24.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:25.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:26.008] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:26.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:27.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:28.827] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428216320
[14:02:28.908] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.689107 .. 40.964235
[14:02:28.983] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:02:28.993] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:28.993] <TB2>     INFO:     run 1 of 1
[14:02:28.993] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:29.337] <TB2>     INFO: Expecting 1231360 events.
[14:03:09.305] <TB2>     INFO: 1156736 events read in total (39253ms).
[14:03:12.214] <TB2>     INFO: 1231360 events read in total (42162ms).
[14:03:12.224] <TB2>     INFO: Test took 43231ms.
[14:03:12.251] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:12.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:13.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:14.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:15.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:15.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:16.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:17.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:18.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:19.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:20.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:21.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:22.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:23.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:24.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:25.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:25.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:26.911] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428216320
[14:03:26.997] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:03:26.997] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:03:27.007] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:27.007] <TB2>     INFO:     run 1 of 1
[14:03:27.007] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:27.356] <TB2>     INFO: Expecting 1364480 events.
[14:04:07.175] <TB2>     INFO: 1075344 events read in total (39104ms).
[14:04:18.032] <TB2>     INFO: 1364480 events read in total (49962ms).
[14:04:18.046] <TB2>     INFO: Test took 51039ms.
[14:04:18.079] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:18.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:19.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:20.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:21.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:22.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:23.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:24.248] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:25.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:26.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:27.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:28.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:29.343] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:30.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:31.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:32.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:33.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:34.416] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 428216320
[14:04:34.450] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:04:34.450] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:04:34.450] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:04:34.450] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:04:34.451] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:04:34.452] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:04:34.452] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:04:34.452] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C0.dat
[14:04:34.459] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C1.dat
[14:04:34.466] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C2.dat
[14:04:34.473] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C3.dat
[14:04:34.479] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C4.dat
[14:04:34.487] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C5.dat
[14:04:34.494] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C6.dat
[14:04:34.501] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C7.dat
[14:04:34.508] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C8.dat
[14:04:34.514] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C9.dat
[14:04:34.521] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C10.dat
[14:04:34.528] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C11.dat
[14:04:34.534] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C12.dat
[14:04:34.541] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C13.dat
[14:04:34.548] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C14.dat
[14:04:34.554] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//trimParameters35_C15.dat
[14:04:34.561] <TB2>     INFO: PixTestTrim::trimTest() done
[14:04:34.561] <TB2>     INFO: vtrim:     131 115 105  95 109 104 103 100 109  98  94  92 112 111 111 125 
[14:04:34.561] <TB2>     INFO: vthrcomp:  102  92  99 102 104 101  86 100  97  91  97 104 100 104 101  96 
[14:04:34.561] <TB2>     INFO: vcal mean:  34.97  34.99  34.93  34.92  34.94  34.94  34.95  35.02  34.97  34.91  34.95  34.98  34.95  34.97  34.98  34.98 
[14:04:34.561] <TB2>     INFO: vcal RMS:    0.97   0.89   0.84   0.89   0.82   1.02   0.86   0.81   0.86   0.83   0.89   0.77   0.82   0.85   0.81   0.88 
[14:04:34.561] <TB2>     INFO: bits mean:   9.19   9.15  10.32  10.03   8.40   9.16   9.95   9.43   9.26   9.30   8.99   8.77  10.23   9.03   9.14   9.51 
[14:04:34.561] <TB2>     INFO: bits RMS:    2.54   2.51   2.41   2.57   2.79   2.74   2.45   2.79   2.79   2.62   2.95   2.68   2.50   2.50   2.94   2.64 
[14:04:34.571] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:34.571] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:04:34.571] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:34.574] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:04:34.574] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:04:34.584] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:04:34.584] <TB2>     INFO:     run 1 of 1
[14:04:34.584] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:34.926] <TB2>     INFO: Expecting 4160000 events.
[14:05:22.473] <TB2>     INFO: 1194485 events read in total (46832ms).
[14:06:09.938] <TB2>     INFO: 2374165 events read in total (94297ms).
[14:06:56.599] <TB2>     INFO: 3538410 events read in total (140959ms).
[14:07:20.357] <TB2>     INFO: 4160000 events read in total (164716ms).
[14:07:20.409] <TB2>     INFO: Test took 165825ms.
[14:07:20.519] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:20.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:22.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:24.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:26.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:28.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:30.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:31.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:33.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:35.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:37.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:39.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:41.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:43.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:45.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:47.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:48.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:50.763] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434495488
[14:07:50.764] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:07:50.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:07:50.837] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[14:07:50.847] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:07:50.847] <TB2>     INFO:     run 1 of 1
[14:07:50.847] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:51.193] <TB2>     INFO: Expecting 3681600 events.
[14:08:39.470] <TB2>     INFO: 1222935 events read in total (47562ms).
[14:09:26.640] <TB2>     INFO: 2427475 events read in total (94732ms).
[14:10:13.954] <TB2>     INFO: 3622795 events read in total (142046ms).
[14:10:16.517] <TB2>     INFO: 3681600 events read in total (144609ms).
[14:10:16.555] <TB2>     INFO: Test took 145708ms.
[14:10:16.646] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:16.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:18.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:20.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:21.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:23.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:25.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:27.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:28.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:30.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:32.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:34.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:35.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:37.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:39.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:41.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:42.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:44.552] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434495488
[14:10:44.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:10:44.626] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:10:44.626] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:10:44.637] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:44.637] <TB2>     INFO:     run 1 of 1
[14:10:44.637] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:44.979] <TB2>     INFO: Expecting 3432000 events.
[14:11:34.913] <TB2>     INFO: 1279290 events read in total (49219ms).
[14:12:21.547] <TB2>     INFO: 2534015 events read in total (95853ms).
[14:12:55.402] <TB2>     INFO: 3432000 events read in total (129708ms).
[14:12:55.442] <TB2>     INFO: Test took 130805ms.
[14:12:55.524] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:55.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:57.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:59.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:00.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:02.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:04.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:05.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:07.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:09.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:11.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:13.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:14.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:16.649] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:18.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:20.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:21.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:23.477] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434495488
[14:13:23.478] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:13:23.551] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:13:23.551] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:13:23.561] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:23.561] <TB2>     INFO:     run 1 of 1
[14:13:23.561] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:23.903] <TB2>     INFO: Expecting 3432000 events.
[14:14:13.894] <TB2>     INFO: 1279100 events read in total (49276ms).
[14:15:02.727] <TB2>     INFO: 2533695 events read in total (98109ms).
[14:15:37.316] <TB2>     INFO: 3432000 events read in total (132698ms).
[14:15:37.351] <TB2>     INFO: Test took 133790ms.
[14:15:37.427] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:37.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:39.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:40.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:42.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:44.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:45.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:47.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:49.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:50.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:52.423] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:54.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:55.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:57.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:59.056] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:00.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:02.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:04.007] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434495488
[14:16:04.008] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:16:04.082] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:16:04.082] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:16:04.091] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:04.092] <TB2>     INFO:     run 1 of 1
[14:16:04.092] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:04.435] <TB2>     INFO: Expecting 3432000 events.
[14:16:54.679] <TB2>     INFO: 1278710 events read in total (49530ms).
[14:17:43.438] <TB2>     INFO: 2533370 events read in total (98289ms).
[14:18:18.735] <TB2>     INFO: 3432000 events read in total (133587ms).
[14:18:18.774] <TB2>     INFO: Test took 134683ms.
[14:18:18.851] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:18.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:20.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:22.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:23.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:25.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:27.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:28.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:30.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:32.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:33.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:35.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:37.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:39.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:40.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:42.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:44.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:45.938] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 434495488
[14:18:45.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.4686, thr difference RMS: 1.31232
[14:18:45.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.39917, thr difference RMS: 1.83736
[14:18:45.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.07974, thr difference RMS: 1.65749
[14:18:45.939] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.4119, thr difference RMS: 1.27464
[14:18:45.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5487, thr difference RMS: 1.19267
[14:18:45.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.97377, thr difference RMS: 1.28958
[14:18:45.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.82152, thr difference RMS: 1.35421
[14:18:45.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.17493, thr difference RMS: 1.61296
[14:18:45.940] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.1986, thr difference RMS: 1.31621
[14:18:45.941] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.38953, thr difference RMS: 1.74729
[14:18:45.941] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.76415, thr difference RMS: 1.60434
[14:18:45.941] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.2433, thr difference RMS: 1.40373
[14:18:45.941] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.06097, thr difference RMS: 1.59361
[14:18:45.941] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.2373, thr difference RMS: 1.17916
[14:18:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.82413, thr difference RMS: 1.29682
[14:18:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.71293, thr difference RMS: 1.73378
[14:18:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.3411, thr difference RMS: 1.32007
[14:18:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.38066, thr difference RMS: 1.84235
[14:18:45.942] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.04712, thr difference RMS: 1.66698
[14:18:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.3574, thr difference RMS: 1.27501
[14:18:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.5063, thr difference RMS: 1.19143
[14:18:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.90736, thr difference RMS: 1.30151
[14:18:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.88725, thr difference RMS: 1.37131
[14:18:45.943] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.21869, thr difference RMS: 1.59575
[14:18:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.0899, thr difference RMS: 1.31214
[14:18:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.3496, thr difference RMS: 1.74273
[14:18:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.81157, thr difference RMS: 1.62202
[14:18:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.3065, thr difference RMS: 1.38262
[14:18:45.944] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.97525, thr difference RMS: 1.61225
[14:18:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.221, thr difference RMS: 1.20279
[14:18:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.68103, thr difference RMS: 1.28525
[14:18:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.57285, thr difference RMS: 1.73539
[14:18:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.2596, thr difference RMS: 1.29711
[14:18:45.945] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.41132, thr difference RMS: 1.83571
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.15627, thr difference RMS: 1.64031
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.4487, thr difference RMS: 1.25855
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.6019, thr difference RMS: 1.1775
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.8756, thr difference RMS: 1.3004
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.91007, thr difference RMS: 1.34505
[14:18:45.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.32303, thr difference RMS: 1.61867
[14:18:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0539, thr difference RMS: 1.30655
[14:18:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.3641, thr difference RMS: 1.73499
[14:18:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.92877, thr difference RMS: 1.62791
[14:18:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4459, thr difference RMS: 1.38563
[14:18:45.947] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.96929, thr difference RMS: 1.62987
[14:18:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3377, thr difference RMS: 1.1491
[14:18:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.60939, thr difference RMS: 1.28481
[14:18:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.52344, thr difference RMS: 1.72683
[14:18:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.2011, thr difference RMS: 1.32386
[14:18:45.948] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.33704, thr difference RMS: 1.87478
[14:18:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.20722, thr difference RMS: 1.66305
[14:18:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.6016, thr difference RMS: 1.27616
[14:18:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.6967, thr difference RMS: 1.17585
[14:18:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.92762, thr difference RMS: 1.28237
[14:18:45.949] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.98188, thr difference RMS: 1.33709
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.3771, thr difference RMS: 1.61441
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.0756, thr difference RMS: 1.28265
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.40225, thr difference RMS: 1.7679
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0358, thr difference RMS: 1.62816
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.523, thr difference RMS: 1.38642
[14:18:45.950] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.9503, thr difference RMS: 1.60102
[14:18:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.4776, thr difference RMS: 1.15831
[14:18:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.50878, thr difference RMS: 1.27669
[14:18:45.951] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.45213, thr difference RMS: 1.7462
[14:18:46.058] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:18:46.062] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2249 seconds
[14:18:46.063] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:18:46.791] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:18:46.791] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:18:46.794] <TB2>     INFO: ######################################################################
[14:18:46.794] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:18:46.794] <TB2>     INFO: ######################################################################
[14:18:46.794] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:46.794] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:18:46.794] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:46.794] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:18:46.804] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:18:46.804] <TB2>     INFO:     run 1 of 1
[14:18:46.804] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:47.146] <TB2>     INFO: Expecting 59072000 events.
[14:19:16.240] <TB2>     INFO: 1072400 events read in total (28379ms).
[14:19:44.603] <TB2>     INFO: 2140800 events read in total (56742ms).
[14:20:12.920] <TB2>     INFO: 3209800 events read in total (85059ms).
[14:20:41.347] <TB2>     INFO: 4282200 events read in total (113486ms).
[14:21:09.755] <TB2>     INFO: 5349800 events read in total (141894ms).
[14:21:38.130] <TB2>     INFO: 6418000 events read in total (170269ms).
[14:22:06.572] <TB2>     INFO: 7490000 events read in total (198711ms).
[14:22:34.928] <TB2>     INFO: 8558600 events read in total (227067ms).
[14:23:03.340] <TB2>     INFO: 9627200 events read in total (255479ms).
[14:23:31.892] <TB2>     INFO: 10699400 events read in total (284031ms).
[14:24:00.491] <TB2>     INFO: 11767800 events read in total (312630ms).
[14:24:28.918] <TB2>     INFO: 12836400 events read in total (341057ms).
[14:24:57.361] <TB2>     INFO: 13908800 events read in total (369500ms).
[14:25:25.654] <TB2>     INFO: 14977400 events read in total (397793ms).
[14:25:54.045] <TB2>     INFO: 16045600 events read in total (426184ms).
[14:26:22.427] <TB2>     INFO: 17116400 events read in total (454566ms).
[14:26:50.855] <TB2>     INFO: 18185800 events read in total (482994ms).
[14:27:19.219] <TB2>     INFO: 19254400 events read in total (511358ms).
[14:27:47.643] <TB2>     INFO: 20326200 events read in total (539782ms).
[14:28:16.065] <TB2>     INFO: 21394800 events read in total (568204ms).
[14:28:44.487] <TB2>     INFO: 22463000 events read in total (596626ms).
[14:29:12.938] <TB2>     INFO: 23534800 events read in total (625077ms).
[14:29:41.341] <TB2>     INFO: 24604200 events read in total (653480ms).
[14:30:09.813] <TB2>     INFO: 25672400 events read in total (681952ms).
[14:30:38.118] <TB2>     INFO: 26744000 events read in total (710257ms).
[14:31:06.510] <TB2>     INFO: 27813200 events read in total (738649ms).
[14:31:34.830] <TB2>     INFO: 28881400 events read in total (766969ms).
[14:32:03.238] <TB2>     INFO: 29953000 events read in total (795377ms).
[14:32:31.643] <TB2>     INFO: 31022600 events read in total (823782ms).
[14:32:59.965] <TB2>     INFO: 32090800 events read in total (852104ms).
[14:33:28.332] <TB2>     INFO: 33161200 events read in total (880471ms).
[14:33:56.793] <TB2>     INFO: 34231400 events read in total (908932ms).
[14:34:25.115] <TB2>     INFO: 35299400 events read in total (937254ms).
[14:34:53.616] <TB2>     INFO: 36369000 events read in total (965755ms).
[14:35:21.965] <TB2>     INFO: 37439800 events read in total (994104ms).
[14:35:50.434] <TB2>     INFO: 38507800 events read in total (1022573ms).
[14:36:18.802] <TB2>     INFO: 39575400 events read in total (1050941ms).
[14:36:47.275] <TB2>     INFO: 40647200 events read in total (1079414ms).
[14:37:15.775] <TB2>     INFO: 41715400 events read in total (1107914ms).
[14:37:44.210] <TB2>     INFO: 42783400 events read in total (1136349ms).
[14:38:12.712] <TB2>     INFO: 43853400 events read in total (1164851ms).
[14:38:41.136] <TB2>     INFO: 44923800 events read in total (1193275ms).
[14:39:09.619] <TB2>     INFO: 45991800 events read in total (1221758ms).
[14:39:37.696] <TB2>     INFO: 47060000 events read in total (1249835ms).
[14:40:04.917] <TB2>     INFO: 48130600 events read in total (1277056ms).
[14:40:32.939] <TB2>     INFO: 49198400 events read in total (1305078ms).
[14:41:01.051] <TB2>     INFO: 50266000 events read in total (1333190ms).
[14:41:29.098] <TB2>     INFO: 51333800 events read in total (1361237ms).
[14:41:56.680] <TB2>     INFO: 52405200 events read in total (1388819ms).
[14:42:24.309] <TB2>     INFO: 53473000 events read in total (1416448ms).
[14:42:52.510] <TB2>     INFO: 54540800 events read in total (1444649ms).
[14:43:20.578] <TB2>     INFO: 55609600 events read in total (1472717ms).
[14:43:48.754] <TB2>     INFO: 56679400 events read in total (1500893ms).
[14:44:16.925] <TB2>     INFO: 57747200 events read in total (1529064ms).
[14:44:44.902] <TB2>     INFO: 58815400 events read in total (1557041ms).
[14:44:51.899] <TB2>     INFO: 59072000 events read in total (1564038ms).
[14:44:51.918] <TB2>     INFO: Test took 1565114ms.
[14:44:51.975] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:52.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:52.101] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:53.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:53.264] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:54.418] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:54.418] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:55.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:55.594] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:56.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:56.760] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:57.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:57.921] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:59.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:59.091] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:00.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:00.257] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:01.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:01.429] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:02.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:02.594] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:03.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:03.755] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:04.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:04.923] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:06.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:06.081] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:07.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:07.238] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:08.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:08.411] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:09.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:09.574] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:45:10.746] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 505999360
[14:45:10.777] <TB2>     INFO: PixTestScurves::scurves() done 
[14:45:10.777] <TB2>     INFO: Vcal mean:  35.09  35.14  35.04  35.05  35.08  35.05  35.04  35.02  35.12  35.00  35.05  35.08  35.04  35.08  35.07  35.08 
[14:45:10.777] <TB2>     INFO: Vcal RMS:    0.99   0.78   0.73   0.77   0.69   0.74   0.74   0.69   0.74   0.70   0.73   0.63   0.69   0.71   0.67   0.75 
[14:45:10.777] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:45:10.856] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:45:10.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:45:10.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:45:10.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:45:10.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:45:10.857] <TB2>     INFO: ######################################################################
[14:45:10.857] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:45:10.857] <TB2>     INFO: ######################################################################
[14:45:10.860] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:45:11.202] <TB2>     INFO: Expecting 41600 events.
[14:45:15.278] <TB2>     INFO: 41600 events read in total (3361ms).
[14:45:15.279] <TB2>     INFO: Test took 4419ms.
[14:45:15.287] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:15.287] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:45:15.287] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:45:15.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 51, 66] has eff 0/10
[14:45:15.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 51, 66]
[14:45:15.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 1, 49] has eff 0/10
[14:45:15.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 1, 49]
[14:45:15.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:45:15.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:45:15.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:45:15.296] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:45:15.634] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:15.978] <TB2>     INFO: Expecting 41600 events.
[14:45:20.096] <TB2>     INFO: 41600 events read in total (3403ms).
[14:45:20.097] <TB2>     INFO: Test took 4463ms.
[14:45:20.104] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:20.104] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:45:20.104] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.265
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.318
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.026
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 195
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.279
[14:45:20.109] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 173
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.905
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 168
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.048
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.008
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 174
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.807
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.015
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.119
[14:45:20.110] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,12] phvalue 186
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.428
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 159
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.543
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.745
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.069
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 173
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.501
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.704
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 179
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:45:20.111] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:45:20.192] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:20.540] <TB2>     INFO: Expecting 41600 events.
[14:45:24.653] <TB2>     INFO: 41600 events read in total (3398ms).
[14:45:24.654] <TB2>     INFO: Test took 4462ms.
[14:45:24.662] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:24.662] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:45:24.662] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:45:24.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:45:24.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 12
[14:45:24.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.3987
[14:45:24.666] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 56
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0015
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 68
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.443
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 89
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.2594
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 56
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8747
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1834
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 74
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.3552
[14:45:24.667] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 67
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6445
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.4446
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 68
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.5575
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 88
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.5014
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 58
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.6843
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 69
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.6054
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 53
[14:45:24.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.786
[14:45:24.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 72
[14:45:24.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0892
[14:45:24.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 86
[14:45:24.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.2527
[14:45:24.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 75
[14:45:24.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 0 0
[14:45:25.075] <TB2>     INFO: Expecting 2560 events.
[14:45:26.032] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:26.032] <TB2>     INFO: Test took 1361ms.
[14:45:26.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:26.033] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 1 1
[14:45:26.540] <TB2>     INFO: Expecting 2560 events.
[14:45:27.498] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:27.499] <TB2>     INFO: Test took 1466ms.
[14:45:27.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:27.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:45:28.006] <TB2>     INFO: Expecting 2560 events.
[14:45:28.965] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:28.965] <TB2>     INFO: Test took 1465ms.
[14:45:28.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:28.965] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 3 3
[14:45:29.473] <TB2>     INFO: Expecting 2560 events.
[14:45:30.431] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:30.432] <TB2>     INFO: Test took 1467ms.
[14:45:30.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:30.432] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:45:30.940] <TB2>     INFO: Expecting 2560 events.
[14:45:31.899] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:31.899] <TB2>     INFO: Test took 1467ms.
[14:45:31.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:31.899] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 5 5
[14:45:32.407] <TB2>     INFO: Expecting 2560 events.
[14:45:33.365] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:33.365] <TB2>     INFO: Test took 1466ms.
[14:45:33.365] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:33.365] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[14:45:33.873] <TB2>     INFO: Expecting 2560 events.
[14:45:34.831] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:34.832] <TB2>     INFO: Test took 1467ms.
[14:45:34.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:34.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:45:35.339] <TB2>     INFO: Expecting 2560 events.
[14:45:36.297] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:36.297] <TB2>     INFO: Test took 1465ms.
[14:45:36.297] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:36.297] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 8 8
[14:45:36.805] <TB2>     INFO: Expecting 2560 events.
[14:45:37.764] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:37.764] <TB2>     INFO: Test took 1467ms.
[14:45:37.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:37.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 9 9
[14:45:38.272] <TB2>     INFO: Expecting 2560 events.
[14:45:39.229] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:39.229] <TB2>     INFO: Test took 1464ms.
[14:45:39.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:39.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[14:45:39.736] <TB2>     INFO: Expecting 2560 events.
[14:45:40.694] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:40.694] <TB2>     INFO: Test took 1464ms.
[14:45:40.694] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:40.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 11 11
[14:45:41.202] <TB2>     INFO: Expecting 2560 events.
[14:45:42.160] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:42.161] <TB2>     INFO: Test took 1466ms.
[14:45:42.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:42.161] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 12 12
[14:45:42.669] <TB2>     INFO: Expecting 2560 events.
[14:45:43.628] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:43.629] <TB2>     INFO: Test took 1468ms.
[14:45:43.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:43.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 13 13
[14:45:44.136] <TB2>     INFO: Expecting 2560 events.
[14:45:45.095] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:45.095] <TB2>     INFO: Test took 1466ms.
[14:45:45.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:45.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 14 14
[14:45:45.603] <TB2>     INFO: Expecting 2560 events.
[14:45:46.560] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:46.561] <TB2>     INFO: Test took 1465ms.
[14:45:46.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:46.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 15 15
[14:45:47.069] <TB2>     INFO: Expecting 2560 events.
[14:45:48.026] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:48.027] <TB2>     INFO: Test took 1466ms.
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:45:48.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:45:48.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:45:48.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:45:48.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:45:48.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:45:48.030] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:48.536] <TB2>     INFO: Expecting 655360 events.
[14:46:00.268] <TB2>     INFO: 655360 events read in total (11017ms).
[14:46:00.280] <TB2>     INFO: Expecting 655360 events.
[14:46:11.837] <TB2>     INFO: 655360 events read in total (10998ms).
[14:46:11.852] <TB2>     INFO: Expecting 655360 events.
[14:46:23.395] <TB2>     INFO: 655360 events read in total (10986ms).
[14:46:23.415] <TB2>     INFO: Expecting 655360 events.
[14:46:34.960] <TB2>     INFO: 655360 events read in total (10990ms).
[14:46:34.983] <TB2>     INFO: Expecting 655360 events.
[14:46:46.523] <TB2>     INFO: 655360 events read in total (10989ms).
[14:46:46.551] <TB2>     INFO: Expecting 655360 events.
[14:46:58.098] <TB2>     INFO: 655360 events read in total (11003ms).
[14:46:58.130] <TB2>     INFO: Expecting 655360 events.
[14:47:09.742] <TB2>     INFO: 655360 events read in total (11078ms).
[14:47:09.778] <TB2>     INFO: Expecting 655360 events.
[14:47:21.396] <TB2>     INFO: 655360 events read in total (11082ms).
[14:47:21.436] <TB2>     INFO: Expecting 655360 events.
[14:47:33.082] <TB2>     INFO: 655360 events read in total (11114ms).
[14:47:33.127] <TB2>     INFO: Expecting 655360 events.
[14:47:44.770] <TB2>     INFO: 655360 events read in total (11114ms).
[14:47:44.820] <TB2>     INFO: Expecting 655360 events.
[14:47:56.450] <TB2>     INFO: 655360 events read in total (11103ms).
[14:47:56.503] <TB2>     INFO: Expecting 655360 events.
[14:48:08.175] <TB2>     INFO: 655360 events read in total (11145ms).
[14:48:08.232] <TB2>     INFO: Expecting 655360 events.
[14:48:19.801] <TB2>     INFO: 655360 events read in total (11043ms).
[14:48:19.863] <TB2>     INFO: Expecting 655360 events.
[14:48:31.482] <TB2>     INFO: 655360 events read in total (11092ms).
[14:48:31.552] <TB2>     INFO: Expecting 655360 events.
[14:48:43.171] <TB2>     INFO: 655360 events read in total (11092ms).
[14:48:43.242] <TB2>     INFO: Expecting 655360 events.
[14:48:54.893] <TB2>     INFO: 655360 events read in total (11125ms).
[14:48:54.967] <TB2>     INFO: Test took 186937ms.
[14:48:55.061] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:55.367] <TB2>     INFO: Expecting 655360 events.
[14:49:07.135] <TB2>     INFO: 655360 events read in total (11053ms).
[14:49:07.146] <TB2>     INFO: Expecting 655360 events.
[14:49:18.827] <TB2>     INFO: 655360 events read in total (11118ms).
[14:49:18.842] <TB2>     INFO: Expecting 655360 events.
[14:49:30.440] <TB2>     INFO: 655360 events read in total (11045ms).
[14:49:30.460] <TB2>     INFO: Expecting 655360 events.
[14:49:42.118] <TB2>     INFO: 655360 events read in total (11109ms).
[14:49:42.142] <TB2>     INFO: Expecting 655360 events.
[14:49:53.458] <TB2>     INFO: 655360 events read in total (10768ms).
[14:49:53.485] <TB2>     INFO: Expecting 655360 events.
[14:50:04.767] <TB2>     INFO: 655360 events read in total (10733ms).
[14:50:04.799] <TB2>     INFO: Expecting 655360 events.
[14:50:16.078] <TB2>     INFO: 655360 events read in total (10734ms).
[14:50:16.114] <TB2>     INFO: Expecting 655360 events.
[14:50:27.795] <TB2>     INFO: 655360 events read in total (11141ms).
[14:50:27.839] <TB2>     INFO: Expecting 655360 events.
[14:50:39.145] <TB2>     INFO: 655360 events read in total (10779ms).
[14:50:39.192] <TB2>     INFO: Expecting 655360 events.
[14:50:50.490] <TB2>     INFO: 655360 events read in total (10771ms).
[14:50:50.540] <TB2>     INFO: Expecting 655360 events.
[14:51:02.076] <TB2>     INFO: 655360 events read in total (11009ms).
[14:51:02.129] <TB2>     INFO: Expecting 655360 events.
[14:51:13.707] <TB2>     INFO: 655360 events read in total (11052ms).
[14:51:13.765] <TB2>     INFO: Expecting 655360 events.
[14:51:25.524] <TB2>     INFO: 655360 events read in total (11232ms).
[14:51:25.584] <TB2>     INFO: Expecting 655360 events.
[14:51:37.096] <TB2>     INFO: 655360 events read in total (10985ms).
[14:51:37.163] <TB2>     INFO: Expecting 655360 events.
[14:51:48.693] <TB2>     INFO: 655360 events read in total (11003ms).
[14:51:48.764] <TB2>     INFO: Expecting 655360 events.
[14:52:00.306] <TB2>     INFO: 655360 events read in total (11016ms).
[14:52:00.380] <TB2>     INFO: Test took 185320ms.
[14:52:00.556] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:52:00.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:52:00.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:52:00.558] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:52:00.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:52:00.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:52:00.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:52:00.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:52:00.561] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:52:00.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:52:00.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:52:00.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:52:00.563] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:52:00.563] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.570] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.577] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.584] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.590] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:00.597] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.604] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:00.611] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.618] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.624] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:00.631] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.638] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:00.645] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:00.652] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.658] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.665] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.672] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.679] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.686] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.692] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.699] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:52:00.706] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:52:00.713] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:52:00.720] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:52:00.727] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:52:00.733] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:52:00.740] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:52:00.747] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:52:00.754] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:52:00.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:52:00.806] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C0.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C1.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C2.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C3.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C4.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C5.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C6.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C7.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C8.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C9.dat
[14:52:00.807] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C10.dat
[14:52:00.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C11.dat
[14:52:00.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C12.dat
[14:52:00.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C13.dat
[14:52:00.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C14.dat
[14:52:00.808] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//dacParameters35_C15.dat
[14:52:01.158] <TB2>     INFO: Expecting 41600 events.
[14:52:04.989] <TB2>     INFO: 41600 events read in total (3116ms).
[14:52:04.990] <TB2>     INFO: Test took 4179ms.
[14:52:05.632] <TB2>     INFO: Expecting 41600 events.
[14:52:09.477] <TB2>     INFO: 41600 events read in total (3130ms).
[14:52:09.477] <TB2>     INFO: Test took 4189ms.
[14:52:10.128] <TB2>     INFO: Expecting 41600 events.
[14:52:13.952] <TB2>     INFO: 41600 events read in total (3109ms).
[14:52:13.952] <TB2>     INFO: Test took 4170ms.
[14:52:14.257] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:14.389] <TB2>     INFO: Expecting 2560 events.
[14:52:15.348] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:15.349] <TB2>     INFO: Test took 1092ms.
[14:52:15.351] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:15.857] <TB2>     INFO: Expecting 2560 events.
[14:52:16.816] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:16.816] <TB2>     INFO: Test took 1465ms.
[14:52:16.818] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:17.324] <TB2>     INFO: Expecting 2560 events.
[14:52:18.281] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:18.282] <TB2>     INFO: Test took 1464ms.
[14:52:18.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:18.791] <TB2>     INFO: Expecting 2560 events.
[14:52:19.747] <TB2>     INFO: 2560 events read in total (241ms).
[14:52:19.747] <TB2>     INFO: Test took 1463ms.
[14:52:19.749] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:20.255] <TB2>     INFO: Expecting 2560 events.
[14:52:21.212] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:21.213] <TB2>     INFO: Test took 1464ms.
[14:52:21.214] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:21.722] <TB2>     INFO: Expecting 2560 events.
[14:52:22.678] <TB2>     INFO: 2560 events read in total (241ms).
[14:52:22.678] <TB2>     INFO: Test took 1464ms.
[14:52:22.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:23.187] <TB2>     INFO: Expecting 2560 events.
[14:52:24.144] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:24.144] <TB2>     INFO: Test took 1464ms.
[14:52:24.146] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:24.654] <TB2>     INFO: Expecting 2560 events.
[14:52:25.613] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:25.613] <TB2>     INFO: Test took 1467ms.
[14:52:25.615] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:26.122] <TB2>     INFO: Expecting 2560 events.
[14:52:27.079] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:27.079] <TB2>     INFO: Test took 1464ms.
[14:52:27.081] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:27.588] <TB2>     INFO: Expecting 2560 events.
[14:52:28.544] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:28.545] <TB2>     INFO: Test took 1464ms.
[14:52:28.546] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:29.053] <TB2>     INFO: Expecting 2560 events.
[14:52:30.010] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:30.011] <TB2>     INFO: Test took 1465ms.
[14:52:30.014] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:30.519] <TB2>     INFO: Expecting 2560 events.
[14:52:31.476] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:31.477] <TB2>     INFO: Test took 1464ms.
[14:52:31.479] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:31.986] <TB2>     INFO: Expecting 2560 events.
[14:52:32.944] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:32.945] <TB2>     INFO: Test took 1466ms.
[14:52:32.947] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:33.452] <TB2>     INFO: Expecting 2560 events.
[14:52:34.410] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:34.411] <TB2>     INFO: Test took 1464ms.
[14:52:34.414] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:34.919] <TB2>     INFO: Expecting 2560 events.
[14:52:35.876] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:35.876] <TB2>     INFO: Test took 1462ms.
[14:52:35.878] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:36.385] <TB2>     INFO: Expecting 2560 events.
[14:52:37.342] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:37.343] <TB2>     INFO: Test took 1465ms.
[14:52:37.346] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:37.851] <TB2>     INFO: Expecting 2560 events.
[14:52:38.808] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:38.808] <TB2>     INFO: Test took 1463ms.
[14:52:38.810] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:39.317] <TB2>     INFO: Expecting 2560 events.
[14:52:40.274] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:40.275] <TB2>     INFO: Test took 1465ms.
[14:52:40.276] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:40.782] <TB2>     INFO: Expecting 2560 events.
[14:52:41.741] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:41.742] <TB2>     INFO: Test took 1466ms.
[14:52:41.744] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:42.250] <TB2>     INFO: Expecting 2560 events.
[14:52:43.207] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:43.208] <TB2>     INFO: Test took 1464ms.
[14:52:43.209] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:43.716] <TB2>     INFO: Expecting 2560 events.
[14:52:44.675] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:44.675] <TB2>     INFO: Test took 1466ms.
[14:52:44.677] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:45.183] <TB2>     INFO: Expecting 2560 events.
[14:52:46.140] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:46.140] <TB2>     INFO: Test took 1463ms.
[14:52:46.143] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:46.649] <TB2>     INFO: Expecting 2560 events.
[14:52:47.606] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:47.606] <TB2>     INFO: Test took 1463ms.
[14:52:47.609] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:48.115] <TB2>     INFO: Expecting 2560 events.
[14:52:49.077] <TB2>     INFO: 2560 events read in total (247ms).
[14:52:49.077] <TB2>     INFO: Test took 1468ms.
[14:52:49.079] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:49.585] <TB2>     INFO: Expecting 2560 events.
[14:52:50.543] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:50.543] <TB2>     INFO: Test took 1464ms.
[14:52:50.545] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:51.051] <TB2>     INFO: Expecting 2560 events.
[14:52:52.009] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:52.010] <TB2>     INFO: Test took 1465ms.
[14:52:52.013] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:52.518] <TB2>     INFO: Expecting 2560 events.
[14:52:53.478] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:53.479] <TB2>     INFO: Test took 1466ms.
[14:52:53.481] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:53.990] <TB2>     INFO: Expecting 2560 events.
[14:52:54.947] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:54.947] <TB2>     INFO: Test took 1466ms.
[14:52:54.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:55.455] <TB2>     INFO: Expecting 2560 events.
[14:52:56.413] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:56.414] <TB2>     INFO: Test took 1465ms.
[14:52:56.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:56.922] <TB2>     INFO: Expecting 2560 events.
[14:52:57.879] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:57.880] <TB2>     INFO: Test took 1464ms.
[14:52:57.882] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:58.388] <TB2>     INFO: Expecting 2560 events.
[14:52:59.344] <TB2>     INFO: 2560 events read in total (241ms).
[14:52:59.344] <TB2>     INFO: Test took 1463ms.
[14:52:59.347] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:59.853] <TB2>     INFO: Expecting 2560 events.
[14:53:00.810] <TB2>     INFO: 2560 events read in total (242ms).
[14:53:00.810] <TB2>     INFO: Test took 1464ms.
[14:53:01.814] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[14:53:01.814] <TB2>     INFO: PH scale (per ROC):    65  70  83  80  61  74  80  80  69  70  61  77  79  66  75  77
[14:53:01.814] <TB2>     INFO: PH offset (per ROC):  198 186 158 189 187 176 179 186 182 166 195 177 191 182 167 176
[14:53:01.984] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:53:01.987] <TB2>     INFO: ######################################################################
[14:53:01.987] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:53:01.987] <TB2>     INFO: ######################################################################
[14:53:01.987] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:53:01.999] <TB2>     INFO: scanning low vcal = 10
[14:53:02.340] <TB2>     INFO: Expecting 41600 events.
[14:53:06.038] <TB2>     INFO: 41600 events read in total (2983ms).
[14:53:06.039] <TB2>     INFO: Test took 4040ms.
[14:53:06.041] <TB2>     INFO: scanning low vcal = 20
[14:53:06.547] <TB2>     INFO: Expecting 41600 events.
[14:53:10.245] <TB2>     INFO: 41600 events read in total (2983ms).
[14:53:10.245] <TB2>     INFO: Test took 4204ms.
[14:53:10.246] <TB2>     INFO: scanning low vcal = 30
[14:53:10.753] <TB2>     INFO: Expecting 41600 events.
[14:53:14.460] <TB2>     INFO: 41600 events read in total (2992ms).
[14:53:14.461] <TB2>     INFO: Test took 4215ms.
[14:53:14.462] <TB2>     INFO: scanning low vcal = 40
[14:53:14.965] <TB2>     INFO: Expecting 41600 events.
[14:53:19.163] <TB2>     INFO: 41600 events read in total (3483ms).
[14:53:19.164] <TB2>     INFO: Test took 4702ms.
[14:53:19.167] <TB2>     INFO: scanning low vcal = 50
[14:53:19.582] <TB2>     INFO: Expecting 41600 events.
[14:53:23.867] <TB2>     INFO: 41600 events read in total (3570ms).
[14:53:23.868] <TB2>     INFO: Test took 4701ms.
[14:53:23.870] <TB2>     INFO: scanning low vcal = 60
[14:53:24.286] <TB2>     INFO: Expecting 41600 events.
[14:53:28.551] <TB2>     INFO: 41600 events read in total (3550ms).
[14:53:28.551] <TB2>     INFO: Test took 4681ms.
[14:53:28.554] <TB2>     INFO: scanning low vcal = 70
[14:53:28.975] <TB2>     INFO: Expecting 41600 events.
[14:53:33.230] <TB2>     INFO: 41600 events read in total (3540ms).
[14:53:33.231] <TB2>     INFO: Test took 4677ms.
[14:53:33.234] <TB2>     INFO: scanning low vcal = 80
[14:53:33.651] <TB2>     INFO: Expecting 41600 events.
[14:53:37.920] <TB2>     INFO: 41600 events read in total (3554ms).
[14:53:37.920] <TB2>     INFO: Test took 4686ms.
[14:53:37.923] <TB2>     INFO: scanning low vcal = 90
[14:53:38.339] <TB2>     INFO: Expecting 41600 events.
[14:53:42.601] <TB2>     INFO: 41600 events read in total (3547ms).
[14:53:42.602] <TB2>     INFO: Test took 4679ms.
[14:53:42.605] <TB2>     INFO: scanning low vcal = 100
[14:53:43.022] <TB2>     INFO: Expecting 41600 events.
[14:53:47.415] <TB2>     INFO: 41600 events read in total (3678ms).
[14:53:47.416] <TB2>     INFO: Test took 4811ms.
[14:53:47.419] <TB2>     INFO: scanning low vcal = 110
[14:53:47.836] <TB2>     INFO: Expecting 41600 events.
[14:53:52.107] <TB2>     INFO: 41600 events read in total (3556ms).
[14:53:52.108] <TB2>     INFO: Test took 4689ms.
[14:53:52.110] <TB2>     INFO: scanning low vcal = 120
[14:53:52.529] <TB2>     INFO: Expecting 41600 events.
[14:53:56.779] <TB2>     INFO: 41600 events read in total (3535ms).
[14:53:56.779] <TB2>     INFO: Test took 4668ms.
[14:53:56.782] <TB2>     INFO: scanning low vcal = 130
[14:53:57.199] <TB2>     INFO: Expecting 41600 events.
[14:54:01.479] <TB2>     INFO: 41600 events read in total (3565ms).
[14:54:01.480] <TB2>     INFO: Test took 4698ms.
[14:54:01.483] <TB2>     INFO: scanning low vcal = 140
[14:54:01.899] <TB2>     INFO: Expecting 41600 events.
[14:54:06.173] <TB2>     INFO: 41600 events read in total (3559ms).
[14:54:06.173] <TB2>     INFO: Test took 4690ms.
[14:54:06.176] <TB2>     INFO: scanning low vcal = 150
[14:54:06.593] <TB2>     INFO: Expecting 41600 events.
[14:54:10.855] <TB2>     INFO: 41600 events read in total (3547ms).
[14:54:10.855] <TB2>     INFO: Test took 4679ms.
[14:54:10.858] <TB2>     INFO: scanning low vcal = 160
[14:54:11.277] <TB2>     INFO: Expecting 41600 events.
[14:54:15.539] <TB2>     INFO: 41600 events read in total (3547ms).
[14:54:15.540] <TB2>     INFO: Test took 4682ms.
[14:54:15.543] <TB2>     INFO: scanning low vcal = 170
[14:54:15.962] <TB2>     INFO: Expecting 41600 events.
[14:54:20.224] <TB2>     INFO: 41600 events read in total (3547ms).
[14:54:20.225] <TB2>     INFO: Test took 4682ms.
[14:54:20.229] <TB2>     INFO: scanning low vcal = 180
[14:54:20.646] <TB2>     INFO: Expecting 41600 events.
[14:54:24.926] <TB2>     INFO: 41600 events read in total (3565ms).
[14:54:24.926] <TB2>     INFO: Test took 4697ms.
[14:54:24.929] <TB2>     INFO: scanning low vcal = 190
[14:54:25.345] <TB2>     INFO: Expecting 41600 events.
[14:54:29.603] <TB2>     INFO: 41600 events read in total (3543ms).
[14:54:29.604] <TB2>     INFO: Test took 4675ms.
[14:54:29.607] <TB2>     INFO: scanning low vcal = 200
[14:54:30.024] <TB2>     INFO: Expecting 41600 events.
[14:54:34.279] <TB2>     INFO: 41600 events read in total (3540ms).
[14:54:34.279] <TB2>     INFO: Test took 4672ms.
[14:54:34.282] <TB2>     INFO: scanning low vcal = 210
[14:54:34.700] <TB2>     INFO: Expecting 41600 events.
[14:54:38.939] <TB2>     INFO: 41600 events read in total (3524ms).
[14:54:38.940] <TB2>     INFO: Test took 4658ms.
[14:54:38.943] <TB2>     INFO: scanning low vcal = 220
[14:54:39.362] <TB2>     INFO: Expecting 41600 events.
[14:54:43.632] <TB2>     INFO: 41600 events read in total (3555ms).
[14:54:43.633] <TB2>     INFO: Test took 4690ms.
[14:54:43.635] <TB2>     INFO: scanning low vcal = 230
[14:54:44.058] <TB2>     INFO: Expecting 41600 events.
[14:54:48.334] <TB2>     INFO: 41600 events read in total (3561ms).
[14:54:48.334] <TB2>     INFO: Test took 4699ms.
[14:54:48.337] <TB2>     INFO: scanning low vcal = 240
[14:54:48.756] <TB2>     INFO: Expecting 41600 events.
[14:54:53.016] <TB2>     INFO: 41600 events read in total (3546ms).
[14:54:53.016] <TB2>     INFO: Test took 4679ms.
[14:54:53.019] <TB2>     INFO: scanning low vcal = 250
[14:54:53.439] <TB2>     INFO: Expecting 41600 events.
[14:54:57.696] <TB2>     INFO: 41600 events read in total (3542ms).
[14:54:57.696] <TB2>     INFO: Test took 4677ms.
[14:54:57.700] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:54:58.117] <TB2>     INFO: Expecting 41600 events.
[14:55:02.332] <TB2>     INFO: 41600 events read in total (3500ms).
[14:55:02.333] <TB2>     INFO: Test took 4633ms.
[14:55:02.336] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:55:02.755] <TB2>     INFO: Expecting 41600 events.
[14:55:06.970] <TB2>     INFO: 41600 events read in total (3500ms).
[14:55:06.971] <TB2>     INFO: Test took 4635ms.
[14:55:06.975] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:55:07.393] <TB2>     INFO: Expecting 41600 events.
[14:55:11.609] <TB2>     INFO: 41600 events read in total (3500ms).
[14:55:11.610] <TB2>     INFO: Test took 4636ms.
[14:55:11.614] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:55:12.031] <TB2>     INFO: Expecting 41600 events.
[14:55:16.247] <TB2>     INFO: 41600 events read in total (3501ms).
[14:55:16.248] <TB2>     INFO: Test took 4634ms.
[14:55:16.251] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:55:16.669] <TB2>     INFO: Expecting 41600 events.
[14:55:20.886] <TB2>     INFO: 41600 events read in total (3502ms).
[14:55:20.886] <TB2>     INFO: Test took 4635ms.
[14:55:21.432] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:55:21.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:55:21.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:55:21.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:55:21.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:55:21.437] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:55:58.436] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:55:58.436] <TB2>     INFO: non-linearity mean:  0.959 0.950 0.961 0.960 0.957 0.964 0.963 0.959 0.955 0.954 0.954 0.953 0.955 0.950 0.959 0.963
[14:55:58.436] <TB2>     INFO: non-linearity RMS:   0.007 0.007 0.005 0.006 0.006 0.007 0.005 0.005 0.007 0.006 0.007 0.006 0.006 0.007 0.006 0.004
[14:55:58.437] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:55:58.459] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:55:58.481] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:55:58.503] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:55:58.525] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:55:58.547] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:55:58.569] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:55:58.591] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:55:58.613] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:55:58.635] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:55:58.657] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:55:58.679] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:55:58.701] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:55:58.723] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:55:58.745] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:55:58.767] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-9-23_FPIXTest-17C-Nebraska-160915-1326-150V_2016-09-15_13h26m_1473963983//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:55:58.789] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[14:55:58.789] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:55:58.796] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:55:58.796] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:55:58.799] <TB2>     INFO: ######################################################################
[14:55:58.799] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:55:58.799] <TB2>     INFO: ######################################################################
[14:55:58.801] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:55:58.811] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:58.811] <TB2>     INFO:     run 1 of 1
[14:55:58.811] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:59.151] <TB2>     INFO: Expecting 3120000 events.
[14:56:47.709] <TB2>     INFO: 1295880 events read in total (47843ms).
[14:57:35.621] <TB2>     INFO: 2592610 events read in total (95755ms).
[14:57:55.271] <TB2>     INFO: 3120000 events read in total (115406ms).
[14:57:55.307] <TB2>     INFO: Test took 116496ms.
[14:57:55.375] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:55.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:56.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:58.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:59.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:01.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:02.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:04.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:05.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:06.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:08.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:09.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:10.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:12.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:13.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:15.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:16.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:18.204] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 506286080
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4417, RMS = 2.2849
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8077, RMS = 2.01869
[14:58:18.236] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.2771, RMS = 1.53848
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7889, RMS = 2.00117
[14:58:18.237] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5552, RMS = 1.62734
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6317, RMS = 1.79673
[14:58:18.238] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6084, RMS = 1.90657
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9121, RMS = 1.89752
[14:58:18.239] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6614, RMS = 1.81576
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3584, RMS = 2.12893
[14:58:18.240] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.3212, RMS = 1.61529
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1514, RMS = 1.47842
[14:58:18.241] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1351, RMS = 0.940391
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.891, RMS = 1.49142
[14:58:18.242] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1062, RMS = 1.34957
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2807, RMS = 1.84419
[14:58:18.243] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2792, RMS = 1.24425
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7722, RMS = 1.19225
[14:58:18.245] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5697, RMS = 1.09881
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0507, RMS = 1.24734
[14:58:18.246] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.809, RMS = 1.51276
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2098, RMS = 1.0264
[14:58:18.247] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7741, RMS = 1.85346
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6908, RMS = 2.21932
[14:58:18.248] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.7924, RMS = 1.4566
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.8155, RMS = 1.92652
[14:58:18.249] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8624, RMS = 1.91302
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5962, RMS = 2.08813
[14:58:18.250] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:58:18.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:58:18.251] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.9721, RMS = 1.90164
[14:58:18.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:58:18.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:58:18.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1066, RMS = 1.56583
[14:58:18.252] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6458, RMS = 1.41173
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6067, RMS = 1.31012
[14:58:18.253] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:18.255] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[14:58:18.256] <TB2>     INFO: number of dead bumps (per ROC):     3    0    0    1    0    1    2    0    0  190    1    0    0    0    0    0
[14:58:18.256] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:58:18.349] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:58:18.349] <TB2>     INFO: enter test to run
[14:58:18.349] <TB2>     INFO:   test:  no parameter change
[14:58:18.349] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[14:58:18.350] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[14:58:18.350] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[14:58:18.350] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:58:18.831] <TB2>    QUIET: Connection to board 141 closed.
[14:58:18.833] <TB2>     INFO: pXar: this is the end, my friend
[14:58:18.833] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
