
Where:
- `e(n)` is the current error  
- `Kp`, `Ki`, `Kd` are scaled PID gains  
- `Î”u(n)` is the change in PWM duty cycle  

---

## ğŸ§ª Verification & Testing
The design was verified at multiple levels:

### âœ” C Simulation (HLS)
- Verified PID logic correctness  
- Tested multiple setpoint and feedback cases  
- Ensured correct incremental behavior  

### âœ” RTL Simulation
- Verified control logic and PWM behavior  
- Observed waveform-level correctness  
- Confirmed enable and handshake signals  

### âœ” FPGA Validation
- Implemented on **Basys 3 FPGA**  
- Observed PWM output behavior on hardware  
- Verified duty cycle response to changing feedback  

---

## ğŸ› ï¸ Tools & Technologies
- **Languages**: C++, Verilog  
- **HLS**: Vivado HLS  
- **EDA Tools**: Vivado, QuestaSim  
- **Hardware**: Basys 3 FPGA  
- **Design Flow**: HLS â†’ RTL Integration â†’ FPGA Implementation  

---

## ğŸš€ Applications
- Embedded motor control  
- Robotics and automation  
- Real-time control systems  
- FPGA-based control accelerators  

---

## ğŸ“Œ Key Learnings
- Hardware implementation of control algorithms  
- HLS to RTL IP integration  
- FPGA-based real-time system design  
- Timing-aware and resource-efficient design practices  

---

## ğŸ“„ Author
**Maganti Shanmukha Sri Datta**  
M.Tech â€“ VLSI Design  
ğŸ“ Hyderabad, India  
