$version Generated by VerilatedVcd $end
$date Thu Oct  5 14:52:36 2023 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  3 # x [2:0] $end
  $var wire  7 % y [6:0] $end
  $scope module decoder $end
   $var wire  1 $ en $end
   $var wire  3 # x [2:0] $end
   $var wire  7 % y [6:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b001 #
0$
b0000000 %
#2
b010 #
#3
b100 #
#4
b000 #
1$
b1111111 %
#5
b001 #
b1111001 %
#6
b010 #
b0100010 %
#7
b011 #
b0110000 %
#8
b100 #
b0011001 %
#9
b101 #
b0010010 %
#10
b110 #
b0000010 %
#11
b111 #
b1111000 %
#12
