// Seed: 22008898
module module_0;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    input tri  id_0,
    input wand id_1
);
  tri id_3;
  assign id_3 = 1;
  assign id_3 = !id_3;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
  wire id_4;
  wire id_5, id_6;
  wire id_7;
  assign id_6#(
      .id_3(1 & 1),
      .id_5(id_1 == id_1)
  ) = id_6;
  tri0 id_8 = 1 - 1;
endmodule
