Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 21:26:21 2023
| Host         : NaphanCcnp-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (185)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (185)
--------------------------------------------------
 There are 185 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.639        0.000                      0                  298       -0.142       -0.142                      1                  298        4.500        0.000                       0                   170  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.639        0.000                      0                  298       -0.142       -0.142                      1                  298        4.500        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.639ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.142ns,  Total Violation       -0.142ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.175ns  (logic 1.582ns (22.055%)  route 5.592ns (77.945%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=3, routed)           5.592    12.051    graph_unit/clk_IBUF
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.124    12.175 f  graph_unit/y_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.175    graph_unit/y_delta_reg[2]_i_1_n_0
    SLICE_X46Y24         FDCE                                         f  graph_unit/y_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431    14.772    graph_unit/clk_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/C
                         clock pessimism              0.000    14.772    
                         clock uncertainty           -0.035    14.737    
    SLICE_X46Y24         FDCE (Setup_fdce_C_D)        0.077    14.814    graph_unit/y_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.237ns (32.538%)  route 4.638ns (67.462%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I2_O)        0.118    11.445 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.501    11.946    counter_unit/r_dig1_reg[3]_1[0]
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.371    14.635    counter_unit/r_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.237ns (32.538%)  route 4.638ns (67.462%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I2_O)        0.118    11.445 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.501    11.946    counter_unit/r_dig1_reg[3]_1[0]
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.371    14.635    counter_unit/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.237ns (32.538%)  route 4.638ns (67.462%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I2_O)        0.118    11.445 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.501    11.946    counter_unit/r_dig1_reg[3]_1[0]
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.371    14.635    counter_unit/r_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 2.237ns (32.538%)  route 4.638ns (67.462%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I2_O)        0.118    11.445 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.501    11.946    counter_unit/r_dig1_reg[3]_1[0]
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  counter_unit/r_dig1_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y21         FDCE (Setup_fdce_C_CE)      -0.371    14.635    counter_unit/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.635    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 2.243ns (32.263%)  route 4.709ns (67.737%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.451 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.572    12.023    counter_unit/E[0]
    SLICE_X48Y21         FDCE                                         r  counter_unit/r_dig0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.439    14.780    counter_unit/clk_IBUF_BUFG
    SLICE_X48Y21         FDCE                                         r  counter_unit/r_dig0_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X48Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.800    counter_unit/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 1.368ns (19.791%)  route 5.544ns (80.209%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    vga_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=53, routed)          1.272     6.870    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.994 f  vga_unit/char_addr_s_2_reg[6]_i_2/O
                         net (fo=9, routed)           0.980     7.974    vga_unit/h_count_reg_reg[5]_0[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.126 r  vga_unit/addr_reg_reg_i_18/O
                         net (fo=20, routed)          0.506     8.632    vga_unit/addr_reg_reg_i_18_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.326     8.958 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.948     9.906    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.030 f  vga_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.945    10.974    vga_unit/rgb_reg[7]_i_2_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.894    11.993    rgb_next[7]
    SLICE_X36Y30         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y30         FDCE (Setup_fdce_C_D)       -0.061    14.939    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 vga_unit/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 1.368ns (19.782%)  route 5.547ns (80.218%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.559     5.080    vga_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  vga_unit/h_count_reg_reg[7]/Q
                         net (fo=53, routed)          1.272     6.870    vga_unit/h_count_reg_reg[9]_0[7]
    SLICE_X47Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.994 f  vga_unit/char_addr_s_2_reg[6]_i_2/O
                         net (fo=9, routed)           0.980     7.974    vga_unit/h_count_reg_reg[5]_0[0]
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.152     8.126 r  vga_unit/addr_reg_reg_i_18/O
                         net (fo=20, routed)          0.506     8.632    vga_unit/addr_reg_reg_i_18_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I3_O)        0.326     8.958 f  vga_unit/rgb_reg[7]_i_4/O
                         net (fo=1, routed)           0.948     9.906    vga_unit/rgb_reg[7]_i_4_n_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I1_O)        0.124    10.030 f  vga_unit/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.945    10.974    vga_unit/rgb_reg[7]_i_2_n_0
    SLICE_X46Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.098 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=2, routed)           0.897    11.996    rgb_next[7]
    SLICE_X36Y30         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.434    14.775    clk_IBUF_BUFG
    SLICE_X36Y30         FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X36Y30         FDCE (Setup_fdce_C_D)       -0.058    14.942    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -11.996    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.243ns (33.371%)  route 4.478ns (66.629%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.451 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.341    11.793    counter_unit/E[0]
    SLICE_X48Y20         FDCE                                         r  counter_unit/r_dig0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  counter_unit/r_dig0_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.801    counter_unit/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.721ns  (logic 2.243ns (33.371%)  route 4.478ns (66.629%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  graph_unit/y_ball_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.419     5.490 r  graph_unit/y_ball_reg_reg[0]/Q
                         net (fo=26, routed)          0.809     6.299    graph_unit/y_ball_reg_reg[9]_0[0]
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.299     6.598 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.502     7.100    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.224 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=7, routed)           0.476     7.699    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.823 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.338     8.161    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.546 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     8.546    graph_unit/x_delta_next3_carry_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.817 r  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.740     9.557    graph_unit/x_delta_next316_in
    SLICE_X48Y22         LUT6 (Prop_lut6_I3_O)        0.373     9.930 r  graph_unit/x_delta_reg[6]_i_2/O
                         net (fo=2, routed)           0.555    10.485    graph_unit/x_delta_reg[6]_i_2_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.609 r  graph_unit/r_dig0[3]_i_4/O
                         net (fo=2, routed)           0.718    11.327    graph_unit/r_dig0[3]_i_4_n_0
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.124    11.451 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.341    11.793    counter_unit/E[0]
    SLICE_X48Y20         FDCE                                         r  counter_unit/r_dig0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.440    14.781    counter_unit/clk_IBUF_BUFG
    SLICE_X48Y20         FDCE                                         r  counter_unit/r_dig0_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.801    counter_unit/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  3.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.142ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_delta_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.271ns (14.046%)  route 1.661ns (85.954%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.661     1.887    graph_unit/clk_IBUF
    SLICE_X49Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.932 r  graph_unit/x_delta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.932    graph_unit/x_delta_reg[6]_i_1_n_0
    SLICE_X49Y24         FDCE                                         r  graph_unit/x_delta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.820     1.947    graph_unit/clk_IBUF_BUFG
    SLICE_X49Y24         FDCE                                         r  graph_unit/x_delta_reg_reg[6]/C
                         clock pessimism              0.000     1.947    
                         clock uncertainty            0.035     1.983    
    SLICE_X49Y24         FDCE (Hold_fdce_C_D)         0.092     2.075    graph_unit/x_delta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                 -0.142    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.271ns (12.768%)  route 1.854ns (87.232%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.854     2.081    graph_unit/clk_IBUF
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.126 r  graph_unit/y_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.126    graph_unit/y_delta_reg[2]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.945    graph_unit/clk_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  graph_unit/y_delta_reg_reg[2]/C
                         clock pessimism              0.000     1.945    
                         clock uncertainty            0.035     1.981    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.120     2.101    graph_unit/y_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.435    timer_unit/clk_IBUF_BUFG
    SLICE_X47Y26         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     1.698    timer_unit/timer_reg[1]
    SLICE_X46Y26         LUT5 (Prop_lut5_I2_O)        0.048     1.746 r  timer_unit/timer_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    timer_unit/timer_next[3]
    SLICE_X46Y26         FDPE                                         r  timer_unit/timer_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.819     1.946    timer_unit/clk_IBUF_BUFG
    SLICE_X46Y26         FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDPE (Hold_fdpe_C_D)         0.131     1.579    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.552     1.435    timer_unit/clk_IBUF_BUFG
    SLICE_X47Y26         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.576 r  timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.121     1.698    timer_unit/timer_reg[1]
    SLICE_X46Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.743 r  timer_unit/timer_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    timer_unit/timer_next[2]
    SLICE_X46Y26         FDPE                                         r  timer_unit/timer_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.819     1.946    timer_unit/clk_IBUF_BUFG
    SLICE_X46Y26         FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X46Y26         FDPE (Hold_fdpe_C_D)         0.120     1.568    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ball_reg_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X52Y24         FDCE                                         r  ball_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDCE (Prop_fdce_C_Q)         0.164     1.600 r  ball_reg_2_reg[3]/Q
                         net (fo=5, routed)           0.083     1.684    ball_reg_2[3]
    SLICE_X53Y24         LUT6 (Prop_lut6_I3_O)        0.045     1.729 r  ball_reg_2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.729    ball_reg_2[4]_i_1_n_0
    SLICE_X53Y24         FDCE                                         r  ball_reg_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X53Y24         FDCE                                         r  ball_reg_2_reg[4]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X53Y24         FDCE (Hold_fdce_C_D)         0.092     1.541    ball_reg_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ball_reg_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X53Y24         FDCE                                         r  ball_reg_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  ball_reg_2_reg[6]/Q
                         net (fo=3, routed)           0.083     1.647    ball_reg_2[6]
    SLICE_X53Y24         LUT6 (Prop_lut6_I2_O)        0.099     1.746 r  ball_reg_2[7]_i_2/O
                         net (fo=1, routed)           0.000     1.746    ball_reg_2[7]_i_2_n_0
    SLICE_X53Y24         FDCE                                         r  ball_reg_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X53Y24         FDCE                                         r  ball_reg_2_reg[7]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X53Y24         FDCE (Hold_fdce_C_D)         0.092     1.528    ball_reg_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 counter_unit/r_dig0_2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig0_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.385%)  route 0.191ns (50.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553     1.436    counter_unit/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  counter_unit/r_dig0_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  counter_unit/r_dig0_2_reg[3]/Q
                         net (fo=4, routed)           0.191     1.768    counter_unit/r_dig0_2_reg[3]_0[3]
    SLICE_X50Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.813 r  counter_unit/r_dig0_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    counter_unit/r_dig0_2[1]_i_1_n_0
    SLICE_X50Y24         FDCE                                         r  counter_unit/r_dig0_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    counter_unit/clk_IBUF_BUFG
    SLICE_X50Y24         FDCE                                         r  counter_unit/r_dig0_2_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X50Y24         FDCE (Hold_fdce_C_D)         0.120     1.590    counter_unit/r_dig0_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ball_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X52Y20         FDCE                                         r  ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  ball_reg_reg[7]/Q
                         net (fo=3, routed)           0.137     1.741    ball_reg[7]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.786 r  ball_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.786    ball_reg[7]_i_2_n_0
    SLICE_X52Y20         FDCE                                         r  ball_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X52Y20         FDCE                                         r  ball_reg_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y20         FDCE (Hold_fdce_C_D)         0.121     1.561    ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter_unit/r_dig1_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/r_dig1_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.232ns (66.675%)  route 0.116ns (33.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.553     1.436    counter_unit/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  counter_unit/r_dig1_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDCE (Prop_fdce_C_Q)         0.128     1.564 r  counter_unit/r_dig1_2_reg[2]/Q
                         net (fo=4, routed)           0.116     1.680    counter_unit/r_dig1_2_reg[3]_0[2]
    SLICE_X51Y24         LUT5 (Prop_lut5_I1_O)        0.104     1.784 r  counter_unit/r_dig1_2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.784    counter_unit/r_dig1_2[3]_i_2_n_0
    SLICE_X51Y24         FDCE                                         r  counter_unit/r_dig1_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    counter_unit/clk_IBUF_BUFG
    SLICE_X51Y24         FDCE                                         r  counter_unit/r_dig1_2_reg[3]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X51Y24         FDCE (Hold_fdce_C_D)         0.107     1.543    counter_unit/r_dig1_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.637%)  route 0.148ns (44.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  ball_reg_reg[1]/Q
                         net (fo=9, routed)           0.148     1.728    ball_reg[1]
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.045     1.773 r  ball_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    ball_reg[3]_i_1_n_0
    SLICE_X51Y21         FDCE                                         r  ball_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X51Y21         FDCE                                         r  ball_reg_reg[3]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDCE (Hold_fdce_C_D)         0.092     1.531    ball_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X49Y25   FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y25   FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y25   FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y25   FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y24   ball_reg_2_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y24   ball_reg_2_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y24   ball_reg_2_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y24   ball_reg_2_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y24   ball_reg_2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y24   ball_reg_2_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y25   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y24   ball_reg_2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y24   ball_reg_2_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.476ns (49.261%)  route 4.610ns (50.739%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.313     3.230    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.152     3.382 r  graph_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.960     5.342    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.085 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.085    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.940ns  (logic 4.235ns (47.378%)  route 4.704ns (52.622%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.309     3.227    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     3.351 r  graph_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.058     5.408    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.940 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.940    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.448ns (49.877%)  route 4.470ns (50.123%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.309     3.227    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.154     3.381 r  graph_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.823     5.204    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     8.917 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.917    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.704ns  (logic 4.239ns (48.702%)  route 4.465ns (51.298%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 f  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.313     3.230    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124     3.354 r  graph_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.815     5.169    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.704 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.704    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.036ns (47.245%)  route 4.506ns (52.755%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.506     5.024    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.542 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.542    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 4.452ns (52.150%)  route 4.085ns (47.850%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     2.806    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.150     2.956 r  graph_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.858     4.815    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722     8.537 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.537    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.208ns (49.459%)  route 4.301ns (50.541%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.152     1.608    graph_unit/seg_OBUF[0]_inst_i_1_0[1]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.732 f  graph_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.124     2.857    graph_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.981 r  graph_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.024     5.005    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.509 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.509    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 4.233ns (51.137%)  route 4.045ns (48.863%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.337     1.793    graph_unit/seg_OBUF[0]_inst_i_1_0[0]
    SLICE_X52Y22         LUT5 (Prop_lut5_I2_O)        0.124     1.917 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.889     2.806    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124     2.930 r  graph_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.819     4.749    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.278 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.278    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.316ns (59.703%)  route 2.913ns (40.297%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.844     1.300    q7seg/Q[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.154     1.454 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.069     3.523    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.229 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.229    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 1.451ns (20.304%)  route 5.696ns (79.696%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         5.696     7.147    vga_unit/AR[0]
    SLICE_X46Y22         FDCE                                         f  vga_unit/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[6]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[6]/Q
                         net (fo=1, routed)           0.118     0.259    uart/transmitter/Q[6]
    SLICE_X43Y32         FDRE                                         r  uart/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.118     0.259    uart/transmitter/Q[5]
    SLICE_X43Y32         FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.051%)  route 0.130ns (47.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=5, routed)           0.130     0.271    uart/data_out[0]
    SLICE_X45Y32         FDRE                                         r  uart/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.116     0.280    uart/transmitter/Q[4]
    SLICE_X43Y32         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.752%)  route 0.136ns (45.248%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=6, routed)           0.136     0.300    uart/data_out[2]
    SLICE_X42Y32         FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.065%)  route 0.114ns (37.935%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[7]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.114     0.255    uart/transmitter/count_reg[7]
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.300 r  uart/transmitter/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.300    uart/transmitter/bit_out_i_3_n_0
    SLICE_X42Y33         FDRE                                         r  uart/transmitter/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.227ns (75.116%)  route 0.075ns (24.884%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.075     0.203    uart/receiver/last_bit
    SLICE_X44Y35         LUT6 (Prop_lut6_I1_O)        0.099     0.302 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.302    uart/receiver/receiving_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.076     0.204    uart/receiver/last_bit
    SLICE_X44Y35         LUT5 (Prop_lut5_I2_O)        0.099     0.303 r  uart/receiver/received_i_1/O
                         net (fo=1, routed)           0.000     0.303    uart/receiver/received_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  uart/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.263%)  route 0.171ns (54.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE                         0.000     0.000 r  uart/data_in_reg[0]/C
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_in_reg[0]/Q
                         net (fo=1, routed)           0.171     0.312    uart/transmitter/Q[0]
    SLICE_X43Y32         FDRE                                         r  uart/transmitter/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.146%)  route 0.128ns (40.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  uart/transmitter/sending_reg/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/sending_reg/Q
                         net (fo=4, routed)           0.128     0.269    uart/transmitter/sending
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  uart/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.314    uart/transmitter/sending_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  uart/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 4.476ns (51.384%)  route 4.234ns (48.616%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=9, routed)           0.962     6.489    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X52Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.613 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.313     7.926    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.152     8.078 r  graph_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.960    10.038    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.781 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.781    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.452ns (51.519%)  route 4.189ns (48.481%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.552     5.073    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y23         FDCE                                         r  graph_unit/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  graph_unit/x_ball_reg_reg[3]/Q
                         net (fo=12, routed)          1.181     6.711    graph_unit/x_ball_reg_reg[9]_0[3]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.835 r  graph_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.149     7.984    graph_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.150     8.134 r  graph_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.858     9.993    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.714 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.714    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.235ns (49.455%)  route 4.329ns (50.545%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=9, routed)           0.962     6.489    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X52Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.613 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.309     7.923    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.047 r  graph_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.058    10.104    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.636 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.636    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.448ns (52.069%)  route 4.094ns (47.931%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.527 f  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=9, routed)           0.962     6.489    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X52Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.613 r  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.309     7.923    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I2_O)        0.154     8.077 r  graph_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.823     9.899    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.613 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.613    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.208ns (49.588%)  route 4.278ns (50.412%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.552     5.073    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y23         FDCE                                         r  graph_unit/x_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  graph_unit/x_ball_reg_reg[4]/Q
                         net (fo=11, routed)          1.130     6.660    graph_unit/x_ball_reg_reg[9]_0[4]
    SLICE_X52Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.784 f  graph_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.124     7.908    graph_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.124     8.032 r  graph_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.024    10.056    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.560 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.560    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.233ns (50.499%)  route 4.149ns (49.501%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.552     5.073    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y23         FDCE                                         r  graph_unit/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y23         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  graph_unit/x_ball_reg_reg[3]/Q
                         net (fo=12, routed)          1.181     6.711    graph_unit/x_ball_reg_reg[9]_0[3]
    SLICE_X52Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.835 r  graph_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.149     7.984    graph_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.108 r  graph_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.819     9.927    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.456 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.456    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 graph_unit/x_ball_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 4.239ns (50.897%)  route 4.090ns (49.103%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.550     5.071    graph_unit/clk_IBUF_BUFG
    SLICE_X48Y25         FDCE                                         r  graph_unit/x_ball_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  graph_unit/x_ball_reg_reg[9]/Q
                         net (fo=9, routed)           0.962     6.489    graph_unit/x_ball_reg_reg[9]_0[9]
    SLICE_X52Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.613 f  graph_unit/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.313     7.926    graph_unit/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.050 r  graph_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.815     9.865    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.400 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.400    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.750ns  (logic 3.986ns (51.437%)  route 3.764ns (48.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.764     9.295    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.825 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.825    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 3.981ns (54.244%)  route 3.358ns (45.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X47Y20         FDCE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           3.358     8.889    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.414 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.414    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 4.021ns (55.734%)  route 3.194ns (44.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.554     5.075    clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDCE (Prop_fdce_C_Q)         0.518     5.593 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.194     8.787    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.503    12.291 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.291    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.914%)  route 0.119ns (39.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555     1.438    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=32, routed)          0.119     1.698    vga_unit/Q[6]
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.743 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.743    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X40Y19         FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.051%)  route 0.134ns (41.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.555     1.438    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y19         FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=34, routed)          0.134     1.714    vga_unit/Q[5]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X42Y19         FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.189ns (58.195%)  route 0.136ns (41.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.554     1.437    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=31, routed)          0.136     1.714    vga_unit/Q[7]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.048     1.762 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X42Y20         FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.407%)  route 0.138ns (42.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=25, routed)          0.138     1.719    vga_unit/Q[2]
    SLICE_X42Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.764 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.189ns (57.798%)  route 0.138ns (42.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y17         FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=25, routed)          0.138     1.719    vga_unit/Q[2]
    SLICE_X42Y17         LUT5 (Prop_lut5_I3_O)        0.048     1.767 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X42Y17         FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.382%)  route 0.169ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X47Y18         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=28, routed)          0.169     1.750    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X46Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.795 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.795    vga_unit/h_count_next[9]
    SLICE_X46Y18         FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.091%)  route 0.171ns (47.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  vga_unit/v_count_reg_reg[0]/Q
                         net (fo=28, routed)          0.171     1.752    vga_unit/Q[0]
    SLICE_X40Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  vga_unit/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    vga_unit/v_count_next[0]_i_1_n_0
    SLICE_X40Y17         FDCE                                         r  vga_unit/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.877%)  route 0.173ns (48.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=26, routed)          0.173     1.754    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X49Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.799 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga_unit/h_count_next[3]_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.190ns (52.408%)  route 0.173ns (47.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.557     1.440    vga_unit/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=26, routed)          0.173     1.754    vga_unit/h_count_reg_reg[9]_0[3]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.049     1.803 r  vga_unit/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga_unit/h_count_next[4]_i_1_n_0
    SLICE_X49Y21         FDCE                                         r  vga_unit/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.246ns (59.041%)  route 0.171ns (40.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.551     1.434    vga_unit/clk_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.148     1.582 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=18, routed)          0.171     1.753    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X46Y23         LUT1 (Prop_lut1_I0_O)        0.098     1.851 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_unit/h_count_next[0]
    SLICE_X46Y23         FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.451ns (19.155%)  route 6.125ns (80.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.125     7.576    vga_unit/AR[0]
    SLICE_X44Y23         FDCE                                         f  vga_unit/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433     4.774    vga_unit/clk_IBUF_BUFG
    SLICE_X44Y23         FDCE                                         r  vga_unit/h_sync_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.451ns (19.166%)  route 6.120ns (80.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.120     7.571    graph_unit/AR[0]
    SLICE_X45Y23         FDCE                                         f  graph_unit/y_ball_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433     4.774    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y23         FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.451ns (19.166%)  route 6.120ns (80.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.120     7.571    graph_unit/AR[0]
    SLICE_X45Y23         FDCE                                         f  graph_unit/y_ball_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433     4.774    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y23         FDCE                                         r  graph_unit/y_ball_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.451ns (19.166%)  route 6.120ns (80.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.120     7.571    graph_unit/AR[0]
    SLICE_X45Y23         FDCE                                         f  graph_unit/y_ball_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433     4.774    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y23         FDCE                                         r  graph_unit/y_ball_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.571ns  (logic 1.451ns (19.166%)  route 6.120ns (80.834%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.120     7.571    graph_unit/AR[0]
    SLICE_X45Y23         FDCE                                         f  graph_unit/y_ball_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.433     4.774    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y23         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.451ns (19.315%)  route 6.062ns (80.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.062     7.513    graph_unit/AR[0]
    SLICE_X45Y24         FDCE                                         f  graph_unit/y_ball_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431     4.772    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  graph_unit/y_ball_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.451ns (19.315%)  route 6.062ns (80.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.062     7.513    graph_unit/AR[0]
    SLICE_X45Y24         FDCE                                         f  graph_unit/y_ball_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431     4.772    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  graph_unit/y_ball_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.451ns (19.315%)  route 6.062ns (80.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.062     7.513    graph_unit/AR[0]
    SLICE_X45Y24         FDCE                                         f  graph_unit/y_ball_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431     4.772    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  graph_unit/y_ball_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_ball_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.513ns  (logic 1.451ns (19.315%)  route 6.062ns (80.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=154, routed)         6.062     7.513    graph_unit/AR[0]
    SLICE_X45Y24         FDCE                                         f  graph_unit/y_ball_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.431     4.772    graph_unit/clk_IBUF_BUFG
    SLICE_X45Y24         FDCE                                         r  graph_unit/y_ball_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            last_rec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.290ns  (logic 1.575ns (21.607%)  route 5.715ns (78.393%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=154, routed)         5.715     7.166    uart/receiver/AR[0]
    SLICE_X44Y30         LUT3 (Prop_lut3_I1_O)        0.124     7.290 r  uart/receiver/last_rec_i_1/O
                         net (fo=1, routed)           0.000     7.290    uart_n_3
    SLICE_X44Y30         FDRE                                         r  last_rec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.437     4.778    clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  last_rec_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/h_count_next_reg_n_0_[6]
    SLICE_X49Y23         FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    vga_unit/clk_IBUF_BUFG
    SLICE_X49Y23         FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.120     0.261    vga_unit/v_count_next_reg_n_0_[6]
    SLICE_X41Y19         FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.950    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  vga_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X46Y23         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.113     0.261    vga_unit/h_count_next_reg_n_0_[2]
    SLICE_X46Y24         FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.818     1.945    vga_unit/clk_IBUF_BUFG
    SLICE_X46Y24         FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X42Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.100     0.264    vga_unit/v_count_next_reg_n_0_[1]
    SLICE_X41Y19         FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.823     1.950    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y19         FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.358%)  route 0.163ns (53.642%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[7]/C
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.163     0.304    vga_unit/h_count_next_reg_n_0_[7]
    SLICE_X50Y19         FDCE                                         r  vga_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.827     1.954    vga_unit/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  vga_unit/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.384%)  route 0.177ns (55.616%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.177     0.318    vga_unit/h_count_next_reg_n_0_[3]
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    vga_unit/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.575%)  route 0.160ns (49.425%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X46Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.160     0.324    vga_unit/h_count_next_reg_n_0_[5]
    SLICE_X45Y22         FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.821     1.948    vga_unit/clk_IBUF_BUFG
    SLICE_X45Y22         FDCE                                         r  vga_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[0]/C
    SLICE_X40Y17         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.191     0.332    vga_unit/v_count_next_reg_n_0_[0]
    SLICE_X41Y17         FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    vga_unit/clk_IBUF_BUFG
    SLICE_X41Y17         FDCE                                         r  vga_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.463%)  route 0.205ns (61.537%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[4]/C
    SLICE_X49Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.205     0.333    vga_unit/h_count_next_reg_n_0_[4]
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.825     1.952    vga_unit/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  vga_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X42Y20         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.170     0.334    vga_unit/v_count_next_reg_n_0_[9]
    SLICE_X43Y20         FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.822     1.949    vga_unit/clk_IBUF_BUFG
    SLICE_X43Y20         FDCE                                         r  vga_unit/v_count_reg_reg[9]/C





