Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 20:15:53 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.203        0.000                      0                 1077        0.024        0.000                      0                 1077        3.750        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.203        0.000                      0                 1073        0.024        0.000                      0                 1073        3.750        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.171        0.000                      0                    4        0.895        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 2.950ns (32.039%)  route 6.258ns (67.961%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.368 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.368    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.485    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.800 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.598    12.398    alum/data1[11]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.307    12.705 r  alum/ram_reg_i_60/O
                         net (fo=1, routed)           0.295    13.000    sm/D_registers_q_reg[7][11]
    SLICE_X47Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.656    13.780    display/ram_reg_7
    SLICE_X49Y87         LUT5 (Prop_lut5_I3_O)        0.124    13.904 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.434    14.339    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.480ns  (logic 1.678ns (17.701%)  route 7.802ns (82.299%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=102, routed)         1.533     7.123    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X47Y80         LUT2 (Prop_lut2_I1_O)        0.152     7.275 r  sm/D_states_q[7]_i_6/O
                         net (fo=8, routed)           0.530     7.805    sm/D_states_q[7]_i_6_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.326     8.131 r  sm/out_sig0_carry_i_24/O
                         net (fo=1, routed)           0.428     8.558    sm/out_sig0_carry_i_24_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.682 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          1.246     9.928    sm/M_sm_ra1[2]
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.052 r  sm/ram_reg_i_80/O
                         net (fo=7, routed)           1.079    11.131    sm/D_registers_q_reg[7][2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.255 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    12.190    sm/D_states_q[7]_i_44_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.314 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.571    12.885    sm/accel_edge/D_states_q_reg[0]_rep__1_10
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.009 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.430    13.440    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    13.564 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.050    14.614    sm/accel_edge_n_2
    SLICE_X41Y84         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    sm/clk_IBUF_BUFG
    SLICE_X41Y84         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X41Y84         FDSE (Setup_fdse_C_CE)      -0.205    14.853    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.835ns (19.384%)  route 7.631ns (80.616%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X43Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.456     5.585 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=114, routed)         1.112     6.697    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.821 r  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.655     7.476    sm/out_sig0_carry_i_37_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.000     7.600    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.575     8.386    sm/out_sig0_carry_i_22_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.299     8.685 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          1.246     9.931    sm/M_sm_ra1[2]
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.055 r  sm/ram_reg_i_80/O
                         net (fo=7, routed)           1.079    11.134    sm/D_registers_q_reg[7][2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.258 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    12.193    sm/D_states_q[7]_i_44_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.571    12.888    sm/accel_edge/D_states_q_reg[0]_rep__1_10
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.012 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.430    13.442    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    13.566 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.029    14.595    sm/accel_edge_n_2
    SLICE_X44Y85         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.433    14.837    sm/clk_IBUF_BUFG
    SLICE_X44Y85         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X44Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.855    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.835ns (19.384%)  route 7.631ns (80.616%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X43Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.456     5.585 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=114, routed)         1.112     6.697    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.821 r  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.655     7.476    sm/out_sig0_carry_i_37_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.000     7.600    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.575     8.386    sm/out_sig0_carry_i_22_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.299     8.685 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          1.246     9.931    sm/M_sm_ra1[2]
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.055 r  sm/ram_reg_i_80/O
                         net (fo=7, routed)           1.079    11.134    sm/D_registers_q_reg[7][2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.258 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    12.193    sm/D_states_q[7]_i_44_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.571    12.888    sm/accel_edge/D_states_q_reg[0]_rep__1_10
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.012 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.430    13.442    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    13.566 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.029    14.595    sm/accel_edge_n_2
    SLICE_X45Y85         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.433    14.837    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y85         FDSE (Setup_fdse_C_CE)      -0.205    14.855    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 1.835ns (19.384%)  route 7.631ns (80.616%))
  Logic Levels:           9  (LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X43Y82         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDSE (Prop_fdse_C_Q)         0.456     5.585 r  sm/D_states_q_reg[3]_rep/Q
                         net (fo=114, routed)         1.112     6.697    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.821 r  sm/out_sig0_carry_i_37/O
                         net (fo=1, routed)           0.655     7.476    sm/out_sig0_carry_i_37_n_0
    SLICE_X49Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.600 r  sm/out_sig0_carry_i_34/O
                         net (fo=1, routed)           0.000     7.600    sm/out_sig0_carry_i_34_n_0
    SLICE_X49Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     7.812 r  sm/out_sig0_carry_i_22/O
                         net (fo=1, routed)           0.575     8.386    sm/out_sig0_carry_i_22_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.299     8.685 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          1.246     9.931    sm/M_sm_ra1[2]
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.055 r  sm/ram_reg_i_80/O
                         net (fo=7, routed)           1.079    11.134    sm/D_registers_q_reg[7][2]
    SLICE_X44Y83         LUT6 (Prop_lut6_I3_O)        0.124    11.258 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    12.193    sm/D_states_q[7]_i_44_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.124    12.317 r  sm/D_states_q[7]_i_24/O
                         net (fo=1, routed)           0.571    12.888    sm/accel_edge/D_states_q_reg[0]_rep__1_10
    SLICE_X48Y80         LUT6 (Prop_lut6_I4_O)        0.124    13.012 r  sm/accel_edge/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.430    13.442    sm/accel_edge/D_states_q[7]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    13.566 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.029    14.595    sm/accel_edge_n_2
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.433    14.837    sm/clk_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X45Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.855    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.950ns (32.242%)  route 6.200ns (67.758%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.368 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.368    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.485 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.485    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.800 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.598    12.398    alum/data1[11]
    SLICE_X46Y89         LUT3 (Prop_lut3_I0_O)        0.307    12.705 r  alum/ram_reg_i_60/O
                         net (fo=1, routed)           0.295    13.000    sm/D_registers_q_reg[7][11]
    SLICE_X47Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.365    13.490    sm/ram_reg_i_52_8
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.614 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.667    14.281    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.477ns (27.116%)  route 6.658ns (72.884%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.065 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.845    11.910    alum/data1[1]
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.338    12.248 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.416    12.664    sm/ram_reg
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.355    13.019 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.443    13.462    sm/ram_reg_i_40_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.124    13.586 r  sm/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.680    14.266    brams/bram1/ADDRARDADDR[1]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.628ns (28.848%)  route 6.482ns (71.152%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.478 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.570    12.048    alum/data1[3]
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.307    12.355 r  alum/ram_reg_i_79/O
                         net (fo=1, routed)           0.302    12.657    sm/ram_reg_2
    SLICE_X44Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.781 r  sm/ram_reg_i_35/O
                         net (fo=3, routed)           0.606    13.387    display/ram_reg_1
    SLICE_X47Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.511 r  display/ram_reg_i_10/O
                         net (fo=1, routed)           0.730    14.241    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.241    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.833ns (31.107%)  route 6.274ns (68.893%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.368 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.368    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.683 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.574    12.257    alum/data1[7]
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.307    12.564 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.288    12.853    sm/D_registers_q_reg[7][7]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.977 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.469    13.446    display/ram_reg_15
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.124    13.570 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.668    14.238    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y35         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.541    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.238    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 2.477ns (27.286%)  route 6.601ns (72.714%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.587 f  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          0.900     6.487    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X45Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.611 f  sm/D_stage_q[3]_i_3/O
                         net (fo=7, routed)           0.641     7.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.375 r  sm/out_sig0_carry__2_i_26/O
                         net (fo=2, routed)           0.964     8.339    sm/out_sig0_carry__2_i_26_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.463 r  sm/out_sig0_carry__2_i_12/O
                         net (fo=13, routed)          0.373     8.837    L_reg/M_sm_ra2[0]
    SLICE_X42Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.961 f  L_reg/ram_reg_i_92/O
                         net (fo=11, routed)          0.933     9.893    sm/M_sm_rd2[1]
    SLICE_X46Y88         LUT3 (Prop_lut3_I2_O)        0.150    10.043 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.507    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y85         LUT2 (Prop_lut2_I1_O)        0.328    10.835 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.835    alum/ram_reg_i_41_0[1]
    SLICE_X46Y85         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    11.065 r  alum/out_sig0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.845    11.910    alum/data1[1]
    SLICE_X42Y86         LUT3 (Prop_lut3_I0_O)        0.338    12.248 r  alum/ram_reg_i_87/O
                         net (fo=1, routed)           0.416    12.664    sm/ram_reg
    SLICE_X41Y87         LUT6 (Prop_lut6_I4_O)        0.355    13.019 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.178    13.197    sm/ram_reg_i_40_n_0
    SLICE_X41Y87         LUT5 (Prop_lut5_I4_O)        0.124    13.321 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.888    14.209    brams/bram2/ram_reg_1[1]
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.480    14.885    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X1Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.541    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.209    
  -------------------------------------------------------------------
                         slack                                  0.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.855    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.859    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.859    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.859    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.859    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y88         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X56Y88         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.776    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y87         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.610%)  route 0.279ns (66.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.563     1.507    sr3/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.279     1.926    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y87         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.830     2.020    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y87         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.520    
    SLICE_X56Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y35   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y88   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y90   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y88   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y86   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.903ns (20.523%)  route 3.497ns (79.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=89, routed)          1.692     7.280    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.120     7.400 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.180     8.581    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.327     8.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.532    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.903ns (20.523%)  route 3.497ns (79.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=89, routed)          1.692     7.280    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.120     7.400 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.180     8.581    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.327     8.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.532    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.903ns (20.523%)  route 3.497ns (79.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=89, routed)          1.692     7.280    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.120     7.400 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.180     8.581    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.327     8.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.532    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.903ns (20.523%)  route 3.497ns (79.477%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.548     5.132    sm/clk_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=89, routed)          1.692     7.280    sm/D_states_q_reg[0]_rep__0_0
    SLICE_X55Y81         LUT2 (Prop_lut2_I1_O)        0.120     7.400 r  sm/D_stage_q[3]_i_2/O
                         net (fo=3, routed)           1.180     8.581    sm/D_stage_q[3]_i_2_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.327     8.908 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.624     9.532    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.437    14.841    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X50Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    14.703    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.616%)  route 0.674ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_ddr_q_reg/Q
                         net (fo=94, routed)          0.454     2.099    sm/M_display_reading
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.364    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.616%)  route 0.674ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_ddr_q_reg/Q
                         net (fo=94, routed)          0.454     2.099    sm/M_display_reading
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.364    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.616%)  route 0.674ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_ddr_q_reg/Q
                         net (fo=94, routed)          0.454     2.099    sm/M_display_reading
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.364    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.616%)  route 0.674ns (78.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y84         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_ddr_q_reg/Q
                         net (fo=94, routed)          0.454     2.099    sm/M_display_reading
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.045     2.144 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.220     2.364    fifo_reset_cond/AS[0]
    SLICE_X50Y86         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y86         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X50Y86         FDPE (Remov_fdpe_C_PRE)     -0.071     1.469    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.895    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.165ns  (logic 10.673ns (30.350%)  route 24.493ns (69.650%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT3=1 LUT4=9 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.328    33.173    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT3 (Prop_lut3_I1_O)        0.124    33.297 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.460    36.758    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.301 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.301    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.098ns  (logic 10.899ns (31.055%)  route 24.198ns (68.945%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.302    33.147    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.150    33.297 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.192    36.489    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.234 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.234    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.094ns  (logic 10.673ns (30.413%)  route 24.421ns (69.587%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.100    32.945    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I0_O)        0.124    33.069 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.617    36.686    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.230 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.230    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.994ns  (logic 10.895ns (31.135%)  route 24.098ns (68.865%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.364    33.209    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I1_O)        0.150    33.359 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.030    36.389    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    40.130 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.130    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.971ns  (logic 10.674ns (30.522%)  route 24.297ns (69.478%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.302    33.147    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.124    33.271 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.291    36.562    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.107 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.107    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.912ns  (logic 10.895ns (31.207%)  route 24.017ns (68.793%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.100    32.945    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I2_O)        0.153    33.098 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.213    36.311    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.048 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.048    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.893ns  (logic 10.661ns (30.555%)  route 24.231ns (69.445%))
  Logic Levels:           29  (CARRY4=7 LUT2=1 LUT4=10 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X40Y89         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=18, routed)          2.007     7.562    L_reg/Q[7]
    SLICE_X42Y76         LUT5 (Prop_lut5_I1_O)        0.321     7.883 r  L_reg/L_036effa7_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.850     8.733    L_reg/L_036effa7_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.328     9.061 f  L_reg/L_036effa7_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.850     9.911    L_reg/L_036effa7_remainder0__0_carry_i_12__0_n_0
    SLICE_X39Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.035 f  L_reg/L_036effa7_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           1.066    11.101    L_reg/L_036effa7_remainder0__0_carry_i_13__0_n_0
    SLICE_X39Y75         LUT6 (Prop_lut6_I5_O)        0.124    11.225 r  L_reg/L_036effa7_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.185    12.410    L_reg/L_036effa7_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y74         LUT4 (Prop_lut4_I0_O)        0.124    12.534 r  L_reg/L_036effa7_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.534    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.084 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.009    13.093    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.207 r  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.207    bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.541 f  bseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.851    14.393    L_reg/L_036effa7_remainder0_1[9]
    SLICE_X43Y75         LUT5 (Prop_lut5_I3_O)        0.303    14.696 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.498    15.193    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X43Y75         LUT4 (Prop_lut4_I0_O)        0.124    15.317 r  L_reg/i__carry_i_15__1/O
                         net (fo=7, routed)           0.860    16.177    L_reg/i__carry_i_15__1_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.124    16.301 r  L_reg/i__carry_i_14__2/O
                         net (fo=5, routed)           0.875    17.176    L_reg/i__carry_i_14__2_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I1_O)        0.152    17.328 r  L_reg/i__carry_i_19__2/O
                         net (fo=4, routed)           1.053    18.381    L_reg/i__carry_i_19__2_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.332    18.713 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.822    19.534    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X44Y74         LUT4 (Prop_lut4_I3_O)        0.154    19.688 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.613    20.301    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X42Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.650    20.951 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=6, routed)           1.039    21.990    bseg_driver/decimal_renderer/O[3]
    SLICE_X38Y74         LUT4 (Prop_lut4_I3_O)        0.335    22.325 f  bseg_driver/decimal_renderer/i__carry_i_24/O
                         net (fo=12, routed)          1.383    23.708    L_reg/bseg_OBUF[10]_inst_i_9_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I1_O)        0.348    24.056 r  L_reg/i__carry_i_17__1/O
                         net (fo=2, routed)           0.960    25.016    L_reg/i__carry_i_17__1_n_0
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.124    25.140 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.943    26.083    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124    26.207 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.956    27.163    L_reg/i__carry_i_12__0_n_0
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.287 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.287    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.837 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.837    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.951 r  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.951    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.285 f  bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.100    29.385    bseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X36Y73         LUT6 (Prop_lut6_I5_O)        0.303    29.688 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    29.849    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X36Y73         LUT5 (Prop_lut5_I4_O)        0.124    29.973 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.962    30.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X38Y71         LUT4 (Prop_lut4_I1_O)        0.124    31.060 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.661    31.721    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.845 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.364    33.209    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X47Y68         LUT4 (Prop_lut4_I3_O)        0.124    33.333 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.163    36.496    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    40.029 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.029    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.964ns  (logic 11.140ns (32.798%)  route 22.825ns (67.202%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.794     7.386    L_reg/D_registers_q_reg[6][9]_0[7]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  L_reg/L_036effa7_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.721     8.231    L_reg/L_036effa7_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.355 r  L_reg/L_036effa7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.986     9.341    L_reg/L_036effa7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.465 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.840    10.305    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.152    10.457 r  L_reg/L_036effa7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.037    11.495    L_reg/L_036effa7_remainder0__0_carry_i_9__1_n_0
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.326    11.821 r  L_reg/L_036effa7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.821    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.354 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.354    timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.573 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.160    13.733    L_reg/L_036effa7_remainder0_3[4]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.323    14.056 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.018    15.074    L_reg/i__carry__1_i_12_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.332    15.406 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.434    15.840    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.116    15.956 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.811    16.766    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.356    17.122 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.414    17.536    L_reg/i__carry_i_19__4_n_0
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.320    17.856 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.819    18.675    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.326    19.001 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.807    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124    19.932 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.404    20.336    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.862 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.862    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.196 f  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    22.011    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.303    22.314 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.691    23.005    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    23.129 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          1.320    24.449    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124    24.573 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.718    25.291    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.124    25.415 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.957    26.372    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.124    26.496 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.046 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.046    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.160 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.160    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.473 f  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.098    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.306    28.404 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.574    28.979    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I4_O)        0.124    29.103 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.965    30.068    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.152    30.220 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.007    31.227    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.326    31.553 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.822    32.375    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I3_O)        0.124    32.499 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.084    35.584    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.100 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.100    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.872ns  (logic 11.146ns (32.906%)  route 22.726ns (67.094%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.794     7.386    L_reg/D_registers_q_reg[6][9]_0[7]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  L_reg/L_036effa7_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.721     8.231    L_reg/L_036effa7_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.355 r  L_reg/L_036effa7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.986     9.341    L_reg/L_036effa7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.465 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.840    10.305    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.152    10.457 r  L_reg/L_036effa7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.037    11.495    L_reg/L_036effa7_remainder0__0_carry_i_9__1_n_0
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.326    11.821 r  L_reg/L_036effa7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.821    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.354 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.354    timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.573 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.160    13.733    L_reg/L_036effa7_remainder0_3[4]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.323    14.056 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.018    15.074    L_reg/i__carry__1_i_12_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.332    15.406 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.434    15.840    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.116    15.956 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.811    16.766    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.356    17.122 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.414    17.536    L_reg/i__carry_i_19__4_n_0
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.320    17.856 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.819    18.675    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.326    19.001 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.807    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124    19.932 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.404    20.336    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.862 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.862    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.196 f  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    22.011    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.303    22.314 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.691    23.005    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    23.129 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          1.320    24.449    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124    24.573 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.718    25.291    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.124    25.415 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.957    26.372    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.124    26.496 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.046 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.046    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.160 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.160    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.473 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.098    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.306    28.404 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.574    28.979    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I4_O)        0.124    29.103 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.965    30.068    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.152    30.220 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.007    31.227    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.326    31.553 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.612    32.165    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.289 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.196    35.485    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.008 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.008    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.611ns  (logic 11.149ns (33.170%)  route 22.462ns (66.830%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=2 LUT4=4 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X41Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=16, routed)          1.794     7.386    L_reg/D_registers_q_reg[6][9]_0[7]
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.510 r  L_reg/L_036effa7_remainder0__0_carry__1_i_10__1/O
                         net (fo=1, routed)           0.721     8.231    L_reg/L_036effa7_remainder0__0_carry__1_i_10__1_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.355 r  L_reg/L_036effa7_remainder0__0_carry__1_i_7__1/O
                         net (fo=6, routed)           0.986     9.341    L_reg/L_036effa7_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.465 f  L_reg/timerseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.840    10.305    L_reg/timerseg_OBUF[10]_inst_i_23_n_0
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.152    10.457 r  L_reg/L_036effa7_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.037    11.495    L_reg/L_036effa7_remainder0__0_carry_i_9__1_n_0
    SLICE_X42Y91         LUT4 (Prop_lut4_I2_O)        0.326    11.821 r  L_reg/L_036effa7_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.821    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.354 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.354    timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.573 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           1.160    13.733    L_reg/L_036effa7_remainder0_3[4]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.323    14.056 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.018    15.074    L_reg/i__carry__1_i_12_n_0
    SLICE_X46Y93         LUT6 (Prop_lut6_I2_O)        0.332    15.406 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.434    15.840    L_reg/i__carry__1_i_8_n_0
    SLICE_X46Y93         LUT4 (Prop_lut4_I3_O)        0.116    15.956 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.811    16.766    L_reg/i__carry_i_16__4_n_0
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.356    17.122 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.414    17.536    L_reg/i__carry_i_19__4_n_0
    SLICE_X45Y94         LUT2 (Prop_lut2_I1_O)        0.320    17.856 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.819    18.675    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.326    19.001 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.807    19.808    L_reg/i__carry_i_12__1_n_0
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124    19.932 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.404    20.336    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X44Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.862 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.862    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.196 f  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.815    22.011    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.303    22.314 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.691    23.005    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I4_O)        0.124    23.129 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          1.320    24.449    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I0_O)        0.124    24.573 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.718    25.291    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I2_O)        0.124    25.415 r  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.957    26.372    L_reg/i__carry_i_12__2_n_0
    SLICE_X40Y92         LUT4 (Prop_lut4_I0_O)        0.124    26.496 r  L_reg/i__carry_i_6__4/O
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X40Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.046 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.046    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.160 r  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.160    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.473 f  timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    28.098    timerseg_driver/decimal_renderer/L_036effa7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.306    28.404 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.574    28.979    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I4_O)        0.124    29.103 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.965    30.068    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.152    30.220 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.007    31.227    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I4_O)        0.326    31.553 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.830    32.383    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y90         LUT6 (Prop_lut6_I2_O)        0.124    32.507 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714    35.221    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    38.747 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.747    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.373ns (70.463%)  route 0.576ns (29.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDPE (Prop_fdpe_C_Q)         0.141     1.671 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.576     2.246    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.479 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.479    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.456ns (73.603%)  route 0.522ns (26.397%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.130     1.795    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.098     1.893 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.392     2.285    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.515 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.515    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1870613661[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.421ns (70.084%)  route 0.606ns (29.916%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    forLoop_idx_0_1870613661[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.157     1.834    forLoop_idx_0_1870613661[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.879 r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          0.449     2.328    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.563 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.563    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1870613661[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.455ns (69.988%)  route 0.624ns (30.012%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.591     1.535    forLoop_idx_0_1870613661[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y61         FDRE                                         r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.795    forLoop_idx_0_1870613661[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y61         LUT6 (Prop_lut6_I5_O)        0.098     1.893 r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.492     2.385    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.614 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.614    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.369ns (61.417%)  route 0.860ns (38.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X51Y82         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.860     2.503    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.730 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.730    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.373ns (61.218%)  route 0.870ns (38.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X48Y82         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.870     2.513    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.744 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.744    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 1.615ns (35.816%)  route 2.894ns (64.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.398     3.889    forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y66         LUT1 (Prop_lut1_I0_O)        0.124     4.013 r  forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.496     4.509    forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y65         SRLC32E                                      r  forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.436     4.840    forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y65         SRLC32E                                      r  forLoop_idx_0_1940600203[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.154ns  (logic 1.625ns (39.116%)  route 2.529ns (60.884%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.055     3.555    forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.679 r  forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     4.154    forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.498     4.902    forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y69         SRLC32E                                      r  forLoop_idx_0_1940600203[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.107ns  (logic 1.617ns (39.378%)  route 2.490ns (60.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.011     3.504    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.628 r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.479     4.107    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.496     4.900    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.065ns  (logic 1.619ns (39.820%)  route 2.446ns (60.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.905     3.400    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.524 r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.541     4.065    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.496     4.900    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.855ns  (logic 1.622ns (42.086%)  route 2.233ns (57.914%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.664     3.163    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.287 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.568     3.855    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.628ns (43.955%)  route 2.075ns (56.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.934    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.645     3.703    reset_cond/M_reset_cond_in
    SLICE_X62Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.628ns (44.007%)  route 2.071ns (55.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.934    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     3.699    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.628ns (44.007%)  route 2.071ns (55.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.934    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     3.699    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.628ns (44.007%)  route 2.071ns (55.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.934    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     3.699    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.699ns  (logic 1.628ns (44.007%)  route 2.071ns (55.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.430     2.934    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.058 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.641     3.699    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.499     4.903    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.307ns (34.503%)  route 0.583ns (65.497%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.419     0.681    forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.726 r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.164     0.890    forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.861     2.051    forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1870613661[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.300ns (29.389%)  route 0.720ns (70.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.557     0.812    forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.857 r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.163     1.020    forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.861     2.051    forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         SRLC32E                                      r  forLoop_idx_0_1870613661[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.316ns (28.387%)  route 0.798ns (71.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.830    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.115    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.316ns (28.387%)  route 0.798ns (71.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.830    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.115    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.316ns (28.387%)  route 0.798ns (71.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.830    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.115    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.316ns (28.387%)  route 0.798ns (71.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.830    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.239     1.115    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.316ns (28.277%)  route 0.802ns (71.723%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.559     0.830    reset_cond/butt_reset_IBUF
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.875 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.243     1.119    reset_cond/M_reset_cond_in
    SLICE_X62Y68         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y68         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.311ns (26.394%)  route 0.868ns (73.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.691     0.958    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.003 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.176     1.179    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.261ns  (logic 0.307ns (24.381%)  route 0.953ns (75.619%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.779     1.041    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.174     1.261    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.850     2.039    forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.306ns (24.195%)  route 0.959ns (75.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.790     1.051    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.096 r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.169     1.265    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.850     2.039    forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y71         SRLC32E                                      r  forLoop_idx_0_1940600203[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





