============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 23 2019  02:08:35 pm
  Module:                 FME_PIPE_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                          Module                       Cells  Cell Area  Net Area   Total Area 
-------------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_8                                                                                         41312     232937     90136       323073 
  U_inter                                        interpolation_bit_width10                         27839     143732     54952       198684 
    csa_tree_PUs_7__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_7__U_F8_U_S14_add_18_10_group_2765     104        648       196          845 
    csa_tree_PUs_10__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_10__U_F8_U_S14_add_18_10_group_2759    103        648       195          843 
    csa_tree_PUs_8__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_8__U_F8_U_S14_add_18_10_group_2763     104        645       196          841 
    csa_tree_PUs_5__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_5__U_F8_U_S14_add_18_10_group_2769     101        648       192          841 
    csa_tree_PUs_11__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_11__U_F8_U_S14_add_18_10_group_2757    101        648       192          840 
    csa_tree_PUs_6__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_6__U_F8_U_S14_add_18_10_group_2767     103        644       195          839 
    csa_tree_PUs_9__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_9__U_F8_U_S14_add_18_10_group_2761     102        643       194          837 
    csa_tree_PUs_2__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S14_add_18_10_group_2775      99        640       189          830 
    csa_tree_PUs_3__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S14_add_18_10_group_2773      99        639       189          829 
    csa_tree_PUs_4__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S14_add_18_10_group_2771     101        635       192          827 
    csa_tree_PUs_1__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S14_add_18_10_group_2777      99        634       189          823 
    csa_tree_PUs_16__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_16__U_F8_U_S14_add_18_10_group_2747     99        633       189          822 
    csa_tree_PUs_12__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_12__U_F8_U_S14_add_18_10_group_2755    100        631       190          821 
    csa_tree_PUs_14__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_14__U_F8_U_S14_add_18_10_group_2751    100        625       190          815 
    csa_tree_PUs_2__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_2__U_F8_U_S6_add_18_10_group_2         106        610       201          811 
    csa_tree_PUs_13__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_13__U_F8_U_S14_add_18_10_group_2753     98        619       187          806 
    csa_tree_PUs_0__U_F8_U_S14_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S14_add_18_10_group_2779      98        610       187          797 
    csa_tree_PUs_15__U_F8_U_S14_add_18_10_groupi csa_tree_PUs_15__U_F8_U_S14_add_18_10_group_2749     97        610       186          797 
    csa_tree_PUs_4__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_4__U_F8_U_S6_add_18_10_group_2         106        595       201          796 
    csa_tree_PUs_3__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_3__U_F8_U_S6_add_18_10_group_2         106        592       201          793 
    csa_tree_PUs_2__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S26_add_18_10_group_2        108        586       206          792 
    csa_tree_PUs_5__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_5__U_F8_U_S6_add_18_10_group_2         106        591       201          792 
    csa_tree_PUs_0__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S26_add_18_10_group_2        105        577       202          778 
    csa_tree_PUs_3__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S26_add_18_10_group_2        105        570       202          772 
    csa_tree_PUs_4__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S26_add_18_10_group_2        105        568       202          770 
    csa_tree_PUs_1__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S26_add_18_10_group_2        105        565       202          767 
    csa_tree_PUs_1__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_1__U_F8_U_S6_add_18_10_group_2         106        561       201          761 
    PUs[16].U_F8_U_S24_add_18_10                 add_signed_5407                                     113        569       184          754 
    PUs[16].U_F8_U_S4_add_18_10                  add_signed_5407_6720                                113        569       184          754 
    PUs[15].U_F8_U_S24_add_18_10                 add_signed_5407_6719                                113        569       184          754 
    PUs[15].U_F8_U_S4_add_18_10                  add_signed_5407_6718                                113        569       184          754 
    PUs[14].U_F8_U_S24_add_18_10                 add_signed_5407_6717                                113        569       184          754 
    PUs[14].U_F8_U_S4_add_18_10                  add_signed_5407_6716                                113        569       184          754 
    PUs[13].U_F8_U_S24_add_18_10                 add_signed_5407_6715                                113        569       184          754 
    PUs[13].U_F8_U_S4_add_18_10                  add_signed_5407_6714                                113        569       184          754 
    PUs[12].U_F8_U_S24_add_18_10                 add_signed_5407_6713                                113        569       184          754 
    PUs[12].U_F8_U_S4_add_18_10                  add_signed_5407_6712                                113        569       184          754 
    PUs[11].U_F8_U_S24_add_18_10                 add_signed_5407_6711                                113        569       184          754 
    PUs[11].U_F8_U_S4_add_18_10                  add_signed_5407_6710                                113        569       184          754 
    PUs[10].U_F8_U_S24_add_18_10                 add_signed_5407_6709                                113        569       184          754 
    PUs[10].U_F8_U_S4_add_18_10                  add_signed_5407_6708                                113        569       184          754 
    PUs[9].U_F8_U_S24_add_18_10                  add_signed_5407_6707                                113        569       184          754 
    PUs[9].U_F8_U_S4_add_18_10                   add_signed_5407_6706                                113        569       184          754 
    PUs[8].U_F8_U_S24_add_18_10                  add_signed_5407_6705                                113        569       184          754 
    PUs[8].U_F8_U_S4_add_18_10                   add_signed_5407_6704                                113        569       184          754 
    PUs[7].U_F8_U_S24_add_18_10                  add_signed_5407_6703                                113        569       184          754 
    PUs[7].U_F8_U_S4_add_18_10                   add_signed_5407_6702                                113        569       184          754 
    PUs[6].U_F8_U_S24_add_18_10                  add_signed_5407_6701                                113        569       184          754 
    PUs[6].U_F8_U_S4_add_18_10                   add_signed_5407_6700                                113        569       184          754 
    PUs[5].U_F8_U_S24_add_18_10                  add_signed_5407_6699                                113        569       184          754 
    PUs[5].U_F8_U_S4_add_18_10                   add_signed_5407_6698                                113        569       184          754 
    PUs[4].U_F8_U_S24_add_18_10                  add_signed_5407_6697                                113        569       184          754 
    PUs[4].U_F8_U_S4_add_18_10                   add_signed_5407_6696                                113        569       184          754 
    PUs[3].U_F8_U_S24_add_18_10                  add_signed_5407_6695                                113        569       184          754 
    PUs[3].U_F8_U_S4_add_18_10                   add_signed_5407_6694                                113        569       184          754 
    PUs[2].U_F8_U_S24_add_18_10                  add_signed_5407_6693                                113        569       184          754 
    PUs[2].U_F8_U_S4_add_18_10                   add_signed_5407_6692                                113        569       184          754 
    PUs[1].U_F8_U_S24_add_18_10                  add_signed_5407_6691                                113        569       184          754 
    PUs[1].U_F8_U_S4_add_18_10                   add_signed_5407_6690                                113        569       184          754 
    PUs[0].U_F8_U_S24_add_18_10                  add_signed_5407_6689                                113        569       184          754 
    PUs[0].U_F8_U_S4_add_18_10                   add_signed_5407_6688                                113        569       184          754 
    csa_tree_PUs_0__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_0__U_F8_U_S6_add_18_10_group_2         106        486       201          687 
    csa_tree_PUs_16__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_16__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_16__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_16__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_15__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_15__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_15__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_15__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_14__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_14__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_14__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_14__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_13__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_13__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_13__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_13__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_12__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_12__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_12__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_12__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_11__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_11__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_11__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_11__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_10__U_F8_U_S26_add_18_10_groupi csa_tree_PUs_10__U_F8_U_S26_add_18_10_group_2       104        485       200          685 
    csa_tree_PUs_10__U_F8_U_S6_add_18_10_groupi  csa_tree_PUs_10__U_F8_U_S6_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_9__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_9__U_F8_U_S26_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_9__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_9__U_F8_U_S6_add_18_10_group_2         104        485       200          685 
    csa_tree_PUs_8__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_8__U_F8_U_S26_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_8__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_8__U_F8_U_S6_add_18_10_group_2         104        485       200          685 
    csa_tree_PUs_7__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_7__U_F8_U_S26_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_7__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_7__U_F8_U_S6_add_18_10_group_2         104        485       200          685 
    csa_tree_PUs_6__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_6__U_F8_U_S26_add_18_10_group_2        104        485       200          685 
    csa_tree_PUs_6__U_F8_U_S6_add_18_10_groupi   csa_tree_PUs_6__U_F8_U_S6_add_18_10_group_2         104        485       200          685 
    csa_tree_PUs_5__U_F8_U_S26_add_18_10_groupi  csa_tree_PUs_5__U_F8_U_S26_add_18_10_group_2        104        485       200          685 
    PUs[16].U_F8_U_S16_add_18_10                 add_signed_5383                                      99        444       164          609 
    PUs[15].U_F8_U_S16_add_18_10                 add_signed_5383_6752                                 99        444       164          609 
    PUs[14].U_F8_U_S16_add_18_10                 add_signed_5383_6751                                 99        444       164          609 
    PUs[13].U_F8_U_S16_add_18_10                 add_signed_5383_6750                                 99        444       164          609 
    PUs[12].U_F8_U_S16_add_18_10                 add_signed_5383_6749                                 99        444       164          609 
    PUs[11].U_F8_U_S16_add_18_10                 add_signed_5383_6748                                 99        444       164          609 
    PUs[10].U_F8_U_S16_add_18_10                 add_signed_5383_6747                                 99        444       164          609 
    PUs[9].U_F8_U_S16_add_18_10                  add_signed_5383_6746                                 99        444       164          609 
    PUs[8].U_F8_U_S16_add_18_10                  add_signed_5383_6745                                 99        444       164          609 
    PUs[7].U_F8_U_S16_add_18_10                  add_signed_5383_6744                                 99        444       164          609 
    PUs[6].U_F8_U_S16_add_18_10                  add_signed_5383_6743                                 99        444       164          609 
    PUs[5].U_F8_U_S16_add_18_10                  add_signed_5383_6742                                 99        444       164          609 
    PUs[4].U_F8_U_S16_add_18_10                  add_signed_5383_6741                                 99        444       164          609 
    PUs[3].U_F8_U_S16_add_18_10                  add_signed_5383_6740                                 99        444       164          609 
    PUs[2].U_F8_U_S16_add_18_10                  add_signed_5383_6739                                 99        444       164          609 
    PUs[1].U_F8_U_S16_add_18_10                  add_signed_5383_6738                                 99        444       164          609 
    PUs[0].U_F8_U_S16_add_18_10                  add_signed_5383_6737                                 99        442       164          606 
    PUs[3].U_F8_U_S15_add_41_16                  add_unsigned_5385_6997                               95        411       157          568 
    PUs[15].U_F8_U_S15_add_41_16                 add_unsigned_5385_6985                               95        408       157          565 
    PUs[12].U_F8_U_S15_add_41_16                 add_unsigned_5385_6988                               95        408       157          565 
    PUs[0].U_F8_U_S15_add_41_16                  add_unsigned_5385                                    94        406       156          562 
    addinc_PUs[7].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7018                           73        441       118          559 
    PUs[14].U_F8_U_S15_add_41_16                 add_unsigned_5385_6986                               94        404       156          559 
    PUs[10].U_F8_U_S15_add_41_16                 add_unsigned_5385_6990                               94        402       156          558 
    PUs[5].U_F8_U_S15_add_41_16                  add_unsigned_5385_6995                               94        402       156          558 
    PUs[6].U_F8_U_S15_add_41_16                  add_unsigned_5385_6994                               94        401       156          557 
    PUs[11].U_F8_U_S15_add_41_16                 add_unsigned_5385_6989                               94        401       156          557 
    PUs[9].U_F8_U_S15_add_41_16                  add_unsigned_5385_6991                               94        401       156          557 
    PUs[8].U_F8_U_S15_add_41_16                  add_unsigned_5385_6992                               94        401       156          557 
    PUs[4].U_F8_U_S15_add_41_16                  add_unsigned_5385_6996                               94        401       156          557 
    PUs[1].U_F8_U_S15_add_41_16                  add_unsigned_5385_6999                               94        400       156          556 
    PUs[7].U_F8_U_S15_add_41_16                  add_unsigned_5385_6993                               94        400       156          556 
    PUs[2].U_F8_U_S15_add_41_16                  add_unsigned_5385_6998                               94        397       156          553 
    PUs[13].U_F8_U_S15_add_41_16                 add_unsigned_5385_6987                               94        395       156          550 
    PUs[16].U_F8_U_S15_add_41_16                 add_unsigned_5385_6984                               93        395       154          550 
    addinc_PUs[11].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7010                           73        429       119          548 
    addinc_PUs[2].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7028                           74        426       121          547 
    PUs[10].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6777                                 73        427       119          547 
    addinc_PUs[10].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7012                           74        424       119          543 
    addinc_PUs[9].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7014                           73        424       118          542 
    PUs[4].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6801                                 72        424       117          541 
    PUs[0].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6817                                 73        422       119          541 
    addinc_PUs[4].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7024                           73        423       118          541 
    PUs[8].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6785                                 73        421       120          541 
    PUs[5].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6797                                 71        425       115          540 
    addinc_PUs[13].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7006                           73        422       118          540 
    addinc_PUs[6].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7020                           73        422       118          540 
    PUs[11].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6773                                 72        422       117          540 
    addinc_PUs[1].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7030                           73        419       119          538 
    PUs[9].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6781                                 72        420       117          537 
    addinc_PUs[5].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7022                           73        417       118          535 
    PUs[13].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6765                                 72        417       117          534 
    addinc_PUs[0].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7032                           73        415       119          534 
    PUs[6].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6793                                 72        414       117          531 
    PUs[2].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6809                                 71        417       115          531 
    PUs[12].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6769                                 73        410       119          529 
    addinc_PUs[12].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7008                           73        408       119          528 
    addinc_PUs[3].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7026                           74        406       120          526 
    PUs[3].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6805                                 71        411       115          526 
    PUs[7].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6789                                 72        408       117          525 
    addinc_PUs[8].U_F8_U_5_U_S1_add_18_16        add_signed_carry_1462_7016                           73        405       119          523 
    PUs[0].U_F8_U_4_U_S0_add_18_10               add_signed_5432_6818                                 71        407       115          522 
    PUs[1].U_F8_U_5_U_S0_add_18_10               add_signed_5432_6813                                 71        407       115          522 
    addinc_PUs[1].U_F8_U_2_U_S1_add_18_16        add_signed_carry_1462_7031                           74        397       120          517 
    addinc_PUs[2].U_F8_U_2_U_S1_add_18_16        add_signed_carry_1462_7029                           73        391       119          509 
    PUs[14].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6761                                 71        392       115          507 
    addinc_PUs[0].U_F8_U_2_U_S1_add_18_16        add_signed_carry_1462                                73        386       119          505 
    addinc_PUs[15].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7002                           73        383       119          501 
    addinc_PUs[14].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7004                           73        376       119          495 
    addinc_PUs[16].U_F8_U_5_U_S1_add_18_16       add_signed_carry_1462_7000                           73        373       118          491 
    PUs[15].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6757                                 66        340       105          445 
    PUs[0].U_F8_U_3_U_S0_add_18_10               add_signed_5432_6819                                 66        336       105          441 
    PUs[0].U_F8_U_2_U_S0_add_18_10               add_signed_5432                                      66        308       105          413 
    csa_tree_PUs_14__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_14__U_F8_U_S22_add_18_10_group_2789     39        344        66          410 
    csa_tree_PUs_1__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_S22_add_18_10_group_2841      39        343        66          409 
    csa_tree_PUs_16__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_16__U_F8_U_S22_add_18_10_group_2781     43        335        73          409 
    PUs[16].U_F8_U_5_U_S0_add_18_10              add_signed_5432_6753                                 66        303       105          408 
    csa_tree_PUs_7__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_7__U_F8_U_S22_add_18_10_group_2817      43        334        72          407 
    csa_tree_PUs_4__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_4__U_F8_U_S2_add_18_10_group_2831       39        340        66          406 
    csa_tree_PUs_5__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_5__U_F8_U_S2_add_18_10_group_2827       43        333        72          406 
    csa_tree_PUs_0__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_S22_add_18_10_group_2845      39        339        66          405 
    csa_tree_PUs_3__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_3__U_F8_U_S2_add_18_10_group_2835       43        332        72          405 
    csa_tree_PUs_14__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_14__U_F8_U_S2_add_18_10_group_2791      43        332        72          404 
    csa_tree_PUs_11__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_11__U_F8_U_S22_add_18_10_group_2801     43        332        72          404 
    csa_tree_PUs_0__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_0__U_F8_U_S2_add_18_10_group_2847       43        331        73          404 
    csa_tree_PUs_3__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_S22_add_18_10_group_2833      43        331        72          403 
    csa_tree_PUs_16__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_16__U_F8_U_S2_add_18_10_group_2783      39        336        66          403 
    csa_tree_PUs_4__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_S22_add_18_10_group_2829      43        330        72          402 
    csa_tree_PUs_13__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_13__U_F8_U_S2_add_18_10_group_2795      44        328        74          402 
    csa_tree_PUs_15__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_15__U_F8_U_S2_add_18_10_group_2787      39        335        66          401 
    csa_tree_PUs_7__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_7__U_F8_U_S2_add_18_10_group_2819       43        329        72          401 
    csa_tree_PUs_2__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_2__U_F8_U_S2_add_18_10_group_2839       39        334        66          401 
    csa_tree_PUs_10__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_10__U_F8_U_S2_add_18_10_group_2807      43        328        72          401 
    csa_tree_PUs_2__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_S22_add_18_10_group_2837      43        327        72          399 
    csa_tree_PUs_12__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_12__U_F8_U_S22_add_18_10_group_2797     39        332        66          399 
    csa_tree_PUs_6__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_6__U_F8_U_S2_add_18_10_group_2823       43        326        72          398 
    csa_tree_PUs_10__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_10__U_F8_U_S22_add_18_10_group_2805     43        326        72          398 
    csa_tree_PUs_8__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_8__U_F8_U_S22_add_18_10_group_2813      43        326        72          398 
    csa_tree_PUs_5__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_5__U_F8_U_S22_add_18_10_group_2825      43        326        72          398 
    csa_tree_PUs_9__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_9__U_F8_U_S22_add_18_10_group_2809      43        325        72          397 
    csa_tree_PUs_6__U_F8_U_S22_add_18_10_groupi  csa_tree_PUs_6__U_F8_U_S22_add_18_10_group_2821      43        325        72          397 
    csa_tree_PUs_1__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_1__U_F8_U_S2_add_18_10_group_2843       39        331        66          397 
    csa_tree_PUs_11__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_11__U_F8_U_S2_add_18_10_group_2803      43        324        72          397 
    csa_tree_PUs_15__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_15__U_F8_U_S22_add_18_10_group_2785     39        330        66          396 
    csa_tree_PUs_8__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_8__U_F8_U_S2_add_18_10_group_2815       43        322        72          395 
    csa_tree_PUs_12__U_F8_U_S2_add_18_10_groupi  csa_tree_PUs_12__U_F8_U_S2_add_18_10_group_2799      43        322        72          394 
    csa_tree_PUs_13__U_F8_U_S22_add_18_10_groupi csa_tree_PUs_13__U_F8_U_S22_add_18_10_group_2793     43        321        72          394 
    csa_tree_PUs_9__U_F8_U_S2_add_18_10_groupi   csa_tree_PUs_9__U_F8_U_S2_add_18_10_group_2811       43        321        72          394 
    PUs[4].U_F8_U_S11_add_41_16                  add_unsigned_5394_6980                               63        290       101          391 
    PUs[11].U_F8_U_S11_add_41_16                 add_unsigned_5394_6973                               63        288       100          388 
    PUs[16].U_F8_U_S11_add_41_16                 add_unsigned_5394_6968                               63        287       100          387 
    PUs[15].U_F8_U_S11_add_41_16                 add_unsigned_5394_6969                               63        287       100          387 
    PUs[3].U_F8_U_S11_add_41_16                  add_unsigned_5394_6981                               63        285       100          385 
    PUs[13].U_F8_U_S11_add_41_16                 add_unsigned_5394_6971                               64        282       102          384 
    PUs[0].U_F8_U_S11_add_41_16                  add_unsigned_5394                                    63        281       100          382 
    PUs[10].U_F8_U_S11_add_41_16                 add_unsigned_5394_6974                               63        281       100          381 
    PUs[2].U_F8_U_S11_add_41_16                  add_unsigned_5394_6982                               63        281       100          381 
    PUs[6].U_F8_U_S11_add_41_16                  add_unsigned_5394_6978                               63        279       100          380 
    PUs[8].U_F8_U_S11_add_41_16                  add_unsigned_5394_6976                               63        279       100          379 
    PUs[7].U_F8_U_S11_add_41_16                  add_unsigned_5394_6977                               63        279       100          379 
    PUs[5].U_F8_U_S11_add_41_16                  add_unsigned_5394_6979                               63        279       100          379 
    PUs[1].U_F8_U_S11_add_41_16                  add_unsigned_5394_6983                               63        278       100          378 
    PUs[14].U_F8_U_S11_add_41_16                 add_unsigned_5394_6970                               63        276       101          377 
    PUs[9].U_F8_U_S11_add_41_16                  add_unsigned_5394_6975                               63        277       100          377 
    PUs[12].U_F8_U_S11_add_41_16                 add_unsigned_5394_6972                               63        274       100          374 
    PUs[0].U_F8_U_S17_add_41_16                  add_unsigned_5381_6721                               78        249       125          374 
    addinc_PUs[0].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6852                            72        248       116          363 
    PUs[5].U_F8_U_S17_add_41_16                  add_unsigned_5381_6726                               77        239       124          363 
    PUs[4].U_F8_U_S17_add_41_16                  add_unsigned_5381_6725                               77        239       124          363 
    PUs[3].U_F8_U_S17_add_41_16                  add_unsigned_5381_6724                               77        239       124          363 
    PUs[2].U_F8_U_S17_add_41_16                  add_unsigned_5381_6723                               77        239       124          363 
    PUs[1].U_F8_U_S17_add_41_16                  add_unsigned_5381_6722                               77        239       124          363 
    addinc_PUs[6].U_F8_U_S3_add_18_16            add_signed_carry_6940                                51        290        72          363 
    addinc_PUs[9].U_F8_U_S23_add_18_16           add_signed_carry_6933                                50        290        71          361 
    addinc_PUs[0].U_F8_U_3_U_S2_add_18_16        add_signed_carry_652                                 73        242       118          360 
    addinc_PUs[12].U_F8_U_S3_add_18_16           add_signed_carry_6928                                51        287        72          359 
    addinc_PUs[15].U_F8_U_S23_add_18_16          add_signed_carry_6921                                51        287        72          359 
    addinc_PUs[0].U_F8_U_S3_add_18_16            add_signed_carry                                     49        289        69          358 
    addinc_PUs[2].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6848                            71        244       114          358 
    addinc_PUs[14].U_F8_U_S3_add_18_16           add_signed_carry_6924                                50        286        70          356 
    addinc_PUs[3].U_F8_U_S23_add_18_16           add_signed_carry_6945                                49        287        69          356 
    addinc_PUs[10].U_F8_U_S23_add_18_16          add_signed_carry_6931                                50        285        71          356 
    addinc_PUs[1].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6850                            71        242       114          356 
    addinc_PUs[10].U_F8_U_S3_add_18_16           add_signed_carry_6932                                51        283        72          355 
    addinc_PUs[13].U_F8_U_S23_add_18_16          add_signed_carry_6925                                50        284        70          355 
    addinc_PUs[15].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6822                            71        240       114          354 
    addinc_PUs[12].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6828                            71        240       114          354 
    addinc_PUs[7].U_F8_U_S3_add_18_16            add_signed_carry_6938                                50        283        71          354 
    addinc_PUs[14].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6824                            71        240       114          354 
    addinc_PUs[13].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6826                            71        240       114          354 
    addinc_PUs[4].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6844                            71        240       114          354 
    addinc_PUs[15].U_F8_U_S3_add_18_16           add_signed_carry_6922                                49        284        69          353 
    addinc_PUs[11].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6830                            71        238       114          352 
    addinc_PUs[10].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6832                            71        238       114          352 
    addinc_PUs[8].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6836                            71        238       114          352 
    addinc_PUs[6].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6840                            71        238       114          352 
    addinc_PUs[5].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6842                            71        238       114          352 
    addinc_PUs[3].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6846                            71        238       114          352 
    addinc_PUs[6].U_F8_U_S23_add_18_16           add_signed_carry_6939                                49        283        69          352 
    addinc_PUs[1].U_F8_U_S23_add_18_16           add_signed_carry_6949                                49        282        69          351 
    addinc_PUs[11].U_F8_U_S23_add_18_16          add_signed_carry_6929                                50        280        70          351 
    addinc_PUs[7].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6838                            71        237       114          351 
    addinc_PUs[8].U_F8_U_S23_add_18_16           add_signed_carry_6935                                49        281        69          350 
    addinc_PUs[2].U_F8_U_S3_add_18_16            add_signed_carry_6948                                49        281        69          350 
    addinc_PUs[16].U_F8_U_4_U_S2_add_18_16       add_signed_carry_652_6820                            72        234       116          350 
    addinc_PUs[5].U_F8_U_S23_add_18_16           add_signed_carry_6941                                49        280        69          349 
    addinc_PUs[4].U_F8_U_S3_add_18_16            add_signed_carry_6944                                49        280        69          349 
    addinc_PUs[9].U_F8_U_4_U_S2_add_18_16        add_signed_carry_652_6834                            71        235       114          349 
    addinc_PUs[16].U_F8_U_S23_add_18_16          add_signed_carry_6919                                49        280        69          349 
    addinc_PUs[14].U_F8_U_S23_add_18_16          add_signed_carry_6923                                49        280        69          349 
    addinc_PUs[13].U_F8_U_S3_add_18_16           add_signed_carry_6926                                49        280        69          349 
    addinc_PUs[9].U_F8_U_S3_add_18_16            add_signed_carry_6934                                49        280        69          349 
    addinc_PUs[3].U_F8_U_S3_add_18_16            add_signed_carry_6946                                49        280        69          349 
    addinc_PUs[5].U_F8_U_S3_add_18_16            add_signed_carry_6942                                49        279        69          348 
    addinc_PUs[4].U_F8_U_S23_add_18_16           add_signed_carry_6943                                49        279        69          348 
    addinc_PUs[0].U_F8_U_S23_add_18_16           add_signed_carry_6951                                49        279        69          348 
    addinc_PUs[8].U_F8_U_S3_add_18_16            add_signed_carry_6936                                49        278        69          347 
    addinc_PUs[7].U_F8_U_S23_add_18_16           add_signed_carry_6937                                49        278        69          347 
    addinc_PUs[12].U_F8_U_S23_add_18_16          add_signed_carry_6927                                49        277        69          346 
    addinc_PUs[11].U_F8_U_S3_add_18_16           add_signed_carry_6930                                49        277        69          346 
    addinc_PUs[2].U_F8_U_S23_add_18_16           add_signed_carry_6947                                49        277        69          346 
    addinc_PUs[1].U_F8_U_S3_add_18_16            add_signed_carry_6950                                49        277        69          346 
    addinc_PUs[16].U_F8_U_S3_add_18_16           add_signed_carry_6920                                49        274        69          343 
    PUs[16].U_F8_U_S17_add_41_16                 add_unsigned_5381                                    68        204       111          315 
    PUs[15].U_F8_U_S17_add_41_16                 add_unsigned_5381_6736                               68        204       111          315 
    PUs[14].U_F8_U_S17_add_41_16                 add_unsigned_5381_6735                               68        204       111          315 
    PUs[13].U_F8_U_S17_add_41_16                 add_unsigned_5381_6734                               68        204       111          315 
    PUs[12].U_F8_U_S17_add_41_16                 add_unsigned_5381_6733                               68        204       111          315 
    PUs[11].U_F8_U_S17_add_41_16                 add_unsigned_5381_6732                               68        204       111          315 
    PUs[10].U_F8_U_S17_add_41_16                 add_unsigned_5381_6731                               68        204       111          315 
    PUs[9].U_F8_U_S17_add_41_16                  add_unsigned_5381_6730                               68        204       111          315 
    PUs[8].U_F8_U_S17_add_41_16                  add_unsigned_5381_6729                               68        204       111          315 
    PUs[7].U_F8_U_S17_add_41_16                  add_unsigned_5381_6728                               68        204       111          315 
    PUs[6].U_F8_U_S17_add_41_16                  add_unsigned_5381_6727                               68        204       111          315 
    PUs[8].U_F8_U_S13_add_41_16                  add_unsigned_5388_6960                               41        235        55          290 
    PUs[3].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12840                                51        201        88          289 
    PUs[9].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12834                                52        199        90          289 
    PUs[12].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12831                                51        199        88          286 
    PUs[9].U_F8_U_S13_add_41_16                  add_unsigned_5388_6959                               40        232        54          285 
    PUs[2].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12841                                51        197        88          285 
    PUs[13].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12830                                50        199        86          284 
    PUs[10].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12833                                51        197        88          284 
    PUs[15].U_F8_U_S13_add_41_16                 add_unsigned_5388_6953                               39        230        53          283 
    PUs[5].U_F8_U_S13_add_41_16                  add_unsigned_5388_6963                               39        231        52          283 
    PUs[14].U_F8_U_S13_add_41_16                 add_unsigned_5388_6954                               39        230        52          283 
    PUs[14].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12829                                51        194        88          281 
    PUs[13].U_F8_U_S13_add_41_16                 add_unsigned_5388_6955                               39        229        52          281 
    PUs[16].U_F8_U_S13_add_41_16                 add_unsigned_5388_6952                               38        229        51          280 
    PUs[4].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12839                                50        193        86          278 
    PUs[10].U_F8_U_S13_add_41_16                 add_unsigned_5388_6958                               38        227        51          278 
    PUs[6].U_F8_U_S13_add_41_16                  add_unsigned_5388_6962                               38        227        51          278 
    PUs[0].U_F8_U_S13_add_41_16                  add_unsigned_5388                                    38        227        51          278 
    PUs[7].U_F8_U_S13_add_41_16                  add_unsigned_5388_6961                               39        226        52          278 
    PUs[11].U_F8_U_S13_add_41_16                 add_unsigned_5388_6957                               38        226        51          276 
    PUs[1].U_F8_U_S13_add_41_16                  add_unsigned_5388_6967                               38        226        51          276 
    PUs[4].U_F8_U_S13_add_41_16                  add_unsigned_5388_6964                               39        224        52          276 
    PUs[16].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12827                                51        188        88          275 
    PUs[3].U_F8_U_S13_add_41_16                  add_unsigned_5388_6965                               38        224        51          275 
    PUs[2].U_F8_U_S13_add_41_16                  add_unsigned_5388_6966                               38        224        51          275 
    PUs[7].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12836                                50        189        86          274 
    PUs[6].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12837                                50        189        86          274 
    PUs[15].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12828                                50        188        86          274 
    PUs[8].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12835                                50        188        86          274 
    PUs[5].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12838                                50        188        86          274 
    PUs[0].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12843                                50        187        86          273 
    PUs[0].U_F8_U_3_U_S1_add_18_10               add_signed_5427                                      51        186        88          273 
    PUs[11].U_F8_U_4_U_S1_add_18_10              add_signed_5427_12832                                50        187        86          272 
    PUs[1].U_F8_U_4_U_S1_add_18_10               add_signed_5427_12842                                50        187        86          272 
    PUs[12].U_F8_U_S13_add_41_16                 add_unsigned_5388_6956                               38        221        51          272 
    PUs[16].U_F8_U_p12                           register_n_bit_width16_4_5703                        17        121         3          124 
    PUs[15].U_F8_U_p12                           register_n_bit_width16_4_5702                        17        121         3          124 
    PUs[14].U_F8_U_p12                           register_n_bit_width16_4_5701                        17        121         3          124 
    PUs[13].U_F8_U_p12                           register_n_bit_width16_4_5700                        17        121         3          124 
    PUs[12].U_F8_U_p12                           register_n_bit_width16_4_5699                        17        121         3          124 
    PUs[11].U_F8_U_p12                           register_n_bit_width16_4_5698                        17        121         3          124 
    PUs[10].U_F8_U_p12                           register_n_bit_width16_4_5697                        17        121         3          124 
    PUs[9].U_F8_U_p12                            register_n_bit_width16_4_5696                        17        121         3          124 
    PUs[8].U_F8_U_p12                            register_n_bit_width16_4_5695                        17        121         3          124 
    PUs[7].U_F8_U_p12                            register_n_bit_width16_4_5694                        17        121         3          124 
    PUs[6].U_F8_U_p12                            register_n_bit_width16_4_5693                        17        121         3          124 
    PUs[5].U_F8_U_p12                            register_n_bit_width16_4_5692                        17        121         3          124 
    PUs[4].U_F8_U_p12                            register_n_bit_width16_4_5691                        17        121         3          124 
    PUs[3].U_F8_U_p12                            register_n_bit_width16_4_5690                        17        121         3          124 
    PUs[2].U_F8_U_p12                            register_n_bit_width16_4_5689                        17        121         3          124 
    PUs[1].U_F8_U_p12                            register_n_bit_width16_4_5688                        17        121         3          124 
    PUs[0].U_F8_U_p12                            register_n_bit_width16_4                             17        121         3          124 
    PUs[16].U_F8_U_p22                           register_n_bit_width16_5607                          15        117         0          117 
    PUs[16].U_F8_U_p3                            register_n_bit_width16_5623                          15        117         0          117 
    PUs[15].U_F8_U_p22                           register_n_bit_width16_5608                          15        117         0          117 
    PUs[15].U_F8_U_p3                            register_n_bit_width16_5624                          15        117         0          117 
    PUs[14].U_F8_U_p22                           register_n_bit_width16_5609                          15        117         0          117 
    PUs[14].U_F8_U_p3                            register_n_bit_width16_5625                          15        117         0          117 
    PUs[13].U_F8_U_p22                           register_n_bit_width16_5610                          15        117         0          117 
    PUs[13].U_F8_U_p3                            register_n_bit_width16_5626                          15        117         0          117 
    PUs[12].U_F8_U_p22                           register_n_bit_width16_5611                          15        117         0          117 
    PUs[12].U_F8_U_p3                            register_n_bit_width16_5627                          15        117         0          117 
    PUs[11].U_F8_U_p22                           register_n_bit_width16_5612                          15        117         0          117 
    PUs[11].U_F8_U_p3                            register_n_bit_width16_5628                          15        117         0          117 
    PUs[10].U_F8_U_p22                           register_n_bit_width16_5613                          15        117         0          117 
    PUs[10].U_F8_U_p3                            register_n_bit_width16_5629                          15        117         0          117 
    PUs[9].U_F8_U_p22                            register_n_bit_width16_5614                          15        117         0          117 
    PUs[9].U_F8_U_p3                             register_n_bit_width16_5630                          15        117         0          117 
    PUs[8].U_F8_U_p22                            register_n_bit_width16_5615                          15        117         0          117 
    PUs[8].U_F8_U_p3                             register_n_bit_width16_5631                          15        117         0          117 
    PUs[7].U_F8_U_p22                            register_n_bit_width16_5616                          15        117         0          117 
    PUs[7].U_F8_U_p3                             register_n_bit_width16_5632                          15        117         0          117 
    PUs[6].U_F8_U_p22                            register_n_bit_width16_5617                          15        117         0          117 
    PUs[6].U_F8_U_p3                             register_n_bit_width16_5633                          15        117         0          117 
    PUs[5].U_F8_U_p22                            register_n_bit_width16_5618                          15        117         0          117 
    PUs[5].U_F8_U_p3                             register_n_bit_width16_5634                          15        117         0          117 
    PUs[4].U_F8_U_p22                            register_n_bit_width16_5619                          15        117         0          117 
    PUs[4].U_F8_U_p3                             register_n_bit_width16_5635                          15        117         0          117 
    PUs[3].U_F8_U_p22                            register_n_bit_width16_5620                          15        117         0          117 
    PUs[3].U_F8_U_p3                             register_n_bit_width16_5636                          15        117         0          117 
    PUs[2].U_F8_U_p22                            register_n_bit_width16_5621                          15        117         0          117 
    PUs[2].U_F8_U_p3                             register_n_bit_width16_5637                          15        117         0          117 
    PUs[1].U_F8_U_p22                            register_n_bit_width16_5622                          15        117         0          117 
    PUs[1].U_F8_U_p3                             register_n_bit_width16_5638                          15        117         0          117 
    PUs[0].U_F8_U_p22                            register_n_bit_width16_5606                          15        117         0          117 
    PUs[0].U_F8_U_p3                             register_n_bit_width16                               15        117         0          117 
    PUs[16].U_F8_U_p21                           register_n_bit_width14_67                            14        109         0          109 
    PUs[16].U_F8_U_p2                            register_n_bit_width14_67_5605                       14        109         0          109 
    PUs[15].U_F8_U_p21                           register_n_bit_width14_67_5604                       14        109         0          109 
    PUs[15].U_F8_U_p2                            register_n_bit_width14_67_5603                       14        109         0          109 
    PUs[14].U_F8_U_p21                           register_n_bit_width14_67_5602                       14        109         0          109 
    PUs[14].U_F8_U_p2                            register_n_bit_width14_67_5601                       14        109         0          109 
    PUs[13].U_F8_U_p21                           register_n_bit_width14_67_5600                       14        109         0          109 
    PUs[13].U_F8_U_p2                            register_n_bit_width14_67_5599                       14        109         0          109 
    PUs[12].U_F8_U_p21                           register_n_bit_width14_67_5598                       14        109         0          109 
    PUs[12].U_F8_U_p2                            register_n_bit_width14_67_5597                       14        109         0          109 
    PUs[11].U_F8_U_p21                           register_n_bit_width14_67_5596                       14        109         0          109 
    PUs[11].U_F8_U_p2                            register_n_bit_width14_67_5595                       14        109         0          109 
    PUs[10].U_F8_U_p21                           register_n_bit_width14_67_5594                       14        109         0          109 
    PUs[10].U_F8_U_p2                            register_n_bit_width14_67_5593                       14        109         0          109 
    PUs[9].U_F8_U_p21                            register_n_bit_width14_67_5592                       14        109         0          109 
    PUs[9].U_F8_U_p2                             register_n_bit_width14_67_5591                       14        109         0          109 
    PUs[8].U_F8_U_p21                            register_n_bit_width14_67_5590                       14        109         0          109 
    PUs[8].U_F8_U_p2                             register_n_bit_width14_67_5589                       14        109         0          109 
    PUs[7].U_F8_U_p21                            register_n_bit_width14_67_5588                       14        109         0          109 
    PUs[7].U_F8_U_p2                             register_n_bit_width14_67_5587                       14        109         0          109 
    PUs[6].U_F8_U_p21                            register_n_bit_width14_67_5586                       14        109         0          109 
    PUs[6].U_F8_U_p2                             register_n_bit_width14_67_5585                       14        109         0          109 
    PUs[5].U_F8_U_p21                            register_n_bit_width14_67_5584                       14        109         0          109 
    PUs[5].U_F8_U_p2                             register_n_bit_width14_67_5583                       14        109         0          109 
    PUs[4].U_F8_U_p21                            register_n_bit_width14_67_5582                       14        109         0          109 
    PUs[4].U_F8_U_p2                             register_n_bit_width14_67_5581                       14        109         0          109 
    PUs[3].U_F8_U_p21                            register_n_bit_width14_67_5580                       14        109         0          109 
    PUs[3].U_F8_U_p2                             register_n_bit_width14_67_5579                       14        109         0          109 
    PUs[2].U_F8_U_p21                            register_n_bit_width14_67_5578                       14        109         0          109 
    PUs[2].U_F8_U_p2                             register_n_bit_width14_67_5577                       14        109         0          109 
    PUs[1].U_F8_U_p21                            register_n_bit_width14_67_5576                       14        109         0          109 
    PUs[1].U_F8_U_p2                             register_n_bit_width14_67_5575                       14        109         0          109 
    PUs[0].U_F8_U_p21                            register_n_bit_width14_67_5574                       14        109         0          109 
    PUs[0].U_F8_U_p2                             register_n_bit_width14_67_5573                       14        109         0          109 
    PUs[16].U_F8_U_p10                           register_n_bit_width16_9_5705                        14        106         1          107 
    PUs[15].U_F8_U_p10                           register_n_bit_width16_9_5706                        14        106         1          107 
    PUs[14].U_F8_U_p10                           register_n_bit_width16_9_5707                        14        106         1          107 
    PUs[13].U_F8_U_p10                           register_n_bit_width16_9_5708                        14        106         1          107 
    PUs[12].U_F8_U_p10                           register_n_bit_width16_9_5709                        14        106         1          107 
    PUs[11].U_F8_U_p10                           register_n_bit_width16_9_5710                        14        106         1          107 
    PUs[10].U_F8_U_p10                           register_n_bit_width16_9_5711                        14        106         1          107 
    PUs[9].U_F8_U_p10                            register_n_bit_width16_9_5712                        14        106         1          107 
    PUs[8].U_F8_U_p10                            register_n_bit_width16_9_5713                        14        106         1          107 
    PUs[7].U_F8_U_p10                            register_n_bit_width16_9_5714                        14        106         1          107 
    PUs[6].U_F8_U_p10                            register_n_bit_width16_9_5715                        14        106         1          107 
    PUs[5].U_F8_U_p10                            register_n_bit_width16_9_5716                        14        106         1          107 
    PUs[4].U_F8_U_p10                            register_n_bit_width16_9_5717                        14        106         1          107 
    PUs[3].U_F8_U_p10                            register_n_bit_width16_9_5718                        14        106         1          107 
    PUs[2].U_F8_U_p10                            register_n_bit_width16_9_5719                        14        106         1          107 
    PUs[1].U_F8_U_p10                            register_n_bit_width16_9                             14        106         1          107 
    PUs[0].U_F8_U_p10                            register_n_bit_width16_9_5704                        14        106         1          107 
    PUs[16].U_F8_U_p11                           register_n_bit_width16_3_5687                        13        101         0          101 
    PUs[15].U_F8_U_p11                           register_n_bit_width16_3_5686                        13        101         0          101 
    PUs[14].U_F8_U_p11                           register_n_bit_width16_3_5685                        13        101         0          101 
    PUs[13].U_F8_U_p11                           register_n_bit_width16_3_5684                        13        101         0          101 
    PUs[12].U_F8_U_p11                           register_n_bit_width16_3_5683                        13        101         0          101 
    PUs[11].U_F8_U_p11                           register_n_bit_width16_3_5682                        13        101         0          101 
    PUs[10].U_F8_U_p11                           register_n_bit_width16_3_5681                        13        101         0          101 
    PUs[9].U_F8_U_p11                            register_n_bit_width16_3_5680                        13        101         0          101 
    PUs[8].U_F8_U_p11                            register_n_bit_width16_3_5679                        13        101         0          101 
    PUs[7].U_F8_U_p11                            register_n_bit_width16_3_5678                        13        101         0          101 
    PUs[6].U_F8_U_p11                            register_n_bit_width16_3_5677                        13        101         0          101 
    PUs[5].U_F8_U_p11                            register_n_bit_width16_3_5676                        13        101         0          101 
    PUs[4].U_F8_U_p11                            register_n_bit_width16_3_5675                        13        101         0          101 
    PUs[3].U_F8_U_p11                            register_n_bit_width16_3_5674                        13        101         0          101 
    PUs[2].U_F8_U_p11                            register_n_bit_width16_3_5673                        13        101         0          101 
    PUs[1].U_F8_U_p11                            register_n_bit_width16_3_5672                        13        101         0          101 
    PUs[0].U_F8_U_p11                            register_n_bit_width16_3                             13        101         0          101 
    PUs[16].U_F8_U_p20                           register_n_bit_width14_5541                          12         94         0           94 
    PUs[16].U_F8_U_p1                            register_n_bit_width14_5557                          12         94         0           94 
    PUs[15].U_F8_U_p20                           register_n_bit_width14_5542                          12         94         0           94 
    PUs[15].U_F8_U_p1                            register_n_bit_width14_5558                          12         94         0           94 
    PUs[14].U_F8_U_p20                           register_n_bit_width14_5543                          12         94         0           94 
    PUs[14].U_F8_U_p1                            register_n_bit_width14_5559                          12         94         0           94 
    PUs[13].U_F8_U_p20                           register_n_bit_width14_5544                          12         94         0           94 
    PUs[13].U_F8_U_p1                            register_n_bit_width14_5560                          12         94         0           94 
    PUs[12].U_F8_U_p20                           register_n_bit_width14_5545                          12         94         0           94 
    PUs[12].U_F8_U_p1                            register_n_bit_width14_5561                          12         94         0           94 
    PUs[11].U_F8_U_p20                           register_n_bit_width14_5546                          12         94         0           94 
    PUs[11].U_F8_U_p1                            register_n_bit_width14_5562                          12         94         0           94 
    PUs[10].U_F8_U_p20                           register_n_bit_width14_5547                          12         94         0           94 
    PUs[10].U_F8_U_p1                            register_n_bit_width14_5563                          12         94         0           94 
    PUs[9].U_F8_U_p20                            register_n_bit_width14_5548                          12         94         0           94 
    PUs[9].U_F8_U_p1                             register_n_bit_width14_5564                          12         94         0           94 
    PUs[8].U_F8_U_p20                            register_n_bit_width14_5549                          12         94         0           94 
    PUs[8].U_F8_U_p1                             register_n_bit_width14_5565                          12         94         0           94 
    PUs[7].U_F8_U_p20                            register_n_bit_width14_5550                          12         94         0           94 
    PUs[7].U_F8_U_p1                             register_n_bit_width14_5566                          12         94         0           94 
    PUs[6].U_F8_U_p20                            register_n_bit_width14_5551                          12         94         0           94 
    PUs[6].U_F8_U_p1                             register_n_bit_width14_5567                          12         94         0           94 
    PUs[5].U_F8_U_p20                            register_n_bit_width14_5552                          12         94         0           94 
    PUs[5].U_F8_U_p1                             register_n_bit_width14_5568                          12         94         0           94 
    PUs[4].U_F8_U_p20                            register_n_bit_width14_5553                          12         94         0           94 
    PUs[4].U_F8_U_p1                             register_n_bit_width14_5569                          12         94         0           94 
    PUs[3].U_F8_U_p20                            register_n_bit_width14_5554                          12         94         0           94 
    PUs[3].U_F8_U_p1                             register_n_bit_width14_5570                          12         94         0           94 
    PUs[2].U_F8_U_p20                            register_n_bit_width14_5555                          12         94         0           94 
    PUs[2].U_F8_U_p1                             register_n_bit_width14_5571                          12         94         0           94 
    PUs[1].U_F8_U_p20                            register_n_bit_width14_5556                          12         94         0           94 
    PUs[1].U_F8_U_p1                             register_n_bit_width14_5572                          12         94         0           94 
    PUs[0].U_F8_U_p20                            register_n_bit_width14_5540                          12         94         0           94 
    PUs[0].U_F8_U_p1                             register_n_bit_width14                               12         94         0           94 
    PUs[16].U_F8_U_p23                           register_n_bit_width16_118                           12         94         0           94 
    PUs[16].U_F8_U_p4                            register_n_bit_width16_118_5671                      12         94         0           94 
    PUs[15].U_F8_U_p23                           register_n_bit_width16_118_5670                      12         94         0           94 
    PUs[15].U_F8_U_p4                            register_n_bit_width16_118_5669                      12         94         0           94 
    PUs[14].U_F8_U_p23                           register_n_bit_width16_118_5668                      12         94         0           94 
    PUs[14].U_F8_U_p4                            register_n_bit_width16_118_5667                      12         94         0           94 
    PUs[13].U_F8_U_p23                           register_n_bit_width16_118_5666                      12         94         0           94 
    PUs[13].U_F8_U_p4                            register_n_bit_width16_118_5665                      12         94         0           94 
    PUs[12].U_F8_U_p23                           register_n_bit_width16_118_5664                      12         94         0           94 
    PUs[12].U_F8_U_p4                            register_n_bit_width16_118_5663                      12         94         0           94 
    PUs[11].U_F8_U_p23                           register_n_bit_width16_118_5662                      12         94         0           94 
    PUs[11].U_F8_U_p4                            register_n_bit_width16_118_5661                      12         94         0           94 
    PUs[10].U_F8_U_p23                           register_n_bit_width16_118_5660                      12         94         0           94 
    PUs[10].U_F8_U_p4                            register_n_bit_width16_118_5659                      12         94         0           94 
    PUs[9].U_F8_U_p23                            register_n_bit_width16_118_5658                      12         94         0           94 
    PUs[9].U_F8_U_p4                             register_n_bit_width16_118_5657                      12         94         0           94 
    PUs[8].U_F8_U_p23                            register_n_bit_width16_118_5656                      12         94         0           94 
    PUs[8].U_F8_U_p4                             register_n_bit_width16_118_5655                      12         94         0           94 
    PUs[7].U_F8_U_p23                            register_n_bit_width16_118_5654                      12         94         0           94 
    PUs[7].U_F8_U_p4                             register_n_bit_width16_118_5653                      12         94         0           94 
    PUs[6].U_F8_U_p23                            register_n_bit_width16_118_5652                      12         94         0           94 
    PUs[6].U_F8_U_p4                             register_n_bit_width16_118_5651                      12         94         0           94 
    PUs[5].U_F8_U_p23                            register_n_bit_width16_118_5650                      12         94         0           94 
    PUs[5].U_F8_U_p4                             register_n_bit_width16_118_5649                      12         94         0           94 
    PUs[4].U_F8_U_p23                            register_n_bit_width16_118_5648                      12         94         0           94 
    PUs[4].U_F8_U_p4                             register_n_bit_width16_118_5647                      12         94         0           94 
    PUs[3].U_F8_U_p23                            register_n_bit_width16_118_5646                      12         94         0           94 
    PUs[3].U_F8_U_p4                             register_n_bit_width16_118_5645                      12         94         0           94 
    PUs[2].U_F8_U_p23                            register_n_bit_width16_118_5644                      12         94         0           94 
    PUs[2].U_F8_U_p4                             register_n_bit_width16_118_5643                      12         94         0           94 
    PUs[1].U_F8_U_p23                            register_n_bit_width16_118_5642                      12         94         0           94 
    PUs[1].U_F8_U_p4                             register_n_bit_width16_118_5641                      12         94         0           94 
    PUs[0].U_F8_U_p23                            register_n_bit_width16_118_5640                      12         94         0           94 
    PUs[0].U_F8_U_p4                             register_n_bit_width16_118_5639                      12         94         0           94 
    PUs[9].U_F8_U_S1_add_41_16                   add_unsigned_5410_6901                                5         30         5           35 
    PUs[8].U_F8_U_S1_add_41_16                   add_unsigned_5410_6903                                5         29         5           33 
    PUs[7].U_F8_U_S1_add_41_16                   add_unsigned_5410_6905                                5         29         5           33 
    PUs[6].U_F8_U_S1_add_41_16                   add_unsigned_5410_6907                                5         29         5           33 
    PUs[5].U_F8_U_S1_add_41_16                   add_unsigned_5410_6909                                5         29         5           33 
    PUs[3].U_F8_U_S1_add_41_16                   add_unsigned_5410_6913                                5         29         5           33 
    PUs[2].U_F8_U_S1_add_41_16                   add_unsigned_5410_6915                                5         29         5           33 
    PUs[1].U_F8_U_S1_add_41_16                   add_unsigned_5410_6917                                5         29         5           33 
    PUs[0].U_F8_U_S1_add_41_16                   add_unsigned_5410                                     5         29         5           33 
    PUs[16].U_F8_U_S1_add_41_16                  add_unsigned_5410_6887                                5         28         5           32 
    PUs[15].U_F8_U_S1_add_41_16                  add_unsigned_5410_6889                                5         28         5           32 
    PUs[14].U_F8_U_S1_add_41_16                  add_unsigned_5410_6891                                5         28         5           32 
    PUs[13].U_F8_U_S1_add_41_16                  add_unsigned_5410_6893                                5         28         5           32 
    PUs[12].U_F8_U_S1_add_41_16                  add_unsigned_5410_6895                                5         28         5           32 
    PUs[11].U_F8_U_S1_add_41_16                  add_unsigned_5410_6897                                5         28         5           32 
    PUs[10].U_F8_U_S1_add_41_16                  add_unsigned_5410_6899                                5         28         5           32 
    PUs[4].U_F8_U_S21_add_41_16                  add_unsigned_5410_6910                                5         28         5           32 
    PUs[4].U_F8_U_S1_add_41_16                   add_unsigned_5410_6911                                5         28         5           32 
    PUs[3].U_F8_U_S21_add_41_16                  add_unsigned_5410_6912                                5         28         5           32 
    PUs[2].U_F8_U_S21_add_41_16                  add_unsigned_5410_6914                                5         28         5           32 
    PUs[1].U_F8_U_S21_add_41_16                  add_unsigned_5410_6916                                5         28         5           32 
    PUs[0].U_F8_U_S21_add_41_16                  add_unsigned_5410_6918                                5         28         5           32 
  U_buffer                                       buffer_shift                                      11006      74206     27799       102005 
  U_crtl                                         CRTL_bit_width10                                    100        517       190          707 
    inc_add_1054_29                              increment_unsigned_22_23                              9         41         9           50 
    inc_add_1039_29                              increment_unsigned_19_12781                           9         36         9           45 
    inc_add_1024_29                              increment_unsigned_19                                 9         36         9           45 
    lt_959_18                                    lt_signed_4188                                        2         10         1           12 
    lt_952_18                                    lt_signed_4190                                        2          8         1            9 
    lt_966_18                                    lt_signed_4186                                        2          7         1            9 
  clipping[16].U_clip                            clip8_bit_width10_1776                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12638                                 5         19         5           24 
  clipping[15].U_clip                            clip8_bit_width10_1777                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12637                                 5         19         5           24 
  clipping[14].U_clip                            clip8_bit_width10_1778                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12636                                 5         19         5           24 
  clipping[13].U_clip                            clip8_bit_width10_1779                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12635                                 5         19         5           24 
  clipping[12].U_clip                            clip8_bit_width10_1780                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12634                                 5         19         5           24 
  clipping[11].U_clip                            clip8_bit_width10_1781                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12633                                 5         19         5           24 
  clipping[10].U_clip                            clip8_bit_width10_1782                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12632                                 5         19         5           24 
  clipping[9].U_clip                             clip8_bit_width10_1783                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12631                                 5         19         5           24 
  clipping[8].U_clip                             clip8_bit_width10_1784                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12630                                 5         19         5           24 
  clipping[7].U_clip                             clip8_bit_width10_1785                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12629                                 5         19         5           24 
  clipping[6].U_clip                             clip8_bit_width10_1786                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12628                                 5         19         5           24 
  clipping[5].U_clip                             clip8_bit_width10_1787                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12627                                 5         19         5           24 
  clipping[4].U_clip                             clip8_bit_width10_1788                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12626                                 5         19         5           24 
  clipping[3].U_clip                             clip8_bit_width10_1789                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12625                                 5         19         5           24 
  clipping[2].U_clip                             clip8_bit_width10_1790                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12624                                 5         19         5           24 
  clipping[1].U_clip                             clip8_bit_width10_1791                               14         47        13           60 
    gte_820_34                                   geq_signed_3984_12623                                 5         19         5           24 
  clipping[0].U_clip                             clip8_bit_width10                                    14         47        13           60 
    gte_820_34                                   geq_signed_3984_12639                                 5         19         5           24 
  clipping[50].U_clip_gte_820_34                 geq_signed_3984                                       5         19         5           24 
  clipping[49].U_clip_gte_820_34                 geq_signed_3984_12672                                 5         19         5           24 
  clipping[48].U_clip_gte_820_34                 geq_signed_3984_12671                                 5         19         5           24 
  clipping[47].U_clip_gte_820_34                 geq_signed_3984_12670                                 5         19         5           24 
  clipping[46].U_clip_gte_820_34                 geq_signed_3984_12669                                 5         19         5           24 
  clipping[45].U_clip_gte_820_34                 geq_signed_3984_12668                                 5         19         5           24 
  clipping[44].U_clip_gte_820_34                 geq_signed_3984_12667                                 5         19         5           24 
  clipping[43].U_clip_gte_820_34                 geq_signed_3984_12666                                 5         19         5           24 
  clipping[42].U_clip_gte_820_34                 geq_signed_3984_12665                                 5         19         5           24 
  clipping[41].U_clip_gte_820_34                 geq_signed_3984_12664                                 5         19         5           24 
  clipping[40].U_clip_gte_820_34                 geq_signed_3984_12663                                 5         19         5           24 
  clipping[39].U_clip_gte_820_34                 geq_signed_3984_12662                                 5         19         5           24 
  clipping[38].U_clip_gte_820_34                 geq_signed_3984_12661                                 5         19         5           24 
  clipping[37].U_clip_gte_820_34                 geq_signed_3984_12660                                 5         19         5           24 
  clipping[36].U_clip_gte_820_34                 geq_signed_3984_12659                                 5         19         5           24 
  clipping[35].U_clip_gte_820_34                 geq_signed_3984_12658                                 5         19         5           24 
  clipping[34].U_clip_gte_820_34                 geq_signed_3984_12657                                 5         19         5           24 
  clipping[33].U_clip_gte_820_34                 geq_signed_3984_12656                                 5         19         5           24 
  clipping[32].U_clip_gte_820_34                 geq_signed_3984_12655                                 5         19         5           24 
  clipping[31].U_clip_gte_820_34                 geq_signed_3984_12654                                 5         19         5           24 
  clipping[30].U_clip_gte_820_34                 geq_signed_3984_12653                                 5         19         5           24 
  clipping[29].U_clip_gte_820_34                 geq_signed_3984_12652                                 5         19         5           24 
  clipping[28].U_clip_gte_820_34                 geq_signed_3984_12651                                 5         19         5           24 
  clipping[27].U_clip_gte_820_34                 geq_signed_3984_12650                                 5         19         5           24 
  clipping[26].U_clip_gte_820_34                 geq_signed_3984_12649                                 5         19         5           24 
  clipping[25].U_clip_gte_820_34                 geq_signed_3984_12648                                 5         19         5           24 
  clipping[24].U_clip_gte_820_34                 geq_signed_3984_12647                                 5         19         5           24 
  clipping[23].U_clip_gte_820_34                 geq_signed_3984_12646                                 5         19         5           24 
  clipping[22].U_clip_gte_820_34                 geq_signed_3984_12645                                 5         19         5           24 
  clipping[21].U_clip_gte_820_34                 geq_signed_3984_12644                                 5         19         5           24 
  clipping[20].U_clip_gte_820_34                 geq_signed_3984_12643                                 5         19         5           24 
  clipping[19].U_clip_gte_820_34                 geq_signed_3984_12642                                 5         19         5           24 
  clipping[18].U_clip_gte_820_34                 geq_signed_3984_12641                                 5         19         5           24 
  clipping[17].U_clip_gte_820_34                 geq_signed_3984_12640                                 5         19         5           24 
