<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4a › setup-sh7724.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7724.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7724 Setup</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Based on SH7723 Setup</span>
<span class="cm"> * Copyright (C) 2008  Paul Mundt</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/uio_driver.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/notifier.h&gt;</span>

<span class="cp">#include &lt;asm/suspend.h&gt;</span>
<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/mmzone.h&gt;</span>

<span class="cp">#include &lt;cpu/dma-register.h&gt;</span>
<span class="cp">#include &lt;cpu/sh7724.h&gt;</span>

<span class="cm">/* DMA */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7724_dmae_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe0000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe00014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe1000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x25</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe10014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x26</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe2000c</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xffe20014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e30020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2d</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e30024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2e</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e40020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x31</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e40024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x32</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF5_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e50020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x35</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF5_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xa4e50024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x36</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0D0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D80100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x73</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0D0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D80100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x73</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0D1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D80120</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x77</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0D1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D80120</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x77</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1D0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D90100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xab</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1D0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D90100</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xab</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1D1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D90120</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xaf</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1D1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xA4D90120</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xaf</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04ce0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04ce0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04cf0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc9</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0x04cf0030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xca</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7724_dmae_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7724_dmae_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_dmae_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7724_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_LOW_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_SHIFT</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="n">CHCR_TS_HIGH_MASK</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_INIT</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7724_dmae0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe008020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe009000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xbc0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xbc0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-3 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x800</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x860</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 4-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xba0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7724_dmae1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfdc08020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfdc0808f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfdc09000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfdc0900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb40</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb40</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-3 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x760</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 4-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb20</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7724_dmae0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_dmae0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7724_dmae1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_dmae1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Serial */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe00000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc00</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe10000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc20</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xffe20000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc40</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regtype</span>	<span class="o">=</span> <span class="n">SCIx_SH4_SCIF_NO_SCSPTR_REGTYPE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xa4e30000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x900</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xa4e40000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd00</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>        <span class="o">=</span> <span class="mh">0xa4e50000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="n">SCIx_NOT_SUPPORTED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>          <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>           <span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>           <span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xfa0</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* RTC */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xa465fec0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xa465fec0</span> <span class="o">+</span> <span class="mh">0x58</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Period IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xaa0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Carry IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xac0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Alarm IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xa80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* I2C0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">iic0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0x04470000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0x04470018</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xe60</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iic0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh_mobile&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* &quot;i2c0&quot; clock */</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">iic0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">iic0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* I2C1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">iic1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0x04750000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0x04750018</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xd80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xde0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iic1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh_mobile&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* &quot;i2c1&quot; clock */</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">iic1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">iic1_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* VPU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">vpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VPU5F&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x980</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">vpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe900000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe902807</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">vpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">vpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU3F0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xc60</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU3F0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe920000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9200cb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU3F1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU3F1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe924000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9240cb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* BEU0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">beu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;BEU0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x8A0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">beu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;BEU0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe930000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe933400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">beu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">beu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">beu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">beu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* BEU1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">beu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;BEU1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xA00</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">beu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;BEU1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe940000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe943400</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">beu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">beu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">beu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">beu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">cmt_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">cmt_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x044a0060</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x044a006b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xf00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">cmt_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_cmt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmt_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">cmt_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cmt_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd80013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x440</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd90008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd90013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd90014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd9001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x940</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu5_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd90020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd9002b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x920</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu5_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu5_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* JPU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">jpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x560</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">jpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe980000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9902d3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">jpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">jpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* SPU2DSP0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">spu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SPU2DSP0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xcc0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SPU2DSP0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFE200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFE2FFFFF</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">spu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* SPU2DSP1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">spu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SPU2DSP1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xce0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SPU2DSP1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xFE300000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xFE3FFFFF</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* place holder for contiguous memory */</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">spu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7724_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cmt_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iic0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iic1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">beu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">beu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spu1_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7724_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">,</span> <span class="s">&quot;vpu&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">veu0_device</span><span class="p">,</span> <span class="s">&quot;veu0&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">veu1_device</span><span class="p">,</span> <span class="s">&quot;veu1&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">,</span>  <span class="s">&quot;jpu&quot;</span><span class="p">,</span>  <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu0_device</span><span class="p">,</span> <span class="s">&quot;spu0&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">platform_resource_setup_memory</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu1_device</span><span class="p">,</span> <span class="s">&quot;spu1&quot;</span><span class="p">,</span> <span class="mi">2</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7724_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7724_devices_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7724_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cmt_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu5_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7724_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7724_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="cp">#define RAMCR_CACHE_L2FC	0x0002</span>
<span class="cp">#define RAMCR_CACHE_L2E		0x0001</span>
<span class="cp">#define L2_CACHE_ENABLE		(RAMCR_CACHE_L2E|RAMCR_CACHE_L2FC)</span>

<span class="kt">void</span> <span class="nf">l2_cache_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Enable L2 cache */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">L2_CACHE_ENABLE</span><span class="p">,</span> <span class="n">RAMCR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ENABLED</span><span class="p">,</span>
	<span class="n">DISABLED</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span><span class="p">,</span>
	<span class="n">HUDI</span><span class="p">,</span>
	<span class="n">DMAC1A_DEI0</span><span class="p">,</span> <span class="n">DMAC1A_DEI1</span><span class="p">,</span> <span class="n">DMAC1A_DEI2</span><span class="p">,</span> <span class="n">DMAC1A_DEI3</span><span class="p">,</span>
	<span class="n">_2DG_TRI</span><span class="p">,</span> <span class="n">_2DG_INI</span><span class="p">,</span> <span class="n">_2DG_CEI</span><span class="p">,</span>
	<span class="n">DMAC0A_DEI0</span><span class="p">,</span> <span class="n">DMAC0A_DEI1</span><span class="p">,</span> <span class="n">DMAC0A_DEI2</span><span class="p">,</span> <span class="n">DMAC0A_DEI3</span><span class="p">,</span>
	<span class="n">VIO_CEU0</span><span class="p">,</span> <span class="n">VIO_BEU0</span><span class="p">,</span> <span class="n">VIO_VEU1</span><span class="p">,</span> <span class="n">VIO_VOU</span><span class="p">,</span>
	<span class="n">SCIFA3</span><span class="p">,</span>
	<span class="n">VPU</span><span class="p">,</span>
	<span class="n">TPU</span><span class="p">,</span>
	<span class="n">CEU1</span><span class="p">,</span>
	<span class="n">BEU1</span><span class="p">,</span>
	<span class="n">USB0</span><span class="p">,</span> <span class="n">USB1</span><span class="p">,</span>
	<span class="n">ATAPI</span><span class="p">,</span>
	<span class="n">RTC_ATI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">,</span>
	<span class="n">DMAC1B_DEI4</span><span class="p">,</span> <span class="n">DMAC1B_DEI5</span><span class="p">,</span> <span class="n">DMAC1B_DADERR</span><span class="p">,</span>
	<span class="n">DMAC0B_DEI4</span><span class="p">,</span> <span class="n">DMAC0B_DEI5</span><span class="p">,</span> <span class="n">DMAC0B_DADERR</span><span class="p">,</span>
	<span class="n">KEYSC</span><span class="p">,</span>
	<span class="n">SCIF_SCIF0</span><span class="p">,</span> <span class="n">SCIF_SCIF1</span><span class="p">,</span> <span class="n">SCIF_SCIF2</span><span class="p">,</span>
	<span class="n">VEU0</span><span class="p">,</span>
	<span class="n">MSIOF_MSIOFI0</span><span class="p">,</span> <span class="n">MSIOF_MSIOFI1</span><span class="p">,</span>
	<span class="n">SPU_SPUI0</span><span class="p">,</span> <span class="n">SPU_SPUI1</span><span class="p">,</span>
	<span class="n">SCIFA4</span><span class="p">,</span>
	<span class="n">ICB</span><span class="p">,</span>
	<span class="n">ETHI</span><span class="p">,</span>
	<span class="n">I2C1_ALI</span><span class="p">,</span> <span class="n">I2C1_TACKI</span><span class="p">,</span> <span class="n">I2C1_WAITI</span><span class="p">,</span> <span class="n">I2C1_DTEI</span><span class="p">,</span>
	<span class="n">I2C0_ALI</span><span class="p">,</span> <span class="n">I2C0_TACKI</span><span class="p">,</span> <span class="n">I2C0_WAITI</span><span class="p">,</span> <span class="n">I2C0_DTEI</span><span class="p">,</span>
	<span class="n">CMT</span><span class="p">,</span>
	<span class="n">TSIF</span><span class="p">,</span>
	<span class="n">FSI</span><span class="p">,</span>
	<span class="n">SCIFA5</span><span class="p">,</span>
	<span class="n">TMU0_TUNI0</span><span class="p">,</span> <span class="n">TMU0_TUNI1</span><span class="p">,</span> <span class="n">TMU0_TUNI2</span><span class="p">,</span>
	<span class="n">IRDA</span><span class="p">,</span>
	<span class="n">JPU</span><span class="p">,</span>
	<span class="n">_2DDMAC</span><span class="p">,</span>
	<span class="n">MMC_MMC2I</span><span class="p">,</span> <span class="n">MMC_MMC3I</span><span class="p">,</span>
	<span class="n">LCDC</span><span class="p">,</span>
	<span class="n">TMU1_TUNI0</span><span class="p">,</span> <span class="n">TMU1_TUNI1</span><span class="p">,</span> <span class="n">TMU1_TUNI2</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>
	<span class="n">DMAC1A</span><span class="p">,</span> <span class="n">_2DG</span><span class="p">,</span> <span class="n">DMAC0A</span><span class="p">,</span> <span class="n">VIO</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="n">RTC</span><span class="p">,</span>
	<span class="n">DMAC1B</span><span class="p">,</span> <span class="n">DMAC0B</span><span class="p">,</span> <span class="n">I2C0</span><span class="p">,</span> <span class="n">I2C1</span><span class="p">,</span> <span class="n">SDHI0</span><span class="p">,</span> <span class="n">SDHI1</span><span class="p">,</span> <span class="n">SPU</span><span class="p">,</span> <span class="n">MMCIF</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ0</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ1</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ2</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ3</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ4</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ5</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ6</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRQ7</span><span class="p">,</span> <span class="mh">0x6e0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1A_DEI0</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1A_DEI1</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1A_DEI2</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1A_DEI3</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DG_TRI</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DG_INI</span><span class="p">,</span> <span class="mh">0x7A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DG_CEI</span><span class="p">,</span> <span class="mh">0x7C0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0A_DEI0</span><span class="p">,</span> <span class="mh">0x800</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0A_DEI1</span><span class="p">,</span> <span class="mh">0x820</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0A_DEI2</span><span class="p">,</span> <span class="mh">0x840</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0A_DEI3</span><span class="p">,</span> <span class="mh">0x860</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_CEU0</span><span class="p">,</span> <span class="mh">0x880</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_BEU0</span><span class="p">,</span> <span class="mh">0x8A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_VEU1</span><span class="p">,</span> <span class="mh">0x8C0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VIO_VOU</span><span class="p">,</span>  <span class="mh">0x8E0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA3</span><span class="p">,</span> <span class="mh">0x900</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VPU</span><span class="p">,</span>    <span class="mh">0x980</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TPU</span><span class="p">,</span>    <span class="mh">0x9A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CEU1</span><span class="p">,</span>   <span class="mh">0x9E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">BEU1</span><span class="p">,</span>   <span class="mh">0xA00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB0</span><span class="p">,</span>   <span class="mh">0xA20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">USB1</span><span class="p">,</span>   <span class="mh">0xA40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ATAPI</span><span class="p">,</span>  <span class="mh">0xA60</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_ATI</span><span class="p">,</span> <span class="mh">0xA80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_PRI</span><span class="p">,</span> <span class="mh">0xAA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC_CUI</span><span class="p">,</span> <span class="mh">0xAC0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1B_DEI4</span><span class="p">,</span> <span class="mh">0xB00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1B_DEI5</span><span class="p">,</span> <span class="mh">0xB20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC1B_DADERR</span><span class="p">,</span> <span class="mh">0xB40</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0B_DEI4</span><span class="p">,</span> <span class="mh">0xB80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0B_DEI5</span><span class="p">,</span> <span class="mh">0xBA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC0B_DADERR</span><span class="p">,</span> <span class="mh">0xBC0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">KEYSC</span><span class="p">,</span>      <span class="mh">0xBE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF_SCIF0</span><span class="p">,</span> <span class="mh">0xC00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF_SCIF1</span><span class="p">,</span> <span class="mh">0xC20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF_SCIF2</span><span class="p">,</span> <span class="mh">0xC40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">VEU0</span><span class="p">,</span>       <span class="mh">0xC60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF_MSIOFI0</span><span class="p">,</span> <span class="mh">0xC80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MSIOF_MSIOFI1</span><span class="p">,</span> <span class="mh">0xCA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU_SPUI0</span><span class="p">,</span> <span class="mh">0xCC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SPU_SPUI1</span><span class="p">,</span> <span class="mh">0xCE0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA4</span><span class="p">,</span>    <span class="mh">0xD00</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ICB</span><span class="p">,</span>  <span class="mh">0xD20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">ETHI</span><span class="p">,</span> <span class="mh">0xD60</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C1_ALI</span><span class="p">,</span> <span class="mh">0xD80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C1_TACKI</span><span class="p">,</span> <span class="mh">0xDA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C1_WAITI</span><span class="p">,</span> <span class="mh">0xDC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C1_DTEI</span><span class="p">,</span> <span class="mh">0xDE0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0_ALI</span><span class="p">,</span> <span class="mh">0xE00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0_TACKI</span><span class="p">,</span> <span class="mh">0xE20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0_WAITI</span><span class="p">,</span> <span class="mh">0xE40</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">I2C0_DTEI</span><span class="p">,</span> <span class="mh">0xE60</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0xE80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0xEA0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0xEC0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI0</span><span class="p">,</span> <span class="mh">0xEE0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">CMT</span><span class="p">,</span>    <span class="mh">0xF00</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TSIF</span><span class="p">,</span>   <span class="mh">0xF20</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">FSI</span><span class="p">,</span>    <span class="mh">0xF80</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIFA5</span><span class="p">,</span> <span class="mh">0xFA0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI0</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI1</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0_TUNI2</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRDA</span><span class="p">,</span>    <span class="mh">0x480</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x4E0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SDHI1</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">JPU</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">_2DDMAC</span><span class="p">,</span> <span class="mh">0x4A0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMC_MMC2I</span><span class="p">,</span> <span class="mh">0x5A0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">MMC_MMC3I</span><span class="p">,</span> <span class="mh">0x5C0</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">LCDC</span><span class="p">,</span> <span class="mh">0xF40</span><span class="p">),</span>

	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI0</span><span class="p">,</span> <span class="mh">0x920</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI1</span><span class="p">,</span> <span class="mh">0x940</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1_TUNI2</span><span class="p">,</span> <span class="mh">0x960</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC1A</span><span class="p">,</span> <span class="n">DMAC1A_DEI0</span><span class="p">,</span> <span class="n">DMAC1A_DEI1</span><span class="p">,</span> <span class="n">DMAC1A_DEI2</span><span class="p">,</span> <span class="n">DMAC1A_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">_2DG</span><span class="p">,</span> <span class="n">_2DG_TRI</span><span class="p">,</span> <span class="n">_2DG_INI</span><span class="p">,</span> <span class="n">_2DG_CEI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC0A</span><span class="p">,</span> <span class="n">DMAC0A_DEI0</span><span class="p">,</span> <span class="n">DMAC0A_DEI1</span><span class="p">,</span> <span class="n">DMAC0A_DEI2</span><span class="p">,</span> <span class="n">DMAC0A_DEI3</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">VIO</span><span class="p">,</span> <span class="n">VIO_CEU0</span><span class="p">,</span> <span class="n">VIO_BEU0</span><span class="p">,</span> <span class="n">VIO_VEU1</span><span class="p">,</span> <span class="n">VIO_VOU</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">USB</span><span class="p">,</span> <span class="n">USB0</span><span class="p">,</span> <span class="n">USB1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="n">RTC_ATI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC1B</span><span class="p">,</span> <span class="n">DMAC1B_DEI4</span><span class="p">,</span> <span class="n">DMAC1B_DEI5</span><span class="p">,</span> <span class="n">DMAC1B_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">DMAC0B</span><span class="p">,</span> <span class="n">DMAC0B_DEI4</span><span class="p">,</span> <span class="n">DMAC0B_DEI5</span><span class="p">,</span> <span class="n">DMAC0B_DADERR</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">I2C0</span><span class="p">,</span> <span class="n">I2C0_ALI</span><span class="p">,</span> <span class="n">I2C0_TACKI</span><span class="p">,</span> <span class="n">I2C0_WAITI</span><span class="p">,</span> <span class="n">I2C0_DTEI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">I2C1</span><span class="p">,</span> <span class="n">I2C1_ALI</span><span class="p">,</span> <span class="n">I2C1_TACKI</span><span class="p">,</span> <span class="n">I2C1_WAITI</span><span class="p">,</span> <span class="n">I2C1_DTEI</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">SPU</span><span class="p">,</span> <span class="n">SPU_SPUI0</span><span class="p">,</span> <span class="n">SPU_SPUI1</span><span class="p">),</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">MMCIF</span><span class="p">,</span> <span class="n">MMC_MMC2I</span><span class="p">,</span> <span class="n">MMC_MMC3I</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4080080</span><span class="p">,</span> <span class="mh">0xa40800c0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR0 / IMCR0 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU1_TUNI2</span><span class="p">,</span> <span class="n">TMU1_TUNI1</span><span class="p">,</span> <span class="n">TMU1_TUNI0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080084</span><span class="p">,</span> <span class="mh">0xa40800c4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR1 / IMCR1 */</span>
	  <span class="p">{</span> <span class="n">VIO_VOU</span><span class="p">,</span> <span class="n">VIO_VEU1</span><span class="p">,</span> <span class="n">VIO_BEU0</span><span class="p">,</span> <span class="n">VIO_CEU0</span><span class="p">,</span>
	    <span class="n">DMAC0A_DEI3</span><span class="p">,</span> <span class="n">DMAC0A_DEI2</span><span class="p">,</span> <span class="n">DMAC0A_DEI1</span><span class="p">,</span> <span class="n">DMAC0A_DEI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080088</span><span class="p">,</span> <span class="mh">0xa40800c8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR2 / IMCR2 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">VPU</span><span class="p">,</span> <span class="n">ATAPI</span><span class="p">,</span> <span class="n">ETHI</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIFA3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408008c</span><span class="p">,</span> <span class="mh">0xa40800cc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR3 / IMCR3 */</span>
	  <span class="p">{</span> <span class="n">DMAC1A_DEI3</span><span class="p">,</span> <span class="n">DMAC1A_DEI2</span><span class="p">,</span> <span class="n">DMAC1A_DEI1</span><span class="p">,</span> <span class="n">DMAC1A_DEI0</span><span class="p">,</span>
	    <span class="n">SPU_SPUI1</span><span class="p">,</span> <span class="n">SPU_SPUI0</span><span class="p">,</span> <span class="n">BEU1</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080090</span><span class="p">,</span> <span class="mh">0xa40800d0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR4 / IMCR4 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU0_TUNI2</span><span class="p">,</span> <span class="n">TMU0_TUNI1</span><span class="p">,</span> <span class="n">TMU0_TUNI0</span><span class="p">,</span>
	    <span class="n">JPU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LCDC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080094</span><span class="p">,</span> <span class="mh">0xa40800d4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR5 / IMCR5 */</span>
	  <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC0B_DADERR</span><span class="p">,</span> <span class="n">DMAC0B_DEI5</span><span class="p">,</span> <span class="n">DMAC0B_DEI4</span><span class="p">,</span>
	    <span class="n">VEU0</span><span class="p">,</span> <span class="n">SCIF_SCIF2</span><span class="p">,</span> <span class="n">SCIF_SCIF1</span><span class="p">,</span> <span class="n">SCIF_SCIF0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080098</span><span class="p">,</span> <span class="mh">0xa40800d8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR6 / IMCR6 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ICB</span><span class="p">,</span> <span class="n">SCIFA4</span><span class="p">,</span>
	    <span class="n">CEU1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MSIOF_MSIOFI1</span><span class="p">,</span> <span class="n">MSIOF_MSIOFI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408009c</span><span class="p">,</span> <span class="mh">0xa40800dc</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR7 / IMCR7 */</span>
	  <span class="p">{</span> <span class="n">I2C0_DTEI</span><span class="p">,</span> <span class="n">I2C0_WAITI</span><span class="p">,</span> <span class="n">I2C0_TACKI</span><span class="p">,</span> <span class="n">I2C0_ALI</span><span class="p">,</span>
	    <span class="n">I2C1_DTEI</span><span class="p">,</span> <span class="n">I2C1_WAITI</span><span class="p">,</span> <span class="n">I2C1_TACKI</span><span class="p">,</span> <span class="n">I2C1_ALI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a0</span><span class="p">,</span> <span class="mh">0xa40800e0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR8 / IMCR8 */</span>
	  <span class="p">{</span> <span class="n">DISABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span> <span class="n">ENABLED</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="n">FSI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a4</span><span class="p">,</span> <span class="mh">0xa40800e4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR9 / IMCR9 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CMT</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">USB1</span><span class="p">,</span> <span class="n">USB0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800a8</span><span class="p">,</span> <span class="mh">0xa40800e8</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR10 / IMCR10 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DMAC1B_DADERR</span><span class="p">,</span> <span class="n">DMAC1B_DEI5</span><span class="p">,</span> <span class="n">DMAC1B_DEI4</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">RTC_CUI</span><span class="p">,</span> <span class="n">RTC_PRI</span><span class="p">,</span> <span class="n">RTC_ATI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800ac</span><span class="p">,</span> <span class="mh">0xa40800ec</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR11 / IMCR11 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_2DG_CEI</span><span class="p">,</span> <span class="n">_2DG_INI</span><span class="p">,</span> <span class="n">_2DG_TRI</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="n">TPU</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TSIF</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa40800b0</span><span class="p">,</span> <span class="mh">0xa40800f0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* IMR12 / IMCR12 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MMC_MMC3I</span><span class="p">,</span> <span class="n">MMC_MMC2I</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">_2DDMAC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4140044</span><span class="p">,</span> <span class="mh">0xa4140064</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INTMSK00 / INTMSKCLR00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4080000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRA */</span> <span class="p">{</span> <span class="n">TMU0_TUNI0</span><span class="p">,</span> <span class="n">TMU0_TUNI1</span><span class="p">,</span>
					     <span class="n">TMU0_TUNI2</span><span class="p">,</span> <span class="n">IRDA</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRB */</span> <span class="p">{</span> <span class="n">JPU</span><span class="p">,</span> <span class="n">LCDC</span><span class="p">,</span> <span class="n">DMAC1A</span><span class="p">,</span> <span class="n">BEU1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRC */</span> <span class="p">{</span> <span class="n">TMU1_TUNI0</span><span class="p">,</span> <span class="n">TMU1_TUNI1</span><span class="p">,</span>
					     <span class="n">TMU1_TUNI2</span><span class="p">,</span> <span class="n">SPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRD */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">MMCIF</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ATAPI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRE */</span> <span class="p">{</span> <span class="n">DMAC0A</span><span class="p">,</span> <span class="n">VIO</span><span class="p">,</span> <span class="n">SCIFA3</span><span class="p">,</span> <span class="n">VPU</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080014</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRF */</span> <span class="p">{</span> <span class="n">KEYSC</span><span class="p">,</span> <span class="n">DMAC0B</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="n">CMT</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080018</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRG */</span> <span class="p">{</span> <span class="n">SCIF_SCIF0</span><span class="p">,</span> <span class="n">SCIF_SCIF1</span><span class="p">,</span>
					     <span class="n">SCIF_SCIF2</span><span class="p">,</span> <span class="n">VEU0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408001c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRH */</span> <span class="p">{</span> <span class="n">MSIOF_MSIOFI0</span><span class="p">,</span> <span class="n">MSIOF_MSIOFI1</span><span class="p">,</span>
					     <span class="n">I2C1</span><span class="p">,</span> <span class="n">I2C0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080020</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRI */</span> <span class="p">{</span> <span class="n">SCIFA4</span><span class="p">,</span> <span class="n">ICB</span><span class="p">,</span> <span class="n">TSIF</span><span class="p">,</span> <span class="n">_2DG</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRJ */</span> <span class="p">{</span> <span class="n">CEU1</span><span class="p">,</span> <span class="n">ETHI</span><span class="p">,</span> <span class="n">FSI</span><span class="p">,</span> <span class="n">SDHI1</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4080028</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRK */</span> <span class="p">{</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">DMAC1B</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">SDHI0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa408002c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRL */</span> <span class="p">{</span> <span class="n">SCIFA5</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TPU</span><span class="p">,</span> <span class="n">_2DDMAC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xa4140010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_sense_reg</span> <span class="n">sense_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa414001c</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="cm">/* ICR1 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">ack_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xa4140024</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="cm">/* INTREQ00 */</span>
	  <span class="p">{</span> <span class="n">IRQ0</span><span class="p">,</span> <span class="n">IRQ1</span><span class="p">,</span> <span class="n">IRQ2</span><span class="p">,</span> <span class="n">IRQ3</span><span class="p">,</span> <span class="n">IRQ4</span><span class="p">,</span> <span class="n">IRQ5</span><span class="p">,</span> <span class="n">IRQ6</span><span class="p">,</span> <span class="n">IRQ7</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_desc</span> <span class="n">intc_desc</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sh7724&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_enable</span> <span class="o">=</span> <span class="n">ENABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">force_disable</span> <span class="o">=</span> <span class="n">DISABLED</span><span class="p">,</span>
	<span class="p">.</span><span class="n">hw</span> <span class="o">=</span> <span class="n">INTC_HW_DESC</span><span class="p">(</span><span class="n">vectors</span><span class="p">,</span> <span class="n">groups</span><span class="p">,</span> <span class="n">mask_registers</span><span class="p">,</span>
			   <span class="n">prio_registers</span><span class="p">,</span> <span class="n">sense_registers</span><span class="p">,</span> <span class="n">ack_registers</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="cm">/* BSC */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mmselr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs0bcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs4bcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs5abcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs5bbcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs6abcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs6bbcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs4wcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs5awcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs5bwcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs6awcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs6bwcr</span><span class="p">;</span>
	<span class="cm">/* INTC */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ipra</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprd</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ipre</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprh</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">ipri</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprj</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">iprl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr3</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr4</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr6</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr7</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr9</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr10</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr11</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">imr12</span><span class="p">;</span>
	<span class="cm">/* RWDT */</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rwtcnt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">rwtcsr</span><span class="p">;</span>
	<span class="cm">/* CPG */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irdaclk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">spuclk</span><span class="p">;</span>
<span class="p">}</span> <span class="n">sh7724_rstandby_state</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh7724_pre_sleep_notifier_call</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SUSP_SH_RSTANDBY</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>

	<span class="cm">/* BCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">mmselr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xff800020</span><span class="p">);</span> <span class="cm">/* MMSELR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">mmselr</span> <span class="o">|=</span> <span class="mh">0xa5a50000</span><span class="p">;</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs0bcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10004</span><span class="p">);</span> <span class="cm">/* CS0BCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs4bcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10010</span><span class="p">);</span> <span class="cm">/* CS4BCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5abcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10014</span><span class="p">);</span> <span class="cm">/* CS5ABCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5bbcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10018</span><span class="p">);</span> <span class="cm">/* CS5BBCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6abcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec1001c</span><span class="p">);</span> <span class="cm">/* CS6ABCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6bbcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10020</span><span class="p">);</span> <span class="cm">/* CS6BBCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs4wcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10030</span><span class="p">);</span> <span class="cm">/* CS4WCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5awcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10034</span><span class="p">);</span> <span class="cm">/* CS5AWCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5bwcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10038</span><span class="p">);</span> <span class="cm">/* CS5BWCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6awcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec1003c</span><span class="p">);</span> <span class="cm">/* CS6AWCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6bwcr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xfec10040</span><span class="p">);</span> <span class="cm">/* CS6BWCR */</span>

	<span class="cm">/* INTC */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipra</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080000</span><span class="p">);</span> <span class="cm">/* IPRA */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprb</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080004</span><span class="p">);</span> <span class="cm">/* IPRB */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprc</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080008</span><span class="p">);</span> <span class="cm">/* IPRC */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprd</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa408000c</span><span class="p">);</span> <span class="cm">/* IPRD */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipre</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080010</span><span class="p">);</span> <span class="cm">/* IPRE */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprf</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080014</span><span class="p">);</span> <span class="cm">/* IPRF */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprg</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080018</span><span class="p">);</span> <span class="cm">/* IPRG */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprh</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa408001c</span><span class="p">);</span> <span class="cm">/* IPRH */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipri</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080020</span><span class="p">);</span> <span class="cm">/* IPRI */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprj</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080024</span><span class="p">);</span> <span class="cm">/* IPRJ */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprk</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa4080028</span><span class="p">);</span> <span class="cm">/* IPRK */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprl</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="mh">0xa408002c</span><span class="p">);</span> <span class="cm">/* IPRL */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr0</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080080</span><span class="p">);</span> <span class="cm">/* IMR0 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr1</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080084</span><span class="p">);</span> <span class="cm">/* IMR1 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr2</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080088</span><span class="p">);</span> <span class="cm">/* IMR2 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr3</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa408008c</span><span class="p">);</span> <span class="cm">/* IMR3 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr4</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080090</span><span class="p">);</span> <span class="cm">/* IMR4 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr5</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080094</span><span class="p">);</span> <span class="cm">/* IMR5 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr6</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4080098</span><span class="p">);</span> <span class="cm">/* IMR6 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr7</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa408009c</span><span class="p">);</span> <span class="cm">/* IMR7 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr8</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa40800a0</span><span class="p">);</span> <span class="cm">/* IMR8 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr9</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa40800a4</span><span class="p">);</span> <span class="cm">/* IMR9 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr10</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa40800a8</span><span class="p">);</span> <span class="cm">/* IMR10 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr11</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa40800ac</span><span class="p">);</span> <span class="cm">/* IMR11 */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr12</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa40800b0</span><span class="p">);</span> <span class="cm">/* IMR12 */</span>

	<span class="cm">/* RWDT */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcnt</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4520000</span><span class="p">);</span> <span class="cm">/* RWTCNT */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcnt</span> <span class="o">|=</span> <span class="mh">0x5a00</span><span class="p">;</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcsr</span> <span class="o">=</span> <span class="n">__raw_readb</span><span class="p">(</span><span class="mh">0xa4520004</span><span class="p">);</span> <span class="cm">/* RWTCSR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcsr</span> <span class="o">|=</span> <span class="mh">0xa500</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcsr</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">,</span> <span class="mh">0xa4520004</span><span class="p">);</span>

	<span class="cm">/* CPG */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">irdaclk</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xa4150018</span><span class="p">);</span> <span class="cm">/* IRDACLKCR */</span>
	<span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">spuclk</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="mh">0xa415003c</span><span class="p">);</span> <span class="cm">/* SPUCLKCR */</span>

	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sh7724_post_sleep_notifier_call</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">,</span>
					   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">unused</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">SUSP_SH_RSTANDBY</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>

	<span class="cm">/* BCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">mmselr</span><span class="p">,</span> <span class="mh">0xff800020</span><span class="p">);</span> <span class="cm">/* MMSELR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs0bcr</span><span class="p">,</span> <span class="mh">0xfec10004</span><span class="p">);</span> <span class="cm">/* CS0BCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs4bcr</span><span class="p">,</span> <span class="mh">0xfec10010</span><span class="p">);</span> <span class="cm">/* CS4BCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5abcr</span><span class="p">,</span> <span class="mh">0xfec10014</span><span class="p">);</span> <span class="cm">/* CS5ABCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5bbcr</span><span class="p">,</span> <span class="mh">0xfec10018</span><span class="p">);</span> <span class="cm">/* CS5BBCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6abcr</span><span class="p">,</span> <span class="mh">0xfec1001c</span><span class="p">);</span> <span class="cm">/* CS6ABCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6bbcr</span><span class="p">,</span> <span class="mh">0xfec10020</span><span class="p">);</span> <span class="cm">/* CS6BBCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs4wcr</span><span class="p">,</span> <span class="mh">0xfec10030</span><span class="p">);</span> <span class="cm">/* CS4WCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5awcr</span><span class="p">,</span> <span class="mh">0xfec10034</span><span class="p">);</span> <span class="cm">/* CS5AWCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs5bwcr</span><span class="p">,</span> <span class="mh">0xfec10038</span><span class="p">);</span> <span class="cm">/* CS5BWCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6awcr</span><span class="p">,</span> <span class="mh">0xfec1003c</span><span class="p">);</span> <span class="cm">/* CS6AWCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">cs6bwcr</span><span class="p">,</span> <span class="mh">0xfec10040</span><span class="p">);</span> <span class="cm">/* CS6BWCR */</span>

	<span class="cm">/* INTC */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipra</span><span class="p">,</span> <span class="mh">0xa4080000</span><span class="p">);</span> <span class="cm">/* IPRA */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprb</span><span class="p">,</span> <span class="mh">0xa4080004</span><span class="p">);</span> <span class="cm">/* IPRB */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprc</span><span class="p">,</span> <span class="mh">0xa4080008</span><span class="p">);</span> <span class="cm">/* IPRC */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprd</span><span class="p">,</span> <span class="mh">0xa408000c</span><span class="p">);</span> <span class="cm">/* IPRD */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipre</span><span class="p">,</span> <span class="mh">0xa4080010</span><span class="p">);</span> <span class="cm">/* IPRE */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprf</span><span class="p">,</span> <span class="mh">0xa4080014</span><span class="p">);</span> <span class="cm">/* IPRF */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprg</span><span class="p">,</span> <span class="mh">0xa4080018</span><span class="p">);</span> <span class="cm">/* IPRG */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprh</span><span class="p">,</span> <span class="mh">0xa408001c</span><span class="p">);</span> <span class="cm">/* IPRH */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">ipri</span><span class="p">,</span> <span class="mh">0xa4080020</span><span class="p">);</span> <span class="cm">/* IPRI */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprj</span><span class="p">,</span> <span class="mh">0xa4080024</span><span class="p">);</span> <span class="cm">/* IPRJ */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprk</span><span class="p">,</span> <span class="mh">0xa4080028</span><span class="p">);</span> <span class="cm">/* IPRK */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">iprl</span><span class="p">,</span> <span class="mh">0xa408002c</span><span class="p">);</span> <span class="cm">/* IPRL */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr0</span><span class="p">,</span> <span class="mh">0xa4080080</span><span class="p">);</span> <span class="cm">/* IMR0 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr1</span><span class="p">,</span> <span class="mh">0xa4080084</span><span class="p">);</span> <span class="cm">/* IMR1 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr2</span><span class="p">,</span> <span class="mh">0xa4080088</span><span class="p">);</span> <span class="cm">/* IMR2 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr3</span><span class="p">,</span> <span class="mh">0xa408008c</span><span class="p">);</span> <span class="cm">/* IMR3 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr4</span><span class="p">,</span> <span class="mh">0xa4080090</span><span class="p">);</span> <span class="cm">/* IMR4 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr5</span><span class="p">,</span> <span class="mh">0xa4080094</span><span class="p">);</span> <span class="cm">/* IMR5 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr6</span><span class="p">,</span> <span class="mh">0xa4080098</span><span class="p">);</span> <span class="cm">/* IMR6 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr7</span><span class="p">,</span> <span class="mh">0xa408009c</span><span class="p">);</span> <span class="cm">/* IMR7 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr8</span><span class="p">,</span> <span class="mh">0xa40800a0</span><span class="p">);</span> <span class="cm">/* IMR8 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr9</span><span class="p">,</span> <span class="mh">0xa40800a4</span><span class="p">);</span> <span class="cm">/* IMR9 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr10</span><span class="p">,</span> <span class="mh">0xa40800a8</span><span class="p">);</span> <span class="cm">/* IMR10 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr11</span><span class="p">,</span> <span class="mh">0xa40800ac</span><span class="p">);</span> <span class="cm">/* IMR11 */</span>
	<span class="n">__raw_writeb</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">imr12</span><span class="p">,</span> <span class="mh">0xa40800b0</span><span class="p">);</span> <span class="cm">/* IMR12 */</span>

	<span class="cm">/* RWDT */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcnt</span><span class="p">,</span> <span class="mh">0xa4520000</span><span class="p">);</span> <span class="cm">/* RWTCNT */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">rwtcsr</span><span class="p">,</span> <span class="mh">0xa4520004</span><span class="p">);</span> <span class="cm">/* RWTCSR */</span>

	<span class="cm">/* CPG */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">irdaclk</span><span class="p">,</span> <span class="mh">0xa4150018</span><span class="p">);</span> <span class="cm">/* IRDACLKCR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">sh7724_rstandby_state</span><span class="p">.</span><span class="n">spuclk</span><span class="p">,</span> <span class="mh">0xa415003c</span><span class="p">);</span> <span class="cm">/* SPUCLKCR */</span>

	<span class="k">return</span> <span class="n">NOTIFY_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">sh7724_pre_sleep_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">sh7724_pre_sleep_notifier_call</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priority</span> <span class="o">=</span> <span class="n">SH_MOBILE_PRE</span><span class="p">(</span><span class="n">SH_MOBILE_SLEEP_CPU</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">notifier_block</span> <span class="n">sh7724_post_sleep_notifier</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">notifier_call</span> <span class="o">=</span> <span class="n">sh7724_post_sleep_notifier_call</span><span class="p">,</span>
	<span class="p">.</span><span class="n">priority</span> <span class="o">=</span> <span class="n">SH_MOBILE_POST</span><span class="p">(</span><span class="n">SH_MOBILE_SLEEP_CPU</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7724_sleep_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">atomic_notifier_chain_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh_mobile_pre_sleep_notifier_list</span><span class="p">,</span>
				       <span class="o">&amp;</span><span class="n">sh7724_pre_sleep_notifier</span><span class="p">);</span>

	<span class="n">atomic_notifier_chain_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh_mobile_post_sleep_notifier_list</span><span class="p">,</span>
				       <span class="o">&amp;</span><span class="n">sh7724_post_sleep_notifier</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7724_sleep_setup</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
