// Seed: 1395726403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd77
) (
    output tri0  id_0,
    input  tri1  _id_1,
    input  uwire _id_2,
    output wire  id_3
);
  wire [id_1  ==  id_2 : -1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
