-lib & set location of the support library (default: /usr/local/rfsm/lib)\\
-main & set prefix for the generated main files\\
-dump\_static & dump static representation of model(s)/program to stdout\\
-target\_dir & set target directory (default: .)\\
-dot & generate .dot representation of model(s)/program\\
-ctask & generate CTask code\\
-systemc & generate SystemC code\\
-vhdl & generate VHDL code\\
-sim & run simulation (generating .vcd file)\\
-version & print version of the compiler and quit\\
-dot\_no\_captions & Remove captions in .dot representation(s)\\
-dot\_actions\_nl & write actions with with a separating newline\\
-trace & set trace level for simulation (default: 0)\\
-synchronous\_actions & interpret actions synchronously\\
-sc\_time\_unit & set time unit for the SystemC test-bench (default: SC\_NS)\\
-sc\_trace & set trace mode for SystemC backend (default: false)\\
-stop\_time & set stop time for the SystemC and VHDL test-bench (default: 100)\\
-sc\_double\_float & implement float type as C++ double instead of float (default: false)\\
-vhdl\_trace & set trace mode for VHDL backend (default: false)\\
-vhdl\_time\_unit & set time unit for the VHDL test-bench\\
-vhdl\_ev\_duration & set duration of event signals (default: 1 ns)\\
-vhdl\_rst\_duration & set duration of reset signals (default: 1 ns)\\
-vhdl\_numeric\_std & translate integers as numeric\_std [un]signed (default: false)\\
-vhdl\_bool\_as\_bool & translate all booleans as boolean (default: false)\\
-vhdl\_dump\_ghw & make GHDL generate trace files in .ghw format instead of .vcd\\
-old\_syntax & use old (pre-1.5) syntax\\
-transl\_syntax & convert old syntax to new syntax\\
