Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 12 16:52:13 2019
| Host         : NVS1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Overkoepelend_timing_summary_routed.rpt -pb Overkoepelend_timing_summary_routed.pb -rpx Overkoepelend_timing_summary_routed.rpx -warn_on_violation
| Design       : Overkoepelend
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 20 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.884        0.000                      0                   50        0.158        0.000                      0                   50        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in1                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.884        0.000                      0                   50        0.255        0.000                      0                   50       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.887        0.000                      0                   50        0.255        0.000                      0                   50       19.500        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.884        0.000                      0                   50        0.158        0.000                      0                   50  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.884        0.000                      0                   50        0.158        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT5 (Prop_lut5_I0_O)        0.104    -0.210 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    teller/p_0_in__0[9]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.465    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.363%)  route 0.194ns (50.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[4]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.451    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT4 (Prop_lut4_I2_O)        0.098    -0.216 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    teller/p_0_in__0[8]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.092    -0.480    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.442%)  route 0.131ns (36.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[2]/Q
                         net (fo=25, routed)          0.131    -0.313    teller/v_cnt_reg[9]_0[2]
    SLICE_X81Y135        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  teller/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    teller/p_0_in__0[5]
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.810    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.092    -0.480    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.642%)  route 0.135ns (37.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  teller/h_cnt_reg[4]/Q
                         net (fo=24, routed)          0.135    -0.305    teller/Q[4]
    SLICE_X86Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.207 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    teller/p_0_in[5]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.092    -0.476    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT4 (Prop_lut4_I0_O)        0.045    -0.192 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    teller/p_0_in__0[3]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.091    -0.467    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.170 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[7]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.462    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.793%)  route 0.218ns (54.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.218    -0.210    teller/Q[6]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  teller/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.462    teller/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.183ns (43.955%)  route 0.233ns (56.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  teller/h_cnt_reg[1]/Q
                         net (fo=33, routed)          0.233    -0.194    teller/Q[1]
    SLICE_X86Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  teller/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    teller/p_0_in[2]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.107    -0.461    teller/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  teller/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[6]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.091    -0.478    teller/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y133    teller/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y133    teller/h_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.887ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.094    39.026    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.597    teller/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.887    

Slack (MET) :             35.887ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.094    39.026    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.597    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.887    

Slack (MET) :             35.887ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.094    39.026    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.597    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.887    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    

Slack (MET) :             36.024ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.094    39.025    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.596    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.596    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT5 (Prop_lut5_I0_O)        0.104    -0.210 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    teller/p_0_in__0[9]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.465    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.363%)  route 0.194ns (50.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[4]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.451    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT4 (Prop_lut4_I2_O)        0.098    -0.216 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    teller/p_0_in__0[8]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.239    -0.572    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.092    -0.480    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.442%)  route 0.131ns (36.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[2]/Q
                         net (fo=25, routed)          0.131    -0.313    teller/v_cnt_reg[9]_0[2]
    SLICE_X81Y135        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  teller/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    teller/p_0_in__0[5]
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.810    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.092    -0.480    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.642%)  route 0.135ns (37.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  teller/h_cnt_reg[4]/Q
                         net (fo=24, routed)          0.135    -0.305    teller/Q[4]
    SLICE_X86Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.207 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    teller/p_0_in[5]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.092    -0.476    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT4 (Prop_lut4_I0_O)        0.045    -0.192 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    teller/p_0_in__0[3]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.253    -0.558    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.091    -0.467    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.170 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[7]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.462    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.793%)  route 0.218ns (54.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.218    -0.210    teller/Q[6]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  teller/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.462    teller/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.183ns (43.955%)  route 0.233ns (56.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  teller/h_cnt_reg[1]/Q
                         net (fo=33, routed)          0.233    -0.194    teller/Q[1]
    SLICE_X86Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  teller/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    teller/p_0_in[2]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.568    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.107    -0.461    teller/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  teller/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[6]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
                         clock pessimism              0.239    -0.569    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.091    -0.478    teller/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Klokje/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X86Y133    teller/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y133    teller/h_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X85Y133    teller/h_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X86Y133    teller/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X85Y133    teller/h_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y134    teller/v_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X81Y135    teller/v_cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Klokje/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   Klokje/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  Klokje/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT5 (Prop_lut5_I0_O)        0.104    -0.210 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    teller/p_0_in__0[9]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.368    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.363%)  route 0.194ns (50.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[4]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.354    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT4 (Prop_lut4_I2_O)        0.098    -0.216 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    teller/p_0_in__0[8]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.092    -0.383    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.442%)  route 0.131ns (36.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[2]/Q
                         net (fo=25, routed)          0.131    -0.313    teller/v_cnt_reg[9]_0[2]
    SLICE_X81Y135        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  teller/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    teller/p_0_in__0[5]
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.810    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.092    -0.383    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.642%)  route 0.135ns (37.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  teller/h_cnt_reg[4]/Q
                         net (fo=24, routed)          0.135    -0.305    teller/Q[4]
    SLICE_X86Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.207 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    teller/p_0_in[5]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.092    -0.379    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT4 (Prop_lut4_I0_O)        0.045    -0.192 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    teller/p_0_in__0[3]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.091    -0.370    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.170 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[7]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.365    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.793%)  route 0.218ns (54.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.218    -0.210    teller/Q[6]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  teller/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.365    teller/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.183ns (43.955%)  route 0.233ns (56.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  teller/h_cnt_reg[1]/Q
                         net (fo=33, routed)          0.233    -0.194    teller/Q[1]
    SLICE_X86Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  teller/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    teller/p_0_in[2]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.107    -0.364    teller/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  teller/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[6]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.091    -0.381    teller/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.842ns (23.755%)  route 2.703ns (76.245%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 38.561 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.629     2.710    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.582    38.561    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.560    39.121    
                         clock uncertainty           -0.098    39.023    
    SLICE_X81Y135        FDRE (Setup_fdre_C_R)       -0.429    38.594    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.594    
                         arrival time                          -2.710    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[0]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[6]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 teller/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.842ns (24.720%)  route 2.564ns (75.280%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 38.560 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.706    -0.834    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.419    -0.415 r  teller/h_cnt_reg[7]/Q
                         net (fo=32, routed)          1.048     0.632    teller/Q[7]
    SLICE_X84Y135        LUT5 (Prop_lut5_I2_O)        0.299     0.931 f  teller/v_cnt[9]_i_3/O
                         net (fo=1, routed)           1.026     1.957    teller/v_cnt[9]_i_3_n_0
    SLICE_X81Y135        LUT6 (Prop_lut6_I0_O)        0.124     2.081 r  teller/v_cnt[9]_i_1/O
                         net (fo=10, routed)          0.491     2.572    teller/v_cnt[9]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    35.249 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.888    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          1.581    38.560    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.560    39.120    
                         clock uncertainty           -0.098    39.022    
    SLICE_X81Y134        FDRE (Setup_fdre_C_R)       -0.429    38.593    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 36.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.232ns (64.001%)  route 0.130ns (35.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT5 (Prop_lut5_I0_O)        0.104    -0.210 r  teller/v_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.210    teller/p_0_in__0[9]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[9]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.368    teller/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.363%)  route 0.194ns (50.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT5 (Prop_lut5_I2_O)        0.048    -0.189 r  teller/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    teller/p_0_in__0[4]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[4]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.107    -0.354    teller/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[7]/Q
                         net (fo=20, routed)          0.130    -0.314    teller/v_cnt_reg[9]_0[7]
    SLICE_X81Y134        LUT4 (Prop_lut4_I2_O)        0.098    -0.216 r  teller/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    teller/p_0_in__0[8]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[8]/C
                         clock pessimism              0.239    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.092    -0.383    teller/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.227ns (63.442%)  route 0.131ns (36.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  teller/v_cnt_reg[2]/Q
                         net (fo=25, routed)          0.131    -0.313    teller/v_cnt_reg[9]_0[2]
    SLICE_X81Y135        LUT6 (Prop_lut6_I3_O)        0.099    -0.214 r  teller/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    teller/p_0_in__0[5]
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.810    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[5]/C
                         clock pessimism              0.238    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X81Y135        FDRE (Hold_fdre_C_D)         0.092    -0.383    teller/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.226ns (62.642%)  route 0.135ns (37.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  teller/h_cnt_reg[4]/Q
                         net (fo=24, routed)          0.135    -0.305    teller/Q[4]
    SLICE_X86Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.207 r  teller/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    teller/p_0_in[5]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[5]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.092    -0.379    teller/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 teller/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.963%)  route 0.194ns (51.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.572    teller/CLK
    SLICE_X81Y135        FDRE                                         r  teller/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  teller/v_cnt_reg[1]/Q
                         net (fo=24, routed)          0.194    -0.237    teller/v_cnt_reg[9]_0[1]
    SLICE_X81Y134        LUT4 (Prop_lut4_I0_O)        0.045    -0.192 r  teller/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    teller/p_0_in__0[3]
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.811    teller/CLK
    SLICE_X81Y134        FDRE                                         r  teller/v_cnt_reg[3]/C
                         clock pessimism              0.253    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X81Y134        FDRE (Hold_fdre_C_D)         0.091    -0.370    teller/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.183ns (45.886%)  route 0.216ns (54.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.170 r  teller/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    teller/p_0_in[7]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[7]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.365    teller/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.184ns (45.793%)  route 0.218ns (54.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.218    -0.210    teller/Q[6]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.043    -0.167 r  teller/h_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[9]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[9]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.107    -0.365    teller/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.183ns (43.955%)  route 0.233ns (56.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.596    -0.568    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  teller/h_cnt_reg[1]/Q
                         net (fo=33, routed)          0.233    -0.194    teller/Q[1]
    SLICE_X86Y133        LUT3 (Prop_lut3_I1_O)        0.042    -0.152 r  teller/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    teller/p_0_in[2]
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.866    -0.807    teller/CLK
    SLICE_X86Y133        FDRE                                         r  teller/h_cnt_reg[2]/C
                         clock pessimism              0.239    -0.568    
                         clock uncertainty            0.098    -0.471    
    SLICE_X86Y133        FDRE (Hold_fdre_C_D)         0.107    -0.364    teller/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 teller/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            teller/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.291%)  route 0.216ns (53.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.595    -0.569    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  teller/h_cnt_reg[6]/Q
                         net (fo=32, routed)          0.216    -0.212    teller/Q[6]
    SLICE_X85Y133        LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  teller/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    teller/p_0_in[6]
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    Klokje/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Klokje/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    Klokje/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  Klokje/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    Klokje/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  Klokje/inst/clkout1_buf/O
                         net (fo=20, routed)          0.865    -0.808    teller/CLK
    SLICE_X85Y133        FDRE                                         r  teller/h_cnt_reg[6]/C
                         clock pessimism              0.239    -0.569    
                         clock uncertainty            0.098    -0.472    
    SLICE_X85Y133        FDRE (Hold_fdre_C_D)         0.091    -0.381    teller/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.213    





