Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May 17 15:46:10 2024
| Host         : LEGION-R7000P-lhk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_finger_wrapper_control_sets_placed.rpt
| Design       : design_finger_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   158 |
| Unused register locations in slices containing registers |   477 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      2 |            3 |
|      3 |            1 |
|      4 |           21 |
|      5 |           10 |
|      6 |            9 |
|      7 |            4 |
|      8 |           14 |
|      9 |            6 |
|     10 |            2 |
|     11 |            4 |
|     12 |            5 |
|    16+ |           63 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             585 |          164 |
| No           | No                    | Yes                    |              30 |           11 |
| No           | Yes                   | No                     |             692 |          234 |
| Yes          | No                    | No                     |             570 |          138 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            1231 |          395 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                  Enable Signal                                                                                                  |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                 |                1 |              1 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |                                                                                                                                                                                                                 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset21_out                                                            |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                     |                1 |              1 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset34_out                                                                       |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |
| ~design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |                                                                                                                                                                                                                 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                 |                1 |              1 |
| ~design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                             |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                       |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                        |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           |                                                                                                                                                     |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/lmb_len                                                                                                                                                    | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                1 |              1 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                     |                1 |              2 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 |                                                                                                                                                     |                1 |              2 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |                                                                                                                                                                                                                 |                                                                                                                                                     |                2 |              3 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                1 |              4 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
| ~design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           |                                                                                                                                                                                                                 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                          |                2 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                              |                2 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                     |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        |                                                                                                                                                     |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                            | design_finger_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0         |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0     |                2 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                      | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                2 |              4 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                2 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                     |                1 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/len[4]_i_1_n_0                                                                                                                                             | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                2 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/master_data_exists                                                                                                                      | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                2 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/data_Exists_I_reg_0                                                                                                                    | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                2 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                              | design_finger_i/axi_gpio_2/U0/bus2ip_reset                                                                                                          |                1 |              5 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                     |                3 |              5 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[7][0]                                                                                                                                             |                                                                                                                                                     |                2 |              6 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_1[0]                                                                                                               |                                                                                                                                                     |                2 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_finger_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                     |                3 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                              |                2 |              6 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                2 |              7 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                2 |              7 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                     |                1 |              7 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_finger_i/axi_gpio_0/U0/bus2ip_reset                                                                                                          |                2 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_finger_i/axi_gpio_2/U0/bus2ip_reset                                                                                                          |                1 |              8 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                     |                7 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_finger_i/axi_gpio_2/U0/bus2ip_reset                                                                                                          |                2 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |
| ~design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                2 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0           | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                     |                1 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]              |                4 |              8 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                     |                5 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                     |                4 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                3 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                2 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |              9 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                    |                4 |             10 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                      |                                                                                                                                                     |                4 |             10 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             11 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                             |                2 |             11 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             11 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                4 |             11 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                4 |             12 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             12 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                     |                3 |             12 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                            | design_finger_i/axi_gpio_2/U0/bus2ip_reset                                                                                                          |                2 |             12 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                     |                3 |             12 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                  | design_finger_i/axi_gpio_0/U0/bus2ip_reset                                                                                                          |                3 |             16 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                5 |             16 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |             16 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                       |                2 |             16 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             17 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_finger_i/axi_gpio_0/U0/bus2ip_reset                                                                                                          |                8 |             18 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                4 |             19 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                4 |             21 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_finger_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                4 |             21 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             21 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             23 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                          |                7 |             23 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                7 |             24 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                          |                8 |             28 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             28 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                5 |             28 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                        | design_finger_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             28 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                9 |             30 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | design_finger_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                   |               32 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                          |               13 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[0].FDRE_I/CI                                                                                                              |                                                                                                                                                     |                9 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                6 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               14 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |                6 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               13 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg_0[0]                                                                       | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                5 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                     |                6 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                       |                4 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               11 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | design_finger_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                     |               11 |             32 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                     |               10 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Write_FIFO/Addr_Counters[2].FDRE_I/CI                                                                                                             |                                                                                                                                                     |                9 |             32 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                     |                8 |             32 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6][0]                                                                                                                 |                                                                                                                                                     |                6 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                | design_finger_i/axi_gpio_0/U0/bus2ip_reset                                                                                                          |                8 |             32 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               13 |             33 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                     |                9 |             34 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                     |                8 |             34 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                     |                6 |             34 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                     |                9 |             35 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.M_AXI_ARADDR[31]_i_1_n_0                                                                                                                          | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                8 |             35 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                     |                7 |             35 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                     |                6 |             36 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                     |                8 |             36 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                     |                9 |             36 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                     |                6 |             36 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/M_AXI_AWADDR[31]_i_2_n_0                                                                                                                                   | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |                9 |             39 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/mdm_1/U0/Use_Bus_MASTER.bus_master_I/Has_FIFO.Read_FIFO/Addr_Counters[4].FDRE_I/M_AXI_ARESETN_0                                     |               15 |             41 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_finger_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                     |               11 |             47 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_2/U0/bus2ip_reset                                                                                                          |               17 |             54 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                     |                8 |             64 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                     |               10 |             75 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               27 |             84 |
|  design_finger_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                 |                                                                                                                                                     |               27 |             85 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/axi_gpio_0/U0/bus2ip_reset                                                                                                          |               24 |             85 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                  |                                                                                                                                                     |               16 |            128 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               68 |            156 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                 | design_finger_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               78 |            221 |
|  design_finger_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                 |                                                                                                                                                     |              140 |            515 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


