{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A775317985",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XXI, 232 p)",
            "contributor": "Stanculescu, Alec G.",
            "creator": "Harr, Randolph E.",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "online resource"
            ],
            "identifier": [
                "(doi)10.1007/978-1-4615-3964-3",
                "(firstid)GBV:775317985",
                "(ppn)775317985",
                "(isbn13)9781461539643"
            ],
            "publisher": "Springer US",
            "subject": [
                "Computer architecture.",
                "Computer hardware",
                "Computers.",
                "Computer engineering",
                "(classificationName=loc)TK7888.4",
                "Engineering",
                "Electrical engineering.",
                "Electronic circuits.",
                "Microprocessors.",
                "Computer science",
                "(classificationName=linseach:mapping)inf",
                "Systems engineering",
                "(classificationName=ddc)621.3815",
                "(classificationName=linseach:mapping)elt"
            ],
            "title": "Applications of VHDL to Circuit Design",
            "abstract": "1. Switch-Level Modeling in VHDL -- 1.1 Introduction -- 1.2 Advanced Simulator Programming -- 1.3 Switch-Level Package -- 1.4 Distributed Algorithm for Pass-transistor -- 1.5 VHDL Implementation of Distributed Algorithm -- 1.6 Examples of Switch-level Networks -- 1.7 Future Research -- 1.8 Conclusion -- 1.9 References -- 2. Modeling of Transmission Line Effects in Digital Circuits -- 2.1 Introduction -- 2.2 Underlying Concepts and Structure -- 2.3 Behavioral Models -- 2.4 Application of Transmission Line Behaviors -- 2.5 Summary -- References -- 3. Behavior Modeling of Mixed Analog-Digital Circuits -- 3.1 Introduction -- 3.2 Simulation Model -- 3.3 Design Verification Methodology -- 3.4 Application of Analog-Digital Behaviors -- 3.5 Summary -- References -- 4. Modeling of Analog-Digital Loops in VHDL -- 4.1 introduction -- 4.2 AGC Loop Behavioral Models -- 4.3 Application of Automatic Gain Control Loops -- 4.4 Phase-Locked Loop Behavioral Models -- 4.5 Application of Phase-Locked Loop -- 4.6 Summary -- References -- 5. Modeling Style Issues for Synthesis -- 5.1 What is HDL Synthesis? -- 5.2 Applying HDL Synthesis Technology -- 5.3 An HDL Synthesis Policy -- 5.4 Synthesis of Register Transfer Level Constructs -- 5.5 Synthesis Style Issues in VHDL -- 5.6 A Complete Example -- 5.7 Closing Remarks -- 6. Modeling of Standard Component Libraries -- 6.1 Structure of Model Libraries -- 6.2 Relevant Issues in Logic Simulation -- 6.3 Layers of Abstraction -- 6.4 Independence from Physical Packaging -- 6.5 Strength/Level Values Set Independence -- 6.6 Independence from Timing Parameter Values -- 6.7 Toward a Standard -- 6.8 Summary -- 7. Anomalies in VHDL and How to Address Them -- 7.1 Common Misconceptions about VHDL -- 7.2 VHDL Language Inconsistencies -- 7.3 Summary -- 7.4 References.",
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-ENG",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-SXE"
            ],
            "issued": "1991",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "isLike": "doi:10.1007/978-1-4615-3964-3",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "license": "http://purl.org/dc/terms/license",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "title": "http://purl.org/dc/elements/1.1/title",
        "issued": "http://purl.org/dc/terms/issued",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}