#ifndef _VTSS_LUTON26_REGS_ICPU_CFG_H_
#define _VTSS_LUTON26_REGS_ICPU_CFG_H_

/*
 *
 * VCore-III Register Definitions
 *
 * Copyright (C) 2010 Vitesse Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License version
 * 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
 * 02110-1301, USA.
 *
 * VITESSE SEMICONDUCTOR INC SHALL HAVE NO LIABILITY WHATSOEVER OF ANY
 * KIND ARISING OUT OF OR RELATED TO THE PROGRAM OR THE OPEN SOURCE
 * MATERIALS UNDER ANY THEORY OF LIABILITY.
 *
 */

#include "vtss_luton26_regs_common.h"

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GPR(ri)  VTSS_IOREG(VTSS_TO_CFG,0x0 + (ri))

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_RESET  VTSS_IOREG(VTSS_TO_CFG,0x8)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CPU_RELEASE  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_CPU_ONLY  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_PROTECT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_CORE_RST_FORCE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_RESET_MEM_RST_FORCE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL  VTSS_IOREG(VTSS_TO_CFG,0x9)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_IF_MASTER_PI_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_CTRL_BOOT_MODE_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT  VTSS_IOREG(VTSS_TO_CFG,0xa)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_CPU_SLEEP  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_ENDIAN_MODE  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_BOOT_MODE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_CPU_SYSTEM_CTRL_GENERAL_STAT_BOOT_IF  VTSS_BIT(0)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_CFG      VTSS_IOREG(VTSS_TO_CFG,0xb)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CFG_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_CTRL(ri)  VTSS_IOREG(VTSS_TO_CFG,0xc + (ri))
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DATA_WID  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_XFER_ENA  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT_ENA  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x)  VTSS_EXTRACT_BITFIELD(x,18,3)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_DONE_POL  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_SMPL_ON_DONE  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC(x)  VTSS_ENCODE_BITFIELD(x,7,8)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC     VTSS_ENCODE_BITMASK(7,8)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_WAITCC(x)  VTSS_EXTRACT_BITFIELD(x,7,8)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC(x)  VTSS_ENCODE_BITFIELD(x,5,2)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC     VTSS_ENCODE_BITMASK(5,2)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_CSCC(x)  VTSS_EXTRACT_BITFIELD(x,5,2)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_OECC(x)  VTSS_EXTRACT_BITFIELD(x,3,2)
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ICPU_CFG_PI_MST_PI_MST_CTRL_HLDCC(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ICPU_CFG_PI_MST_PI_MST_STATUS(ri)  VTSS_IOREG(VTSS_TO_CFG,0x10 + (ri))
#define  VTSS_F_ICPU_CFG_PI_MST_PI_MST_STATUS_TIMEOUT_ERR_STICKY  VTSS_BIT(0)

#define VTSS_ICPU_CFG_SPI_MST_SPI_MST_CFG    VTSS_IOREG(VTSS_TO_CFG,0x14)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_FAST_READ_ENA  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_ICPU_CFG_SPI_MST_SPI_MST_CFG_CS_DESELECT_TIME(x)  VTSS_EXTRACT_BITFIELD(x,5,5)
#define  VTSS_F_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_SPI_MST_SPI_MST_CFG_CLK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_SPI_MST_SW_MODE        VTSS_IOREG(VTSS_TO_CFG,0x19)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_STAT   VTSS_IOREG(VTSS_TO_CFG,0x1b)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_STOP  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_MPU8051_MPU8051_STAT_MPU8051_GPR(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_MPU8051_MPU8051_MMAP   VTSS_IOREG(VTSS_TO_CFG,0x1c)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_CODE_HIGH  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_CODE_LOW  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_DATA_HIGH  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MSADDR_DATA_LOW  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_CODE_HIGH  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_CODE_LOW  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_DATA_HIGH  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MPU8051_MPU8051_MMAP_MAP_DATA_LOW  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MEMACC_CTRL    VTSS_IOREG(VTSS_TO_CFG,0x1d)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_CTRL_MEMACC_EXAMINE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_CTRL_MEMACC_DO  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MPU8051_MEMACC         VTSS_IOREG(VTSS_TO_CFG,0x1e)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP(x)  VTSS_ENCODE_BITFIELD(x,18,14)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP     VTSS_ENCODE_BITMASK(18,14)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_MEMACC_STOP(x)  VTSS_EXTRACT_BITFIELD(x,18,14)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_MEMACC_START(x)  VTSS_ENCODE_BITFIELD(x,2,14)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_MEMACC_START     VTSS_ENCODE_BITMASK(2,14)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_MEMACC_START(x)  VTSS_EXTRACT_BITFIELD(x,2,14)

#define VTSS_ICPU_CFG_MPU8051_MEMACC_SBA     VTSS_IOREG(VTSS_TO_CFG,0x1f)
#define  VTSS_F_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START(x)  VTSS_ENCODE_BITFIELD(x,2,30)
#define  VTSS_M_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START     VTSS_ENCODE_BITMASK(2,30)
#define  VTSS_X_ICPU_CFG_MPU8051_MEMACC_SBA_MEMACC_SBA_START(x)  VTSS_EXTRACT_BITFIELD(x,2,30)

#define VTSS_ICPU_CFG_INTR_INTR              VTSS_IOREG(VTSS_TO_CFG,0x21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_MIIM1_INTR  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_INTR_MIIM0_INTR  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_INTR_PTP_SYNC_INTR  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INTEGRITY_INTR  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INJ_RDY4_INTR  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INJ_RDY3_INTR  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INJ_RDY2_INTR  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INJ_RDY1_INTR  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_INJ_RDY0_INTR  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_XTR_RDY3_INTR  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_INTR_XTR_RDY2_INTR  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_INTR_XTR_RDY1_INTR  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_INTR_XTR_RDY0_INTR  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_INTR_BLK_ANA_INTR  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_INTR_DEV_ALL_INTR  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_INTR_SGPIO_INTR  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_INTR_GPIO_INTR  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_INTR_TWI_INTR   VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_INTR_FDMA_INTR  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_INTR_TIMER2_INTR  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_INTR_TIMER1_INTR  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_INTR_TIMER0_INTR  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_INTR_UART_INTR  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_INTR_PI_SD1_INTR  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_INTR_PI_SD0_INTR  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTR_SW1_INTR   VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTR_SW0_INTR   VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_INTR_EXT_IRQ1_INTR  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_INTR_EXT_IRQ0_INTR  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_INTR_ENA          VTSS_IOREG(VTSS_TO_CFG,0x22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_MIIM1_INTR_ENA  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_MIIM0_INTR_ENA  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_PTP_SYNC_INTR_ENA  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INTEGRITY_INTR_ENA  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INJ_RDY4_INTR_ENA  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INJ_RDY3_INTR_ENA  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INJ_RDY2_INTR_ENA  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INJ_RDY1_INTR_ENA  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_INJ_RDY0_INTR_ENA  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_XTR_RDY3_INTR_ENA  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_XTR_RDY2_INTR_ENA  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_XTR_RDY1_INTR_ENA  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_XTR_RDY0_INTR_ENA  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_BLK_ANA_INTR_ENA  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_DEV_ALL_INTR_ENA  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SGPIO_INTR_ENA  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_GPIO_INTR_ENA  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_TWI_INTR_ENA  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_FDMA_INTR_ENA  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_TIMER2_INTR_ENA  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_TIMER1_INTR_ENA  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_TIMER0_INTR_ENA  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_UART_INTR_ENA  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_PI_SD1_INTR_ENA  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_PI_SD0_INTR_ENA  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SW1_INTR_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SW0_INTR_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_EXT_IRQ1_INTR_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_EXT_IRQ0_INTR_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_INTR_ENA_CLR      VTSS_IOREG(VTSS_TO_CFG,0x23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_MIIM1_INTR_ENA_CLR  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_MIIM0_INTR_ENA_CLR  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_PTP_SYNC_INTR_ENA_CLR  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INTEGRITY_INTR_ENA_CLR  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INJ_RDY4_INTR_ENA_CLR  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INJ_RDY3_INTR_ENA_CLR  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INJ_RDY2_INTR_ENA_CLR  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INJ_RDY1_INTR_ENA_CLR  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_INJ_RDY0_INTR_ENA_CLR  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_XTR_RDY3_INTR_ENA_CLR  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_XTR_RDY2_INTR_ENA_CLR  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_XTR_RDY1_INTR_ENA_CLR  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_XTR_RDY0_INTR_ENA_CLR  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_BLK_ANA_INTR_ENA_CLR  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_DEV_ALL_INTR_ENA_CLR  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_SGPIO_INTR_ENA_CLR  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_GPIO_INTR_ENA_CLR  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_TWI_INTR_ENA_CLR  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_FDMA_INTR_ENA_CLR  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_TIMER2_INTR_ENA_CLR  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_TIMER1_INTR_ENA_CLR  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_TIMER0_INTR_ENA_CLR  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_UART_INTR_ENA_CLR  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_PI_SD1_INTR_ENA_CLR  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_PI_SD0_INTR_ENA_CLR  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_SW1_INTR_ENA_CLR  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_SW0_INTR_ENA_CLR  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_EXT_IRQ1_INTR_ENA_CLR  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_CLR_EXT_IRQ0_INTR_ENA_CLR  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_INTR_ENA_SET      VTSS_IOREG(VTSS_TO_CFG,0x24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_MIIM1_INTR_ENA_SET  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_MIIM0_INTR_ENA_SET  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_PTP_SYNC_INTR_ENA_SET  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INTEGRITY_INTR_ENA_SET  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INJ_RDY4_INTR_ENA_SET  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INJ_RDY3_INTR_ENA_SET  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INJ_RDY2_INTR_ENA_SET  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INJ_RDY1_INTR_ENA_SET  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_INJ_RDY0_INTR_ENA_SET  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_XTR_RDY3_INTR_ENA_SET  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_XTR_RDY2_INTR_ENA_SET  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_XTR_RDY1_INTR_ENA_SET  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_XTR_RDY0_INTR_ENA_SET  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_BLK_ANA_INTR_ENA_SET  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_DEV_ALL_INTR_ENA_SET  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_SGPIO_INTR_ENA_SET  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_GPIO_INTR_ENA_SET  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_TWI_INTR_ENA_SET  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_FDMA_INTR_ENA_SET  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_TIMER2_INTR_ENA_SET  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_TIMER1_INTR_ENA_SET  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_TIMER0_INTR_ENA_SET  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_UART_INTR_ENA_SET  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_PI_SD1_INTR_ENA_SET  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_PI_SD0_INTR_ENA_SET  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_SW1_INTR_ENA_SET  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_SW0_INTR_ENA_SET  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_EXT_IRQ1_INTR_ENA_SET  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_INTR_ENA_SET_EXT_IRQ0_INTR_ENA_SET  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_INTR_RAW          VTSS_IOREG(VTSS_TO_CFG,0x25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_MIIM1_RAW  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_MIIM0_RAW  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_PTP_SYNC_RAW  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INTEGRITY_RAW  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INJ_RDY4_RAW  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INJ_RDY3_RAW  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INJ_RDY2_RAW  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INJ_RDY1_RAW  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_INJ_RDY0_RAW  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_XTR_RDY3_RAW  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_XTR_RDY2_RAW  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_XTR_RDY1_RAW  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_XTR_RDY0_RAW  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_BLK_ANA_RAW  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_DEV_ALL_RAW  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_SGPIO_RAW  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_GPIO_RAW  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_TWI_RAW  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_FDMA_RAW  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_TIMER2_RAW  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_TIMER1_RAW  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_TIMER0_RAW  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_UART_RAW  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_PI_SD1_RAW  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_PI_SD0_RAW  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_SW1_RAW  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_SW0_RAW  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_EXT_IRQ1_RAW  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_INTR_RAW_EXT_IRQ0_RAW  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_ICPU_IRQ0_ENA     VTSS_IOREG(VTSS_TO_CFG,0x26)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_ENA_ICPU_IRQ0_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_ICPU_IRQ0_IDENT   VTSS_IOREG(VTSS_TO_CFG,0x27)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_MIIM1_IDENT  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_MIIM0_IDENT  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_PTP_SYNC_IDENT  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INTEGRITY_IDENT  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INJ_RDY4_IDENT  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INJ_RDY3_IDENT  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INJ_RDY2_IDENT  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INJ_RDY1_IDENT  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_INJ_RDY0_IDENT  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_XTR_RDY3_IDENT  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_XTR_RDY2_IDENT  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_XTR_RDY1_IDENT  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_XTR_RDY0_IDENT  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_BLK_ANA_IDENT  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_DEV_ALL_IDENT  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_SGPIO_IDENT  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_GPIO_IDENT  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_TWI_IDENT  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_FDMA_IDENT  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_TIMER2_IDENT  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_TIMER1_IDENT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_TIMER0_IDENT  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_UART_IDENT  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_PI_SD1_IDENT  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_PI_SD0_IDENT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_SW1_IDENT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_SW0_IDENT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_EXT_IRQ1_IDENT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ0_IDENT_ICPU_IRQ0_EXT_IRQ0_IDENT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_ICPU_IRQ1_ENA     VTSS_IOREG(VTSS_TO_CFG,0x28)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_ENA_ICPU_IRQ1_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_ICPU_IRQ1_IDENT   VTSS_IOREG(VTSS_TO_CFG,0x29)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_MIIM1_IDENT  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_MIIM0_IDENT  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_PTP_SYNC_IDENT  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INTEGRITY_IDENT  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INJ_RDY4_IDENT  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INJ_RDY3_IDENT  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INJ_RDY2_IDENT  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INJ_RDY1_IDENT  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_INJ_RDY0_IDENT  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_XTR_RDY3_IDENT  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_XTR_RDY2_IDENT  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_XTR_RDY1_IDENT  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_XTR_RDY0_IDENT  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_BLK_ANA_IDENT  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_DEV_ALL_IDENT  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_SGPIO_IDENT  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_GPIO_IDENT  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_TWI_IDENT  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_FDMA_IDENT  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_TIMER2_IDENT  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_TIMER1_IDENT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_TIMER0_IDENT  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_UART_IDENT  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_PI_SD1_IDENT  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_PI_SD0_IDENT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_SW1_IDENT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_SW0_IDENT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_EXT_IRQ1_IDENT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_ICPU_IRQ1_IDENT_ICPU_IRQ1_EXT_IRQ0_IDENT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ0_ENA      VTSS_IOREG(VTSS_TO_CFG,0x2a)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_ENA_EXT_IRQ0_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ0_IDENT    VTSS_IOREG(VTSS_TO_CFG,0x2b)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_MIIM1_IDENT  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_MIIM0_IDENT  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_PTP_SYNC_IDENT  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INTEGRITY_IDENT  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INJ_RDY4_IDENT  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INJ_RDY3_IDENT  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INJ_RDY2_IDENT  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INJ_RDY1_IDENT  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_INJ_RDY0_IDENT  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_XTR_RDY3_IDENT  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_XTR_RDY2_IDENT  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_XTR_RDY1_IDENT  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_XTR_RDY0_IDENT  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_BLK_ANA_IDENT  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_DEV_ALL_IDENT  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_SGPIO_IDENT  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_GPIO_IDENT  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_TWI_IDENT  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_FDMA_IDENT  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_TIMER2_IDENT  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_TIMER1_IDENT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_TIMER0_IDENT  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_UART_IDENT  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_PI_SD1_IDENT  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_PI_SD0_IDENT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_SW1_IDENT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_SW0_IDENT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_EXT_IRQ1_IDENT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_IDENT_EXT_IRQ0_EXT_IRQ0_IDENT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ1_ENA      VTSS_IOREG(VTSS_TO_CFG,0x2c)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_ENA_EXT_IRQ1_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ1_IDENT    VTSS_IOREG(VTSS_TO_CFG,0x2d)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_MIIM1_IDENT  VTSS_BIT(28)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_MIIM0_IDENT  VTSS_BIT(27)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_PTP_SYNC_IDENT  VTSS_BIT(26)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INTEGRITY_IDENT  VTSS_BIT(25)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INJ_RDY4_IDENT  VTSS_BIT(24)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INJ_RDY3_IDENT  VTSS_BIT(23)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INJ_RDY2_IDENT  VTSS_BIT(22)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INJ_RDY1_IDENT  VTSS_BIT(21)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_INJ_RDY0_IDENT  VTSS_BIT(20)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_XTR_RDY3_IDENT  VTSS_BIT(19)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_XTR_RDY2_IDENT  VTSS_BIT(18)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_XTR_RDY1_IDENT  VTSS_BIT(17)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_XTR_RDY0_IDENT  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_BLK_ANA_IDENT  VTSS_BIT(15)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_DEV_ALL_IDENT  VTSS_BIT(14)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_SGPIO_IDENT  VTSS_BIT(13)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_GPIO_IDENT  VTSS_BIT(12)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_TWI_IDENT  VTSS_BIT(11)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_FDMA_IDENT  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_TIMER2_IDENT  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_TIMER1_IDENT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_TIMER0_IDENT  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_UART_IDENT  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_PI_SD1_IDENT  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_PI_SD0_IDENT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_SW1_IDENT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_SW0_IDENT  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_EXT_IRQ1_IDENT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_IDENT_EXT_IRQ1_EXT_IRQ0_IDENT  VTSS_BIT(0)

#define VTSS_ICPU_CFG_INTR_DEV_IDENT         VTSS_IOREG(VTSS_TO_CFG,0x2e)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x2f)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_DRV  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_DIR  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_POL  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_TRIGGER  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_EXT_IRQ0_INTR_CFG_EXT_IRQ0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x30)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_DRV  VTSS_BIT(6)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_DIR  VTSS_BIT(5)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_POL  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_TRIGGER  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_EXT_IRQ1_INTR_CFG_EXT_IRQ1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_SW0_INTR_CFG      VTSS_IOREG(VTSS_TO_CFG,0x31)
#define  VTSS_F_ICPU_CFG_INTR_SW0_INTR_CFG_SW0_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_SW0_INTR_CFG_SW0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_SW0_INTR_CFG_SW0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_SW0_INTR_CFG_SW0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_SW0_INTR_CFG_SW0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_SW1_INTR_CFG      VTSS_IOREG(VTSS_TO_CFG,0x32)
#define  VTSS_F_ICPU_CFG_INTR_SW1_INTR_CFG_SW1_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_SW1_INTR_CFG_SW1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_SW1_INTR_CFG_SW1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_SW1_INTR_CFG_SW1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_SW1_INTR_CFG_SW1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_MIIM1_INTR_CFG    VTSS_IOREG(VTSS_TO_CFG,0x33)
#define  VTSS_F_ICPU_CFG_INTR_MIIM1_INTR_CFG_MIIM1_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_MIIM1_INTR_CFG_MIIM1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_MIIM1_INTR_CFG_MIIM1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_MIIM1_INTR_CFG_MIIM1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_MIIM1_INTR_CFG_MIIM1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_MIIM0_INTR_CFG    VTSS_IOREG(VTSS_TO_CFG,0x34)
#define  VTSS_F_ICPU_CFG_INTR_MIIM0_INTR_CFG_MIIM0_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_MIIM0_INTR_CFG_MIIM0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_MIIM0_INTR_CFG_MIIM0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_MIIM0_INTR_CFG_MIIM0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_MIIM0_INTR_CFG_MIIM0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_PI_SD0_INTR_CFG   VTSS_IOREG(VTSS_TO_CFG,0x35)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD0_INTR_CFG_PI_SD0_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD0_INTR_CFG_PI_SD0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD0_INTR_CFG_PI_SD0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_PI_SD0_INTR_CFG_PI_SD0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_PI_SD0_INTR_CFG_PI_SD0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_PI_SD1_INTR_CFG   VTSS_IOREG(VTSS_TO_CFG,0x36)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD1_INTR_CFG_PI_SD1_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD1_INTR_CFG_PI_SD1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_PI_SD1_INTR_CFG_PI_SD1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_PI_SD1_INTR_CFG_PI_SD1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_PI_SD1_INTR_CFG_PI_SD1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_UART_INTR_CFG     VTSS_IOREG(VTSS_TO_CFG,0x37)
#define  VTSS_F_ICPU_CFG_INTR_UART_INTR_CFG_UART_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_UART_INTR_CFG_UART_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_UART_INTR_CFG_UART_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_UART_INTR_CFG_UART_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_UART_INTR_CFG_UART_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_TIMER0_INTR_CFG   VTSS_IOREG(VTSS_TO_CFG,0x38)
#define  VTSS_F_ICPU_CFG_INTR_TIMER0_INTR_CFG_TIMER0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_TIMER0_INTR_CFG_TIMER0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_TIMER0_INTR_CFG_TIMER0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_TIMER0_INTR_CFG_TIMER0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_TIMER1_INTR_CFG   VTSS_IOREG(VTSS_TO_CFG,0x39)
#define  VTSS_F_ICPU_CFG_INTR_TIMER1_INTR_CFG_TIMER1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_TIMER1_INTR_CFG_TIMER1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_TIMER1_INTR_CFG_TIMER1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_TIMER1_INTR_CFG_TIMER1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_TIMER2_INTR_CFG   VTSS_IOREG(VTSS_TO_CFG,0x3a)
#define  VTSS_F_ICPU_CFG_INTR_TIMER2_INTR_CFG_TIMER2_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_TIMER2_INTR_CFG_TIMER2_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_TIMER2_INTR_CFG_TIMER2_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_TIMER2_INTR_CFG_TIMER2_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_FDMA_INTR_CFG     VTSS_IOREG(VTSS_TO_CFG,0x3b)
#define  VTSS_F_ICPU_CFG_INTR_FDMA_INTR_CFG_FDMA_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_FDMA_INTR_CFG_FDMA_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_FDMA_INTR_CFG_FDMA_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_FDMA_INTR_CFG_FDMA_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_FDMA_INTR_CFG_FDMA_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_TWI_INTR_CFG      VTSS_IOREG(VTSS_TO_CFG,0x3c)
#define  VTSS_F_ICPU_CFG_INTR_TWI_INTR_CFG_TWI_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_TWI_INTR_CFG_TWI_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_TWI_INTR_CFG_TWI_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_TWI_INTR_CFG_TWI_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_TWI_INTR_CFG_TWI_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_GPIO_INTR_CFG     VTSS_IOREG(VTSS_TO_CFG,0x3d)
#define  VTSS_F_ICPU_CFG_INTR_GPIO_INTR_CFG_GPIO_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_GPIO_INTR_CFG_GPIO_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_GPIO_INTR_CFG_GPIO_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_GPIO_INTR_CFG_GPIO_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_GPIO_INTR_CFG_GPIO_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_SGPIO_INTR_CFG    VTSS_IOREG(VTSS_TO_CFG,0x3e)
#define  VTSS_F_ICPU_CFG_INTR_SGPIO_INTR_CFG_SGPIO_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_SGPIO_INTR_CFG_SGPIO_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_SGPIO_INTR_CFG_SGPIO_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_SGPIO_INTR_CFG_SGPIO_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_SGPIO_INTR_CFG_SGPIO_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_DEV_ALL_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x3f)
#define  VTSS_F_ICPU_CFG_INTR_DEV_ALL_INTR_CFG_DEV_ALL_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_DEV_ALL_INTR_CFG_DEV_ALL_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_DEV_ALL_INTR_CFG_DEV_ALL_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_DEV_ALL_INTR_CFG_DEV_ALL_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_DEV_ALL_INTR_CFG_DEV_ALL_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_BLK_ANA_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x40)
#define  VTSS_F_ICPU_CFG_INTR_BLK_ANA_INTR_CFG_BLK_ANA_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_BLK_ANA_INTR_CFG_BLK_ANA_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_BLK_ANA_INTR_CFG_BLK_ANA_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_BLK_ANA_INTR_CFG_BLK_ANA_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_BLK_ANA_INTR_CFG_BLK_ANA_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x41)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG_XTR_RDY0_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG_XTR_RDY0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG_XTR_RDY0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG_XTR_RDY0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_XTR_RDY0_INTR_CFG_XTR_RDY0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x42)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG_XTR_RDY1_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG_XTR_RDY1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG_XTR_RDY1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG_XTR_RDY1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_XTR_RDY1_INTR_CFG_XTR_RDY1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x43)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG_XTR_RDY2_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG_XTR_RDY2_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG_XTR_RDY2_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG_XTR_RDY2_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_XTR_RDY2_INTR_CFG_XTR_RDY2_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x44)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG_XTR_RDY3_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG_XTR_RDY3_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG_XTR_RDY3_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG_XTR_RDY3_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_XTR_RDY3_INTR_CFG_XTR_RDY3_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x45)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG_INJ_RDY0_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG_INJ_RDY0_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG_INJ_RDY0_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG_INJ_RDY0_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INJ_RDY0_INTR_CFG_INJ_RDY0_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x46)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG_INJ_RDY1_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG_INJ_RDY1_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG_INJ_RDY1_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG_INJ_RDY1_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INJ_RDY1_INTR_CFG_INJ_RDY1_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x47)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG_INJ_RDY2_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG_INJ_RDY2_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG_INJ_RDY2_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG_INJ_RDY2_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INJ_RDY2_INTR_CFG_INJ_RDY2_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x48)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG_INJ_RDY3_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG_INJ_RDY3_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG_INJ_RDY3_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG_INJ_RDY3_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INJ_RDY3_INTR_CFG_INJ_RDY3_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x49)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG_INJ_RDY4_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG_INJ_RDY4_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG_INJ_RDY4_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG_INJ_RDY4_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INJ_RDY4_INTR_CFG_INJ_RDY4_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_INTEGRITY_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x4a)
#define  VTSS_F_ICPU_CFG_INTR_INTEGRITY_INTR_CFG_INTEGRITY_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_INTEGRITY_INTR_CFG_INTEGRITY_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_INTEGRITY_INTR_CFG_INTEGRITY_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_INTEGRITY_INTR_CFG_INTEGRITY_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_INTEGRITY_INTR_CFG_INTEGRITY_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG  VTSS_IOREG(VTSS_TO_CFG,0x4b)
#define  VTSS_F_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG_PTP_SYNC_INTR_BYPASS  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG_PTP_SYNC_INTR_FORCE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG_PTP_SYNC_INTR_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG_PTP_SYNC_INTR_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_INTR_PTP_SYNC_INTR_CFG_PTP_SYNC_INTR_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_INTR_DEV_ENA           VTSS_IOREG(VTSS_TO_CFG,0x4c)

#define VTSS_ICPU_CFG_INTR_DEV_POL           VTSS_IOREG(VTSS_TO_CFG,0x4d)

#define VTSS_ICPU_CFG_INTR_DEV_IDENT_STICKY  VTSS_IOREG(VTSS_TO_CFG,0x4e)

#define VTSS_ICPU_CFG_GPDMA_FDMA_CFG         VTSS_IOREG(VTSS_TO_CFG,0x4f)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_CFG_INJ_GRP_ABRT_ID  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_CFG_INJ_GRP_ABRT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_CFG_FDMA_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_GPDMA_FDMA_CH_CFG(ri)  VTSS_IOREG(VTSS_TO_CFG,0x51 + (ri))
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_CH_CFG_USAGE  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_CH_CFG_CH_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_GPDMA_FDMA_INJ_CFG(ri)  VTSS_IOREG(VTSS_TO_CFG,0x59 + (ri))
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_INJ_CFG_INJ_GRP_BP_TO_INT_ENA  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_INJ_CFG_INJ_GRP_BP_ENA  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_INJ_CFG_INJ_GRP_BP_MAP(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_INJ_CFG_INJ_GRP_BP_MAP     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_INJ_CFG_INJ_GRP_BP_MAP(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ICPU_CFG_GPDMA_FDMA_XTR_CFG(ri)  VTSS_IOREG(VTSS_TO_CFG,0x5b + (ri))
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_CFG_XTR_BURST_SIZE(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_XTR_CFG_XTR_BURST_SIZE     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_XTR_CFG_XTR_BURST_SIZE(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

#define VTSS_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB(ri)  VTSS_IOREG(VTSS_TO_CFG,0x5d + (ri))
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_FRM_LEN(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_FRM_LEN     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_FRM_LEN(x)  VTSS_EXTRACT_BITFIELD(x,16,16)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_ABORT  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_PRUNED  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_EOF  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_SOF  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_XTR_STAT_LAST_DCB_XTR_STAT_VLD  VTSS_BIT(0)

#define VTSS_ICPU_CFG_GPDMA_FDMA_FRM_CNT     VTSS_IOREG(VTSS_TO_CFG,0x5f)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_FRM_CNT_FDMA_FRM_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_FRM_CNT_FDMA_FRM_CNT     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_FRM_CNT_FDMA_FRM_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_GPDMA_FDMA_BP_TO_INT   VTSS_IOREG(VTSS_TO_CFG,0x60)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_BP_TO_INT_INJ_BP_TO_INT(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_BP_TO_INT_INJ_BP_TO_INT     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_BP_TO_INT_INJ_BP_TO_INT(x)  VTSS_EXTRACT_BITFIELD(x,0,2)

#define VTSS_ICPU_CFG_GPDMA_FDMA_BP_TO_DIV   VTSS_IOREG(VTSS_TO_CFG,0x61)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_BP_TO_DIV_INJ_BP_TO_DIV_RLOAD  VTSS_BIT(16)
#define  VTSS_F_ICPU_CFG_GPDMA_FDMA_BP_TO_DIV_INJ_BP_TO_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_GPDMA_FDMA_BP_TO_DIV_INJ_BP_TO_DIV     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_GPDMA_FDMA_BP_TO_DIV_INJ_BP_TO_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_TMR(gi)  VTSS_IOREG_IX(VTSS_TO_CFG,0x62,gi,4,0,0)

#define VTSS_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_TMR_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_CFG,0x62,gi,4,0,1)

#define VTSS_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_LACK_CNTR(gi)  VTSS_IOREG_IX(VTSS_TO_CFG,0x62,gi,4,0,2)
#define  VTSS_F_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_LACK_CNTR_LACK_CNTR(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_LACK_CNTR_LACK_CNTR     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_LACK_CNTR_LACK_CNTR(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_CFG,0x62,gi,4,0,3)
#define  VTSS_F_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_CFG_FRM_SPC_ENA  VTSS_BIT(0)
#define  VTSS_F_ICPU_CFG_INJ_FRM_SPC_INJ_FRM_SPC_CFG_TMR_ENA  VTSS_BIT(1)

#define VTSS_ICPU_CFG_TIMERS_WDT             VTSS_IOREG(VTSS_TO_CFG,0x82)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_STATUS  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_ENABLE  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_TIMERS_WDT_WDT_LOCK(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ICPU_CFG_TIMERS_WDT_WDT_LOCK     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ICPU_CFG_TIMERS_WDT_WDT_LOCK(x)  VTSS_EXTRACT_BITFIELD(x,0,8)

#define VTSS_ICPU_CFG_TIMERS_TIMER_TICK_DIV  VTSS_IOREG(VTSS_TO_CFG,0x83)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV(x)  VTSS_ENCODE_BITFIELD(x,0,18)
#define  VTSS_M_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV     VTSS_ENCODE_BITMASK(0,18)
#define  VTSS_X_ICPU_CFG_TIMERS_TIMER_TICK_DIV_TIMER_TICK_DIV(x)  VTSS_EXTRACT_BITFIELD(x,0,18)

#define VTSS_ICPU_CFG_TIMERS_TIMER_VALUE(ri)  VTSS_IOREG(VTSS_TO_CFG,0x84 + (ri))

#define VTSS_ICPU_CFG_TIMERS_TIMER_RELOAD_VALUE(ri)  VTSS_IOREG(VTSS_TO_CFG,0x87 + (ri))

#define VTSS_ICPU_CFG_TIMERS_TIMER_CTRL(ri)  VTSS_IOREG(VTSS_TO_CFG,0x8a + (ri))
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_ONE_SHOT_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_TIMER_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_TIMERS_TIMER_CTRL_FORCE_RELOAD  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL   VTSS_IOREG(VTSS_TO_CFG,0x8d)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_STALL_REF_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CTRL_INITIALIZE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_CFG    VTSS_IOREG(VTSS_TO_CFG,0x8e)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BURST_SIZE  VTSS_BIT(10)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BURST_LEN  VTSS_BIT(9)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_BANK_CNT  VTSS_BIT(8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_ROW_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_CFG_MSB_COL_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_STAT   VTSS_IOREG(VTSS_TO_CFG,0x8f)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_STAT_INIT_DONE  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD  VTSS_IOREG(VTSS_TO_CFG,0x90)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_MAX_PEND_REF(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_REF_PERIOD_REF_PERIOD(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0  VTSS_IOREG(VTSS_TO_CFG,0x92)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_WR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RAS_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_TO_PRECH_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_WR_DATA_XFR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING0_RD_DATA_XFR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1  VTSS_IOREG(VTSS_TO_CFG,0x93)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY(x)  VTSS_ENCODE_BITFIELD(x,24,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY     VTSS_ENCODE_BITMASK(24,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_SAME_BANK_DLY(x)  VTSS_EXTRACT_BITFIELD(x,24,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_BANK8_FAW_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,12,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY     VTSS_ENCODE_BITMASK(12,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_PRECH_TO_RAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,12,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_RAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_RAS_TO_CAS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING1_WR_TO_RD_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2  VTSS_IOREG(VTSS_TO_CFG,0x94)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY(x)  VTSS_ENCODE_BITFIELD(x,28,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY     VTSS_ENCODE_BITMASK(28,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_PRECH_ALL_DLY(x)  VTSS_EXTRACT_BITFIELD(x,28,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY(x)  VTSS_ENCODE_BITFIELD(x,24,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY     VTSS_ENCODE_BITMASK(24,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_MDSET_DLY(x)  VTSS_EXTRACT_BITFIELD(x,24,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_REF_DLY(x)  VTSS_EXTRACT_BITFIELD(x,16,8)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_FOUR_HUNDRED_NS_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_FOUR_HUNDRED_NS_DLY     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING2_FOUR_HUNDRED_NS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3  VTSS_IOREG(VTSS_TO_CFG,0x95)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY(x)  VTSS_ENCODE_BITFIELD(x,8,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY     VTSS_ENCODE_BITMASK(8,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_ODT_WR_DLY(x)  VTSS_EXTRACT_BITFIELD(x,8,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY(x)  VTSS_ENCODE_BITFIELD(x,4,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY     VTSS_ENCODE_BITMASK(4,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_LOCAL_ODT_RD_DLY(x)  VTSS_EXTRACT_BITFIELD(x,4,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_TIMING3_WR_TO_RD_CS_CHANGE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL  VTSS_IOREG(VTSS_TO_CFG,0x96)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR0_VAL_MR0_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL  VTSS_IOREG(VTSS_TO_CFG,0x97)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR1_VAL_MR1_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL  VTSS_IOREG(VTSS_TO_CFG,0x98)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR2_VAL_MR2_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL  VTSS_IOREG(VTSS_TO_CFG,0x99)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_MR3_VAL_MR3_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL  VTSS_IOREG(VTSS_TO_CFG,0x9a)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_EXT  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_ODT_WR_ENA  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_LOCAL_ODT_RD_EXT  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_TERMRES_CTRL_LOCAL_ODT_RD_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY  VTSS_IOREG(VTSS_TO_CFG,0x9c)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_DLY_DQS_DLY(x)  VTSS_EXTRACT_BITFIELD(x,0,5)

#define VTSS_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO  VTSS_IOREG(VTSS_TO_CFG,0x9d)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMCTRL_DQS_AUTO_DQS_AUTO_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_CFG     VTSS_IOREG(VTSS_TO_CFG,0x9e)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_FIFO_RST  VTSS_BIT(7)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_ODT_OE  VTSS_BIT(4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_CK_OE  VTSS_BIT(3)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_CL_OE  VTSS_BIT(2)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_SSTL_ENA  VTSS_BIT(1)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_CFG_PHY_RST  VTSS_BIT(0)

#define VTSS_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL    VTSS_IOREG(VTSS_TO_CFG,0xa5)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG_ODT(x)  VTSS_EXTRACT_BITFIELD(x,5,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_PROG(x)  VTSS_EXTRACT_BITFIELD(x,1,4)
#define  VTSS_F_ICPU_CFG_MEMCTRL_MEMPHY_ZCAL_ZCAL_ENA  VTSS_BIT(0)

#define VTSS_ICPU_CFG_TWI_DELAY_TWI_CONFIG   VTSS_IOREG(VTSS_TO_CFG,0xa9)
#define  VTSS_F_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_ENCODE_BITFIELD(x,1,8)
#define  VTSS_M_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD     VTSS_ENCODE_BITMASK(1,8)
#define  VTSS_X_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_EXTRACT_BITFIELD(x,1,8)
#define  VTSS_F_ICPU_CFG_TWI_DELAY_TWI_CONFIG_TWI_DELAY_ENABLE  VTSS_BIT(0)


#endif /* _VTSS_LUTON26_REGS_ICPU_CFG_H_ */
