#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct 26 16:33:19 2021
# Process ID: 14418
# Current directory: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1
# Command line: vivado
# Log file: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/vivado.log
# Journal file: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6288.461 ; gain = 145.852 ; free physical = 10584 ; free virtual = 23522
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Tue Oct 26 16:34:46 2021] Launched synth_1...
Run output will be captured here: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:11 . Memory (MB): peak = 6334.223 ; gain = 27.746 ; free physical = 10427 ; free virtual = 23373
launch_runs impl_1 -jobs 6
[Tue Oct 26 16:36:36 2021] Launched impl_1...
Run output will be captured here: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:10 . Memory (MB): peak = 6336.035 ; gain = 0.000 ; free physical = 10422 ; free virtual = 23400
open_run impl_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7023.559 ; gain = 0.000 ; free physical = 9870 ; free virtual = 22830
Restored from archive | CPU: 0.010000 secs | Memory: 0.060844 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7023.559 ; gain = 0.000 ; free physical = 9870 ; free virtual = 22830
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:01:24 . Memory (MB): peak = 7168.781 ; gain = 832.746 ; free physical = 9770 ; free virtual = 22733
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Oct 26 16:41:06 2021] Launched impl_1...
Run output will be captured here: /nfs/home/n/n_kawwas/COEN316/lab2/VHDL/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:10 . Memory (MB): peak = 7177.938 ; gain = 0.000 ; free physical = 9630 ; free virtual = 22593
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 26 16:58:56 2021...
