
APPS_WSN_DEMO_ED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007fa0  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000bc  20000000  00007fa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00001270  200000c0  00008060  000200bc  2**3
                  ALLOC
  3 .stack        00002000  20001330  000092d0  000200bc  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  000200e4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004d078  00000000  00000000  000201c9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000780c  00000000  00000000  0006d241  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000e41d  00000000  00000000  00074a4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ab8  00000000  00000000  00082e6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001200  00000000  00000000  00083922  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00020376  00000000  00000000  00084b22  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000199f3  00000000  00000000  000a4e98  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00089967  00000000  00000000  000be88b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001e10  00000000  00000000  001481f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 33 00 20 2d 1c 00 00 29 1c 00 00 29 1c 00 00     03. -...)...)...
	...
      2c:	29 1c 00 00 00 00 00 00 00 00 00 00 29 1c 00 00     )...........)...
      3c:	29 1c 00 00 29 1c 00 00 29 1c 00 00 29 1c 00 00     )...)...)...)...
      4c:	61 0a 00 00 09 07 00 00 29 1c 00 00 29 1c 00 00     a.......)...)...
      5c:	29 1c 00 00 29 1c 00 00 cd 0c 00 00 dd 0c 00 00     )...)...........
      6c:	ed 0c 00 00 fd 0c 00 00 0d 0d 00 00 1d 0d 00 00     ................
      7c:	29 1c 00 00 29 1c 00 00 29 1c 00 00 09 19 00 00     )...)...).......
      8c:	19 19 00 00 29 19 00 00 00 00 00 00 00 00 00 00     ....)...........
      9c:	29 1c 00 00 29 1c 00 00 00 00 00 00 29 1c 00 00     )...).......)...
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200000c0 	.word	0x200000c0
      d4:	00000000 	.word	0x00000000
      d8:	00007fa0 	.word	0x00007fa0

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000c4 	.word	0x200000c4
     108:	00007fa0 	.word	0x00007fa0
     10c:	00007fa0 	.word	0x00007fa0
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00001601 	.word	0x00001601
     140:	00007181 	.word	0x00007181
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	200000dc 	.word	0x200000dc
     1b8:	200000e0 	.word	0x200000e0
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	200000dc 	.word	0x200000dc
     1e8:	200000e0 	.word	0x200000e0
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1f0:	b570      	push	{r4, r5, r6, lr}
     1f2:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f4:	ac01      	add	r4, sp, #4
     1f6:	2301      	movs	r3, #1
     1f8:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     1fa:	2600      	movs	r6, #0
     1fc:	70a6      	strb	r6, [r4, #2]
#ifdef CONF_BOARD_AT86RFX	
//--------------------------------------------------------------------//
	struct port_config pin_conf;
//--------------------------------------------------------------------//
	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fe:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     200:	0021      	movs	r1, r4
     202:	2052      	movs	r0, #82	; 0x52
     204:	4d12      	ldr	r5, [pc, #72]	; (250 <system_board_init+0x60>)
     206:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     208:	0021      	movs	r1, r4
     20a:	203e      	movs	r0, #62	; 0x3e
     20c:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     20e:	0021      	movs	r1, r4
     210:	203f      	movs	r0, #63	; 0x3f
     212:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	202f      	movs	r0, #47	; 0x2f
     218:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     21a:	0021      	movs	r1, r4
     21c:	2014      	movs	r0, #20
     21e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     220:	2280      	movs	r2, #128	; 0x80
     222:	02d2      	lsls	r2, r2, #11
     224:	4b0b      	ldr	r3, [pc, #44]	; (254 <system_board_init+0x64>)
     226:	619a      	str	r2, [r3, #24]
     228:	4b0b      	ldr	r3, [pc, #44]	; (258 <system_board_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	05d2      	lsls	r2, r2, #23
     22e:	619a      	str	r2, [r3, #24]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0612      	lsls	r2, r2, #24
     234:	619a      	str	r2, [r3, #24]
     236:	2280      	movs	r2, #128	; 0x80
     238:	0212      	lsls	r2, r2, #8
     23a:	619a      	str	r2, [r3, #24]
     23c:	2280      	movs	r2, #128	; 0x80
     23e:	0352      	lsls	r2, r2, #13
     240:	4b06      	ldr	r3, [pc, #24]	; (25c <system_board_init+0x6c>)
     242:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     244:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     246:	0021      	movs	r1, r4
     248:	2053      	movs	r0, #83	; 0x53
     24a:	47a8      	blx	r5
//	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
//	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
//	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
#endif

}
     24c:	b002      	add	sp, #8
     24e:	bd70      	pop	{r4, r5, r6, pc}
     250:	0000086d 	.word	0x0000086d
     254:	41004500 	.word	0x41004500
     258:	41004480 	.word	0x41004480
     25c:	41004400 	.word	0x41004400

00000260 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     260:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     262:	2200      	movs	r2, #0
     264:	2300      	movs	r3, #0
     266:	7002      	strb	r2, [r0, #0]
//	config->reference                     = ADC_REFERENCE_INT1V;
	config->reference                     = ADC_REFCTRL_REFSEL_INTVCC0;	// by jsk 2019.03.11
     268:	2101      	movs	r1, #1
     26a:	7041      	strb	r1, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     26c:	2100      	movs	r1, #0
     26e:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     270:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     272:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     274:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     276:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     278:	6082      	str	r2, [r0, #8]

	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ; 
     27a:	2406      	movs	r4, #6
     27c:	7304      	strb	r4, [r0, #12]
//	config->positive_input                = ADC_POSITIVE_INPUT_PIN7 ; // by jsk 2019.03.11

	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     27e:	24c0      	movs	r4, #192	; 0xc0
     280:	0164      	lsls	r4, r4, #5
     282:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     284:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     286:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     288:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     28a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     28c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     28e:	242a      	movs	r4, #42	; 0x2a
     290:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     292:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     294:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     296:	3c06      	subs	r4, #6
     298:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     29a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     29c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     29e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     2a0:	232b      	movs	r3, #43	; 0x2b
     2a2:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     2a4:	3301      	adds	r3, #1
     2a6:	54c1      	strb	r1, [r0, r3]
//	config->pin_scan.inputs_to_scan       = 2; // by jsk 2019.03.11
}
     2a8:	bd10      	pop	{r4, pc}
	...

000002ac <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
     2ae:	46d6      	mov	lr, sl
     2b0:	464f      	mov	r7, r9
     2b2:	4646      	mov	r6, r8
     2b4:	b5c0      	push	{r6, r7, lr}
     2b6:	b096      	sub	sp, #88	; 0x58
     2b8:	0007      	movs	r7, r0
     2ba:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     2bc:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     2be:	4acb      	ldr	r2, [pc, #812]	; (5ec <adc_init+0x340>)
     2c0:	6a10      	ldr	r0, [r2, #32]
     2c2:	2380      	movs	r3, #128	; 0x80
     2c4:	025b      	lsls	r3, r3, #9
     2c6:	4303      	orrs	r3, r0
     2c8:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2ca:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     2cc:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     2ce:	07db      	lsls	r3, r3, #31
     2d0:	d505      	bpl.n	2de <adc_init+0x32>
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}
	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     2d2:	b016      	add	sp, #88	; 0x58
     2d4:	bc1c      	pop	{r2, r3, r4}
     2d6:	4690      	mov	r8, r2
     2d8:	4699      	mov	r9, r3
     2da:	46a2      	mov	sl, r4
     2dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     2de:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     2e0:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     2e2:	079b      	lsls	r3, r3, #30
     2e4:	d4f5      	bmi.n	2d2 <adc_init+0x26>
	module_inst->reference = config->reference;
     2e6:	7873      	ldrb	r3, [r6, #1]
     2e8:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     2ea:	2b00      	cmp	r3, #0
     2ec:	d104      	bne.n	2f8 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     2ee:	4ac0      	ldr	r2, [pc, #768]	; (5f0 <adc_init+0x344>)
     2f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
     2f2:	2104      	movs	r1, #4
     2f4:	430b      	orrs	r3, r1
     2f6:	6413      	str	r3, [r2, #64]	; 0x40
	Adc *const adc_module = module_inst->hw;
     2f8:	683b      	ldr	r3, [r7, #0]
     2fa:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     2fc:	7833      	ldrb	r3, [r6, #0]
     2fe:	466a      	mov	r2, sp
     300:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     302:	4669      	mov	r1, sp
     304:	201e      	movs	r0, #30
     306:	4bbb      	ldr	r3, [pc, #748]	; (5f4 <adc_init+0x348>)
     308:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     30a:	201e      	movs	r0, #30
     30c:	4bba      	ldr	r3, [pc, #744]	; (5f8 <adc_init+0x34c>)
     30e:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     310:	232c      	movs	r3, #44	; 0x2c
     312:	5cf2      	ldrb	r2, [r6, r3]
     314:	2a00      	cmp	r2, #0
     316:	d054      	beq.n	3c2 <adc_init+0x116>
		uint8_t offset = config->pin_scan.offset_start_scan;
     318:	3b01      	subs	r3, #1
     31a:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     31c:	7b33      	ldrb	r3, [r6, #12]
     31e:	18eb      	adds	r3, r5, r3
     320:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     322:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     324:	b2c9      	uxtb	r1, r1
     326:	428b      	cmp	r3, r1
     328:	d221      	bcs.n	36e <adc_init+0xc2>
     32a:	1952      	adds	r2, r2, r5
     32c:	b2d3      	uxtb	r3, r2
     32e:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     330:	4bb2      	ldr	r3, [pc, #712]	; (5fc <adc_init+0x350>)
     332:	469a      	mov	sl, r3
     334:	e003      	b.n	33e <adc_init+0x92>
			offset++;
     336:	3501      	adds	r5, #1
     338:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     33a:	45a9      	cmp	r9, r5
     33c:	d017      	beq.n	36e <adc_init+0xc2>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     33e:	240f      	movs	r4, #15
     340:	402c      	ands	r4, r5
     342:	7b33      	ldrb	r3, [r6, #12]
     344:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     346:	2250      	movs	r2, #80	; 0x50
     348:	49ad      	ldr	r1, [pc, #692]	; (600 <adc_init+0x354>)
     34a:	a802      	add	r0, sp, #8
     34c:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     34e:	2c13      	cmp	r4, #19
     350:	d8f1      	bhi.n	336 <adc_init+0x8a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     352:	00a4      	lsls	r4, r4, #2
     354:	ab02      	add	r3, sp, #8
     356:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     358:	a901      	add	r1, sp, #4
     35a:	2300      	movs	r3, #0
     35c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     35e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     360:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     362:	3301      	adds	r3, #1
     364:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     366:	b2c0      	uxtb	r0, r0
     368:	4ba6      	ldr	r3, [pc, #664]	; (604 <adc_init+0x358>)
     36a:	4798      	blx	r3
     36c:	e7e3      	b.n	336 <adc_init+0x8a>
		_adc_configure_ain_pin(config->negative_input);
     36e:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     370:	2250      	movs	r2, #80	; 0x50
     372:	49a3      	ldr	r1, [pc, #652]	; (600 <adc_init+0x354>)
     374:	a802      	add	r0, sp, #8
     376:	4ba1      	ldr	r3, [pc, #644]	; (5fc <adc_init+0x350>)
     378:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     37a:	2c13      	cmp	r4, #19
     37c:	d913      	bls.n	3a6 <adc_init+0xfa>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     37e:	7d73      	ldrb	r3, [r6, #21]
     380:	009b      	lsls	r3, r3, #2
     382:	b2db      	uxtb	r3, r3
     384:	4642      	mov	r2, r8
     386:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     388:	7db3      	ldrb	r3, [r6, #22]
     38a:	01db      	lsls	r3, r3, #7
     38c:	7872      	ldrb	r2, [r6, #1]
     38e:	4313      	orrs	r3, r2
     390:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     392:	4642      	mov	r2, r8
     394:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     396:	7933      	ldrb	r3, [r6, #4]
     398:	2b34      	cmp	r3, #52	; 0x34
     39a:	d900      	bls.n	39e <adc_init+0xf2>
     39c:	e178      	b.n	690 <adc_init+0x3e4>
     39e:	009b      	lsls	r3, r3, #2
     3a0:	4a99      	ldr	r2, [pc, #612]	; (608 <adc_init+0x35c>)
     3a2:	58d3      	ldr	r3, [r2, r3]
     3a4:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3a6:	00a4      	lsls	r4, r4, #2
     3a8:	ab02      	add	r3, sp, #8
     3aa:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3ac:	a901      	add	r1, sp, #4
     3ae:	2300      	movs	r3, #0
     3b0:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3b2:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3b4:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3b6:	3301      	adds	r3, #1
     3b8:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3ba:	b2c0      	uxtb	r0, r0
     3bc:	4b91      	ldr	r3, [pc, #580]	; (604 <adc_init+0x358>)
     3be:	4798      	blx	r3
     3c0:	e7dd      	b.n	37e <adc_init+0xd2>
		_adc_configure_ain_pin(config->positive_input);
     3c2:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     3c4:	2250      	movs	r2, #80	; 0x50
     3c6:	498e      	ldr	r1, [pc, #568]	; (600 <adc_init+0x354>)
     3c8:	a802      	add	r0, sp, #8
     3ca:	4b8c      	ldr	r3, [pc, #560]	; (5fc <adc_init+0x350>)
     3cc:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     3ce:	2c13      	cmp	r4, #19
     3d0:	d915      	bls.n	3fe <adc_init+0x152>
		_adc_configure_ain_pin(config->negative_input);
     3d2:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     3d4:	2250      	movs	r2, #80	; 0x50
     3d6:	498a      	ldr	r1, [pc, #552]	; (600 <adc_init+0x354>)
     3d8:	a802      	add	r0, sp, #8
     3da:	4b88      	ldr	r3, [pc, #544]	; (5fc <adc_init+0x350>)
     3dc:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     3de:	2c13      	cmp	r4, #19
     3e0:	d8cd      	bhi.n	37e <adc_init+0xd2>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3e2:	00a4      	lsls	r4, r4, #2
     3e4:	ab02      	add	r3, sp, #8
     3e6:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3e8:	a901      	add	r1, sp, #4
     3ea:	2300      	movs	r3, #0
     3ec:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     3ee:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     3f0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     3f2:	3301      	adds	r3, #1
     3f4:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     3f6:	b2c0      	uxtb	r0, r0
     3f8:	4b82      	ldr	r3, [pc, #520]	; (604 <adc_init+0x358>)
     3fa:	4798      	blx	r3
     3fc:	e7bf      	b.n	37e <adc_init+0xd2>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     3fe:	00a4      	lsls	r4, r4, #2
     400:	ab02      	add	r3, sp, #8
     402:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     404:	a901      	add	r1, sp, #4
     406:	2300      	movs	r3, #0
     408:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     40a:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     40c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     40e:	3301      	adds	r3, #1
     410:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     412:	b2c0      	uxtb	r0, r0
     414:	4b7b      	ldr	r3, [pc, #492]	; (604 <adc_init+0x358>)
     416:	4798      	blx	r3
     418:	e7db      	b.n	3d2 <adc_init+0x126>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     41a:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     41c:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     41e:	2102      	movs	r1, #2
     420:	e01a      	b.n	458 <adc_init+0x1ac>
		adjres = config->divide_result;
     422:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     424:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     426:	2410      	movs	r4, #16
     428:	e016      	b.n	458 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     42a:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     42c:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     42e:	2101      	movs	r1, #1
     430:	e012      	b.n	458 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     432:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     434:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     436:	2100      	movs	r1, #0
     438:	e00e      	b.n	458 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     43a:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     43c:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     43e:	2100      	movs	r1, #0
     440:	e00a      	b.n	458 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     442:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     444:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     446:	2100      	movs	r1, #0
     448:	e006      	b.n	458 <adc_init+0x1ac>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     44a:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     44c:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     44e:	2100      	movs	r1, #0
     450:	e002      	b.n	458 <adc_init+0x1ac>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     452:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     454:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     456:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     458:	0109      	lsls	r1, r1, #4
     45a:	2270      	movs	r2, #112	; 0x70
     45c:	400a      	ands	r2, r1
     45e:	4313      	orrs	r3, r2
     460:	4642      	mov	r2, r8
     462:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     464:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     466:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     468:	2b3f      	cmp	r3, #63	; 0x3f
     46a:	d900      	bls.n	46e <adc_init+0x1c2>
     46c:	e731      	b.n	2d2 <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     46e:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     470:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     472:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     474:	b25b      	sxtb	r3, r3
     476:	2b00      	cmp	r3, #0
     478:	dbfb      	blt.n	472 <adc_init+0x1c6>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     47a:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     47c:	8872      	ldrh	r2, [r6, #2]
     47e:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     480:	2224      	movs	r2, #36	; 0x24
     482:	5cb2      	ldrb	r2, [r6, r2]
     484:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     486:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     488:	7d32      	ldrb	r2, [r6, #20]
     48a:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     48c:	4313      	orrs	r3, r2
     48e:	7cb2      	ldrb	r2, [r6, #18]
     490:	0052      	lsls	r2, r2, #1
     492:	4313      	orrs	r3, r2
     494:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     496:	4642      	mov	r2, r8
     498:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     49a:	7e33      	ldrb	r3, [r6, #24]
     49c:	2b00      	cmp	r3, #0
     49e:	d020      	beq.n	4e2 <adc_init+0x236>
		switch (resolution) {
     4a0:	2c10      	cmp	r4, #16
     4a2:	d100      	bne.n	4a6 <adc_init+0x1fa>
     4a4:	e0d6      	b.n	654 <adc_init+0x3a8>
     4a6:	d800      	bhi.n	4aa <adc_init+0x1fe>
     4a8:	e080      	b.n	5ac <adc_init+0x300>
     4aa:	2c20      	cmp	r4, #32
     4ac:	d100      	bne.n	4b0 <adc_init+0x204>
     4ae:	e0b3      	b.n	618 <adc_init+0x36c>
     4b0:	2c30      	cmp	r4, #48	; 0x30
     4b2:	d116      	bne.n	4e2 <adc_init+0x236>
			if (config->differential_mode &&
     4b4:	7cf2      	ldrb	r2, [r6, #19]
     4b6:	2a00      	cmp	r2, #0
     4b8:	d00a      	beq.n	4d0 <adc_init+0x224>
					(config->window.window_lower_value > 127 ||
     4ba:	69f2      	ldr	r2, [r6, #28]
     4bc:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     4be:	2017      	movs	r0, #23
			if (config->differential_mode &&
     4c0:	2aff      	cmp	r2, #255	; 0xff
     4c2:	d900      	bls.n	4c6 <adc_init+0x21a>
     4c4:	e705      	b.n	2d2 <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     4c6:	6a32      	ldr	r2, [r6, #32]
     4c8:	3280      	adds	r2, #128	; 0x80
     4ca:	2aff      	cmp	r2, #255	; 0xff
     4cc:	d900      	bls.n	4d0 <adc_init+0x224>
     4ce:	e700      	b.n	2d2 <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     4d0:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     4d2:	69f2      	ldr	r2, [r6, #28]
     4d4:	2aff      	cmp	r2, #255	; 0xff
     4d6:	dd00      	ble.n	4da <adc_init+0x22e>
     4d8:	e6fb      	b.n	2d2 <adc_init+0x26>
     4da:	6a32      	ldr	r2, [r6, #32]
     4dc:	2aff      	cmp	r2, #255	; 0xff
     4de:	dd00      	ble.n	4e2 <adc_init+0x236>
     4e0:	e6f7      	b.n	2d2 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     4e2:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4e4:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     4e6:	b252      	sxtb	r2, r2
     4e8:	2a00      	cmp	r2, #0
     4ea:	dbfb      	blt.n	4e4 <adc_init+0x238>
	adc_module->WINCTRL.reg = config->window.window_mode;
     4ec:	4642      	mov	r2, r8
     4ee:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     4f0:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     4f2:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     4f4:	b25b      	sxtb	r3, r3
     4f6:	2b00      	cmp	r3, #0
     4f8:	dbfb      	blt.n	4f2 <adc_init+0x246>
	adc_module->WINLT.reg =
     4fa:	8bb3      	ldrh	r3, [r6, #28]
     4fc:	4642      	mov	r2, r8
     4fe:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     500:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     502:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     504:	b25b      	sxtb	r3, r3
     506:	2b00      	cmp	r3, #0
     508:	dbfb      	blt.n	502 <adc_init+0x256>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     50a:	8c33      	ldrh	r3, [r6, #32]
     50c:	4642      	mov	r2, r8
     50e:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     510:	232c      	movs	r3, #44	; 0x2c
     512:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     514:	2b00      	cmp	r3, #0
     516:	d005      	beq.n	524 <adc_init+0x278>
		inputs_to_scan--;
     518:	3b01      	subs	r3, #1
     51a:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     51c:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     51e:	2b0f      	cmp	r3, #15
     520:	d900      	bls.n	524 <adc_init+0x278>
     522:	e6d6      	b.n	2d2 <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     524:	222b      	movs	r2, #43	; 0x2b
     526:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     528:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     52a:	290f      	cmp	r1, #15
     52c:	d900      	bls.n	530 <adc_init+0x284>
     52e:	e6d0      	b.n	2d2 <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     530:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     532:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     534:	b252      	sxtb	r2, r2
     536:	2a00      	cmp	r2, #0
     538:	dbfb      	blt.n	532 <adc_init+0x286>
			config->negative_input |
     53a:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     53c:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     53e:	4302      	orrs	r2, r0
     540:	68b0      	ldr	r0, [r6, #8]
     542:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     544:	0509      	lsls	r1, r1, #20
			config->negative_input |
     546:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     548:	041b      	lsls	r3, r3, #16
			config->negative_input |
     54a:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     54c:	4642      	mov	r2, r8
     54e:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     550:	232a      	movs	r3, #42	; 0x2a
     552:	5cf3      	ldrb	r3, [r6, r3]
     554:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     556:	230f      	movs	r3, #15
     558:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     55a:	3315      	adds	r3, #21
     55c:	5cf3      	ldrb	r3, [r6, r3]
     55e:	2b00      	cmp	r3, #0
     560:	d012      	beq.n	588 <adc_init+0x2dc>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     562:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     564:	4a29      	ldr	r2, [pc, #164]	; (60c <adc_init+0x360>)
			return STATUS_ERR_INVALID_ARG;
     566:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     568:	4293      	cmp	r3, r2
     56a:	d900      	bls.n	56e <adc_init+0x2c2>
     56c:	e6b1      	b.n	2d2 <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     56e:	4642      	mov	r2, r8
     570:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     572:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     574:	2380      	movs	r3, #128	; 0x80
     576:	011b      	lsls	r3, r3, #4
     578:	18d3      	adds	r3, r2, r3
     57a:	4924      	ldr	r1, [pc, #144]	; (60c <adc_init+0x360>)
     57c:	b29b      	uxth	r3, r3
     57e:	428b      	cmp	r3, r1
     580:	d900      	bls.n	584 <adc_init+0x2d8>
     582:	e6a6      	b.n	2d2 <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     584:	4643      	mov	r3, r8
     586:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     588:	4b21      	ldr	r3, [pc, #132]	; (610 <adc_init+0x364>)
     58a:	681b      	ldr	r3, [r3, #0]
     58c:	015b      	lsls	r3, r3, #5
     58e:	22e0      	movs	r2, #224	; 0xe0
     590:	00d2      	lsls	r2, r2, #3
     592:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     594:	4a1f      	ldr	r2, [pc, #124]	; (614 <adc_init+0x368>)
     596:	6851      	ldr	r1, [r2, #4]
     598:	0149      	lsls	r1, r1, #5
     59a:	6812      	ldr	r2, [r2, #0]
     59c:	0ed2      	lsrs	r2, r2, #27
     59e:	430a      	orrs	r2, r1
     5a0:	b2d2      	uxtb	r2, r2
			) |
     5a2:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     5a4:	4642      	mov	r2, r8
     5a6:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     5a8:	2000      	movs	r0, #0
     5aa:	e692      	b.n	2d2 <adc_init+0x26>
		switch (resolution) {
     5ac:	2c00      	cmp	r4, #0
     5ae:	d198      	bne.n	4e2 <adc_init+0x236>
			if (config->differential_mode &&
     5b0:	7cf2      	ldrb	r2, [r6, #19]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d00f      	beq.n	5d6 <adc_init+0x32a>
					(config->window.window_lower_value > 2047 ||
     5b6:	69f2      	ldr	r2, [r6, #28]
     5b8:	2180      	movs	r1, #128	; 0x80
     5ba:	0109      	lsls	r1, r1, #4
     5bc:	468c      	mov	ip, r1
     5be:	4462      	add	r2, ip
			if (config->differential_mode &&
     5c0:	4912      	ldr	r1, [pc, #72]	; (60c <adc_init+0x360>)
				return STATUS_ERR_INVALID_ARG;
     5c2:	2017      	movs	r0, #23
			if (config->differential_mode &&
     5c4:	428a      	cmp	r2, r1
     5c6:	d900      	bls.n	5ca <adc_init+0x31e>
     5c8:	e683      	b.n	2d2 <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     5ca:	6a32      	ldr	r2, [r6, #32]
     5cc:	4462      	add	r2, ip
     5ce:	490f      	ldr	r1, [pc, #60]	; (60c <adc_init+0x360>)
     5d0:	428a      	cmp	r2, r1
     5d2:	d900      	bls.n	5d6 <adc_init+0x32a>
     5d4:	e67d      	b.n	2d2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     5d6:	4a0d      	ldr	r2, [pc, #52]	; (60c <adc_init+0x360>)
				return STATUS_ERR_INVALID_ARG;
     5d8:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     5da:	69f1      	ldr	r1, [r6, #28]
     5dc:	4291      	cmp	r1, r2
     5de:	dd00      	ble.n	5e2 <adc_init+0x336>
     5e0:	e677      	b.n	2d2 <adc_init+0x26>
     5e2:	6a31      	ldr	r1, [r6, #32]
     5e4:	4291      	cmp	r1, r2
     5e6:	dd00      	ble.n	5ea <adc_init+0x33e>
     5e8:	e673      	b.n	2d2 <adc_init+0x26>
     5ea:	e77a      	b.n	4e2 <adc_init+0x236>
     5ec:	40000400 	.word	0x40000400
     5f0:	40000800 	.word	0x40000800
     5f4:	00001719 	.word	0x00001719
     5f8:	0000168d 	.word	0x0000168d
     5fc:	000074d3 	.word	0x000074d3
     600:	00007df8 	.word	0x00007df8
     604:	00001811 	.word	0x00001811
     608:	00007d24 	.word	0x00007d24
     60c:	00000fff 	.word	0x00000fff
     610:	00806024 	.word	0x00806024
     614:	00806020 	.word	0x00806020
			if (config->differential_mode &&
     618:	7cf2      	ldrb	r2, [r6, #19]
     61a:	2a00      	cmp	r2, #0
     61c:	d00f      	beq.n	63e <adc_init+0x392>
					(config->window.window_lower_value > 511 ||
     61e:	69f2      	ldr	r2, [r6, #28]
     620:	2180      	movs	r1, #128	; 0x80
     622:	0089      	lsls	r1, r1, #2
     624:	468c      	mov	ip, r1
     626:	4462      	add	r2, ip
			if (config->differential_mode &&
     628:	491a      	ldr	r1, [pc, #104]	; (694 <adc_init+0x3e8>)
				return STATUS_ERR_INVALID_ARG;
     62a:	2017      	movs	r0, #23
			if (config->differential_mode &&
     62c:	428a      	cmp	r2, r1
     62e:	d900      	bls.n	632 <adc_init+0x386>
     630:	e64f      	b.n	2d2 <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     632:	6a32      	ldr	r2, [r6, #32]
     634:	4462      	add	r2, ip
     636:	4917      	ldr	r1, [pc, #92]	; (694 <adc_init+0x3e8>)
     638:	428a      	cmp	r2, r1
     63a:	d900      	bls.n	63e <adc_init+0x392>
     63c:	e649      	b.n	2d2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     63e:	4a15      	ldr	r2, [pc, #84]	; (694 <adc_init+0x3e8>)
				return STATUS_ERR_INVALID_ARG;
     640:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     642:	69f1      	ldr	r1, [r6, #28]
     644:	4291      	cmp	r1, r2
     646:	dd00      	ble.n	64a <adc_init+0x39e>
     648:	e643      	b.n	2d2 <adc_init+0x26>
     64a:	6a31      	ldr	r1, [r6, #32]
     64c:	4291      	cmp	r1, r2
     64e:	dd00      	ble.n	652 <adc_init+0x3a6>
     650:	e63f      	b.n	2d2 <adc_init+0x26>
     652:	e746      	b.n	4e2 <adc_init+0x236>
			if (config->differential_mode &&
     654:	7cf2      	ldrb	r2, [r6, #19]
     656:	2a00      	cmp	r2, #0
     658:	d00f      	beq.n	67a <adc_init+0x3ce>
					(config->window.window_lower_value > 32767 ||
     65a:	69f2      	ldr	r2, [r6, #28]
     65c:	2180      	movs	r1, #128	; 0x80
     65e:	0209      	lsls	r1, r1, #8
     660:	468c      	mov	ip, r1
     662:	4462      	add	r2, ip
			if (config->differential_mode &&
     664:	490c      	ldr	r1, [pc, #48]	; (698 <adc_init+0x3ec>)
				return STATUS_ERR_INVALID_ARG;
     666:	2017      	movs	r0, #23
			if (config->differential_mode &&
     668:	428a      	cmp	r2, r1
     66a:	d900      	bls.n	66e <adc_init+0x3c2>
     66c:	e631      	b.n	2d2 <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     66e:	6a32      	ldr	r2, [r6, #32]
     670:	4462      	add	r2, ip
     672:	4909      	ldr	r1, [pc, #36]	; (698 <adc_init+0x3ec>)
     674:	428a      	cmp	r2, r1
     676:	d900      	bls.n	67a <adc_init+0x3ce>
     678:	e62b      	b.n	2d2 <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     67a:	4a07      	ldr	r2, [pc, #28]	; (698 <adc_init+0x3ec>)
				return STATUS_ERR_INVALID_ARG;
     67c:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     67e:	69f1      	ldr	r1, [r6, #28]
     680:	4291      	cmp	r1, r2
     682:	dd00      	ble.n	686 <adc_init+0x3da>
     684:	e625      	b.n	2d2 <adc_init+0x26>
     686:	6a31      	ldr	r1, [r6, #32]
     688:	4291      	cmp	r1, r2
     68a:	dd00      	ble.n	68e <adc_init+0x3e2>
     68c:	e621      	b.n	2d2 <adc_init+0x26>
     68e:	e728      	b.n	4e2 <adc_init+0x236>
		return STATUS_ERR_INVALID_ARG;
     690:	2017      	movs	r0, #23
     692:	e61e      	b.n	2d2 <adc_init+0x26>
     694:	000003ff 	.word	0x000003ff
     698:	0000ffff 	.word	0x0000ffff

0000069c <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     69c:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     69e:	2a00      	cmp	r2, #0
     6a0:	d001      	beq.n	6a6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     6a2:	0018      	movs	r0, r3
     6a4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     6a6:	008b      	lsls	r3, r1, #2
     6a8:	4a06      	ldr	r2, [pc, #24]	; (6c4 <extint_register_callback+0x28>)
     6aa:	589b      	ldr	r3, [r3, r2]
     6ac:	2b00      	cmp	r3, #0
     6ae:	d003      	beq.n	6b8 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     6b0:	4283      	cmp	r3, r0
     6b2:	d005      	beq.n	6c0 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     6b4:	231d      	movs	r3, #29
     6b6:	e7f4      	b.n	6a2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     6b8:	0089      	lsls	r1, r1, #2
     6ba:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     6bc:	2300      	movs	r3, #0
     6be:	e7f0      	b.n	6a2 <extint_register_callback+0x6>
		return STATUS_OK;
     6c0:	2300      	movs	r3, #0
     6c2:	e7ee      	b.n	6a2 <extint_register_callback+0x6>
     6c4:	200002cc 	.word	0x200002cc

000006c8 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     6c8:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     6ca:	2900      	cmp	r1, #0
     6cc:	d001      	beq.n	6d2 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     6ce:	0018      	movs	r0, r3
     6d0:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     6d2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     6d4:	281f      	cmp	r0, #31
     6d6:	d800      	bhi.n	6da <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     6d8:	4a02      	ldr	r2, [pc, #8]	; (6e4 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     6da:	2301      	movs	r3, #1
     6dc:	4083      	lsls	r3, r0
     6de:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     6e0:	2300      	movs	r3, #0
     6e2:	e7f4      	b.n	6ce <extint_chan_enable_callback+0x6>
     6e4:	40001800 	.word	0x40001800

000006e8 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     6e8:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     6ea:	2900      	cmp	r1, #0
     6ec:	d001      	beq.n	6f2 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
     6ee:	0018      	movs	r0, r3
     6f0:	4770      	bx	lr
		return NULL;
     6f2:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     6f4:	281f      	cmp	r0, #31
     6f6:	d800      	bhi.n	6fa <extint_chan_disable_callback+0x12>
		return eics[eic_index];
     6f8:	4a02      	ldr	r2, [pc, #8]	; (704 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
     6fa:	2301      	movs	r3, #1
     6fc:	4083      	lsls	r3, r0
     6fe:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
     700:	2300      	movs	r3, #0
     702:	e7f4      	b.n	6ee <extint_chan_disable_callback+0x6>
     704:	40001800 	.word	0x40001800

00000708 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     708:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     70a:	2200      	movs	r2, #0
     70c:	4b10      	ldr	r3, [pc, #64]	; (750 <EIC_Handler+0x48>)
     70e:	701a      	strb	r2, [r3, #0]
     710:	2300      	movs	r3, #0
     712:	4910      	ldr	r1, [pc, #64]	; (754 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     714:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     716:	4e10      	ldr	r6, [pc, #64]	; (758 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     718:	4c0d      	ldr	r4, [pc, #52]	; (750 <EIC_Handler+0x48>)
     71a:	e00a      	b.n	732 <EIC_Handler+0x2a>
		return eics[eic_index];
     71c:	490d      	ldr	r1, [pc, #52]	; (754 <EIC_Handler+0x4c>)
     71e:	e008      	b.n	732 <EIC_Handler+0x2a>
     720:	7823      	ldrb	r3, [r4, #0]
     722:	3301      	adds	r3, #1
     724:	b2db      	uxtb	r3, r3
     726:	7023      	strb	r3, [r4, #0]
     728:	2b0f      	cmp	r3, #15
     72a:	d810      	bhi.n	74e <EIC_Handler+0x46>
		return NULL;
     72c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     72e:	2b1f      	cmp	r3, #31
     730:	d9f4      	bls.n	71c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     732:	0028      	movs	r0, r5
     734:	4018      	ands	r0, r3
     736:	2201      	movs	r2, #1
     738:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     73a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     73c:	4210      	tst	r0, r2
     73e:	d0ef      	beq.n	720 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     740:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     742:	009b      	lsls	r3, r3, #2
     744:	599b      	ldr	r3, [r3, r6]
     746:	2b00      	cmp	r3, #0
     748:	d0ea      	beq.n	720 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     74a:	4798      	blx	r3
     74c:	e7e8      	b.n	720 <EIC_Handler+0x18>
			}
		}
	}
}
     74e:	bd70      	pop	{r4, r5, r6, pc}
     750:	200002c8 	.word	0x200002c8
     754:	40001800 	.word	0x40001800
     758:	200002cc 	.word	0x200002cc

0000075c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     75c:	4a04      	ldr	r2, [pc, #16]	; (770 <_extint_enable+0x14>)
     75e:	7813      	ldrb	r3, [r2, #0]
     760:	2102      	movs	r1, #2
     762:	430b      	orrs	r3, r1
     764:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     766:	7853      	ldrb	r3, [r2, #1]
     768:	b25b      	sxtb	r3, r3
     76a:	2b00      	cmp	r3, #0
     76c:	dbfb      	blt.n	766 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     76e:	4770      	bx	lr
     770:	40001800 	.word	0x40001800

00000774 <_system_extint_init>:
{
     774:	b500      	push	{lr}
     776:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     778:	4a12      	ldr	r2, [pc, #72]	; (7c4 <_system_extint_init+0x50>)
     77a:	6993      	ldr	r3, [r2, #24]
     77c:	2140      	movs	r1, #64	; 0x40
     77e:	430b      	orrs	r3, r1
     780:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     782:	a901      	add	r1, sp, #4
     784:	2300      	movs	r3, #0
     786:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     788:	2005      	movs	r0, #5
     78a:	4b0f      	ldr	r3, [pc, #60]	; (7c8 <_system_extint_init+0x54>)
     78c:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     78e:	2005      	movs	r0, #5
     790:	4b0e      	ldr	r3, [pc, #56]	; (7cc <_system_extint_init+0x58>)
     792:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     794:	4a0e      	ldr	r2, [pc, #56]	; (7d0 <_system_extint_init+0x5c>)
     796:	7813      	ldrb	r3, [r2, #0]
     798:	2101      	movs	r1, #1
     79a:	430b      	orrs	r3, r1
     79c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     79e:	7853      	ldrb	r3, [r2, #1]
     7a0:	b25b      	sxtb	r3, r3
     7a2:	2b00      	cmp	r3, #0
     7a4:	dbfb      	blt.n	79e <_system_extint_init+0x2a>
     7a6:	4b0b      	ldr	r3, [pc, #44]	; (7d4 <_system_extint_init+0x60>)
     7a8:	0019      	movs	r1, r3
     7aa:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     7ac:	2200      	movs	r2, #0
     7ae:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     7b0:	4299      	cmp	r1, r3
     7b2:	d1fc      	bne.n	7ae <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     7b4:	2210      	movs	r2, #16
     7b6:	4b08      	ldr	r3, [pc, #32]	; (7d8 <_system_extint_init+0x64>)
     7b8:	601a      	str	r2, [r3, #0]
	_extint_enable();
     7ba:	4b08      	ldr	r3, [pc, #32]	; (7dc <_system_extint_init+0x68>)
     7bc:	4798      	blx	r3
}
     7be:	b003      	add	sp, #12
     7c0:	bd00      	pop	{pc}
     7c2:	46c0      	nop			; (mov r8, r8)
     7c4:	40000400 	.word	0x40000400
     7c8:	00001719 	.word	0x00001719
     7cc:	0000168d 	.word	0x0000168d
     7d0:	40001800 	.word	0x40001800
     7d4:	200002cc 	.word	0x200002cc
     7d8:	e000e100 	.word	0xe000e100
     7dc:	0000075d 	.word	0x0000075d

000007e0 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     7e0:	2300      	movs	r3, #0
     7e2:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     7e4:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     7e6:	2201      	movs	r2, #1
     7e8:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     7ea:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     7ec:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     7ee:	3302      	adds	r3, #2
     7f0:	72c3      	strb	r3, [r0, #11]
}
     7f2:	4770      	bx	lr

000007f4 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     7f4:	b5f0      	push	{r4, r5, r6, r7, lr}
     7f6:	b083      	sub	sp, #12
     7f8:	0005      	movs	r5, r0
     7fa:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     7fc:	a901      	add	r1, sp, #4
     7fe:	2300      	movs	r3, #0
     800:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     802:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     804:	7923      	ldrb	r3, [r4, #4]
     806:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     808:	7a23      	ldrb	r3, [r4, #8]
     80a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     80c:	7820      	ldrb	r0, [r4, #0]
     80e:	4b15      	ldr	r3, [pc, #84]	; (864 <extint_chan_set_config+0x70>)
     810:	4798      	blx	r3
		return NULL;
     812:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     814:	2d1f      	cmp	r5, #31
     816:	d800      	bhi.n	81a <extint_chan_set_config+0x26>
		return eics[eic_index];
     818:	4813      	ldr	r0, [pc, #76]	; (868 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     81a:	2207      	movs	r2, #7
     81c:	402a      	ands	r2, r5
     81e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     820:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     822:	7aa3      	ldrb	r3, [r4, #10]
     824:	2b00      	cmp	r3, #0
     826:	d001      	beq.n	82c <extint_chan_set_config+0x38>
     828:	2308      	movs	r3, #8
     82a:	431f      	orrs	r7, r3
     82c:	08eb      	lsrs	r3, r5, #3
     82e:	009b      	lsls	r3, r3, #2
     830:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     832:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     834:	260f      	movs	r6, #15
     836:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     838:	43b1      	bics	r1, r6
			(new_config << config_pos);
     83a:	4097      	lsls	r7, r2
     83c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     83e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     840:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     842:	7a63      	ldrb	r3, [r4, #9]
     844:	2b00      	cmp	r3, #0
     846:	d106      	bne.n	856 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     848:	6943      	ldr	r3, [r0, #20]
     84a:	2201      	movs	r2, #1
     84c:	40aa      	lsls	r2, r5
     84e:	4393      	bics	r3, r2
     850:	6143      	str	r3, [r0, #20]
	}
}
     852:	b003      	add	sp, #12
     854:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     856:	6942      	ldr	r2, [r0, #20]
     858:	2301      	movs	r3, #1
     85a:	40ab      	lsls	r3, r5
     85c:	4313      	orrs	r3, r2
     85e:	6143      	str	r3, [r0, #20]
     860:	e7f7      	b.n	852 <extint_chan_set_config+0x5e>
     862:	46c0      	nop			; (mov r8, r8)
     864:	00001811 	.word	0x00001811
     868:	40001800 	.word	0x40001800

0000086c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     86c:	b500      	push	{lr}
     86e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     870:	ab01      	add	r3, sp, #4
     872:	2280      	movs	r2, #128	; 0x80
     874:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     876:	780a      	ldrb	r2, [r1, #0]
     878:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     87a:	784a      	ldrb	r2, [r1, #1]
     87c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     87e:	788a      	ldrb	r2, [r1, #2]
     880:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     882:	0019      	movs	r1, r3
     884:	4b01      	ldr	r3, [pc, #4]	; (88c <port_pin_set_config+0x20>)
     886:	4798      	blx	r3
}
     888:	b003      	add	sp, #12
     88a:	bd00      	pop	{pc}
     88c:	00001811 	.word	0x00001811

00000890 <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     890:	6801      	ldr	r1, [r0, #0]
     892:	2208      	movs	r2, #8
     894:	4b05      	ldr	r3, [pc, #20]	; (8ac <rtc_calendar_enable+0x1c>)
     896:	601a      	str	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
     898:	6802      	ldr	r2, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     89a:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     89c:	b25b      	sxtb	r3, r3
     89e:	2b00      	cmp	r3, #0
     8a0:	dbfb      	blt.n	89a <rtc_calendar_enable+0xa>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     8a2:	880b      	ldrh	r3, [r1, #0]
     8a4:	2202      	movs	r2, #2
     8a6:	4313      	orrs	r3, r2
     8a8:	800b      	strh	r3, [r1, #0]
}
     8aa:	4770      	bx	lr
     8ac:	e000e100 	.word	0xe000e100

000008b0 <rtc_calendar_disable>:
 * Disables the RTC module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_disable(struct rtc_module *const module)
{
     8b0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     8b2:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     8b4:	2408      	movs	r4, #8
     8b6:	2380      	movs	r3, #128	; 0x80
     8b8:	4907      	ldr	r1, [pc, #28]	; (8d8 <rtc_calendar_disable+0x28>)
     8ba:	50cc      	str	r4, [r1, r3]
	Rtc *const rtc_module = module->hw;
     8bc:	6801      	ldr	r1, [r0, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     8be:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     8c0:	b25b      	sxtb	r3, r3
     8c2:	2b00      	cmp	r3, #0
     8c4:	dbfb      	blt.n	8be <rtc_calendar_disable+0xe>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE2.INTENCLR.reg = RTC_MODE2_INTENCLR_MASK;
     8c6:	23c1      	movs	r3, #193	; 0xc1
     8c8:	7193      	strb	r3, [r2, #6]
	/* Clear interrupt flag */
	rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_MASK;
     8ca:	7213      	strb	r3, [r2, #8]

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     8cc:	8813      	ldrh	r3, [r2, #0]
     8ce:	2102      	movs	r1, #2
     8d0:	438b      	bics	r3, r1
     8d2:	8013      	strh	r3, [r2, #0]
}
     8d4:	bd10      	pop	{r4, pc}
     8d6:	46c0      	nop			; (mov r8, r8)
     8d8:	e000e100 	.word	0xe000e100

000008dc <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     8dc:	b570      	push	{r4, r5, r6, lr}
     8de:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     8e0:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
     8e2:	4b07      	ldr	r3, [pc, #28]	; (900 <rtc_calendar_reset+0x24>)
     8e4:	4798      	blx	r3

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     8e6:	2300      	movs	r3, #0
     8e8:	8223      	strh	r3, [r4, #16]
	module->enabled_callback    = 0;
     8ea:	8263      	strh	r3, [r4, #18]
	Rtc *const rtc_module = module->hw;
     8ec:	6822      	ldr	r2, [r4, #0]
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     8ee:	7a93      	ldrb	r3, [r2, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     8f0:	b25b      	sxtb	r3, r3
     8f2:	2b00      	cmp	r3, #0
     8f4:	dbfb      	blt.n	8ee <rtc_calendar_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     8f6:	882b      	ldrh	r3, [r5, #0]
     8f8:	2201      	movs	r2, #1
     8fa:	4313      	orrs	r3, r2
     8fc:	802b      	strh	r3, [r5, #0]
}
     8fe:	bd70      	pop	{r4, r5, r6, pc}
     900:	000008b1 	.word	0x000008b1

00000904 <rtc_calendar_time_to_register_value>:
 * \return 32-bit value.
 */
uint32_t rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     904:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     906:	88cb      	ldrh	r3, [r1, #6]
     908:	88c2      	ldrh	r2, [r0, #6]
     90a:	1a9a      	subs	r2, r3, r2
     90c:	0692      	lsls	r2, r2, #26
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     90e:	794b      	ldrb	r3, [r1, #5]
     910:	059b      	lsls	r3, r3, #22

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     912:	790c      	ldrb	r4, [r1, #4]
     914:	0464      	lsls	r4, r4, #17

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     916:	4323      	orrs	r3, r4
     918:	788c      	ldrb	r4, [r1, #2]
     91a:	0324      	lsls	r4, r4, #12
     91c:	4323      	orrs	r3, r4
     91e:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     920:	7902      	ldrb	r2, [r0, #4]
     922:	2a00      	cmp	r2, #0
     924:	d105      	bne.n	932 <rtc_calendar_time_to_register_value+0x2e>
     926:	78ca      	ldrb	r2, [r1, #3]
     928:	2a00      	cmp	r2, #0
     92a:	d002      	beq.n	932 <rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     92c:	2280      	movs	r2, #128	; 0x80
     92e:	0252      	lsls	r2, r2, #9
     930:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     932:	7848      	ldrb	r0, [r1, #1]
     934:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     936:	780a      	ldrb	r2, [r1, #0]
     938:	4310      	orrs	r0, r2
     93a:	4318      	orrs	r0, r3

	return register_value;
}
     93c:	bd10      	pop	{r4, pc}
	...

00000940 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     940:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     942:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = rtc_calendar_time_to_register_value(module, time);
     944:	4b03      	ldr	r3, [pc, #12]	; (954 <rtc_calendar_set_time+0x14>)
     946:	4798      	blx	r3
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     948:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     94a:	b25b      	sxtb	r3, r3
     94c:	2b00      	cmp	r3, #0
     94e:	dbfb      	blt.n	948 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     950:	6120      	str	r0, [r4, #16]
}
     952:	bd10      	pop	{r4, pc}
     954:	00000905 	.word	0x00000905

00000958 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     958:	b570      	push	{r4, r5, r6, lr}
     95a:	000d      	movs	r5, r1
     95c:	0014      	movs	r4, r2

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     95e:	2317      	movs	r3, #23
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     960:	2a01      	cmp	r2, #1
     962:	d901      	bls.n	968 <rtc_calendar_set_alarm+0x10>

	/* Set alarm mask */
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;

	return STATUS_OK;
}
     964:	0018      	movs	r0, r3
     966:	bd70      	pop	{r4, r5, r6, pc}
	Rtc *const rtc_module = module->hw;
     968:	6806      	ldr	r6, [r0, #0]
	uint32_t register_value = rtc_calendar_time_to_register_value(module, &(alarm->time));
     96a:	4b06      	ldr	r3, [pc, #24]	; (984 <rtc_calendar_set_alarm+0x2c>)
     96c:	4798      	blx	r3
        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     96e:	7ab3      	ldrb	r3, [r6, #10]
	while (rtc_calendar_is_syncing(module)) {
     970:	b25b      	sxtb	r3, r3
     972:	2b00      	cmp	r3, #0
     974:	dbfb      	blt.n	96e <rtc_calendar_set_alarm+0x16>
     976:	00e4      	lsls	r4, r4, #3
     978:	1934      	adds	r4, r6, r4
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     97a:	61a0      	str	r0, [r4, #24]
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     97c:	7a2b      	ldrb	r3, [r5, #8]
     97e:	7723      	strb	r3, [r4, #28]
	return STATUS_OK;
     980:	2300      	movs	r3, #0
     982:	e7ef      	b.n	964 <rtc_calendar_set_alarm+0xc>
     984:	00000905 	.word	0x00000905

00000988 <rtc_calendar_init>:
{
     988:	b530      	push	{r4, r5, lr}
     98a:	b083      	sub	sp, #12
     98c:	0005      	movs	r5, r0
     98e:	0014      	movs	r4, r2
	module->hw = hw;
     990:	6001      	str	r1, [r0, #0]
     992:	4a1c      	ldr	r2, [pc, #112]	; (a04 <rtc_calendar_init+0x7c>)
     994:	6993      	ldr	r3, [r2, #24]
     996:	2120      	movs	r1, #32
     998:	430b      	orrs	r3, r1
     99a:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     99c:	a901      	add	r1, sp, #4
     99e:	2302      	movs	r3, #2
     9a0:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     9a2:	2004      	movs	r0, #4
     9a4:	4b18      	ldr	r3, [pc, #96]	; (a08 <rtc_calendar_init+0x80>)
     9a6:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     9a8:	2004      	movs	r0, #4
     9aa:	4b18      	ldr	r3, [pc, #96]	; (a0c <rtc_calendar_init+0x84>)
     9ac:	4798      	blx	r3
	rtc_calendar_reset(module);
     9ae:	0028      	movs	r0, r5
     9b0:	4b17      	ldr	r3, [pc, #92]	; (a10 <rtc_calendar_init+0x88>)
     9b2:	4798      	blx	r3
	module->clock_24h           = config->clock_24h;
     9b4:	7923      	ldrb	r3, [r4, #4]
     9b6:	712b      	strb	r3, [r5, #4]
	module->continuously_update = config->continuously_update;
     9b8:	78e3      	ldrb	r3, [r4, #3]
     9ba:	716b      	strb	r3, [r5, #5]
	module->year_init_value     = config->year_init_value;
     9bc:	88e3      	ldrh	r3, [r4, #6]
     9be:	80eb      	strh	r3, [r5, #6]
	_rtc_instance[0] = module;
     9c0:	4b14      	ldr	r3, [pc, #80]	; (a14 <rtc_calendar_init+0x8c>)
     9c2:	601d      	str	r5, [r3, #0]
	Rtc *const rtc_module = module->hw;
     9c4:	682a      	ldr	r2, [r5, #0]
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     9c6:	8823      	ldrh	r3, [r4, #0]
	if (!(config->clock_24h)) {
     9c8:	7921      	ldrb	r1, [r4, #4]
     9ca:	2900      	cmp	r1, #0
     9cc:	d017      	beq.n	9fe <rtc_calendar_init+0x76>
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     9ce:	2108      	movs	r1, #8
     9d0:	430b      	orrs	r3, r1
	if (config->clear_on_match) {
     9d2:	78a1      	ldrb	r1, [r4, #2]
     9d4:	2900      	cmp	r1, #0
     9d6:	d001      	beq.n	9dc <rtc_calendar_init+0x54>
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     9d8:	2180      	movs	r1, #128	; 0x80
     9da:	430b      	orrs	r3, r1
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     9dc:	8013      	strh	r3, [r2, #0]
	if (config->continuously_update) {
     9de:	78e3      	ldrb	r3, [r4, #3]
     9e0:	2b00      	cmp	r3, #0
     9e2:	d004      	beq.n	9ee <rtc_calendar_init+0x66>
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     9e4:	8853      	ldrh	r3, [r2, #2]
     9e6:	2180      	movs	r1, #128	; 0x80
     9e8:	01c9      	lsls	r1, r1, #7
     9ea:	430b      	orrs	r3, r1
     9ec:	8053      	strh	r3, [r2, #2]
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     9ee:	0021      	movs	r1, r4
     9f0:	3108      	adds	r1, #8
     9f2:	2200      	movs	r2, #0
     9f4:	0028      	movs	r0, r5
     9f6:	4b08      	ldr	r3, [pc, #32]	; (a18 <rtc_calendar_init+0x90>)
     9f8:	4798      	blx	r3
}
     9fa:	b003      	add	sp, #12
     9fc:	bd30      	pop	{r4, r5, pc}
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     9fe:	2148      	movs	r1, #72	; 0x48
     a00:	430b      	orrs	r3, r1
     a02:	e7e6      	b.n	9d2 <rtc_calendar_init+0x4a>
     a04:	40000400 	.word	0x40000400
     a08:	00001719 	.word	0x00001719
     a0c:	0000168d 	.word	0x0000168d
     a10:	000008dd 	.word	0x000008dd
     a14:	2000030c 	.word	0x2000030c
     a18:	00000959 	.word	0x00000959

00000a1c <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     a1c:	2a01      	cmp	r2, #1
     a1e:	d901      	bls.n	a24 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     a20:	2017      	movs	r0, #23
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     a22:	4770      	bx	lr
		module->callbacks[callback_type] = callback;
     a24:	1c93      	adds	r3, r2, #2
     a26:	009b      	lsls	r3, r3, #2
     a28:	5019      	str	r1, [r3, r0]
		module->registered_callback |= (1 << callback_type);
     a2a:	8a03      	ldrh	r3, [r0, #16]
     a2c:	2101      	movs	r1, #1
     a2e:	4091      	lsls	r1, r2
     a30:	430b      	orrs	r3, r1
     a32:	b29b      	uxth	r3, r3
     a34:	8203      	strh	r3, [r0, #16]
	enum status_code status = STATUS_OK;
     a36:	2000      	movs	r0, #0
	return status;
     a38:	e7f3      	b.n	a22 <rtc_calendar_register_callback+0x6>

00000a3a <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     a3a:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a3c:	6804      	ldr	r4, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     a3e:	2901      	cmp	r1, #1
     a40:	d00b      	beq.n	a5a <rtc_calendar_enable_callback+0x20>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     a42:	2201      	movs	r2, #1
     a44:	408a      	lsls	r2, r1
     a46:	2301      	movs	r3, #1
     a48:	4013      	ands	r3, r2
     a4a:	71e3      	strb	r3, [r4, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     a4c:	8a43      	ldrh	r3, [r0, #18]
     a4e:	2201      	movs	r2, #1
     a50:	408a      	lsls	r2, r1
     a52:	4313      	orrs	r3, r2
     a54:	b29b      	uxth	r3, r3
     a56:	8243      	strh	r3, [r0, #18]
}
     a58:	bd10      	pop	{r4, pc}
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     a5a:	2380      	movs	r3, #128	; 0x80
     a5c:	71e3      	strb	r3, [r4, #7]
     a5e:	e7f5      	b.n	a4c <rtc_calendar_enable_callback+0x12>

00000a60 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     a60:	b510      	push	{r4, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
     a62:	4b0f      	ldr	r3, [pc, #60]	; (aa0 <RTC_Handler+0x40>)
     a64:	681a      	ldr	r2, [r3, #0]
	Rtc *const rtc_module = module->hw;
     a66:	6814      	ldr	r4, [r2, #0]
	uint16_t callback_mask = module->enabled_callback;
     a68:	8a51      	ldrh	r1, [r2, #18]
	callback_mask &= module->registered_callback;
     a6a:	8a13      	ldrh	r3, [r2, #16]
     a6c:	4019      	ands	r1, r3
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     a6e:	7a20      	ldrb	r0, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     a70:	79e3      	ldrb	r3, [r4, #7]
     a72:	4003      	ands	r3, r0
	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     a74:	b258      	sxtb	r0, r3
     a76:	2800      	cmp	r0, #0
     a78:	db06      	blt.n	a88 <RTC_Handler+0x28>
	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     a7a:	07db      	lsls	r3, r3, #31
     a7c:	d503      	bpl.n	a86 <RTC_Handler+0x26>
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     a7e:	07cb      	lsls	r3, r1, #31
     a80:	d40a      	bmi.n	a98 <RTC_Handler+0x38>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     a82:	2301      	movs	r3, #1
     a84:	7223      	strb	r3, [r4, #8]
	_rtc_interrupt_handler(0);
}
     a86:	bd10      	pop	{r4, pc}
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     a88:	078b      	lsls	r3, r1, #30
     a8a:	d402      	bmi.n	a92 <RTC_Handler+0x32>
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     a8c:	2380      	movs	r3, #128	; 0x80
     a8e:	7223      	strb	r3, [r4, #8]
     a90:	e7f9      	b.n	a86 <RTC_Handler+0x26>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     a92:	68d3      	ldr	r3, [r2, #12]
     a94:	4798      	blx	r3
     a96:	e7f9      	b.n	a8c <RTC_Handler+0x2c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     a98:	6893      	ldr	r3, [r2, #8]
     a9a:	4798      	blx	r3
     a9c:	e7f1      	b.n	a82 <RTC_Handler+0x22>
     a9e:	46c0      	nop			; (mov r8, r8)
     aa0:	2000030c 	.word	0x2000030c

00000aa4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     aa4:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     aa6:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     aa8:	2340      	movs	r3, #64	; 0x40
     aaa:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     aac:	4281      	cmp	r1, r0
     aae:	d202      	bcs.n	ab6 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     ab0:	0018      	movs	r0, r3
     ab2:	bd10      	pop	{r4, pc}
		baud_calculated++;
     ab4:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     ab6:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     ab8:	1c63      	adds	r3, r4, #1
     aba:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     abc:	4288      	cmp	r0, r1
     abe:	d9f9      	bls.n	ab4 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ac0:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     ac2:	2cff      	cmp	r4, #255	; 0xff
     ac4:	d8f4      	bhi.n	ab0 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     ac6:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     ac8:	2300      	movs	r3, #0
     aca:	e7f1      	b.n	ab0 <_sercom_get_sync_baud_val+0xc>

00000acc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     acc:	b510      	push	{r4, lr}
     ace:	b082      	sub	sp, #8
     ad0:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     ad2:	4b0e      	ldr	r3, [pc, #56]	; (b0c <sercom_set_gclk_generator+0x40>)
     ad4:	781b      	ldrb	r3, [r3, #0]
     ad6:	2b00      	cmp	r3, #0
     ad8:	d007      	beq.n	aea <sercom_set_gclk_generator+0x1e>
     ada:	2900      	cmp	r1, #0
     adc:	d105      	bne.n	aea <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     ade:	4b0b      	ldr	r3, [pc, #44]	; (b0c <sercom_set_gclk_generator+0x40>)
     ae0:	785b      	ldrb	r3, [r3, #1]
     ae2:	4283      	cmp	r3, r0
     ae4:	d010      	beq.n	b08 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     ae6:	201d      	movs	r0, #29
     ae8:	e00c      	b.n	b04 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     aea:	a901      	add	r1, sp, #4
     aec:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     aee:	2013      	movs	r0, #19
     af0:	4b07      	ldr	r3, [pc, #28]	; (b10 <sercom_set_gclk_generator+0x44>)
     af2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     af4:	2013      	movs	r0, #19
     af6:	4b07      	ldr	r3, [pc, #28]	; (b14 <sercom_set_gclk_generator+0x48>)
     af8:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     afa:	4b04      	ldr	r3, [pc, #16]	; (b0c <sercom_set_gclk_generator+0x40>)
     afc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     afe:	2201      	movs	r2, #1
     b00:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     b02:	2000      	movs	r0, #0
}
     b04:	b002      	add	sp, #8
     b06:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     b08:	2000      	movs	r0, #0
     b0a:	e7fb      	b.n	b04 <sercom_set_gclk_generator+0x38>
     b0c:	200000e4 	.word	0x200000e4
     b10:	00001719 	.word	0x00001719
     b14:	0000168d 	.word	0x0000168d

00000b18 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     b18:	4b40      	ldr	r3, [pc, #256]	; (c1c <_sercom_get_default_pad+0x104>)
     b1a:	4298      	cmp	r0, r3
     b1c:	d031      	beq.n	b82 <_sercom_get_default_pad+0x6a>
     b1e:	d90a      	bls.n	b36 <_sercom_get_default_pad+0x1e>
     b20:	4b3f      	ldr	r3, [pc, #252]	; (c20 <_sercom_get_default_pad+0x108>)
     b22:	4298      	cmp	r0, r3
     b24:	d04d      	beq.n	bc2 <_sercom_get_default_pad+0xaa>
     b26:	4b3f      	ldr	r3, [pc, #252]	; (c24 <_sercom_get_default_pad+0x10c>)
     b28:	4298      	cmp	r0, r3
     b2a:	d05a      	beq.n	be2 <_sercom_get_default_pad+0xca>
     b2c:	4b3e      	ldr	r3, [pc, #248]	; (c28 <_sercom_get_default_pad+0x110>)
     b2e:	4298      	cmp	r0, r3
     b30:	d037      	beq.n	ba2 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     b32:	2000      	movs	r0, #0
}
     b34:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     b36:	4b3d      	ldr	r3, [pc, #244]	; (c2c <_sercom_get_default_pad+0x114>)
     b38:	4298      	cmp	r0, r3
     b3a:	d00c      	beq.n	b56 <_sercom_get_default_pad+0x3e>
     b3c:	4b3c      	ldr	r3, [pc, #240]	; (c30 <_sercom_get_default_pad+0x118>)
     b3e:	4298      	cmp	r0, r3
     b40:	d1f7      	bne.n	b32 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b42:	2901      	cmp	r1, #1
     b44:	d017      	beq.n	b76 <_sercom_get_default_pad+0x5e>
     b46:	2900      	cmp	r1, #0
     b48:	d05d      	beq.n	c06 <_sercom_get_default_pad+0xee>
     b4a:	2902      	cmp	r1, #2
     b4c:	d015      	beq.n	b7a <_sercom_get_default_pad+0x62>
     b4e:	2903      	cmp	r1, #3
     b50:	d015      	beq.n	b7e <_sercom_get_default_pad+0x66>
	return 0;
     b52:	2000      	movs	r0, #0
     b54:	e7ee      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b56:	2901      	cmp	r1, #1
     b58:	d007      	beq.n	b6a <_sercom_get_default_pad+0x52>
     b5a:	2900      	cmp	r1, #0
     b5c:	d051      	beq.n	c02 <_sercom_get_default_pad+0xea>
     b5e:	2902      	cmp	r1, #2
     b60:	d005      	beq.n	b6e <_sercom_get_default_pad+0x56>
     b62:	2903      	cmp	r1, #3
     b64:	d005      	beq.n	b72 <_sercom_get_default_pad+0x5a>
	return 0;
     b66:	2000      	movs	r0, #0
     b68:	e7e4      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b6a:	4832      	ldr	r0, [pc, #200]	; (c34 <_sercom_get_default_pad+0x11c>)
     b6c:	e7e2      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b6e:	4832      	ldr	r0, [pc, #200]	; (c38 <_sercom_get_default_pad+0x120>)
     b70:	e7e0      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b72:	4832      	ldr	r0, [pc, #200]	; (c3c <_sercom_get_default_pad+0x124>)
     b74:	e7de      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b76:	4832      	ldr	r0, [pc, #200]	; (c40 <_sercom_get_default_pad+0x128>)
     b78:	e7dc      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b7a:	4832      	ldr	r0, [pc, #200]	; (c44 <_sercom_get_default_pad+0x12c>)
     b7c:	e7da      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b7e:	4832      	ldr	r0, [pc, #200]	; (c48 <_sercom_get_default_pad+0x130>)
     b80:	e7d8      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b82:	2901      	cmp	r1, #1
     b84:	d007      	beq.n	b96 <_sercom_get_default_pad+0x7e>
     b86:	2900      	cmp	r1, #0
     b88:	d03f      	beq.n	c0a <_sercom_get_default_pad+0xf2>
     b8a:	2902      	cmp	r1, #2
     b8c:	d005      	beq.n	b9a <_sercom_get_default_pad+0x82>
     b8e:	2903      	cmp	r1, #3
     b90:	d005      	beq.n	b9e <_sercom_get_default_pad+0x86>
	return 0;
     b92:	2000      	movs	r0, #0
     b94:	e7ce      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     b96:	482d      	ldr	r0, [pc, #180]	; (c4c <_sercom_get_default_pad+0x134>)
     b98:	e7cc      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b9a:	482d      	ldr	r0, [pc, #180]	; (c50 <_sercom_get_default_pad+0x138>)
     b9c:	e7ca      	b.n	b34 <_sercom_get_default_pad+0x1c>
     b9e:	482d      	ldr	r0, [pc, #180]	; (c54 <_sercom_get_default_pad+0x13c>)
     ba0:	e7c8      	b.n	b34 <_sercom_get_default_pad+0x1c>
     ba2:	2901      	cmp	r1, #1
     ba4:	d007      	beq.n	bb6 <_sercom_get_default_pad+0x9e>
     ba6:	2900      	cmp	r1, #0
     ba8:	d031      	beq.n	c0e <_sercom_get_default_pad+0xf6>
     baa:	2902      	cmp	r1, #2
     bac:	d005      	beq.n	bba <_sercom_get_default_pad+0xa2>
     bae:	2903      	cmp	r1, #3
     bb0:	d005      	beq.n	bbe <_sercom_get_default_pad+0xa6>
	return 0;
     bb2:	2000      	movs	r0, #0
     bb4:	e7be      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bb6:	4828      	ldr	r0, [pc, #160]	; (c58 <_sercom_get_default_pad+0x140>)
     bb8:	e7bc      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bba:	4828      	ldr	r0, [pc, #160]	; (c5c <_sercom_get_default_pad+0x144>)
     bbc:	e7ba      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bbe:	4828      	ldr	r0, [pc, #160]	; (c60 <_sercom_get_default_pad+0x148>)
     bc0:	e7b8      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bc2:	2901      	cmp	r1, #1
     bc4:	d007      	beq.n	bd6 <_sercom_get_default_pad+0xbe>
     bc6:	2900      	cmp	r1, #0
     bc8:	d023      	beq.n	c12 <_sercom_get_default_pad+0xfa>
     bca:	2902      	cmp	r1, #2
     bcc:	d005      	beq.n	bda <_sercom_get_default_pad+0xc2>
     bce:	2903      	cmp	r1, #3
     bd0:	d005      	beq.n	bde <_sercom_get_default_pad+0xc6>
	return 0;
     bd2:	2000      	movs	r0, #0
     bd4:	e7ae      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bd6:	4823      	ldr	r0, [pc, #140]	; (c64 <_sercom_get_default_pad+0x14c>)
     bd8:	e7ac      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bda:	4823      	ldr	r0, [pc, #140]	; (c68 <_sercom_get_default_pad+0x150>)
     bdc:	e7aa      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bde:	4823      	ldr	r0, [pc, #140]	; (c6c <_sercom_get_default_pad+0x154>)
     be0:	e7a8      	b.n	b34 <_sercom_get_default_pad+0x1c>
     be2:	2901      	cmp	r1, #1
     be4:	d007      	beq.n	bf6 <_sercom_get_default_pad+0xde>
     be6:	2900      	cmp	r1, #0
     be8:	d015      	beq.n	c16 <_sercom_get_default_pad+0xfe>
     bea:	2902      	cmp	r1, #2
     bec:	d005      	beq.n	bfa <_sercom_get_default_pad+0xe2>
     bee:	2903      	cmp	r1, #3
     bf0:	d005      	beq.n	bfe <_sercom_get_default_pad+0xe6>
	return 0;
     bf2:	2000      	movs	r0, #0
     bf4:	e79e      	b.n	b34 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     bf6:	481e      	ldr	r0, [pc, #120]	; (c70 <_sercom_get_default_pad+0x158>)
     bf8:	e79c      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bfa:	481e      	ldr	r0, [pc, #120]	; (c74 <_sercom_get_default_pad+0x15c>)
     bfc:	e79a      	b.n	b34 <_sercom_get_default_pad+0x1c>
     bfe:	481e      	ldr	r0, [pc, #120]	; (c78 <_sercom_get_default_pad+0x160>)
     c00:	e798      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c02:	481e      	ldr	r0, [pc, #120]	; (c7c <_sercom_get_default_pad+0x164>)
     c04:	e796      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c06:	481e      	ldr	r0, [pc, #120]	; (c80 <_sercom_get_default_pad+0x168>)
     c08:	e794      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c0a:	481e      	ldr	r0, [pc, #120]	; (c84 <_sercom_get_default_pad+0x16c>)
     c0c:	e792      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c0e:	481e      	ldr	r0, [pc, #120]	; (c88 <_sercom_get_default_pad+0x170>)
     c10:	e790      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c12:	481e      	ldr	r0, [pc, #120]	; (c8c <_sercom_get_default_pad+0x174>)
     c14:	e78e      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c16:	481e      	ldr	r0, [pc, #120]	; (c90 <_sercom_get_default_pad+0x178>)
     c18:	e78c      	b.n	b34 <_sercom_get_default_pad+0x1c>
     c1a:	46c0      	nop			; (mov r8, r8)
     c1c:	42001000 	.word	0x42001000
     c20:	42001800 	.word	0x42001800
     c24:	42001c00 	.word	0x42001c00
     c28:	42001400 	.word	0x42001400
     c2c:	42000800 	.word	0x42000800
     c30:	42000c00 	.word	0x42000c00
     c34:	00090002 	.word	0x00090002
     c38:	00060003 	.word	0x00060003
     c3c:	00070003 	.word	0x00070003
     c40:	00110002 	.word	0x00110002
     c44:	00120002 	.word	0x00120002
     c48:	00130002 	.word	0x00130002
     c4c:	00090003 	.word	0x00090003
     c50:	000e0002 	.word	0x000e0002
     c54:	000f0002 	.word	0x000f0002
     c58:	001c0005 	.word	0x001c0005
     c5c:	00180002 	.word	0x00180002
     c60:	00190002 	.word	0x00190002
     c64:	003f0005 	.word	0x003f0005
     c68:	003e0005 	.word	0x003e0005
     c6c:	00520005 	.word	0x00520005
     c70:	003f0003 	.word	0x003f0003
     c74:	00180003 	.word	0x00180003
     c78:	00190003 	.word	0x00190003
     c7c:	00080002 	.word	0x00080002
     c80:	00100002 	.word	0x00100002
     c84:	00080003 	.word	0x00080003
     c88:	001b0005 	.word	0x001b0005
     c8c:	00530005 	.word	0x00530005
     c90:	003e0003 	.word	0x003e0003

00000c94 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     c94:	b530      	push	{r4, r5, lr}
     c96:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     c98:	4b0b      	ldr	r3, [pc, #44]	; (cc8 <_sercom_get_sercom_inst_index+0x34>)
     c9a:	466a      	mov	r2, sp
     c9c:	cb32      	ldmia	r3!, {r1, r4, r5}
     c9e:	c232      	stmia	r2!, {r1, r4, r5}
     ca0:	cb32      	ldmia	r3!, {r1, r4, r5}
     ca2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ca4:	9b00      	ldr	r3, [sp, #0]
     ca6:	4283      	cmp	r3, r0
     ca8:	d00b      	beq.n	cc2 <_sercom_get_sercom_inst_index+0x2e>
     caa:	2301      	movs	r3, #1
     cac:	009a      	lsls	r2, r3, #2
     cae:	4669      	mov	r1, sp
     cb0:	5852      	ldr	r2, [r2, r1]
     cb2:	4282      	cmp	r2, r0
     cb4:	d006      	beq.n	cc4 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     cb6:	3301      	adds	r3, #1
     cb8:	2b06      	cmp	r3, #6
     cba:	d1f7      	bne.n	cac <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     cbc:	2000      	movs	r0, #0
}
     cbe:	b007      	add	sp, #28
     cc0:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     cc2:	2300      	movs	r3, #0
			return i;
     cc4:	b2d8      	uxtb	r0, r3
     cc6:	e7fa      	b.n	cbe <_sercom_get_sercom_inst_index+0x2a>
     cc8:	00007e48 	.word	0x00007e48

00000ccc <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     ccc:	b510      	push	{r4, lr}
     cce:	4b02      	ldr	r3, [pc, #8]	; (cd8 <SERCOM0_Handler+0xc>)
     cd0:	681b      	ldr	r3, [r3, #0]
     cd2:	2000      	movs	r0, #0
     cd4:	4798      	blx	r3
     cd6:	bd10      	pop	{r4, pc}
     cd8:	200000e8 	.word	0x200000e8

00000cdc <SERCOM1_Handler>:
     cdc:	b510      	push	{r4, lr}
     cde:	4b02      	ldr	r3, [pc, #8]	; (ce8 <SERCOM1_Handler+0xc>)
     ce0:	685b      	ldr	r3, [r3, #4]
     ce2:	2001      	movs	r0, #1
     ce4:	4798      	blx	r3
     ce6:	bd10      	pop	{r4, pc}
     ce8:	200000e8 	.word	0x200000e8

00000cec <SERCOM2_Handler>:
     cec:	b510      	push	{r4, lr}
     cee:	4b02      	ldr	r3, [pc, #8]	; (cf8 <SERCOM2_Handler+0xc>)
     cf0:	689b      	ldr	r3, [r3, #8]
     cf2:	2002      	movs	r0, #2
     cf4:	4798      	blx	r3
     cf6:	bd10      	pop	{r4, pc}
     cf8:	200000e8 	.word	0x200000e8

00000cfc <SERCOM3_Handler>:
     cfc:	b510      	push	{r4, lr}
     cfe:	4b02      	ldr	r3, [pc, #8]	; (d08 <SERCOM3_Handler+0xc>)
     d00:	68db      	ldr	r3, [r3, #12]
     d02:	2003      	movs	r0, #3
     d04:	4798      	blx	r3
     d06:	bd10      	pop	{r4, pc}
     d08:	200000e8 	.word	0x200000e8

00000d0c <SERCOM4_Handler>:
     d0c:	b510      	push	{r4, lr}
     d0e:	4b02      	ldr	r3, [pc, #8]	; (d18 <SERCOM4_Handler+0xc>)
     d10:	691b      	ldr	r3, [r3, #16]
     d12:	2004      	movs	r0, #4
     d14:	4798      	blx	r3
     d16:	bd10      	pop	{r4, pc}
     d18:	200000e8 	.word	0x200000e8

00000d1c <SERCOM5_Handler>:
     d1c:	b510      	push	{r4, lr}
     d1e:	4b02      	ldr	r3, [pc, #8]	; (d28 <SERCOM5_Handler+0xc>)
     d20:	695b      	ldr	r3, [r3, #20]
     d22:	2005      	movs	r0, #5
     d24:	4798      	blx	r3
     d26:	bd10      	pop	{r4, pc}
     d28:	200000e8 	.word	0x200000e8

00000d2c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d2e:	46d6      	mov	lr, sl
     d30:	464f      	mov	r7, r9
     d32:	b580      	push	{r7, lr}
     d34:	b08b      	sub	sp, #44	; 0x2c
     d36:	4681      	mov	r9, r0
     d38:	000f      	movs	r7, r1
     d3a:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     d3c:	0003      	movs	r3, r0
     d3e:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     d40:	680b      	ldr	r3, [r1, #0]
     d42:	079b      	lsls	r3, r3, #30
     d44:	d409      	bmi.n	d5a <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     d46:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     d48:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     d4a:	07db      	lsls	r3, r3, #31
     d4c:	d400      	bmi.n	d50 <spi_init+0x24>
     d4e:	e098      	b.n	e82 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     d50:	b00b      	add	sp, #44	; 0x2c
     d52:	bc0c      	pop	{r2, r3}
     d54:	4691      	mov	r9, r2
     d56:	469a      	mov	sl, r3
     d58:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
     d5a:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d5c:	9305      	str	r3, [sp, #20]
     d5e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
     d60:	9306      	str	r3, [sp, #24]
     d62:	6b13      	ldr	r3, [r2, #48]	; 0x30
     d64:	9307      	str	r3, [sp, #28]
     d66:	6b53      	ldr	r3, [r2, #52]	; 0x34
     d68:	9308      	str	r3, [sp, #32]
     d6a:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     d6c:	ab05      	add	r3, sp, #20
     d6e:	9301      	str	r3, [sp, #4]
     d70:	e00a      	b.n	d88 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     d72:	0038      	movs	r0, r7
     d74:	4b93      	ldr	r3, [pc, #588]	; (fc4 <spi_init+0x298>)
     d76:	4798      	blx	r3
     d78:	e00c      	b.n	d94 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     d7a:	230f      	movs	r3, #15
     d7c:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
     d7e:	4281      	cmp	r1, r0
     d80:	d12d      	bne.n	dde <spi_init+0xb2>
     d82:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     d84:	2e04      	cmp	r6, #4
     d86:	d02f      	beq.n	de8 <spi_init+0xbc>
     d88:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
     d8a:	00b3      	lsls	r3, r6, #2
     d8c:	9a01      	ldr	r2, [sp, #4]
     d8e:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
     d90:	2800      	cmp	r0, #0
     d92:	d0ee      	beq.n	d72 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
     d94:	1c43      	adds	r3, r0, #1
     d96:	d0f4      	beq.n	d82 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
     d98:	0401      	lsls	r1, r0, #16
     d9a:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     d9c:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
     d9e:	b2c3      	uxtb	r3, r0
     da0:	469c      	mov	ip, r3
		return NULL;
     da2:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     da4:	0602      	lsls	r2, r0, #24
     da6:	d405      	bmi.n	db4 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
     da8:	4663      	mov	r3, ip
     daa:	095b      	lsrs	r3, r3, #5
     dac:	01db      	lsls	r3, r3, #7
     dae:	4a86      	ldr	r2, [pc, #536]	; (fc8 <spi_init+0x29c>)
     db0:	4692      	mov	sl, r2
     db2:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
     db4:	221f      	movs	r2, #31
     db6:	4660      	mov	r0, ip
     db8:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     dba:	1898      	adds	r0, r3, r2
     dbc:	3040      	adds	r0, #64	; 0x40
     dbe:	7800      	ldrb	r0, [r0, #0]
     dc0:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
     dc2:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     dc4:	4655      	mov	r5, sl
     dc6:	07ed      	lsls	r5, r5, #31
     dc8:	d5d9      	bpl.n	d7e <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     dca:	0852      	lsrs	r2, r2, #1
     dcc:	189b      	adds	r3, r3, r2
     dce:	3330      	adds	r3, #48	; 0x30
     dd0:	7818      	ldrb	r0, [r3, #0]
     dd2:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
     dd4:	4663      	mov	r3, ip
     dd6:	07db      	lsls	r3, r3, #31
     dd8:	d5cf      	bpl.n	d7a <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     dda:	0900      	lsrs	r0, r0, #4
     ddc:	e7cf      	b.n	d7e <spi_init+0x52>
			module->hw = NULL;
     dde:	2300      	movs	r3, #0
     de0:	464a      	mov	r2, r9
     de2:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
     de4:	201c      	movs	r0, #28
     de6:	e7b3      	b.n	d50 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     de8:	2013      	movs	r0, #19
     dea:	4b78      	ldr	r3, [pc, #480]	; (fcc <spi_init+0x2a0>)
     dec:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     dee:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
     df0:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
     df2:	2a01      	cmp	r2, #1
     df4:	d027      	beq.n	e46 <spi_init+0x11a>
	ctrla |= config->mux_setting;
     df6:	6863      	ldr	r3, [r4, #4]
     df8:	68a2      	ldr	r2, [r4, #8]
     dfa:	4313      	orrs	r3, r2
     dfc:	68e2      	ldr	r2, [r4, #12]
     dfe:	4313      	orrs	r3, r2
     e00:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
     e02:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
     e04:	7c61      	ldrb	r1, [r4, #17]
     e06:	2900      	cmp	r1, #0
     e08:	d001      	beq.n	e0e <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     e0a:	2180      	movs	r1, #128	; 0x80
     e0c:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
     e0e:	7ca1      	ldrb	r1, [r4, #18]
     e10:	2900      	cmp	r1, #0
     e12:	d002      	beq.n	e1a <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     e14:	2180      	movs	r1, #128	; 0x80
     e16:	0289      	lsls	r1, r1, #10
     e18:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
     e1a:	7ce1      	ldrb	r1, [r4, #19]
     e1c:	2900      	cmp	r1, #0
     e1e:	d002      	beq.n	e26 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     e20:	2180      	movs	r1, #128	; 0x80
     e22:	0089      	lsls	r1, r1, #2
     e24:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
     e26:	7d21      	ldrb	r1, [r4, #20]
     e28:	2900      	cmp	r1, #0
     e2a:	d002      	beq.n	e32 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     e2c:	2180      	movs	r1, #128	; 0x80
     e2e:	0189      	lsls	r1, r1, #6
     e30:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
     e32:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     e34:	2002      	movs	r0, #2
     e36:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
     e38:	428b      	cmp	r3, r1
     e3a:	d018      	beq.n	e6e <spi_init+0x142>
	module->hw = NULL;
     e3c:	2300      	movs	r3, #0
     e3e:	464a      	mov	r2, r9
     e40:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
     e42:	201c      	movs	r0, #28
     e44:	e784      	b.n	d50 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
     e46:	aa04      	add	r2, sp, #16
     e48:	0001      	movs	r1, r0
     e4a:	69a0      	ldr	r0, [r4, #24]
     e4c:	4b60      	ldr	r3, [pc, #384]	; (fd0 <spi_init+0x2a4>)
     e4e:	4798      	blx	r3
     e50:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     e52:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     e54:	2b00      	cmp	r3, #0
     e56:	d000      	beq.n	e5a <spi_init+0x12e>
     e58:	e77a      	b.n	d50 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     e5a:	7b3b      	ldrb	r3, [r7, #12]
     e5c:	b2db      	uxtb	r3, r3
     e5e:	aa04      	add	r2, sp, #16
     e60:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     e62:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     e64:	429a      	cmp	r2, r3
     e66:	d000      	beq.n	e6a <spi_init+0x13e>
     e68:	e772      	b.n	d50 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     e6a:	350c      	adds	r5, #12
     e6c:	e7c3      	b.n	df6 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
     e6e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
     e70:	4293      	cmp	r3, r2
     e72:	d1e3      	bne.n	e3c <spi_init+0x110>
		module->mode           = config->mode;
     e74:	7823      	ldrb	r3, [r4, #0]
     e76:	464a      	mov	r2, r9
     e78:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
     e7a:	7c23      	ldrb	r3, [r4, #16]
     e7c:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
     e7e:	2000      	movs	r0, #0
     e80:	e766      	b.n	d50 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     e82:	0008      	movs	r0, r1
     e84:	4b53      	ldr	r3, [pc, #332]	; (fd4 <spi_init+0x2a8>)
     e86:	4798      	blx	r3
			PM->APBCMASK.reg |= mask;
     e88:	4a53      	ldr	r2, [pc, #332]	; (fd8 <spi_init+0x2ac>)
     e8a:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     e8c:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     e8e:	2301      	movs	r3, #1
     e90:	40ab      	lsls	r3, r5
     e92:	430b      	orrs	r3, r1
     e94:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     e96:	a909      	add	r1, sp, #36	; 0x24
     e98:	2624      	movs	r6, #36	; 0x24
     e9a:	5da3      	ldrb	r3, [r4, r6]
     e9c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     e9e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ea0:	b2c5      	uxtb	r5, r0
     ea2:	0028      	movs	r0, r5
     ea4:	4b4d      	ldr	r3, [pc, #308]	; (fdc <spi_init+0x2b0>)
     ea6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     ea8:	0028      	movs	r0, r5
     eaa:	4b4d      	ldr	r3, [pc, #308]	; (fe0 <spi_init+0x2b4>)
     eac:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     eae:	5da0      	ldrb	r0, [r4, r6]
     eb0:	2100      	movs	r1, #0
     eb2:	4b4c      	ldr	r3, [pc, #304]	; (fe4 <spi_init+0x2b8>)
     eb4:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
     eb6:	7823      	ldrb	r3, [r4, #0]
     eb8:	2b01      	cmp	r3, #1
     eba:	d019      	beq.n	ef0 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
     ebc:	464b      	mov	r3, r9
     ebe:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ec0:	ab04      	add	r3, sp, #16
     ec2:	2280      	movs	r2, #128	; 0x80
     ec4:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ec6:	2200      	movs	r2, #0
     ec8:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     eca:	2101      	movs	r1, #1
     ecc:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     ece:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
     ed0:	7823      	ldrb	r3, [r4, #0]
     ed2:	2b00      	cmp	r3, #0
     ed4:	d101      	bne.n	eda <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     ed6:	ab04      	add	r3, sp, #16
     ed8:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     eda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     edc:	9305      	str	r3, [sp, #20]
     ede:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     ee0:	9306      	str	r3, [sp, #24]
     ee2:	6b23      	ldr	r3, [r4, #48]	; 0x30
     ee4:	9307      	str	r3, [sp, #28]
     ee6:	6b63      	ldr	r3, [r4, #52]	; 0x34
     ee8:	9308      	str	r3, [sp, #32]
     eea:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     eec:	ad05      	add	r5, sp, #20
     eee:	e011      	b.n	f14 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     ef0:	683b      	ldr	r3, [r7, #0]
     ef2:	220c      	movs	r2, #12
     ef4:	4313      	orrs	r3, r2
     ef6:	603b      	str	r3, [r7, #0]
     ef8:	e7e0      	b.n	ebc <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     efa:	0030      	movs	r0, r6
     efc:	4b31      	ldr	r3, [pc, #196]	; (fc4 <spi_init+0x298>)
     efe:	4798      	blx	r3
     f00:	e00d      	b.n	f1e <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     f02:	a904      	add	r1, sp, #16
     f04:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     f06:	0c00      	lsrs	r0, r0, #16
     f08:	b2c0      	uxtb	r0, r0
     f0a:	4b37      	ldr	r3, [pc, #220]	; (fe8 <spi_init+0x2bc>)
     f0c:	4798      	blx	r3
     f0e:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     f10:	2f04      	cmp	r7, #4
     f12:	d007      	beq.n	f24 <spi_init+0x1f8>
     f14:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     f16:	00bb      	lsls	r3, r7, #2
     f18:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
     f1a:	2800      	cmp	r0, #0
     f1c:	d0ed      	beq.n	efa <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
     f1e:	1c43      	adds	r3, r0, #1
     f20:	d1ef      	bne.n	f02 <spi_init+0x1d6>
     f22:	e7f4      	b.n	f0e <spi_init+0x1e2>
	module->mode             = config->mode;
     f24:	7823      	ldrb	r3, [r4, #0]
     f26:	464a      	mov	r2, r9
     f28:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
     f2a:	7c23      	ldrb	r3, [r4, #16]
     f2c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
     f2e:	7ca3      	ldrb	r3, [r4, #18]
     f30:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     f32:	7d23      	ldrb	r3, [r4, #20]
     f34:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
     f36:	2200      	movs	r2, #0
     f38:	ab02      	add	r3, sp, #8
     f3a:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
     f3c:	7823      	ldrb	r3, [r4, #0]
     f3e:	2b01      	cmp	r3, #1
     f40:	d028      	beq.n	f94 <spi_init+0x268>
	ctrla |= config->transfer_mode;
     f42:	6863      	ldr	r3, [r4, #4]
     f44:	68a2      	ldr	r2, [r4, #8]
     f46:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
     f48:	68e2      	ldr	r2, [r4, #12]
     f4a:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
     f4c:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
     f4e:	7c62      	ldrb	r2, [r4, #17]
     f50:	2a00      	cmp	r2, #0
     f52:	d103      	bne.n	f5c <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     f54:	4a25      	ldr	r2, [pc, #148]	; (fec <spi_init+0x2c0>)
     f56:	7892      	ldrb	r2, [r2, #2]
     f58:	0792      	lsls	r2, r2, #30
     f5a:	d501      	bpl.n	f60 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     f5c:	2280      	movs	r2, #128	; 0x80
     f5e:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
     f60:	7ca2      	ldrb	r2, [r4, #18]
     f62:	2a00      	cmp	r2, #0
     f64:	d002      	beq.n	f6c <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     f66:	2280      	movs	r2, #128	; 0x80
     f68:	0292      	lsls	r2, r2, #10
     f6a:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
     f6c:	7ce2      	ldrb	r2, [r4, #19]
     f6e:	2a00      	cmp	r2, #0
     f70:	d002      	beq.n	f78 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     f72:	2280      	movs	r2, #128	; 0x80
     f74:	0092      	lsls	r2, r2, #2
     f76:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
     f78:	7d22      	ldrb	r2, [r4, #20]
     f7a:	2a00      	cmp	r2, #0
     f7c:	d002      	beq.n	f84 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     f7e:	2280      	movs	r2, #128	; 0x80
     f80:	0192      	lsls	r2, r2, #6
     f82:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
     f84:	6832      	ldr	r2, [r6, #0]
     f86:	4313      	orrs	r3, r2
     f88:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
     f8a:	6873      	ldr	r3, [r6, #4]
     f8c:	430b      	orrs	r3, r1
     f8e:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
     f90:	2000      	movs	r0, #0
     f92:	e6dd      	b.n	d50 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     f94:	464b      	mov	r3, r9
     f96:	6818      	ldr	r0, [r3, #0]
     f98:	4b0e      	ldr	r3, [pc, #56]	; (fd4 <spi_init+0x2a8>)
     f9a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     f9c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     f9e:	b2c0      	uxtb	r0, r0
     fa0:	4b0a      	ldr	r3, [pc, #40]	; (fcc <spi_init+0x2a0>)
     fa2:	4798      	blx	r3
     fa4:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     fa6:	ab02      	add	r3, sp, #8
     fa8:	1d9a      	adds	r2, r3, #6
     faa:	69a0      	ldr	r0, [r4, #24]
     fac:	4b08      	ldr	r3, [pc, #32]	; (fd0 <spi_init+0x2a4>)
     fae:	4798      	blx	r3
     fb0:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
     fb2:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
     fb4:	2b00      	cmp	r3, #0
     fb6:	d000      	beq.n	fba <spi_init+0x28e>
     fb8:	e6ca      	b.n	d50 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
     fba:	ab02      	add	r3, sp, #8
     fbc:	3306      	adds	r3, #6
     fbe:	781b      	ldrb	r3, [r3, #0]
     fc0:	7333      	strb	r3, [r6, #12]
     fc2:	e7be      	b.n	f42 <spi_init+0x216>
     fc4:	00000b19 	.word	0x00000b19
     fc8:	41004400 	.word	0x41004400
     fcc:	00001735 	.word	0x00001735
     fd0:	00000aa5 	.word	0x00000aa5
     fd4:	00000c95 	.word	0x00000c95
     fd8:	40000400 	.word	0x40000400
     fdc:	00001719 	.word	0x00001719
     fe0:	0000168d 	.word	0x0000168d
     fe4:	00000acd 	.word	0x00000acd
     fe8:	00001811 	.word	0x00001811
     fec:	41002000 	.word	0x41002000

00000ff0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     ff0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     ff2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     ff4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
     ff6:	2c01      	cmp	r4, #1
     ff8:	d001      	beq.n	ffe <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
     ffa:	0018      	movs	r0, r3
     ffc:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
     ffe:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1000:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    1002:	2c00      	cmp	r4, #0
    1004:	d1f9      	bne.n	ffa <spi_select_slave+0xa>
		if (select) {
    1006:	2a00      	cmp	r2, #0
    1008:	d058      	beq.n	10bc <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    100a:	784b      	ldrb	r3, [r1, #1]
    100c:	2b00      	cmp	r3, #0
    100e:	d044      	beq.n	109a <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1010:	6803      	ldr	r3, [r0, #0]
    1012:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1014:	07db      	lsls	r3, r3, #31
    1016:	d410      	bmi.n	103a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1018:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    101a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    101c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    101e:	2900      	cmp	r1, #0
    1020:	d104      	bne.n	102c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1022:	0953      	lsrs	r3, r2, #5
    1024:	01db      	lsls	r3, r3, #7
    1026:	492e      	ldr	r1, [pc, #184]	; (10e0 <spi_select_slave+0xf0>)
    1028:	468c      	mov	ip, r1
    102a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    102c:	211f      	movs	r1, #31
    102e:	4011      	ands	r1, r2
    1030:	2201      	movs	r2, #1
    1032:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1034:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    1036:	2305      	movs	r3, #5
    1038:	e7df      	b.n	ffa <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    103a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    103c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    103e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1040:	2c00      	cmp	r4, #0
    1042:	d104      	bne.n	104e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1044:	0953      	lsrs	r3, r2, #5
    1046:	01db      	lsls	r3, r3, #7
    1048:	4c25      	ldr	r4, [pc, #148]	; (10e0 <spi_select_slave+0xf0>)
    104a:	46a4      	mov	ip, r4
    104c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    104e:	241f      	movs	r4, #31
    1050:	4014      	ands	r4, r2
    1052:	2201      	movs	r2, #1
    1054:	40a2      	lsls	r2, r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1056:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1058:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    105a:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    105c:	07d2      	lsls	r2, r2, #31
    105e:	d501      	bpl.n	1064 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1060:	788a      	ldrb	r2, [r1, #2]
    1062:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1064:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    1066:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    1068:	2a00      	cmp	r2, #0
    106a:	d1c6      	bne.n	ffa <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    106c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    106e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1070:	7e13      	ldrb	r3, [r2, #24]
    1072:	420b      	tst	r3, r1
    1074:	d0fc      	beq.n	1070 <spi_select_slave+0x80>
    1076:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    1078:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    107a:	0749      	lsls	r1, r1, #29
    107c:	d5bd      	bpl.n	ffa <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    107e:	8b53      	ldrh	r3, [r2, #26]
    1080:	075b      	lsls	r3, r3, #29
    1082:	d501      	bpl.n	1088 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1084:	2304      	movs	r3, #4
    1086:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1088:	7983      	ldrb	r3, [r0, #6]
    108a:	2b01      	cmp	r3, #1
    108c:	d002      	beq.n	1094 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    108e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1090:	2300      	movs	r3, #0
    1092:	e7b2      	b.n	ffa <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1094:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1096:	2300      	movs	r3, #0
    1098:	e7af      	b.n	ffa <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    109a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    109c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    109e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    10a0:	2900      	cmp	r1, #0
    10a2:	d104      	bne.n	10ae <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    10a4:	0953      	lsrs	r3, r2, #5
    10a6:	01db      	lsls	r3, r3, #7
    10a8:	490d      	ldr	r1, [pc, #52]	; (10e0 <spi_select_slave+0xf0>)
    10aa:	468c      	mov	ip, r1
    10ac:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    10ae:	211f      	movs	r1, #31
    10b0:	4011      	ands	r1, r2
    10b2:	2201      	movs	r2, #1
    10b4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    10b6:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    10b8:	2300      	movs	r3, #0
    10ba:	e79e      	b.n	ffa <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    10bc:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    10be:	09d1      	lsrs	r1, r2, #7
		return NULL;
    10c0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    10c2:	2900      	cmp	r1, #0
    10c4:	d104      	bne.n	10d0 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    10c6:	0953      	lsrs	r3, r2, #5
    10c8:	01db      	lsls	r3, r3, #7
    10ca:	4905      	ldr	r1, [pc, #20]	; (10e0 <spi_select_slave+0xf0>)
    10cc:	468c      	mov	ip, r1
    10ce:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    10d0:	211f      	movs	r1, #31
    10d2:	4011      	ands	r1, r2
    10d4:	2201      	movs	r2, #1
    10d6:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    10d8:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    10da:	2300      	movs	r3, #0
    10dc:	e78d      	b.n	ffa <spi_select_slave+0xa>
    10de:	46c0      	nop			; (mov r8, r8)
    10e0:	41004400 	.word	0x41004400

000010e4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    10e4:	b510      	push	{r4, lr}
	switch (clock_source) {
    10e6:	2808      	cmp	r0, #8
    10e8:	d803      	bhi.n	10f2 <system_clock_source_get_hz+0xe>
    10ea:	0080      	lsls	r0, r0, #2
    10ec:	4b1c      	ldr	r3, [pc, #112]	; (1160 <system_clock_source_get_hz+0x7c>)
    10ee:	581b      	ldr	r3, [r3, r0]
    10f0:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    10f2:	2000      	movs	r0, #0
    10f4:	e032      	b.n	115c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    10f6:	4b1b      	ldr	r3, [pc, #108]	; (1164 <system_clock_source_get_hz+0x80>)
    10f8:	6918      	ldr	r0, [r3, #16]
    10fa:	e02f      	b.n	115c <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    10fc:	4b1a      	ldr	r3, [pc, #104]	; (1168 <system_clock_source_get_hz+0x84>)
    10fe:	6a1b      	ldr	r3, [r3, #32]
    1100:	059b      	lsls	r3, r3, #22
    1102:	0f9b      	lsrs	r3, r3, #30
    1104:	4819      	ldr	r0, [pc, #100]	; (116c <system_clock_source_get_hz+0x88>)
    1106:	40d8      	lsrs	r0, r3
    1108:	e028      	b.n	115c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    110a:	4b16      	ldr	r3, [pc, #88]	; (1164 <system_clock_source_get_hz+0x80>)
    110c:	6958      	ldr	r0, [r3, #20]
    110e:	e025      	b.n	115c <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1110:	4b14      	ldr	r3, [pc, #80]	; (1164 <system_clock_source_get_hz+0x80>)
    1112:	681b      	ldr	r3, [r3, #0]
			return 0;
    1114:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1116:	079b      	lsls	r3, r3, #30
    1118:	d520      	bpl.n	115c <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    111a:	4913      	ldr	r1, [pc, #76]	; (1168 <system_clock_source_get_hz+0x84>)
    111c:	2210      	movs	r2, #16
    111e:	68cb      	ldr	r3, [r1, #12]
    1120:	421a      	tst	r2, r3
    1122:	d0fc      	beq.n	111e <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1124:	4b0f      	ldr	r3, [pc, #60]	; (1164 <system_clock_source_get_hz+0x80>)
    1126:	681a      	ldr	r2, [r3, #0]
    1128:	2324      	movs	r3, #36	; 0x24
    112a:	4013      	ands	r3, r2
    112c:	2b04      	cmp	r3, #4
    112e:	d001      	beq.n	1134 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    1130:	480f      	ldr	r0, [pc, #60]	; (1170 <system_clock_source_get_hz+0x8c>)
    1132:	e013      	b.n	115c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1134:	2000      	movs	r0, #0
    1136:	4b0f      	ldr	r3, [pc, #60]	; (1174 <system_clock_source_get_hz+0x90>)
    1138:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    113a:	4b0a      	ldr	r3, [pc, #40]	; (1164 <system_clock_source_get_hz+0x80>)
    113c:	689b      	ldr	r3, [r3, #8]
    113e:	041b      	lsls	r3, r3, #16
    1140:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1142:	4358      	muls	r0, r3
    1144:	e00a      	b.n	115c <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1146:	2350      	movs	r3, #80	; 0x50
    1148:	4a07      	ldr	r2, [pc, #28]	; (1168 <system_clock_source_get_hz+0x84>)
    114a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    114c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    114e:	075b      	lsls	r3, r3, #29
    1150:	d504      	bpl.n	115c <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    1152:	4b04      	ldr	r3, [pc, #16]	; (1164 <system_clock_source_get_hz+0x80>)
    1154:	68d8      	ldr	r0, [r3, #12]
    1156:	e001      	b.n	115c <system_clock_source_get_hz+0x78>
		return 32768UL;
    1158:	2080      	movs	r0, #128	; 0x80
    115a:	0200      	lsls	r0, r0, #8
	}
}
    115c:	bd10      	pop	{r4, pc}
    115e:	46c0      	nop			; (mov r8, r8)
    1160:	00007e60 	.word	0x00007e60
    1164:	20000100 	.word	0x20000100
    1168:	40000800 	.word	0x40000800
    116c:	007a1200 	.word	0x007a1200
    1170:	02dc6c00 	.word	0x02dc6c00
    1174:	00001735 	.word	0x00001735

00001178 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1178:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    117a:	490c      	ldr	r1, [pc, #48]	; (11ac <system_clock_source_osc8m_set_config+0x34>)
    117c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    117e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1180:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1182:	7840      	ldrb	r0, [r0, #1]
    1184:	2201      	movs	r2, #1
    1186:	4010      	ands	r0, r2
    1188:	0180      	lsls	r0, r0, #6
    118a:	2640      	movs	r6, #64	; 0x40
    118c:	43b3      	bics	r3, r6
    118e:	4303      	orrs	r3, r0
    1190:	402a      	ands	r2, r5
    1192:	01d2      	lsls	r2, r2, #7
    1194:	2080      	movs	r0, #128	; 0x80
    1196:	4383      	bics	r3, r0
    1198:	4313      	orrs	r3, r2
    119a:	2203      	movs	r2, #3
    119c:	4022      	ands	r2, r4
    119e:	0212      	lsls	r2, r2, #8
    11a0:	4803      	ldr	r0, [pc, #12]	; (11b0 <system_clock_source_osc8m_set_config+0x38>)
    11a2:	4003      	ands	r3, r0
    11a4:	4313      	orrs	r3, r2
    11a6:	620b      	str	r3, [r1, #32]
}
    11a8:	bd70      	pop	{r4, r5, r6, pc}
    11aa:	46c0      	nop			; (mov r8, r8)
    11ac:	40000800 	.word	0x40000800
    11b0:	fffffcff 	.word	0xfffffcff

000011b4 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    11b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    11b6:	46ce      	mov	lr, r9
    11b8:	4647      	mov	r7, r8
    11ba:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    11bc:	4b19      	ldr	r3, [pc, #100]	; (1224 <system_clock_source_osc32k_set_config+0x70>)
    11be:	4699      	mov	r9, r3
    11c0:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    11c2:	7841      	ldrb	r1, [r0, #1]
    11c4:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    11c6:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    11c8:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    11ca:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    11cc:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    11ce:	7880      	ldrb	r0, [r0, #2]
    11d0:	2101      	movs	r1, #1
    11d2:	4008      	ands	r0, r1
    11d4:	0080      	lsls	r0, r0, #2
    11d6:	2204      	movs	r2, #4
    11d8:	4393      	bics	r3, r2
    11da:	4303      	orrs	r3, r0
    11dc:	4660      	mov	r0, ip
    11de:	4008      	ands	r0, r1
    11e0:	00c0      	lsls	r0, r0, #3
    11e2:	3204      	adds	r2, #4
    11e4:	4393      	bics	r3, r2
    11e6:	4303      	orrs	r3, r0
    11e8:	0038      	movs	r0, r7
    11ea:	4008      	ands	r0, r1
    11ec:	0180      	lsls	r0, r0, #6
    11ee:	2740      	movs	r7, #64	; 0x40
    11f0:	43bb      	bics	r3, r7
    11f2:	4303      	orrs	r3, r0
    11f4:	0030      	movs	r0, r6
    11f6:	4008      	ands	r0, r1
    11f8:	01c0      	lsls	r0, r0, #7
    11fa:	2680      	movs	r6, #128	; 0x80
    11fc:	43b3      	bics	r3, r6
    11fe:	4303      	orrs	r3, r0
    1200:	2007      	movs	r0, #7
    1202:	4005      	ands	r5, r0
    1204:	022d      	lsls	r5, r5, #8
    1206:	4808      	ldr	r0, [pc, #32]	; (1228 <system_clock_source_osc32k_set_config+0x74>)
    1208:	4003      	ands	r3, r0
    120a:	432b      	orrs	r3, r5
    120c:	4021      	ands	r1, r4
    120e:	0309      	lsls	r1, r1, #12
    1210:	4806      	ldr	r0, [pc, #24]	; (122c <system_clock_source_osc32k_set_config+0x78>)
    1212:	4003      	ands	r3, r0
    1214:	430b      	orrs	r3, r1
    1216:	464a      	mov	r2, r9
    1218:	6193      	str	r3, [r2, #24]
}
    121a:	bc0c      	pop	{r2, r3}
    121c:	4690      	mov	r8, r2
    121e:	4699      	mov	r9, r3
    1220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1222:	46c0      	nop			; (mov r8, r8)
    1224:	40000800 	.word	0x40000800
    1228:	fffff8ff 	.word	0xfffff8ff
    122c:	ffffefff 	.word	0xffffefff

00001230 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1230:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1232:	7a03      	ldrb	r3, [r0, #8]
    1234:	069b      	lsls	r3, r3, #26
    1236:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1238:	8942      	ldrh	r2, [r0, #10]
    123a:	0592      	lsls	r2, r2, #22
    123c:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    123e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1240:	4918      	ldr	r1, [pc, #96]	; (12a4 <system_clock_source_dfll_set_config+0x74>)
    1242:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1244:	7983      	ldrb	r3, [r0, #6]
    1246:	79c2      	ldrb	r2, [r0, #7]
    1248:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    124a:	8842      	ldrh	r2, [r0, #2]
    124c:	8884      	ldrh	r4, [r0, #4]
    124e:	4322      	orrs	r2, r4
    1250:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1252:	7842      	ldrb	r2, [r0, #1]
    1254:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    1256:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    1258:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    125a:	7803      	ldrb	r3, [r0, #0]
    125c:	2b04      	cmp	r3, #4
    125e:	d011      	beq.n	1284 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1260:	2b20      	cmp	r3, #32
    1262:	d10e      	bne.n	1282 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1264:	7b03      	ldrb	r3, [r0, #12]
    1266:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1268:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    126a:	4313      	orrs	r3, r2
    126c:	89c2      	ldrh	r2, [r0, #14]
    126e:	0412      	lsls	r2, r2, #16
    1270:	490d      	ldr	r1, [pc, #52]	; (12a8 <system_clock_source_dfll_set_config+0x78>)
    1272:	400a      	ands	r2, r1
    1274:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1276:	4a0b      	ldr	r2, [pc, #44]	; (12a4 <system_clock_source_dfll_set_config+0x74>)
    1278:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    127a:	6811      	ldr	r1, [r2, #0]
    127c:	4b0b      	ldr	r3, [pc, #44]	; (12ac <system_clock_source_dfll_set_config+0x7c>)
    127e:	430b      	orrs	r3, r1
    1280:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1282:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1284:	7b03      	ldrb	r3, [r0, #12]
    1286:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1288:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    128a:	4313      	orrs	r3, r2
    128c:	89c2      	ldrh	r2, [r0, #14]
    128e:	0412      	lsls	r2, r2, #16
    1290:	4905      	ldr	r1, [pc, #20]	; (12a8 <system_clock_source_dfll_set_config+0x78>)
    1292:	400a      	ands	r2, r1
    1294:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1296:	4a03      	ldr	r2, [pc, #12]	; (12a4 <system_clock_source_dfll_set_config+0x74>)
    1298:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    129a:	6813      	ldr	r3, [r2, #0]
    129c:	2104      	movs	r1, #4
    129e:	430b      	orrs	r3, r1
    12a0:	6013      	str	r3, [r2, #0]
    12a2:	e7ee      	b.n	1282 <system_clock_source_dfll_set_config+0x52>
    12a4:	20000100 	.word	0x20000100
    12a8:	03ff0000 	.word	0x03ff0000
    12ac:	00000424 	.word	0x00000424

000012b0 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    12b0:	2808      	cmp	r0, #8
    12b2:	d803      	bhi.n	12bc <system_clock_source_enable+0xc>
    12b4:	0080      	lsls	r0, r0, #2
    12b6:	4b25      	ldr	r3, [pc, #148]	; (134c <system_clock_source_enable+0x9c>)
    12b8:	581b      	ldr	r3, [r3, r0]
    12ba:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    12bc:	2017      	movs	r0, #23
    12be:	e044      	b.n	134a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    12c0:	4a23      	ldr	r2, [pc, #140]	; (1350 <system_clock_source_enable+0xa0>)
    12c2:	6a13      	ldr	r3, [r2, #32]
    12c4:	2102      	movs	r1, #2
    12c6:	430b      	orrs	r3, r1
    12c8:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    12ca:	2000      	movs	r0, #0
    12cc:	e03d      	b.n	134a <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    12ce:	4a20      	ldr	r2, [pc, #128]	; (1350 <system_clock_source_enable+0xa0>)
    12d0:	6993      	ldr	r3, [r2, #24]
    12d2:	2102      	movs	r1, #2
    12d4:	430b      	orrs	r3, r1
    12d6:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    12d8:	2000      	movs	r0, #0
		break;
    12da:	e036      	b.n	134a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    12dc:	4a1c      	ldr	r2, [pc, #112]	; (1350 <system_clock_source_enable+0xa0>)
    12de:	8a13      	ldrh	r3, [r2, #16]
    12e0:	2102      	movs	r1, #2
    12e2:	430b      	orrs	r3, r1
    12e4:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    12e6:	2000      	movs	r0, #0
		break;
    12e8:	e02f      	b.n	134a <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    12ea:	4a19      	ldr	r2, [pc, #100]	; (1350 <system_clock_source_enable+0xa0>)
    12ec:	8a93      	ldrh	r3, [r2, #20]
    12ee:	2102      	movs	r1, #2
    12f0:	430b      	orrs	r3, r1
    12f2:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    12f4:	2000      	movs	r0, #0
		break;
    12f6:	e028      	b.n	134a <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    12f8:	4916      	ldr	r1, [pc, #88]	; (1354 <system_clock_source_enable+0xa4>)
    12fa:	680b      	ldr	r3, [r1, #0]
    12fc:	2202      	movs	r2, #2
    12fe:	4313      	orrs	r3, r2
    1300:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1302:	4b13      	ldr	r3, [pc, #76]	; (1350 <system_clock_source_enable+0xa0>)
    1304:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1306:	0019      	movs	r1, r3
    1308:	320e      	adds	r2, #14
    130a:	68cb      	ldr	r3, [r1, #12]
    130c:	421a      	tst	r2, r3
    130e:	d0fc      	beq.n	130a <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1310:	4a10      	ldr	r2, [pc, #64]	; (1354 <system_clock_source_enable+0xa4>)
    1312:	6891      	ldr	r1, [r2, #8]
    1314:	4b0e      	ldr	r3, [pc, #56]	; (1350 <system_clock_source_enable+0xa0>)
    1316:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1318:	6852      	ldr	r2, [r2, #4]
    131a:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    131c:	2200      	movs	r2, #0
    131e:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1320:	0019      	movs	r1, r3
    1322:	3210      	adds	r2, #16
    1324:	68cb      	ldr	r3, [r1, #12]
    1326:	421a      	tst	r2, r3
    1328:	d0fc      	beq.n	1324 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    132a:	4b0a      	ldr	r3, [pc, #40]	; (1354 <system_clock_source_enable+0xa4>)
    132c:	681b      	ldr	r3, [r3, #0]
    132e:	b29b      	uxth	r3, r3
    1330:	4a07      	ldr	r2, [pc, #28]	; (1350 <system_clock_source_enable+0xa0>)
    1332:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    1334:	2000      	movs	r0, #0
    1336:	e008      	b.n	134a <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1338:	4905      	ldr	r1, [pc, #20]	; (1350 <system_clock_source_enable+0xa0>)
    133a:	2244      	movs	r2, #68	; 0x44
    133c:	5c8b      	ldrb	r3, [r1, r2]
    133e:	2002      	movs	r0, #2
    1340:	4303      	orrs	r3, r0
    1342:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1344:	2000      	movs	r0, #0
		break;
    1346:	e000      	b.n	134a <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1348:	2000      	movs	r0, #0
}
    134a:	4770      	bx	lr
    134c:	00007e84 	.word	0x00007e84
    1350:	40000800 	.word	0x40000800
    1354:	20000100 	.word	0x20000100

00001358 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1358:	b5f0      	push	{r4, r5, r6, r7, lr}
    135a:	46ce      	mov	lr, r9
    135c:	4647      	mov	r7, r8
    135e:	b580      	push	{r7, lr}
    1360:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1362:	22c2      	movs	r2, #194	; 0xc2
    1364:	00d2      	lsls	r2, r2, #3
    1366:	4b50      	ldr	r3, [pc, #320]	; (14a8 <system_clock_init+0x150>)
    1368:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    136a:	4a50      	ldr	r2, [pc, #320]	; (14ac <system_clock_init+0x154>)
    136c:	6853      	ldr	r3, [r2, #4]
    136e:	211e      	movs	r1, #30
    1370:	438b      	bics	r3, r1
    1372:	391a      	subs	r1, #26
    1374:	430b      	orrs	r3, r1
    1376:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    1378:	2203      	movs	r2, #3
    137a:	ab01      	add	r3, sp, #4
    137c:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    137e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1380:	4d4b      	ldr	r5, [pc, #300]	; (14b0 <system_clock_init+0x158>)
    1382:	b2e0      	uxtb	r0, r4
    1384:	a901      	add	r1, sp, #4
    1386:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1388:	3401      	adds	r4, #1
    138a:	2c25      	cmp	r4, #37	; 0x25
    138c:	d1f9      	bne.n	1382 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    138e:	4d49      	ldr	r5, [pc, #292]	; (14b4 <system_clock_init+0x15c>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    1390:	682b      	ldr	r3, [r5, #0]
    1392:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    1394:	4944      	ldr	r1, [pc, #272]	; (14a8 <system_clock_init+0x150>)
    1396:	698a      	ldr	r2, [r1, #24]
    1398:	0e5b      	lsrs	r3, r3, #25
    139a:	041b      	lsls	r3, r3, #16
    139c:	4846      	ldr	r0, [pc, #280]	; (14b8 <system_clock_init+0x160>)
    139e:	4002      	ands	r2, r0
    13a0:	4313      	orrs	r3, r2
    13a2:	618b      	str	r3, [r1, #24]
	config->enable_32khz_output = true;
    13a4:	a80a      	add	r0, sp, #40	; 0x28
    13a6:	2301      	movs	r3, #1
    13a8:	7083      	strb	r3, [r0, #2]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    13aa:	2207      	movs	r2, #7
    13ac:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    13ae:	2400      	movs	r4, #0
    13b0:	7144      	strb	r4, [r0, #5]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    13b2:	7044      	strb	r4, [r0, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    13b4:	7104      	strb	r4, [r0, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    13b6:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    13b8:	4b40      	ldr	r3, [pc, #256]	; (14bc <system_clock_init+0x164>)
    13ba:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    13bc:	2004      	movs	r0, #4
    13be:	4b40      	ldr	r3, [pc, #256]	; (14c0 <system_clock_init+0x168>)
    13c0:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    13c2:	ab05      	add	r3, sp, #20
    13c4:	2200      	movs	r2, #0
    13c6:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    13c8:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    13ca:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    13cc:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    13ce:	213f      	movs	r1, #63	; 0x3f
    13d0:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    13d2:	393b      	subs	r1, #59	; 0x3b
    13d4:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    13d6:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    13d8:	682b      	ldr	r3, [r5, #0]
    13da:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    13dc:	2b3f      	cmp	r3, #63	; 0x3f
    13de:	d060      	beq.n	14a2 <system_clock_init+0x14a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    13e0:	a805      	add	r0, sp, #20
    13e2:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    13e4:	2304      	movs	r3, #4
    13e6:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    13e8:	3303      	adds	r3, #3
    13ea:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    13ec:	3338      	adds	r3, #56	; 0x38
    13ee:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    13f0:	4b34      	ldr	r3, [pc, #208]	; (14c4 <system_clock_init+0x16c>)
    13f2:	4798      	blx	r3
	config->run_in_standby  = false;
    13f4:	a804      	add	r0, sp, #16
    13f6:	2500      	movs	r5, #0
    13f8:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    13fa:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    13fc:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    13fe:	4b32      	ldr	r3, [pc, #200]	; (14c8 <system_clock_init+0x170>)
    1400:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1402:	2006      	movs	r0, #6
    1404:	4f2e      	ldr	r7, [pc, #184]	; (14c0 <system_clock_init+0x168>)
    1406:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1408:	4b30      	ldr	r3, [pc, #192]	; (14cc <system_clock_init+0x174>)
    140a:	4798      	blx	r3
	config->division_factor    = 1;
    140c:	ac01      	add	r4, sp, #4
    140e:	2601      	movs	r6, #1
    1410:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    1412:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1414:	2306      	movs	r3, #6
    1416:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    1418:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    141a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    141c:	0021      	movs	r1, r4
    141e:	2001      	movs	r0, #1
    1420:	4b2b      	ldr	r3, [pc, #172]	; (14d0 <system_clock_init+0x178>)
    1422:	4699      	mov	r9, r3
    1424:	4798      	blx	r3
    1426:	2001      	movs	r0, #1
    1428:	4b2a      	ldr	r3, [pc, #168]	; (14d4 <system_clock_init+0x17c>)
    142a:	4698      	mov	r8, r3
    142c:	4798      	blx	r3
	config->high_when_disabled = false;
    142e:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    1430:	7265      	strb	r5, [r4, #9]
    1432:	2304      	movs	r3, #4
    1434:	7023      	strb	r3, [r4, #0]
    1436:	2320      	movs	r3, #32
    1438:	6063      	str	r3, [r4, #4]
    143a:	7226      	strb	r6, [r4, #8]
    143c:	0021      	movs	r1, r4
    143e:	2002      	movs	r0, #2
    1440:	47c8      	blx	r9
    1442:	2002      	movs	r0, #2
    1444:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1446:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1448:	0021      	movs	r1, r4
    144a:	2000      	movs	r0, #0
    144c:	4b18      	ldr	r3, [pc, #96]	; (14b0 <system_clock_init+0x158>)
    144e:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1450:	2000      	movs	r0, #0
    1452:	4b21      	ldr	r3, [pc, #132]	; (14d8 <system_clock_init+0x180>)
    1454:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1456:	2007      	movs	r0, #7
    1458:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    145a:	4913      	ldr	r1, [pc, #76]	; (14a8 <system_clock_init+0x150>)
    145c:	22d0      	movs	r2, #208	; 0xd0
    145e:	68cb      	ldr	r3, [r1, #12]
    1460:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1462:	2bd0      	cmp	r3, #208	; 0xd0
    1464:	d1fb      	bne.n	145e <system_clock_init+0x106>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    1466:	4a10      	ldr	r2, [pc, #64]	; (14a8 <system_clock_init+0x150>)
    1468:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    146a:	2180      	movs	r1, #128	; 0x80
    146c:	430b      	orrs	r3, r1
    146e:	8493      	strh	r3, [r2, #36]	; 0x24
	PM->CPUSEL.reg = (uint32_t)divider;
    1470:	4a1a      	ldr	r2, [pc, #104]	; (14dc <system_clock_init+0x184>)
    1472:	2300      	movs	r3, #0
    1474:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1476:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1478:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    147a:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    147c:	a901      	add	r1, sp, #4
    147e:	2201      	movs	r2, #1
    1480:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1482:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1484:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1486:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1488:	3307      	adds	r3, #7
    148a:	700b      	strb	r3, [r1, #0]
    148c:	2000      	movs	r0, #0
    148e:	4b10      	ldr	r3, [pc, #64]	; (14d0 <system_clock_init+0x178>)
    1490:	4798      	blx	r3
    1492:	2000      	movs	r0, #0
    1494:	4b0f      	ldr	r3, [pc, #60]	; (14d4 <system_clock_init+0x17c>)
    1496:	4798      	blx	r3
#endif
}
    1498:	b00d      	add	sp, #52	; 0x34
    149a:	bc0c      	pop	{r2, r3}
    149c:	4690      	mov	r8, r2
    149e:	4699      	mov	r9, r3
    14a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    14a2:	3b20      	subs	r3, #32
    14a4:	e79c      	b.n	13e0 <system_clock_init+0x88>
    14a6:	46c0      	nop			; (mov r8, r8)
    14a8:	40000800 	.word	0x40000800
    14ac:	41004000 	.word	0x41004000
    14b0:	00001719 	.word	0x00001719
    14b4:	00806024 	.word	0x00806024
    14b8:	ff80ffff 	.word	0xff80ffff
    14bc:	000011b5 	.word	0x000011b5
    14c0:	000012b1 	.word	0x000012b1
    14c4:	00001231 	.word	0x00001231
    14c8:	00001179 	.word	0x00001179
    14cc:	000014e1 	.word	0x000014e1
    14d0:	00001505 	.word	0x00001505
    14d4:	000015bd 	.word	0x000015bd
    14d8:	0000168d 	.word	0x0000168d
    14dc:	40000400 	.word	0x40000400

000014e0 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    14e0:	4a06      	ldr	r2, [pc, #24]	; (14fc <system_gclk_init+0x1c>)
    14e2:	6993      	ldr	r3, [r2, #24]
    14e4:	2108      	movs	r1, #8
    14e6:	430b      	orrs	r3, r1
    14e8:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    14ea:	2201      	movs	r2, #1
    14ec:	4b04      	ldr	r3, [pc, #16]	; (1500 <system_gclk_init+0x20>)
    14ee:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    14f0:	0019      	movs	r1, r3
    14f2:	780b      	ldrb	r3, [r1, #0]
    14f4:	4213      	tst	r3, r2
    14f6:	d1fc      	bne.n	14f2 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    14f8:	4770      	bx	lr
    14fa:	46c0      	nop			; (mov r8, r8)
    14fc:	40000400 	.word	0x40000400
    1500:	40000c00 	.word	0x40000c00

00001504 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1504:	b570      	push	{r4, r5, r6, lr}
    1506:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1508:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    150a:	780d      	ldrb	r5, [r1, #0]
    150c:	022d      	lsls	r5, r5, #8
    150e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1510:	784b      	ldrb	r3, [r1, #1]
    1512:	2b00      	cmp	r3, #0
    1514:	d002      	beq.n	151c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1516:	2380      	movs	r3, #128	; 0x80
    1518:	02db      	lsls	r3, r3, #11
    151a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    151c:	7a4b      	ldrb	r3, [r1, #9]
    151e:	2b00      	cmp	r3, #0
    1520:	d002      	beq.n	1528 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1522:	2380      	movs	r3, #128	; 0x80
    1524:	031b      	lsls	r3, r3, #12
    1526:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1528:	6848      	ldr	r0, [r1, #4]
    152a:	2801      	cmp	r0, #1
    152c:	d910      	bls.n	1550 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    152e:	1e43      	subs	r3, r0, #1
    1530:	4218      	tst	r0, r3
    1532:	d134      	bne.n	159e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1534:	2802      	cmp	r0, #2
    1536:	d930      	bls.n	159a <system_gclk_gen_set_config+0x96>
    1538:	2302      	movs	r3, #2
    153a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    153c:	3201      	adds	r2, #1
						mask <<= 1) {
    153e:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1540:	4298      	cmp	r0, r3
    1542:	d8fb      	bhi.n	153c <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1544:	0212      	lsls	r2, r2, #8
    1546:	4332      	orrs	r2, r6
    1548:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    154a:	2380      	movs	r3, #128	; 0x80
    154c:	035b      	lsls	r3, r3, #13
    154e:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1550:	7a0b      	ldrb	r3, [r1, #8]
    1552:	2b00      	cmp	r3, #0
    1554:	d002      	beq.n	155c <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1556:	2380      	movs	r3, #128	; 0x80
    1558:	039b      	lsls	r3, r3, #14
    155a:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    155c:	4a13      	ldr	r2, [pc, #76]	; (15ac <system_gclk_gen_set_config+0xa8>)
    155e:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1560:	b25b      	sxtb	r3, r3
    1562:	2b00      	cmp	r3, #0
    1564:	dbfb      	blt.n	155e <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1566:	4b12      	ldr	r3, [pc, #72]	; (15b0 <system_gclk_gen_set_config+0xac>)
    1568:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    156a:	4b12      	ldr	r3, [pc, #72]	; (15b4 <system_gclk_gen_set_config+0xb0>)
    156c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    156e:	4a0f      	ldr	r2, [pc, #60]	; (15ac <system_gclk_gen_set_config+0xa8>)
    1570:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1572:	b25b      	sxtb	r3, r3
    1574:	2b00      	cmp	r3, #0
    1576:	dbfb      	blt.n	1570 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1578:	4b0c      	ldr	r3, [pc, #48]	; (15ac <system_gclk_gen_set_config+0xa8>)
    157a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    157c:	001a      	movs	r2, r3
    157e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1580:	b25b      	sxtb	r3, r3
    1582:	2b00      	cmp	r3, #0
    1584:	dbfb      	blt.n	157e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1586:	4a09      	ldr	r2, [pc, #36]	; (15ac <system_gclk_gen_set_config+0xa8>)
    1588:	6853      	ldr	r3, [r2, #4]
    158a:	2180      	movs	r1, #128	; 0x80
    158c:	0249      	lsls	r1, r1, #9
    158e:	400b      	ands	r3, r1
    1590:	431d      	orrs	r5, r3
    1592:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1594:	4b08      	ldr	r3, [pc, #32]	; (15b8 <system_gclk_gen_set_config+0xb4>)
    1596:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1598:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    159a:	2200      	movs	r2, #0
    159c:	e7d2      	b.n	1544 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    159e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    15a0:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    15a2:	2380      	movs	r3, #128	; 0x80
    15a4:	029b      	lsls	r3, r3, #10
    15a6:	431d      	orrs	r5, r3
    15a8:	e7d2      	b.n	1550 <system_gclk_gen_set_config+0x4c>
    15aa:	46c0      	nop			; (mov r8, r8)
    15ac:	40000c00 	.word	0x40000c00
    15b0:	00000181 	.word	0x00000181
    15b4:	40000c08 	.word	0x40000c08
    15b8:	000001c1 	.word	0x000001c1

000015bc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    15bc:	b510      	push	{r4, lr}
    15be:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15c0:	4a0b      	ldr	r2, [pc, #44]	; (15f0 <system_gclk_gen_enable+0x34>)
    15c2:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    15c4:	b25b      	sxtb	r3, r3
    15c6:	2b00      	cmp	r3, #0
    15c8:	dbfb      	blt.n	15c2 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    15ca:	4b0a      	ldr	r3, [pc, #40]	; (15f4 <system_gclk_gen_enable+0x38>)
    15cc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15ce:	4b0a      	ldr	r3, [pc, #40]	; (15f8 <system_gclk_gen_enable+0x3c>)
    15d0:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    15d2:	4a07      	ldr	r2, [pc, #28]	; (15f0 <system_gclk_gen_enable+0x34>)
    15d4:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    15d6:	b25b      	sxtb	r3, r3
    15d8:	2b00      	cmp	r3, #0
    15da:	dbfb      	blt.n	15d4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    15dc:	4a04      	ldr	r2, [pc, #16]	; (15f0 <system_gclk_gen_enable+0x34>)
    15de:	6851      	ldr	r1, [r2, #4]
    15e0:	2380      	movs	r3, #128	; 0x80
    15e2:	025b      	lsls	r3, r3, #9
    15e4:	430b      	orrs	r3, r1
    15e6:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    15e8:	4b04      	ldr	r3, [pc, #16]	; (15fc <system_gclk_gen_enable+0x40>)
    15ea:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    15ec:	bd10      	pop	{r4, pc}
    15ee:	46c0      	nop			; (mov r8, r8)
    15f0:	40000c00 	.word	0x40000c00
    15f4:	00000181 	.word	0x00000181
    15f8:	40000c04 	.word	0x40000c04
    15fc:	000001c1 	.word	0x000001c1

00001600 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1600:	b570      	push	{r4, r5, r6, lr}
    1602:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1604:	4a1a      	ldr	r2, [pc, #104]	; (1670 <system_gclk_gen_get_hz+0x70>)
    1606:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1608:	b25b      	sxtb	r3, r3
    160a:	2b00      	cmp	r3, #0
    160c:	dbfb      	blt.n	1606 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    160e:	4b19      	ldr	r3, [pc, #100]	; (1674 <system_gclk_gen_get_hz+0x74>)
    1610:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1612:	4b19      	ldr	r3, [pc, #100]	; (1678 <system_gclk_gen_get_hz+0x78>)
    1614:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1616:	4a16      	ldr	r2, [pc, #88]	; (1670 <system_gclk_gen_get_hz+0x70>)
    1618:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    161a:	b25b      	sxtb	r3, r3
    161c:	2b00      	cmp	r3, #0
    161e:	dbfb      	blt.n	1618 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1620:	4e13      	ldr	r6, [pc, #76]	; (1670 <system_gclk_gen_get_hz+0x70>)
    1622:	6870      	ldr	r0, [r6, #4]
    1624:	04c0      	lsls	r0, r0, #19
    1626:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1628:	4b14      	ldr	r3, [pc, #80]	; (167c <system_gclk_gen_get_hz+0x7c>)
    162a:	4798      	blx	r3
    162c:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    162e:	4b12      	ldr	r3, [pc, #72]	; (1678 <system_gclk_gen_get_hz+0x78>)
    1630:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1632:	6876      	ldr	r6, [r6, #4]
    1634:	02f6      	lsls	r6, r6, #11
    1636:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1638:	4b11      	ldr	r3, [pc, #68]	; (1680 <system_gclk_gen_get_hz+0x80>)
    163a:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    163c:	4a0c      	ldr	r2, [pc, #48]	; (1670 <system_gclk_gen_get_hz+0x70>)
    163e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1640:	b25b      	sxtb	r3, r3
    1642:	2b00      	cmp	r3, #0
    1644:	dbfb      	blt.n	163e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1646:	4b0a      	ldr	r3, [pc, #40]	; (1670 <system_gclk_gen_get_hz+0x70>)
    1648:	689c      	ldr	r4, [r3, #8]
    164a:	0224      	lsls	r4, r4, #8
    164c:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    164e:	4b0d      	ldr	r3, [pc, #52]	; (1684 <system_gclk_gen_get_hz+0x84>)
    1650:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1652:	2e00      	cmp	r6, #0
    1654:	d107      	bne.n	1666 <system_gclk_gen_get_hz+0x66>
    1656:	2c01      	cmp	r4, #1
    1658:	d907      	bls.n	166a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    165a:	0021      	movs	r1, r4
    165c:	0028      	movs	r0, r5
    165e:	4b0a      	ldr	r3, [pc, #40]	; (1688 <system_gclk_gen_get_hz+0x88>)
    1660:	4798      	blx	r3
    1662:	0005      	movs	r5, r0
    1664:	e001      	b.n	166a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1666:	3401      	adds	r4, #1
    1668:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    166a:	0028      	movs	r0, r5
    166c:	bd70      	pop	{r4, r5, r6, pc}
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	40000c00 	.word	0x40000c00
    1674:	00000181 	.word	0x00000181
    1678:	40000c04 	.word	0x40000c04
    167c:	000010e5 	.word	0x000010e5
    1680:	40000c08 	.word	0x40000c08
    1684:	000001c1 	.word	0x000001c1
    1688:	00007181 	.word	0x00007181

0000168c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    168c:	b510      	push	{r4, lr}
    168e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1690:	4b06      	ldr	r3, [pc, #24]	; (16ac <system_gclk_chan_enable+0x20>)
    1692:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1694:	4b06      	ldr	r3, [pc, #24]	; (16b0 <system_gclk_chan_enable+0x24>)
    1696:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1698:	4a06      	ldr	r2, [pc, #24]	; (16b4 <system_gclk_chan_enable+0x28>)
    169a:	8853      	ldrh	r3, [r2, #2]
    169c:	2180      	movs	r1, #128	; 0x80
    169e:	01c9      	lsls	r1, r1, #7
    16a0:	430b      	orrs	r3, r1
    16a2:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    16a4:	4b04      	ldr	r3, [pc, #16]	; (16b8 <system_gclk_chan_enable+0x2c>)
    16a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16a8:	bd10      	pop	{r4, pc}
    16aa:	46c0      	nop			; (mov r8, r8)
    16ac:	00000181 	.word	0x00000181
    16b0:	40000c02 	.word	0x40000c02
    16b4:	40000c00 	.word	0x40000c00
    16b8:	000001c1 	.word	0x000001c1

000016bc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    16bc:	b510      	push	{r4, lr}
    16be:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    16c0:	4b0f      	ldr	r3, [pc, #60]	; (1700 <system_gclk_chan_disable+0x44>)
    16c2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    16c4:	4b0f      	ldr	r3, [pc, #60]	; (1704 <system_gclk_chan_disable+0x48>)
    16c6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    16c8:	4a0f      	ldr	r2, [pc, #60]	; (1708 <system_gclk_chan_disable+0x4c>)
    16ca:	8853      	ldrh	r3, [r2, #2]
    16cc:	051b      	lsls	r3, r3, #20
    16ce:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    16d0:	8853      	ldrh	r3, [r2, #2]
    16d2:	490e      	ldr	r1, [pc, #56]	; (170c <system_gclk_chan_disable+0x50>)
    16d4:	400b      	ands	r3, r1
    16d6:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    16d8:	8853      	ldrh	r3, [r2, #2]
    16da:	490d      	ldr	r1, [pc, #52]	; (1710 <system_gclk_chan_disable+0x54>)
    16dc:	400b      	ands	r3, r1
    16de:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    16e0:	0011      	movs	r1, r2
    16e2:	2280      	movs	r2, #128	; 0x80
    16e4:	01d2      	lsls	r2, r2, #7
    16e6:	884b      	ldrh	r3, [r1, #2]
    16e8:	4213      	tst	r3, r2
    16ea:	d1fc      	bne.n	16e6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    16ec:	4906      	ldr	r1, [pc, #24]	; (1708 <system_gclk_chan_disable+0x4c>)
    16ee:	884a      	ldrh	r2, [r1, #2]
    16f0:	0203      	lsls	r3, r0, #8
    16f2:	4806      	ldr	r0, [pc, #24]	; (170c <system_gclk_chan_disable+0x50>)
    16f4:	4002      	ands	r2, r0
    16f6:	4313      	orrs	r3, r2
    16f8:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    16fa:	4b06      	ldr	r3, [pc, #24]	; (1714 <system_gclk_chan_disable+0x58>)
    16fc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    16fe:	bd10      	pop	{r4, pc}
    1700:	00000181 	.word	0x00000181
    1704:	40000c02 	.word	0x40000c02
    1708:	40000c00 	.word	0x40000c00
    170c:	fffff0ff 	.word	0xfffff0ff
    1710:	ffffbfff 	.word	0xffffbfff
    1714:	000001c1 	.word	0x000001c1

00001718 <system_gclk_chan_set_config>:
{
    1718:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    171a:	780c      	ldrb	r4, [r1, #0]
    171c:	0224      	lsls	r4, r4, #8
    171e:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1720:	4b02      	ldr	r3, [pc, #8]	; (172c <system_gclk_chan_set_config+0x14>)
    1722:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1724:	b2a4      	uxth	r4, r4
    1726:	4b02      	ldr	r3, [pc, #8]	; (1730 <system_gclk_chan_set_config+0x18>)
    1728:	805c      	strh	r4, [r3, #2]
}
    172a:	bd10      	pop	{r4, pc}
    172c:	000016bd 	.word	0x000016bd
    1730:	40000c00 	.word	0x40000c00

00001734 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1734:	b510      	push	{r4, lr}
    1736:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1738:	4b06      	ldr	r3, [pc, #24]	; (1754 <system_gclk_chan_get_hz+0x20>)
    173a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    173c:	4b06      	ldr	r3, [pc, #24]	; (1758 <system_gclk_chan_get_hz+0x24>)
    173e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1740:	4b06      	ldr	r3, [pc, #24]	; (175c <system_gclk_chan_get_hz+0x28>)
    1742:	885c      	ldrh	r4, [r3, #2]
    1744:	0524      	lsls	r4, r4, #20
    1746:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1748:	4b05      	ldr	r3, [pc, #20]	; (1760 <system_gclk_chan_get_hz+0x2c>)
    174a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    174c:	0020      	movs	r0, r4
    174e:	4b05      	ldr	r3, [pc, #20]	; (1764 <system_gclk_chan_get_hz+0x30>)
    1750:	4798      	blx	r3
}
    1752:	bd10      	pop	{r4, pc}
    1754:	00000181 	.word	0x00000181
    1758:	40000c02 	.word	0x40000c02
    175c:	40000c00 	.word	0x40000c00
    1760:	000001c1 	.word	0x000001c1
    1764:	00001601 	.word	0x00001601

00001768 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1768:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    176a:	78d3      	ldrb	r3, [r2, #3]
    176c:	2b00      	cmp	r3, #0
    176e:	d135      	bne.n	17dc <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1770:	7813      	ldrb	r3, [r2, #0]
    1772:	2b80      	cmp	r3, #128	; 0x80
    1774:	d029      	beq.n	17ca <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1776:	061b      	lsls	r3, r3, #24
    1778:	2480      	movs	r4, #128	; 0x80
    177a:	0264      	lsls	r4, r4, #9
    177c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    177e:	7854      	ldrb	r4, [r2, #1]
    1780:	2502      	movs	r5, #2
    1782:	43ac      	bics	r4, r5
    1784:	d106      	bne.n	1794 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1786:	7894      	ldrb	r4, [r2, #2]
    1788:	2c00      	cmp	r4, #0
    178a:	d120      	bne.n	17ce <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    178c:	2480      	movs	r4, #128	; 0x80
    178e:	02a4      	lsls	r4, r4, #10
    1790:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1792:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1794:	7854      	ldrb	r4, [r2, #1]
    1796:	3c01      	subs	r4, #1
    1798:	2c01      	cmp	r4, #1
    179a:	d91c      	bls.n	17d6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    179c:	040d      	lsls	r5, r1, #16
    179e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    17a0:	24a0      	movs	r4, #160	; 0xa0
    17a2:	05e4      	lsls	r4, r4, #23
    17a4:	432c      	orrs	r4, r5
    17a6:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17a8:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    17aa:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    17ac:	24d0      	movs	r4, #208	; 0xd0
    17ae:	0624      	lsls	r4, r4, #24
    17b0:	432c      	orrs	r4, r5
    17b2:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17b4:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    17b6:	78d4      	ldrb	r4, [r2, #3]
    17b8:	2c00      	cmp	r4, #0
    17ba:	d122      	bne.n	1802 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    17bc:	035b      	lsls	r3, r3, #13
    17be:	d51c      	bpl.n	17fa <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    17c0:	7893      	ldrb	r3, [r2, #2]
    17c2:	2b01      	cmp	r3, #1
    17c4:	d01e      	beq.n	1804 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    17c6:	6141      	str	r1, [r0, #20]
    17c8:	e017      	b.n	17fa <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    17ca:	2300      	movs	r3, #0
    17cc:	e7d7      	b.n	177e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    17ce:	24c0      	movs	r4, #192	; 0xc0
    17d0:	02e4      	lsls	r4, r4, #11
    17d2:	4323      	orrs	r3, r4
    17d4:	e7dd      	b.n	1792 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    17d6:	4c0d      	ldr	r4, [pc, #52]	; (180c <_system_pinmux_config+0xa4>)
    17d8:	4023      	ands	r3, r4
    17da:	e7df      	b.n	179c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    17dc:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    17de:	040c      	lsls	r4, r1, #16
    17e0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    17e2:	23a0      	movs	r3, #160	; 0xa0
    17e4:	05db      	lsls	r3, r3, #23
    17e6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17e8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    17ea:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    17ec:	23d0      	movs	r3, #208	; 0xd0
    17ee:	061b      	lsls	r3, r3, #24
    17f0:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    17f2:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    17f4:	78d3      	ldrb	r3, [r2, #3]
    17f6:	2b00      	cmp	r3, #0
    17f8:	d103      	bne.n	1802 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    17fa:	7853      	ldrb	r3, [r2, #1]
    17fc:	3b01      	subs	r3, #1
    17fe:	2b01      	cmp	r3, #1
    1800:	d902      	bls.n	1808 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1802:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1804:	6181      	str	r1, [r0, #24]
    1806:	e7f8      	b.n	17fa <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1808:	6081      	str	r1, [r0, #8]
}
    180a:	e7fa      	b.n	1802 <_system_pinmux_config+0x9a>
    180c:	fffbffff 	.word	0xfffbffff

00001810 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1810:	b510      	push	{r4, lr}
    1812:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    1814:	09c1      	lsrs	r1, r0, #7
		return NULL;
    1816:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1818:	2900      	cmp	r1, #0
    181a:	d104      	bne.n	1826 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    181c:	0943      	lsrs	r3, r0, #5
    181e:	01db      	lsls	r3, r3, #7
    1820:	4905      	ldr	r1, [pc, #20]	; (1838 <system_pinmux_pin_set_config+0x28>)
    1822:	468c      	mov	ip, r1
    1824:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1826:	241f      	movs	r4, #31
    1828:	4020      	ands	r0, r4
    182a:	2101      	movs	r1, #1
    182c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    182e:	0018      	movs	r0, r3
    1830:	4b02      	ldr	r3, [pc, #8]	; (183c <system_pinmux_pin_set_config+0x2c>)
    1832:	4798      	blx	r3
}
    1834:	bd10      	pop	{r4, pc}
    1836:	46c0      	nop			; (mov r8, r8)
    1838:	41004400 	.word	0x41004400
    183c:	00001769 	.word	0x00001769

00001840 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1840:	4770      	bx	lr
	...

00001844 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1844:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1846:	4b05      	ldr	r3, [pc, #20]	; (185c <system_init+0x18>)
    1848:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    184a:	4b05      	ldr	r3, [pc, #20]	; (1860 <system_init+0x1c>)
    184c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    184e:	4b05      	ldr	r3, [pc, #20]	; (1864 <system_init+0x20>)
    1850:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1852:	4b05      	ldr	r3, [pc, #20]	; (1868 <system_init+0x24>)
    1854:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1856:	4b05      	ldr	r3, [pc, #20]	; (186c <system_init+0x28>)
    1858:	4798      	blx	r3
}
    185a:	bd10      	pop	{r4, pc}
    185c:	00001359 	.word	0x00001359
    1860:	000001f1 	.word	0x000001f1
    1864:	00001841 	.word	0x00001841
    1868:	00000775 	.word	0x00000775
    186c:	00001841 	.word	0x00001841

00001870 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1870:	1c93      	adds	r3, r2, #2
    1872:	009b      	lsls	r3, r3, #2
    1874:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1876:	2a02      	cmp	r2, #2
    1878:	d009      	beq.n	188e <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    187a:	2a03      	cmp	r2, #3
    187c:	d00c      	beq.n	1898 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    187e:	2301      	movs	r3, #1
    1880:	4093      	lsls	r3, r2
    1882:	001a      	movs	r2, r3
    1884:	7e03      	ldrb	r3, [r0, #24]
    1886:	4313      	orrs	r3, r2
    1888:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    188a:	2000      	movs	r0, #0
    188c:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    188e:	7e03      	ldrb	r3, [r0, #24]
    1890:	2210      	movs	r2, #16
    1892:	4313      	orrs	r3, r2
    1894:	7603      	strb	r3, [r0, #24]
    1896:	e7f8      	b.n	188a <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1898:	7e03      	ldrb	r3, [r0, #24]
    189a:	2220      	movs	r2, #32
    189c:	4313      	orrs	r3, r2
    189e:	7603      	strb	r3, [r0, #24]
    18a0:	e7f3      	b.n	188a <tc_register_callback+0x1a>
	...

000018a4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    18a4:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    18a6:	0080      	lsls	r0, r0, #2
    18a8:	4b16      	ldr	r3, [pc, #88]	; (1904 <_tc_interrupt_handler+0x60>)
    18aa:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    18ac:	6823      	ldr	r3, [r4, #0]
    18ae:	7b9d      	ldrb	r5, [r3, #14]
    18b0:	7e22      	ldrb	r2, [r4, #24]
    18b2:	7e63      	ldrb	r3, [r4, #25]
    18b4:	4013      	ands	r3, r2
    18b6:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    18b8:	07eb      	lsls	r3, r5, #31
    18ba:	d406      	bmi.n	18ca <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    18bc:	07ab      	lsls	r3, r5, #30
    18be:	d40b      	bmi.n	18d8 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    18c0:	06eb      	lsls	r3, r5, #27
    18c2:	d410      	bmi.n	18e6 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    18c4:	06ab      	lsls	r3, r5, #26
    18c6:	d415      	bmi.n	18f4 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    18c8:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    18ca:	0020      	movs	r0, r4
    18cc:	68a3      	ldr	r3, [r4, #8]
    18ce:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    18d0:	2301      	movs	r3, #1
    18d2:	6822      	ldr	r2, [r4, #0]
    18d4:	7393      	strb	r3, [r2, #14]
    18d6:	e7f1      	b.n	18bc <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    18d8:	0020      	movs	r0, r4
    18da:	68e3      	ldr	r3, [r4, #12]
    18dc:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    18de:	2302      	movs	r3, #2
    18e0:	6822      	ldr	r2, [r4, #0]
    18e2:	7393      	strb	r3, [r2, #14]
    18e4:	e7ec      	b.n	18c0 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    18e6:	0020      	movs	r0, r4
    18e8:	6923      	ldr	r3, [r4, #16]
    18ea:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    18ec:	2310      	movs	r3, #16
    18ee:	6822      	ldr	r2, [r4, #0]
    18f0:	7393      	strb	r3, [r2, #14]
    18f2:	e7e7      	b.n	18c4 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    18f4:	0020      	movs	r0, r4
    18f6:	6963      	ldr	r3, [r4, #20]
    18f8:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    18fa:	6823      	ldr	r3, [r4, #0]
    18fc:	2220      	movs	r2, #32
    18fe:	739a      	strb	r2, [r3, #14]
}
    1900:	e7e2      	b.n	18c8 <_tc_interrupt_handler+0x24>
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	20000310 	.word	0x20000310

00001908 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1908:	b510      	push	{r4, lr}
    190a:	2000      	movs	r0, #0
    190c:	4b01      	ldr	r3, [pc, #4]	; (1914 <TC3_Handler+0xc>)
    190e:	4798      	blx	r3
    1910:	bd10      	pop	{r4, pc}
    1912:	46c0      	nop			; (mov r8, r8)
    1914:	000018a5 	.word	0x000018a5

00001918 <TC4_Handler>:
    1918:	b510      	push	{r4, lr}
    191a:	2001      	movs	r0, #1
    191c:	4b01      	ldr	r3, [pc, #4]	; (1924 <TC4_Handler+0xc>)
    191e:	4798      	blx	r3
    1920:	bd10      	pop	{r4, pc}
    1922:	46c0      	nop			; (mov r8, r8)
    1924:	000018a5 	.word	0x000018a5

00001928 <TC5_Handler>:
    1928:	b510      	push	{r4, lr}
    192a:	2002      	movs	r0, #2
    192c:	4b01      	ldr	r3, [pc, #4]	; (1934 <TC5_Handler+0xc>)
    192e:	4798      	blx	r3
    1930:	bd10      	pop	{r4, pc}
    1932:	46c0      	nop			; (mov r8, r8)
    1934:	000018a5 	.word	0x000018a5

00001938 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1938:	b530      	push	{r4, r5, lr}
    193a:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    193c:	aa01      	add	r2, sp, #4
    193e:	4b0b      	ldr	r3, [pc, #44]	; (196c <_tc_get_inst_index+0x34>)
    1940:	cb32      	ldmia	r3!, {r1, r4, r5}
    1942:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1944:	9b01      	ldr	r3, [sp, #4]
    1946:	4298      	cmp	r0, r3
    1948:	d00d      	beq.n	1966 <_tc_get_inst_index+0x2e>
    194a:	9b02      	ldr	r3, [sp, #8]
    194c:	4298      	cmp	r0, r3
    194e:	d008      	beq.n	1962 <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1950:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1952:	9a03      	ldr	r2, [sp, #12]
    1954:	4282      	cmp	r2, r0
    1956:	d002      	beq.n	195e <_tc_get_inst_index+0x26>
}
    1958:	0018      	movs	r0, r3
    195a:	b005      	add	sp, #20
    195c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    195e:	3302      	adds	r3, #2
    1960:	e002      	b.n	1968 <_tc_get_inst_index+0x30>
    1962:	2301      	movs	r3, #1
    1964:	e000      	b.n	1968 <_tc_get_inst_index+0x30>
    1966:	2300      	movs	r3, #0
			return i;
    1968:	b2db      	uxtb	r3, r3
    196a:	e7f5      	b.n	1958 <_tc_get_inst_index+0x20>
    196c:	00007ea8 	.word	0x00007ea8

00001970 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1970:	b5f0      	push	{r4, r5, r6, r7, lr}
    1972:	b087      	sub	sp, #28
    1974:	0004      	movs	r4, r0
    1976:	000d      	movs	r5, r1
    1978:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    197a:	0008      	movs	r0, r1
    197c:	4b85      	ldr	r3, [pc, #532]	; (1b94 <tc_init+0x224>)
    197e:	4798      	blx	r3
    1980:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1982:	ab05      	add	r3, sp, #20
    1984:	221b      	movs	r2, #27
    1986:	701a      	strb	r2, [r3, #0]
    1988:	3201      	adds	r2, #1
    198a:	705a      	strb	r2, [r3, #1]
    198c:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    198e:	ab03      	add	r3, sp, #12
    1990:	2280      	movs	r2, #128	; 0x80
    1992:	0112      	lsls	r2, r2, #4
    1994:	801a      	strh	r2, [r3, #0]
    1996:	2280      	movs	r2, #128	; 0x80
    1998:	0152      	lsls	r2, r2, #5
    199a:	805a      	strh	r2, [r3, #2]
    199c:	2280      	movs	r2, #128	; 0x80
    199e:	0192      	lsls	r2, r2, #6
    19a0:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    19a2:	2300      	movs	r3, #0
    19a4:	60a3      	str	r3, [r4, #8]
    19a6:	60e3      	str	r3, [r4, #12]
    19a8:	6123      	str	r3, [r4, #16]
    19aa:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    19ac:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    19ae:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    19b0:	0082      	lsls	r2, r0, #2
    19b2:	4b79      	ldr	r3, [pc, #484]	; (1b98 <tc_init+0x228>)
    19b4:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    19b6:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    19b8:	78b3      	ldrb	r3, [r6, #2]
    19ba:	2b08      	cmp	r3, #8
    19bc:	d006      	beq.n	19cc <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    19be:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    19c0:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    19c2:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    19c4:	07db      	lsls	r3, r3, #31
    19c6:	d505      	bpl.n	19d4 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    19c8:	b007      	add	sp, #28
    19ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    19cc:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    19ce:	07fa      	lsls	r2, r7, #31
    19d0:	d5fa      	bpl.n	19c8 <tc_init+0x58>
    19d2:	e7f4      	b.n	19be <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    19d4:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    19d6:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    19d8:	06db      	lsls	r3, r3, #27
    19da:	d4f5      	bmi.n	19c8 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    19dc:	882b      	ldrh	r3, [r5, #0]
    19de:	079b      	lsls	r3, r3, #30
    19e0:	d4f2      	bmi.n	19c8 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    19e2:	7c33      	ldrb	r3, [r6, #16]
    19e4:	2b00      	cmp	r3, #0
    19e6:	d179      	bne.n	1adc <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    19e8:	7f33      	ldrb	r3, [r6, #28]
    19ea:	2b00      	cmp	r3, #0
    19ec:	d000      	beq.n	19f0 <tc_init+0x80>
    19ee:	e081      	b.n	1af4 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    19f0:	496a      	ldr	r1, [pc, #424]	; (1b9c <tc_init+0x22c>)
    19f2:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    19f4:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    19f6:	ab03      	add	r3, sp, #12
    19f8:	5ad3      	ldrh	r3, [r2, r3]
    19fa:	4303      	orrs	r3, r0
    19fc:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    19fe:	78b3      	ldrb	r3, [r6, #2]
    1a00:	2b08      	cmp	r3, #8
    1a02:	d100      	bne.n	1a06 <tc_init+0x96>
    1a04:	e086      	b.n	1b14 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    1a06:	a901      	add	r1, sp, #4
    1a08:	7833      	ldrb	r3, [r6, #0]
    1a0a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1a0c:	ab05      	add	r3, sp, #20
    1a0e:	5ddf      	ldrb	r7, [r3, r7]
    1a10:	0038      	movs	r0, r7
    1a12:	4b63      	ldr	r3, [pc, #396]	; (1ba0 <tc_init+0x230>)
    1a14:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1a16:	0038      	movs	r0, r7
    1a18:	4b62      	ldr	r3, [pc, #392]	; (1ba4 <tc_init+0x234>)
    1a1a:	4798      	blx	r3
	ctrla_tmp =
    1a1c:	8931      	ldrh	r1, [r6, #8]
    1a1e:	88b3      	ldrh	r3, [r6, #4]
    1a20:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1a22:	78b1      	ldrb	r1, [r6, #2]
    1a24:	79b2      	ldrb	r2, [r6, #6]
    1a26:	4311      	orrs	r1, r2
	ctrla_tmp =
    1a28:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    1a2a:	7873      	ldrb	r3, [r6, #1]
    1a2c:	2b00      	cmp	r3, #0
    1a2e:	d002      	beq.n	1a36 <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1a30:	2380      	movs	r3, #128	; 0x80
    1a32:	011b      	lsls	r3, r3, #4
    1a34:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a36:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a38:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1a3a:	b25b      	sxtb	r3, r3
    1a3c:	2b00      	cmp	r3, #0
    1a3e:	dbfb      	blt.n	1a38 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1a40:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    1a42:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1a44:	1e4b      	subs	r3, r1, #1
    1a46:	4199      	sbcs	r1, r3
    1a48:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    1a4a:	7bb3      	ldrb	r3, [r6, #14]
    1a4c:	2b00      	cmp	r3, #0
    1a4e:	d001      	beq.n	1a54 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1a50:	2301      	movs	r3, #1
    1a52:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a54:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a56:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1a58:	b25b      	sxtb	r3, r3
    1a5a:	2b00      	cmp	r3, #0
    1a5c:	dbfb      	blt.n	1a56 <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1a5e:	23ff      	movs	r3, #255	; 0xff
    1a60:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    1a62:	2900      	cmp	r1, #0
    1a64:	d005      	beq.n	1a72 <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a66:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a68:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    1a6a:	b25b      	sxtb	r3, r3
    1a6c:	2b00      	cmp	r3, #0
    1a6e:	dbfb      	blt.n	1a68 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1a70:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    1a72:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1a74:	7af3      	ldrb	r3, [r6, #11]
    1a76:	2b00      	cmp	r3, #0
    1a78:	d001      	beq.n	1a7e <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1a7a:	2310      	movs	r3, #16
    1a7c:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    1a7e:	7b33      	ldrb	r3, [r6, #12]
    1a80:	2b00      	cmp	r3, #0
    1a82:	d001      	beq.n	1a88 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1a84:	2320      	movs	r3, #32
    1a86:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a88:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a8a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1a8c:	b25b      	sxtb	r3, r3
    1a8e:	2b00      	cmp	r3, #0
    1a90:	dbfb      	blt.n	1a8a <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1a92:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1a94:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1a96:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    1a98:	b25b      	sxtb	r3, r3
    1a9a:	2b00      	cmp	r3, #0
    1a9c:	dbfb      	blt.n	1a96 <tc_init+0x126>
	switch (module_inst->counter_size) {
    1a9e:	7923      	ldrb	r3, [r4, #4]
    1aa0:	2b04      	cmp	r3, #4
    1aa2:	d03f      	beq.n	1b24 <tc_init+0x1b4>
    1aa4:	2b08      	cmp	r3, #8
    1aa6:	d05e      	beq.n	1b66 <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    1aa8:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1aaa:	2b00      	cmp	r3, #0
    1aac:	d000      	beq.n	1ab0 <tc_init+0x140>
    1aae:	e78b      	b.n	19c8 <tc_init+0x58>
    1ab0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ab2:	b25b      	sxtb	r3, r3
    1ab4:	2b00      	cmp	r3, #0
    1ab6:	dbfb      	blt.n	1ab0 <tc_init+0x140>
				= config->counter_16_bit.value;
    1ab8:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    1aba:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1abc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1abe:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ac0:	b25b      	sxtb	r3, r3
    1ac2:	2b00      	cmp	r3, #0
    1ac4:	dbfb      	blt.n	1abe <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    1ac6:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    1ac8:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1aca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1acc:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ace:	b25b      	sxtb	r3, r3
    1ad0:	2b00      	cmp	r3, #0
    1ad2:	dbfb      	blt.n	1acc <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    1ad4:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1ad6:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    1ad8:	2000      	movs	r0, #0
    1ada:	e775      	b.n	19c8 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1adc:	a902      	add	r1, sp, #8
    1ade:	2301      	movs	r3, #1
    1ae0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1ae2:	2200      	movs	r2, #0
    1ae4:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1ae6:	7e32      	ldrb	r2, [r6, #24]
    1ae8:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1aea:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1aec:	7d30      	ldrb	r0, [r6, #20]
    1aee:	4b2e      	ldr	r3, [pc, #184]	; (1ba8 <tc_init+0x238>)
    1af0:	4798      	blx	r3
    1af2:	e779      	b.n	19e8 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1af4:	a902      	add	r1, sp, #8
    1af6:	2301      	movs	r3, #1
    1af8:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1afa:	2200      	movs	r2, #0
    1afc:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1afe:	3224      	adds	r2, #36	; 0x24
    1b00:	18b2      	adds	r2, r6, r2
    1b02:	7812      	ldrb	r2, [r2, #0]
    1b04:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b06:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b08:	331f      	adds	r3, #31
    1b0a:	18f3      	adds	r3, r6, r3
    1b0c:	7818      	ldrb	r0, [r3, #0]
    1b0e:	4b26      	ldr	r3, [pc, #152]	; (1ba8 <tc_init+0x238>)
    1b10:	4798      	blx	r3
    1b12:	e76d      	b.n	19f0 <tc_init+0x80>
    1b14:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    1b16:	1c7a      	adds	r2, r7, #1
    1b18:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1b1a:	ab03      	add	r3, sp, #12
    1b1c:	5ad3      	ldrh	r3, [r2, r3]
    1b1e:	4303      	orrs	r3, r0
    1b20:	620b      	str	r3, [r1, #32]
    1b22:	e770      	b.n	1a06 <tc_init+0x96>
    1b24:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b26:	b25b      	sxtb	r3, r3
    1b28:	2b00      	cmp	r3, #0
    1b2a:	dbfb      	blt.n	1b24 <tc_init+0x1b4>
					config->counter_8_bit.value;
    1b2c:	2328      	movs	r3, #40	; 0x28
    1b2e:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    1b30:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b32:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b34:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b36:	b25b      	sxtb	r3, r3
    1b38:	2b00      	cmp	r3, #0
    1b3a:	dbfb      	blt.n	1b34 <tc_init+0x1c4>
					config->counter_8_bit.period;
    1b3c:	2329      	movs	r3, #41	; 0x29
    1b3e:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    1b40:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b42:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b44:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b46:	b25b      	sxtb	r3, r3
    1b48:	2b00      	cmp	r3, #0
    1b4a:	dbfb      	blt.n	1b44 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    1b4c:	232a      	movs	r3, #42	; 0x2a
    1b4e:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    1b50:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b52:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b54:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b56:	b25b      	sxtb	r3, r3
    1b58:	2b00      	cmp	r3, #0
    1b5a:	dbfb      	blt.n	1b54 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    1b5c:	232b      	movs	r3, #43	; 0x2b
    1b5e:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    1b60:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    1b62:	2000      	movs	r0, #0
    1b64:	e730      	b.n	19c8 <tc_init+0x58>
    1b66:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b68:	b25b      	sxtb	r3, r3
    1b6a:	2b00      	cmp	r3, #0
    1b6c:	dbfb      	blt.n	1b66 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    1b6e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1b70:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b72:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b74:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b76:	b25b      	sxtb	r3, r3
    1b78:	2b00      	cmp	r3, #0
    1b7a:	dbfb      	blt.n	1b74 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    1b7c:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1b7e:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1b80:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1b82:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1b84:	b25b      	sxtb	r3, r3
    1b86:	2b00      	cmp	r3, #0
    1b88:	dbfb      	blt.n	1b82 <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    1b8a:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1b8c:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    1b8e:	2000      	movs	r0, #0
    1b90:	e71a      	b.n	19c8 <tc_init+0x58>
    1b92:	46c0      	nop			; (mov r8, r8)
    1b94:	00001939 	.word	0x00001939
    1b98:	20000310 	.word	0x20000310
    1b9c:	40000400 	.word	0x40000400
    1ba0:	00001719 	.word	0x00001719
    1ba4:	0000168d 	.word	0x0000168d
    1ba8:	00001811 	.word	0x00001811

00001bac <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1bac:	6802      	ldr	r2, [r0, #0]
    1bae:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1bb0:	b25b      	sxtb	r3, r3
    1bb2:	2b00      	cmp	r3, #0
    1bb4:	dbfb      	blt.n	1bae <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1bb6:	7903      	ldrb	r3, [r0, #4]
    1bb8:	2b04      	cmp	r3, #4
    1bba:	d005      	beq.n	1bc8 <tc_get_count_value+0x1c>
    1bbc:	2b08      	cmp	r3, #8
    1bbe:	d009      	beq.n	1bd4 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1bc0:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d003      	beq.n	1bce <tc_get_count_value+0x22>
}
    1bc6:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1bc8:	7c10      	ldrb	r0, [r2, #16]
    1bca:	b2c0      	uxtb	r0, r0
    1bcc:	e7fb      	b.n	1bc6 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1bce:	8a10      	ldrh	r0, [r2, #16]
    1bd0:	b280      	uxth	r0, r0
    1bd2:	e7f8      	b.n	1bc6 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    1bd4:	6910      	ldr	r0, [r2, #16]
    1bd6:	e7f6      	b.n	1bc6 <tc_get_count_value+0x1a>

00001bd8 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1bd8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1bda:	6804      	ldr	r4, [r0, #0]
    1bdc:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1bde:	b25b      	sxtb	r3, r3
    1be0:	2b00      	cmp	r3, #0
    1be2:	dbfb      	blt.n	1bdc <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1be4:	7903      	ldrb	r3, [r0, #4]
    1be6:	2b04      	cmp	r3, #4
    1be8:	d005      	beq.n	1bf6 <tc_set_compare_value+0x1e>
    1bea:	2b08      	cmp	r3, #8
    1bec:	d014      	beq.n	1c18 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1bee:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d008      	beq.n	1c06 <tc_set_compare_value+0x2e>
}
    1bf4:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    1bf6:	2017      	movs	r0, #23
			if (channel_index <
    1bf8:	2901      	cmp	r1, #1
    1bfa:	d8fb      	bhi.n	1bf4 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    1bfc:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    1bfe:	1861      	adds	r1, r4, r1
    1c00:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    1c02:	2000      	movs	r0, #0
    1c04:	e7f6      	b.n	1bf4 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1c06:	2017      	movs	r0, #23
			if (channel_index <
    1c08:	2901      	cmp	r1, #1
    1c0a:	d8f3      	bhi.n	1bf4 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    1c0c:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    1c0e:	310c      	adds	r1, #12
    1c10:	0049      	lsls	r1, r1, #1
    1c12:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    1c14:	2000      	movs	r0, #0
    1c16:	e7ed      	b.n	1bf4 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    1c18:	2017      	movs	r0, #23
			if (channel_index <
    1c1a:	2901      	cmp	r1, #1
    1c1c:	d8ea      	bhi.n	1bf4 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    1c1e:	3106      	adds	r1, #6
    1c20:	0089      	lsls	r1, r1, #2
    1c22:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    1c24:	2000      	movs	r0, #0
    1c26:	e7e5      	b.n	1bf4 <tc_set_compare_value+0x1c>

00001c28 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1c28:	e7fe      	b.n	1c28 <Dummy_Handler>
	...

00001c2c <Reset_Handler>:
{
    1c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1c2e:	4a2a      	ldr	r2, [pc, #168]	; (1cd8 <Reset_Handler+0xac>)
    1c30:	4b2a      	ldr	r3, [pc, #168]	; (1cdc <Reset_Handler+0xb0>)
    1c32:	429a      	cmp	r2, r3
    1c34:	d011      	beq.n	1c5a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1c36:	001a      	movs	r2, r3
    1c38:	4b29      	ldr	r3, [pc, #164]	; (1ce0 <Reset_Handler+0xb4>)
    1c3a:	429a      	cmp	r2, r3
    1c3c:	d20d      	bcs.n	1c5a <Reset_Handler+0x2e>
    1c3e:	4a29      	ldr	r2, [pc, #164]	; (1ce4 <Reset_Handler+0xb8>)
    1c40:	3303      	adds	r3, #3
    1c42:	1a9b      	subs	r3, r3, r2
    1c44:	089b      	lsrs	r3, r3, #2
    1c46:	3301      	adds	r3, #1
    1c48:	009b      	lsls	r3, r3, #2
    1c4a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1c4c:	4823      	ldr	r0, [pc, #140]	; (1cdc <Reset_Handler+0xb0>)
    1c4e:	4922      	ldr	r1, [pc, #136]	; (1cd8 <Reset_Handler+0xac>)
    1c50:	588c      	ldr	r4, [r1, r2]
    1c52:	5084      	str	r4, [r0, r2]
    1c54:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1c56:	429a      	cmp	r2, r3
    1c58:	d1fa      	bne.n	1c50 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1c5a:	4a23      	ldr	r2, [pc, #140]	; (1ce8 <Reset_Handler+0xbc>)
    1c5c:	4b23      	ldr	r3, [pc, #140]	; (1cec <Reset_Handler+0xc0>)
    1c5e:	429a      	cmp	r2, r3
    1c60:	d20a      	bcs.n	1c78 <Reset_Handler+0x4c>
    1c62:	43d3      	mvns	r3, r2
    1c64:	4921      	ldr	r1, [pc, #132]	; (1cec <Reset_Handler+0xc0>)
    1c66:	185b      	adds	r3, r3, r1
    1c68:	2103      	movs	r1, #3
    1c6a:	438b      	bics	r3, r1
    1c6c:	3304      	adds	r3, #4
    1c6e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1c70:	2100      	movs	r1, #0
    1c72:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1c74:	4293      	cmp	r3, r2
    1c76:	d1fc      	bne.n	1c72 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1c78:	4a1d      	ldr	r2, [pc, #116]	; (1cf0 <Reset_Handler+0xc4>)
    1c7a:	21ff      	movs	r1, #255	; 0xff
    1c7c:	4b1d      	ldr	r3, [pc, #116]	; (1cf4 <Reset_Handler+0xc8>)
    1c7e:	438b      	bics	r3, r1
    1c80:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1c82:	39fd      	subs	r1, #253	; 0xfd
    1c84:	2390      	movs	r3, #144	; 0x90
    1c86:	005b      	lsls	r3, r3, #1
    1c88:	4a1b      	ldr	r2, [pc, #108]	; (1cf8 <Reset_Handler+0xcc>)
    1c8a:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1c8c:	4a1b      	ldr	r2, [pc, #108]	; (1cfc <Reset_Handler+0xd0>)
    1c8e:	78d3      	ldrb	r3, [r2, #3]
    1c90:	2503      	movs	r5, #3
    1c92:	43ab      	bics	r3, r5
    1c94:	2402      	movs	r4, #2
    1c96:	4323      	orrs	r3, r4
    1c98:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1c9a:	78d3      	ldrb	r3, [r2, #3]
    1c9c:	270c      	movs	r7, #12
    1c9e:	43bb      	bics	r3, r7
    1ca0:	2608      	movs	r6, #8
    1ca2:	4333      	orrs	r3, r6
    1ca4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1ca6:	4b16      	ldr	r3, [pc, #88]	; (1d00 <Reset_Handler+0xd4>)
    1ca8:	7b98      	ldrb	r0, [r3, #14]
    1caa:	2230      	movs	r2, #48	; 0x30
    1cac:	4390      	bics	r0, r2
    1cae:	2220      	movs	r2, #32
    1cb0:	4310      	orrs	r0, r2
    1cb2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1cb4:	7b99      	ldrb	r1, [r3, #14]
    1cb6:	43b9      	bics	r1, r7
    1cb8:	4331      	orrs	r1, r6
    1cba:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1cbc:	7b9a      	ldrb	r2, [r3, #14]
    1cbe:	43aa      	bics	r2, r5
    1cc0:	4322      	orrs	r2, r4
    1cc2:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1cc4:	4a0f      	ldr	r2, [pc, #60]	; (1d04 <Reset_Handler+0xd8>)
    1cc6:	6853      	ldr	r3, [r2, #4]
    1cc8:	2180      	movs	r1, #128	; 0x80
    1cca:	430b      	orrs	r3, r1
    1ccc:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1cce:	4b0e      	ldr	r3, [pc, #56]	; (1d08 <Reset_Handler+0xdc>)
    1cd0:	4798      	blx	r3
        main();
    1cd2:	4b0e      	ldr	r3, [pc, #56]	; (1d0c <Reset_Handler+0xe0>)
    1cd4:	4798      	blx	r3
    1cd6:	e7fe      	b.n	1cd6 <Reset_Handler+0xaa>
    1cd8:	00007fa0 	.word	0x00007fa0
    1cdc:	20000000 	.word	0x20000000
    1ce0:	200000bc 	.word	0x200000bc
    1ce4:	20000004 	.word	0x20000004
    1ce8:	200000c0 	.word	0x200000c0
    1cec:	20001330 	.word	0x20001330
    1cf0:	e000ed00 	.word	0xe000ed00
    1cf4:	00000000 	.word	0x00000000
    1cf8:	41007000 	.word	0x41007000
    1cfc:	41005000 	.word	0x41005000
    1d00:	41004800 	.word	0x41004800
    1d04:	41004000 	.word	0x41004000
    1d08:	0000746d 	.word	0x0000746d
    1d0c:	00003fcd 	.word	0x00003fcd

00001d10 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1d10:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1d12:	4a06      	ldr	r2, [pc, #24]	; (1d2c <_sbrk+0x1c>)
    1d14:	6812      	ldr	r2, [r2, #0]
    1d16:	2a00      	cmp	r2, #0
    1d18:	d004      	beq.n	1d24 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1d1a:	4a04      	ldr	r2, [pc, #16]	; (1d2c <_sbrk+0x1c>)
    1d1c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1d1e:	18c3      	adds	r3, r0, r3
    1d20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1d22:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1d24:	4902      	ldr	r1, [pc, #8]	; (1d30 <_sbrk+0x20>)
    1d26:	4a01      	ldr	r2, [pc, #4]	; (1d2c <_sbrk+0x1c>)
    1d28:	6011      	str	r1, [r2, #0]
    1d2a:	e7f6      	b.n	1d1a <_sbrk+0xa>
    1d2c:	20000118 	.word	0x20000118
    1d30:	20003330 	.word	0x20003330

00001d34 <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    1d34:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    1d36:	7802      	ldrb	r2, [r0, #0]
    1d38:	4b08      	ldr	r3, [pc, #32]	; (1d5c <MiMAC_SetAltAddress+0x28>)
    1d3a:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    1d3c:	7842      	ldrb	r2, [r0, #1]
    1d3e:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    1d40:	780a      	ldrb	r2, [r1, #0]
    1d42:	4c07      	ldr	r4, [pc, #28]	; (1d60 <MiMAC_SetAltAddress+0x2c>)
    1d44:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    1d46:	784a      	ldrb	r2, [r1, #1]
    1d48:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    1d4a:	8818      	ldrh	r0, [r3, #0]
    1d4c:	4b05      	ldr	r3, [pc, #20]	; (1d64 <MiMAC_SetAltAddress+0x30>)
    1d4e:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    1d50:	8820      	ldrh	r0, [r4, #0]
    1d52:	4b05      	ldr	r3, [pc, #20]	; (1d68 <MiMAC_SetAltAddress+0x34>)
    1d54:	4798      	blx	r3
	return true;
}
    1d56:	2001      	movs	r0, #1
    1d58:	bd10      	pop	{r4, pc}
    1d5a:	46c0      	nop			; (mov r8, r8)
    1d5c:	20000320 	.word	0x20000320
    1d60:	20000338 	.word	0x20000338
    1d64:	0000263d 	.word	0x0000263d
    1d68:	0000261d 	.word	0x0000261d

00001d6c <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    1d6c:	b510      	push	{r4, lr}
    switch(id)
    1d6e:	2800      	cmp	r0, #0
    1d70:	d109      	bne.n	1d86 <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    1d72:	780b      	ldrb	r3, [r1, #0]
    1d74:	2b1a      	cmp	r3, #26
    1d76:	d807      	bhi.n	1d88 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    1d78:	4a04      	ldr	r2, [pc, #16]	; (1d8c <MiMAC_Set+0x20>)
    1d7a:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    1d7c:	0018      	movs	r0, r3
    1d7e:	4b04      	ldr	r3, [pc, #16]	; (1d90 <MiMAC_Set+0x24>)
    1d80:	4798      	blx	r3
          return true;
    1d82:	2001      	movs	r0, #1
    1d84:	e000      	b.n	1d88 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    1d86:	2000      	movs	r0, #0
}
    1d88:	bd10      	pop	{r4, pc}
    1d8a:	46c0      	nop			; (mov r8, r8)
    1d8c:	2000033a 	.word	0x2000033a
    1d90:	000025f9 	.word	0x000025f9

00001d94 <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    1d94:	b530      	push	{r4, r5, lr}
    1d96:	b083      	sub	sp, #12
    1d98:	466c      	mov	r4, sp
    1d9a:	9000      	str	r0, [sp, #0]
    1d9c:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    1d9e:	4b10      	ldr	r3, [pc, #64]	; (1de0 <MiMAC_Init+0x4c>)
    1da0:	4798      	blx	r3
	MACInitParams = initValue;
    1da2:	4d10      	ldr	r5, [pc, #64]	; (1de4 <MiMAC_Init+0x50>)
    1da4:	002b      	movs	r3, r5
    1da6:	cc06      	ldmia	r4!, {r1, r2}
    1da8:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    1daa:	4b0f      	ldr	r3, [pc, #60]	; (1de8 <MiMAC_Init+0x54>)
    1dac:	4798      	blx	r3
    1dae:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    1db0:	2001      	movs	r0, #1
    1db2:	4b0e      	ldr	r3, [pc, #56]	; (1dec <MiMAC_Init+0x58>)
    1db4:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    1db6:	4b0e      	ldr	r3, [pc, #56]	; (1df0 <MiMAC_Init+0x5c>)
    1db8:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    1dba:	220b      	movs	r2, #11
    1dbc:	4b0d      	ldr	r3, [pc, #52]	; (1df4 <MiMAC_Init+0x60>)
    1dbe:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    1dc0:	6868      	ldr	r0, [r5, #4]
    1dc2:	4b0d      	ldr	r3, [pc, #52]	; (1df8 <MiMAC_Init+0x64>)
    1dc4:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    1dc6:	4b0d      	ldr	r3, [pc, #52]	; (1dfc <MiMAC_Init+0x68>)
    1dc8:	2200      	movs	r2, #0
    1dca:	701a      	strb	r2, [r3, #0]
    1dcc:	217f      	movs	r1, #127	; 0x7f
    1dce:	545a      	strb	r2, [r3, r1]
    1dd0:	317f      	adds	r1, #127	; 0x7f
    1dd2:	545a      	strb	r2, [r3, r1]
    1dd4:	217e      	movs	r1, #126	; 0x7e
    1dd6:	31ff      	adds	r1, #255	; 0xff
    1dd8:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    1dda:	2001      	movs	r0, #1
    1ddc:	b003      	add	sp, #12
    1dde:	bd30      	pop	{r4, r5, pc}
    1de0:	00002599 	.word	0x00002599
    1de4:	20000328 	.word	0x20000328
    1de8:	00002549 	.word	0x00002549
    1dec:	000025e5 	.word	0x000025e5
    1df0:	2000031c 	.word	0x2000031c
    1df4:	2000033a 	.word	0x2000033a
    1df8:	0000268d 	.word	0x0000268d
    1dfc:	2000033c 	.word	0x2000033c

00001e00 <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    1e00:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e02:	46de      	mov	lr, fp
    1e04:	4657      	mov	r7, sl
    1e06:	464e      	mov	r6, r9
    1e08:	4645      	mov	r5, r8
    1e0a:	b5e0      	push	{r5, r6, r7, lr}
    1e0c:	b0a5      	sub	sp, #148	; 0x94
    1e0e:	9001      	str	r0, [sp, #4]
    1e10:	000e      	movs	r6, r1
    1e12:	9102      	str	r1, [sp, #8]
    1e14:	1c11      	adds	r1, r2, #0
    1e16:	0014      	movs	r4, r2
    1e18:	0a24      	lsrs	r4, r4, #8
    1e1a:	9203      	str	r2, [sp, #12]
    1e1c:	9300      	str	r3, [sp, #0]
    1e1e:	aa2e      	add	r2, sp, #184	; 0xb8
    1e20:	7815      	ldrb	r5, [r2, #0]
    1e22:	aa2f      	add	r2, sp, #188	; 0xbc
    1e24:	7813      	ldrb	r3, [r2, #0]
    1e26:	469b      	mov	fp, r3
    1e28:	b2c7      	uxtb	r7, r0
    1e2a:	06b8      	lsls	r0, r7, #26
    1e2c:	0fc3      	lsrs	r3, r0, #31
    1e2e:	4699      	mov	r9, r3
    1e30:	b2c9      	uxtb	r1, r1
    1e32:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    1e34:	077b      	lsls	r3, r7, #29
    1e36:	d500      	bpl.n	1e3a <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    1e38:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    1e3a:	2303      	movs	r3, #3
    1e3c:	403b      	ands	r3, r7
    1e3e:	2b01      	cmp	r3, #1
    1e40:	d03b      	beq.n	1eba <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    1e42:	425c      	negs	r4, r3
    1e44:	415c      	adcs	r4, r3
        frameControl = 0x03;
    1e46:	b2e0      	uxtb	r0, r4
    1e48:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    1e4a:	ac01      	add	r4, sp, #4
    1e4c:	8964      	ldrh	r4, [r4, #10]
    1e4e:	487b      	ldr	r0, [pc, #492]	; (203c <STACK_SIZE+0x3c>)
    1e50:	8800      	ldrh	r0, [r0, #0]
    1e52:	42a0      	cmp	r0, r4
    1e54:	d034      	beq.n	1ec0 <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    1e56:	2400      	movs	r4, #0
        headerLength = 7;
    1e58:	2007      	movs	r0, #7
    1e5a:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    1e5c:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    1e5e:	4661      	mov	r1, ip
    1e60:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    1e62:	4640      	mov	r0, r8
    1e64:	2800      	cmp	r0, #0
    1e66:	d000      	beq.n	1e6a <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    1e68:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    1e6a:	2a00      	cmp	r2, #0
    1e6c:	d037      	beq.n	1ede <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    1e6e:	3102      	adds	r1, #2
    1e70:	b2c9      	uxtb	r1, r1
    1e72:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    1e74:	2124      	movs	r1, #36	; 0x24
    1e76:	4039      	ands	r1, r7
    1e78:	2920      	cmp	r1, #32
    1e7a:	d034      	beq.n	1ee6 <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    1e7c:	2b03      	cmp	r3, #3
    1e7e:	d036      	beq.n	1eee <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    1e80:	a904      	add	r1, sp, #16
    1e82:	44ac      	add	ip, r5
    1e84:	4663      	mov	r3, ip
    1e86:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    1e88:	4653      	mov	r3, sl
    1e8a:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    1e8c:	a901      	add	r1, sp, #4
    1e8e:	464b      	mov	r3, r9
    1e90:	015b      	lsls	r3, r3, #5
    1e92:	469c      	mov	ip, r3
    1e94:	7808      	ldrb	r0, [r1, #0]
    1e96:	2320      	movs	r3, #32
    1e98:	4398      	bics	r0, r3
    1e9a:	4663      	mov	r3, ip
    1e9c:	4318      	orrs	r0, r3
    1e9e:	7008      	strb	r0, [r1, #0]
    1ea0:	4684      	mov	ip, r0
    1ea2:	43c1      	mvns	r1, r0
    1ea4:	078b      	lsls	r3, r1, #30
    1ea6:	d02a      	beq.n	1efe <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    1ea8:	4643      	mov	r3, r8
    1eaa:	2b00      	cmp	r3, #0
    1eac:	d049      	beq.n	1f42 <MiMAC_SendPacket+0x142>
    1eae:	2a00      	cmp	r2, #0
    1eb0:	d02f      	beq.n	1f12 <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    1eb2:	2088      	movs	r0, #136	; 0x88
    1eb4:	a904      	add	r1, sp, #16
    1eb6:	7088      	strb	r0, [r1, #2]
    1eb8:	e02e      	b.n	1f18 <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    1eba:	2003      	movs	r0, #3
    1ebc:	4682      	mov	sl, r0
    1ebe:	e7c4      	b.n	1e4a <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    1ec0:	485f      	ldr	r0, [pc, #380]	; (2040 <STACK_SIZE+0x40>)
    1ec2:	4284      	cmp	r4, r0
    1ec4:	d007      	beq.n	1ed6 <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    1ec6:	2440      	movs	r4, #64	; 0x40
    1ec8:	4650      	mov	r0, sl
    1eca:	4320      	orrs	r0, r4
    1ecc:	4682      	mov	sl, r0
        IntraPAN = true;
    1ece:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    1ed0:	2005      	movs	r0, #5
    1ed2:	4684      	mov	ip, r0
        IntraPAN = true;
    1ed4:	e7c2      	b.n	1e5c <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    1ed6:	2400      	movs	r4, #0
        headerLength = 7;
    1ed8:	2007      	movs	r0, #7
    1eda:	4684      	mov	ip, r0
    1edc:	e7be      	b.n	1e5c <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    1ede:	3108      	adds	r1, #8
    1ee0:	b2c9      	uxtb	r1, r1
    1ee2:	468c      	mov	ip, r1
    1ee4:	e7c6      	b.n	1e74 <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    1ee6:	4650      	mov	r0, sl
    1ee8:	4308      	orrs	r0, r1
    1eea:	4682      	mov	sl, r0
    1eec:	e7c6      	b.n	1e7c <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    1eee:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    1ef0:	2300      	movs	r3, #0
    1ef2:	4699      	mov	r9, r3
        IntraPAN = false;
    1ef4:	2400      	movs	r4, #0
        frameControl = 0x00;
    1ef6:	469a      	mov	sl, r3
        headerLength = 7;
    1ef8:	3307      	adds	r3, #7
    1efa:	469c      	mov	ip, r3
    1efc:	e7c0      	b.n	1e80 <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    1efe:	a904      	add	r1, sp, #16
    1f00:	2080      	movs	r0, #128	; 0x80
    1f02:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    1f04:	4e4f      	ldr	r6, [pc, #316]	; (2044 <STACK_SIZE+0x44>)
    1f06:	7830      	ldrb	r0, [r6, #0]
    1f08:	1c43      	adds	r3, r0, #1
    1f0a:	7033      	strb	r3, [r6, #0]
    1f0c:	70c8      	strb	r0, [r1, #3]
    1f0e:	2104      	movs	r1, #4
    1f10:	e02e      	b.n	1f70 <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    1f12:	20c8      	movs	r0, #200	; 0xc8
    1f14:	a904      	add	r1, sp, #16
    1f16:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    1f18:	494a      	ldr	r1, [pc, #296]	; (2044 <STACK_SIZE+0x44>)
    1f1a:	7808      	ldrb	r0, [r1, #0]
    1f1c:	1c43      	adds	r3, r0, #1
    1f1e:	700b      	strb	r3, [r1, #0]
    1f20:	a904      	add	r1, sp, #16
    1f22:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    1f24:	a801      	add	r0, sp, #4
    1f26:	7a83      	ldrb	r3, [r0, #10]
    1f28:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    1f2a:	7ac0      	ldrb	r0, [r0, #11]
    1f2c:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    1f2e:	4663      	mov	r3, ip
    1f30:	075b      	lsls	r3, r3, #29
    1f32:	d418      	bmi.n	1f66 <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    1f34:	a904      	add	r1, sp, #16
    1f36:	7830      	ldrb	r0, [r6, #0]
    1f38:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    1f3a:	7870      	ldrb	r0, [r6, #1]
    1f3c:	71c8      	strb	r0, [r1, #7]
    1f3e:	2108      	movs	r1, #8
    1f40:	e016      	b.n	1f70 <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    1f42:	2a00      	cmp	r2, #0
    1f44:	d05c      	beq.n	2000 <STACK_SIZE>
			packet[loc++] = 0x8C;
    1f46:	a904      	add	r1, sp, #16
    1f48:	208c      	movs	r0, #140	; 0x8c
    1f4a:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    1f4c:	4b3d      	ldr	r3, [pc, #244]	; (2044 <STACK_SIZE+0x44>)
    1f4e:	7818      	ldrb	r0, [r3, #0]
    1f50:	1c47      	adds	r7, r0, #1
    1f52:	701f      	strb	r7, [r3, #0]
    1f54:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    1f56:	ab01      	add	r3, sp, #4
    1f58:	7a98      	ldrb	r0, [r3, #10]
    1f5a:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    1f5c:	7ad8      	ldrb	r0, [r3, #11]
    1f5e:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    1f60:	4663      	mov	r3, ip
    1f62:	075b      	lsls	r3, r3, #29
    1f64:	d560      	bpl.n	2028 <STACK_SIZE+0x28>
			packet[loc++] = 0xFF;
    1f66:	a904      	add	r1, sp, #16
    1f68:	20ff      	movs	r0, #255	; 0xff
    1f6a:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    1f6c:	71c8      	strb	r0, [r1, #7]
    1f6e:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    1f70:	2c00      	cmp	r4, #0
    1f72:	d109      	bne.n	1f88 <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    1f74:	1c48      	adds	r0, r1, #1
    1f76:	b2c0      	uxtb	r0, r0
    1f78:	ac04      	add	r4, sp, #16
    1f7a:	4e30      	ldr	r6, [pc, #192]	; (203c <STACK_SIZE+0x3c>)
    1f7c:	7833      	ldrb	r3, [r6, #0]
    1f7e:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    1f80:	3102      	adds	r1, #2
    1f82:	b2c9      	uxtb	r1, r1
    1f84:	7876      	ldrb	r6, [r6, #1]
    1f86:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    1f88:	2a00      	cmp	r2, #0
    1f8a:	d02a      	beq.n	1fe2 <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    1f8c:	a804      	add	r0, sp, #16
    1f8e:	4c2e      	ldr	r4, [pc, #184]	; (2048 <STACK_SIZE+0x48>)
    1f90:	7822      	ldrb	r2, [r4, #0]
    1f92:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    1f94:	1c8a      	adds	r2, r1, #2
    1f96:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    1f98:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    1f9a:	b2c9      	uxtb	r1, r1
    1f9c:	7864      	ldrb	r4, [r4, #1]
    1f9e:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    1fa0:	2d00      	cmp	r5, #0
    1fa2:	d00a      	beq.n	1fba <MiMAC_SendPacket+0x1ba>
    1fa4:	9900      	ldr	r1, [sp, #0]
    1fa6:	1955      	adds	r5, r2, r5
    1fa8:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    1faa:	ae04      	add	r6, sp, #16
    1fac:	1c50      	adds	r0, r2, #1
    1fae:	780c      	ldrb	r4, [r1, #0]
    1fb0:	54b4      	strb	r4, [r6, r2]
    1fb2:	3101      	adds	r1, #1
    1fb4:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    1fb6:	4295      	cmp	r5, r2
    1fb8:	d1f8      	bne.n	1fac <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    1fba:	4a24      	ldr	r2, [pc, #144]	; (204c <STACK_SIZE+0x4c>)
    1fbc:	9b00      	ldr	r3, [sp, #0]
    1fbe:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    1fc0:	4b23      	ldr	r3, [pc, #140]	; (2050 <STACK_SIZE+0x50>)
    1fc2:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    1fc4:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    1fc6:	4b23      	ldr	r3, [pc, #140]	; (2054 <STACK_SIZE+0x54>)
    1fc8:	465a      	mov	r2, fp
    1fca:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    1fcc:	a804      	add	r0, sp, #16
    1fce:	4b22      	ldr	r3, [pc, #136]	; (2058 <STACK_SIZE+0x58>)
    1fd0:	4798      	blx	r3
    return true;
}
    1fd2:	2001      	movs	r0, #1
    1fd4:	b025      	add	sp, #148	; 0x94
    1fd6:	bc3c      	pop	{r2, r3, r4, r5}
    1fd8:	4690      	mov	r8, r2
    1fda:	4699      	mov	r9, r3
    1fdc:	46a2      	mov	sl, r4
    1fde:	46ab      	mov	fp, r5
    1fe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    1fe2:	4a1e      	ldr	r2, [pc, #120]	; (205c <STACK_SIZE+0x5c>)
    1fe4:	6850      	ldr	r0, [r2, #4]
    1fe6:	000b      	movs	r3, r1
    1fe8:	3308      	adds	r3, #8
    1fea:	b2db      	uxtb	r3, r3
    1fec:	ae04      	add	r6, sp, #16
    1fee:	1c4a      	adds	r2, r1, #1
    1ff0:	b2d2      	uxtb	r2, r2
    1ff2:	7804      	ldrb	r4, [r0, #0]
    1ff4:	5474      	strb	r4, [r6, r1]
    1ff6:	3001      	adds	r0, #1
    1ff8:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    1ffa:	429a      	cmp	r2, r3
    1ffc:	d1f7      	bne.n	1fee <MiMAC_SendPacket+0x1ee>
    1ffe:	e7cf      	b.n	1fa0 <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    2000:	a904      	add	r1, sp, #16
    2002:	20cc      	movs	r0, #204	; 0xcc
    2004:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    2006:	4b0f      	ldr	r3, [pc, #60]	; (2044 <STACK_SIZE+0x44>)
    2008:	4698      	mov	r8, r3
    200a:	7818      	ldrb	r0, [r3, #0]
    200c:	1c43      	adds	r3, r0, #1
    200e:	4699      	mov	r9, r3
    2010:	4643      	mov	r3, r8
    2012:	464f      	mov	r7, r9
    2014:	701f      	strb	r7, [r3, #0]
    2016:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    2018:	a801      	add	r0, sp, #4
    201a:	7a83      	ldrb	r3, [r0, #10]
    201c:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    201e:	7ac0      	ldrb	r0, [r0, #11]
    2020:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    2022:	4663      	mov	r3, ip
    2024:	075b      	lsls	r3, r3, #29
    2026:	d49e      	bmi.n	1f66 <MiMAC_SendPacket+0x166>
        headerLength = 7;
    2028:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    202a:	ab04      	add	r3, sp, #16
    202c:	1819      	adds	r1, r3, r0
    202e:	5c33      	ldrb	r3, [r6, r0]
    2030:	718b      	strb	r3, [r1, #6]
    2032:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    2034:	2808      	cmp	r0, #8
    2036:	d1f8      	bne.n	202a <STACK_SIZE+0x2a>
					packet[loc++] = transParam.DestAddress[i];
    2038:	210e      	movs	r1, #14
    203a:	e799      	b.n	1f70 <MiMAC_SendPacket+0x170>
    203c:	20000338 	.word	0x20000338
    2040:	0000ffff 	.word	0x0000ffff
    2044:	2000031c 	.word	0x2000031c
    2048:	20000320 	.word	0x20000320
    204c:	20000128 	.word	0x20000128
    2050:	20000120 	.word	0x20000120
    2054:	20000124 	.word	0x20000124
    2058:	000024fd 	.word	0x000024fd
    205c:	20000328 	.word	0x20000328

00002060 <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    2060:	4b04      	ldr	r3, [pc, #16]	; (2074 <MiMAC_DiscardPacket+0x14>)
    2062:	781b      	ldrb	r3, [r3, #0]
    2064:	2b03      	cmp	r3, #3
    2066:	d804      	bhi.n	2072 <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    2068:	01da      	lsls	r2, r3, #7
    206a:	1ad3      	subs	r3, r2, r3
    206c:	2100      	movs	r1, #0
    206e:	4a02      	ldr	r2, [pc, #8]	; (2078 <MiMAC_DiscardPacket+0x18>)
    2070:	5499      	strb	r1, [r3, r2]
	}
}
    2072:	4770      	bx	lr
    2074:	20000009 	.word	0x20000009
    2078:	2000033c 	.word	0x2000033c

0000207c <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    207c:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    207e:	22ff      	movs	r2, #255	; 0xff
    2080:	4bcd      	ldr	r3, [pc, #820]	; (23b8 <MiMAC_ReceivedPacket+0x33c>)
    2082:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    2084:	4bcd      	ldr	r3, [pc, #820]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2086:	781b      	ldrb	r3, [r3, #0]
    2088:	2b00      	cmp	r3, #0
    208a:	d000      	beq.n	208e <MiMAC_ReceivedPacket+0x12>
    208c:	e1bd      	b.n	240a <MiMAC_ReceivedPacket+0x38e>
    208e:	337f      	adds	r3, #127	; 0x7f
    2090:	4aca      	ldr	r2, [pc, #808]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2092:	5cd3      	ldrb	r3, [r2, r3]
    2094:	2b00      	cmp	r3, #0
    2096:	d10b      	bne.n	20b0 <MiMAC_ReceivedPacket+0x34>
    2098:	33fe      	adds	r3, #254	; 0xfe
    209a:	5cd3      	ldrb	r3, [r2, r3]
    209c:	2b00      	cmp	r3, #0
    209e:	d12e      	bne.n	20fe <MiMAC_ReceivedPacket+0x82>
    20a0:	237e      	movs	r3, #126	; 0x7e
    20a2:	33ff      	adds	r3, #255	; 0xff
    20a4:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    20a6:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    20a8:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    20aa:	2b00      	cmp	r3, #0
    20ac:	d101      	bne.n	20b2 <MiMAC_ReceivedPacket+0x36>
}
    20ae:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    20b0:	2201      	movs	r2, #1
			BankIndex = i;
    20b2:	4bc1      	ldr	r3, [pc, #772]	; (23b8 <MiMAC_ReceivedPacket+0x33c>)
    20b4:	701a      	strb	r2, [r3, #0]
	return false;
    20b6:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    20b8:	2a03      	cmp	r2, #3
    20ba:	d8f8      	bhi.n	20ae <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    20bc:	0010      	movs	r0, r2
    20be:	01d1      	lsls	r1, r2, #7
    20c0:	1a89      	subs	r1, r1, r2
    20c2:	4bbe      	ldr	r3, [pc, #760]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    20c4:	185b      	adds	r3, r3, r1
    20c6:	785d      	ldrb	r5, [r3, #1]
    20c8:	2440      	movs	r4, #64	; 0x40
    20ca:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    20cc:	49bc      	ldr	r1, [pc, #752]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    20ce:	2400      	movs	r4, #0
    20d0:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    20d2:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    20d4:	789b      	ldrb	r3, [r3, #2]
    20d6:	2133      	movs	r1, #51	; 0x33
    20d8:	438b      	bics	r3, r1
		switch (addrMode)
    20da:	b2d9      	uxtb	r1, r3
    20dc:	2988      	cmp	r1, #136	; 0x88
    20de:	d100      	bne.n	20e2 <MiMAC_ReceivedPacket+0x66>
    20e0:	e0c4      	b.n	226c <MiMAC_ReceivedPacket+0x1f0>
    20e2:	d90e      	bls.n	2102 <MiMAC_ReceivedPacket+0x86>
    20e4:	b2d9      	uxtb	r1, r3
    20e6:	29c8      	cmp	r1, #200	; 0xc8
    20e8:	d046      	beq.n	2178 <MiMAC_ReceivedPacket+0xfc>
    20ea:	29cc      	cmp	r1, #204	; 0xcc
    20ec:	d100      	bne.n	20f0 <MiMAC_ReceivedPacket+0x74>
    20ee:	e08a      	b.n	2206 <MiMAC_ReceivedPacket+0x18a>
    20f0:	298c      	cmp	r1, #140	; 0x8c
    20f2:	d100      	bne.n	20f6 <MiMAC_ReceivedPacket+0x7a>
    20f4:	e104      	b.n	2300 <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    20f6:	4bb3      	ldr	r3, [pc, #716]	; (23c4 <MiMAC_ReceivedPacket+0x348>)
    20f8:	4798      	blx	r3
			return false;
    20fa:	2000      	movs	r0, #0
    20fc:	e7d7      	b.n	20ae <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    20fe:	2202      	movs	r2, #2
    2100:	e7d7      	b.n	20b2 <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    2102:	2b08      	cmp	r3, #8
    2104:	d100      	bne.n	2108 <MiMAC_ReceivedPacket+0x8c>
    2106:	e131      	b.n	236c <MiMAC_ReceivedPacket+0x2f0>
    2108:	2980      	cmp	r1, #128	; 0x80
    210a:	d1f4      	bne.n	20f6 <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    210c:	4bac      	ldr	r3, [pc, #688]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    210e:	7819      	ldrb	r1, [r3, #0]
    2110:	2404      	movs	r4, #4
    2112:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    2114:	2480      	movs	r4, #128	; 0x80
    2116:	4264      	negs	r4, r4
    2118:	4321      	orrs	r1, r4
    211a:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    211c:	2101      	movs	r1, #1
    211e:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    2120:	4ca6      	ldr	r4, [pc, #664]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2122:	01d1      	lsls	r1, r2, #7
    2124:	1a88      	subs	r0, r1, r2
    2126:	1821      	adds	r1, r4, r0
    2128:	790d      	ldrb	r5, [r1, #4]
    212a:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    212c:	7949      	ldrb	r1, [r1, #5]
    212e:	7459      	strb	r1, [r3, #17]
    2130:	01d1      	lsls	r1, r2, #7
    2132:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    2134:	1d91      	adds	r1, r2, #6
    2136:	1909      	adds	r1, r1, r4
    2138:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    213a:	5d01      	ldrb	r1, [r0, r4]
    213c:	390b      	subs	r1, #11
    213e:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    2140:	3208      	adds	r2, #8
    2142:	1912      	adds	r2, r2, r4
    2144:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    2146:	4b9c      	ldr	r3, [pc, #624]	; (23b8 <MiMAC_ReceivedPacket+0x33c>)
    2148:	781b      	ldrb	r3, [r3, #0]
    214a:	01d9      	lsls	r1, r3, #7
    214c:	1ac9      	subs	r1, r1, r3
    214e:	4a9b      	ldr	r2, [pc, #620]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2150:	1852      	adds	r2, r2, r1
    2152:	7851      	ldrb	r1, [r2, #1]
    2154:	070a      	lsls	r2, r1, #28
    2156:	d500      	bpl.n	215a <MiMAC_ReceivedPacket+0xde>
    2158:	e129      	b.n	23ae <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    215a:	2207      	movs	r2, #7
    215c:	400a      	ands	r2, r1
    215e:	2a01      	cmp	r2, #1
    2160:	d100      	bne.n	2164 <MiMAC_ReceivedPacket+0xe8>
    2162:	e131      	b.n	23c8 <MiMAC_ReceivedPacket+0x34c>
    2164:	2a00      	cmp	r2, #0
    2166:	d100      	bne.n	216a <MiMAC_ReceivedPacket+0xee>
    2168:	e149      	b.n	23fe <MiMAC_ReceivedPacket+0x382>
    216a:	2a03      	cmp	r2, #3
    216c:	d100      	bne.n	2170 <MiMAC_ReceivedPacket+0xf4>
    216e:	e13e      	b.n	23ee <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    2170:	4b94      	ldr	r3, [pc, #592]	; (23c4 <MiMAC_ReceivedPacket+0x348>)
    2172:	4798      	blx	r3
			return false;
    2174:	2000      	movs	r0, #0
    2176:	e79a      	b.n	20ae <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    2178:	01d1      	lsls	r1, r2, #7
    217a:	1a89      	subs	r1, r1, r2
    217c:	4b8f      	ldr	r3, [pc, #572]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    217e:	185b      	adds	r3, r3, r1
    2180:	799b      	ldrb	r3, [r3, #6]
    2182:	2bff      	cmp	r3, #255	; 0xff
    2184:	d01c      	beq.n	21c0 <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    2186:	498e      	ldr	r1, [pc, #568]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    2188:	780c      	ldrb	r4, [r1, #0]
    218a:	2380      	movs	r3, #128	; 0x80
    218c:	425b      	negs	r3, r3
    218e:	4323      	orrs	r3, r4
    2190:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    2192:	2d00      	cmp	r5, #0
    2194:	d021      	beq.n	21da <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    2196:	4c89      	ldr	r4, [pc, #548]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2198:	01c3      	lsls	r3, r0, #7
    219a:	1a18      	subs	r0, r3, r0
    219c:	1823      	adds	r3, r4, r0
    219e:	791d      	ldrb	r5, [r3, #4]
    21a0:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    21a2:	795b      	ldrb	r3, [r3, #5]
    21a4:	744b      	strb	r3, [r1, #17]
    21a6:	01d3      	lsls	r3, r2, #7
    21a8:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    21aa:	0013      	movs	r3, r2
    21ac:	3308      	adds	r3, #8
    21ae:	191b      	adds	r3, r3, r4
    21b0:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    21b2:	5d03      	ldrb	r3, [r0, r4]
    21b4:	3b13      	subs	r3, #19
    21b6:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    21b8:	3210      	adds	r2, #16
    21ba:	1912      	adds	r2, r2, r4
    21bc:	608a      	str	r2, [r1, #8]
    21be:	e7c2      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    21c0:	01d1      	lsls	r1, r2, #7
    21c2:	1a89      	subs	r1, r1, r2
    21c4:	4b7d      	ldr	r3, [pc, #500]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    21c6:	185b      	adds	r3, r3, r1
    21c8:	79db      	ldrb	r3, [r3, #7]
    21ca:	2bff      	cmp	r3, #255	; 0xff
    21cc:	d1db      	bne.n	2186 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    21ce:	497c      	ldr	r1, [pc, #496]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    21d0:	780b      	ldrb	r3, [r1, #0]
    21d2:	2404      	movs	r4, #4
    21d4:	4323      	orrs	r3, r4
    21d6:	700b      	strb	r3, [r1, #0]
    21d8:	e7d5      	b.n	2186 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    21da:	4979      	ldr	r1, [pc, #484]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    21dc:	4c77      	ldr	r4, [pc, #476]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    21de:	01c3      	lsls	r3, r0, #7
    21e0:	1a18      	subs	r0, r3, r0
    21e2:	1823      	adds	r3, r4, r0
    21e4:	7a1d      	ldrb	r5, [r3, #8]
    21e6:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    21e8:	7a5b      	ldrb	r3, [r3, #9]
    21ea:	744b      	strb	r3, [r1, #17]
    21ec:	01d3      	lsls	r3, r2, #7
    21ee:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    21f0:	0013      	movs	r3, r2
    21f2:	330a      	adds	r3, #10
    21f4:	191b      	adds	r3, r3, r4
    21f6:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    21f8:	5d03      	ldrb	r3, [r0, r4]
    21fa:	3b15      	subs	r3, #21
    21fc:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    21fe:	3212      	adds	r2, #18
    2200:	1912      	adds	r2, r2, r4
    2202:	608a      	str	r2, [r1, #8]
    2204:	e79f      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    2206:	496e      	ldr	r1, [pc, #440]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    2208:	780c      	ldrb	r4, [r1, #0]
    220a:	2380      	movs	r3, #128	; 0x80
    220c:	425b      	negs	r3, r3
    220e:	4323      	orrs	r3, r4
    2210:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    2212:	2d00      	cmp	r5, #0
    2214:	d014      	beq.n	2240 <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    2216:	4c69      	ldr	r4, [pc, #420]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2218:	01d3      	lsls	r3, r2, #7
    221a:	1a98      	subs	r0, r3, r2
    221c:	1823      	adds	r3, r4, r0
    221e:	791d      	ldrb	r5, [r3, #4]
    2220:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    2222:	795b      	ldrb	r3, [r3, #5]
    2224:	744b      	strb	r3, [r1, #17]
    2226:	01d3      	lsls	r3, r2, #7
    2228:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    222a:	0013      	movs	r3, r2
    222c:	330e      	adds	r3, #14
    222e:	191b      	adds	r3, r3, r4
    2230:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    2232:	5d03      	ldrb	r3, [r0, r4]
    2234:	3b19      	subs	r3, #25
    2236:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    2238:	3216      	adds	r2, #22
    223a:	1912      	adds	r2, r2, r4
    223c:	608a      	str	r2, [r1, #8]
    223e:	e782      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    2240:	495f      	ldr	r1, [pc, #380]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    2242:	4c5e      	ldr	r4, [pc, #376]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2244:	01d3      	lsls	r3, r2, #7
    2246:	1a98      	subs	r0, r3, r2
    2248:	1823      	adds	r3, r4, r0
    224a:	7b9d      	ldrb	r5, [r3, #14]
    224c:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    224e:	7bdb      	ldrb	r3, [r3, #15]
    2250:	744b      	strb	r3, [r1, #17]
    2252:	01d3      	lsls	r3, r2, #7
    2254:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    2256:	0013      	movs	r3, r2
    2258:	3310      	adds	r3, #16
    225a:	191b      	adds	r3, r3, r4
    225c:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    225e:	5d03      	ldrb	r3, [r0, r4]
    2260:	3b1b      	subs	r3, #27
    2262:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    2264:	3218      	adds	r2, #24
    2266:	1912      	adds	r2, r2, r4
    2268:	608a      	str	r2, [r1, #8]
    226a:	e76c      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    226c:	01d1      	lsls	r1, r2, #7
    226e:	1a89      	subs	r1, r1, r2
    2270:	4b52      	ldr	r3, [pc, #328]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2272:	185b      	adds	r3, r3, r1
    2274:	799b      	ldrb	r3, [r3, #6]
    2276:	2bff      	cmp	r3, #255	; 0xff
    2278:	d01f      	beq.n	22ba <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    227a:	4b51      	ldr	r3, [pc, #324]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    227c:	781c      	ldrb	r4, [r3, #0]
    227e:	2180      	movs	r1, #128	; 0x80
    2280:	4249      	negs	r1, r1
    2282:	4321      	orrs	r1, r4
    2284:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    2286:	2101      	movs	r1, #1
    2288:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    228a:	2d00      	cmp	r5, #0
    228c:	d122      	bne.n	22d4 <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    228e:	0019      	movs	r1, r3
    2290:	4c4a      	ldr	r4, [pc, #296]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2292:	01c3      	lsls	r3, r0, #7
    2294:	1a18      	subs	r0, r3, r0
    2296:	1823      	adds	r3, r4, r0
    2298:	7a1d      	ldrb	r5, [r3, #8]
    229a:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    229c:	7a5b      	ldrb	r3, [r3, #9]
    229e:	744b      	strb	r3, [r1, #17]
    22a0:	01d3      	lsls	r3, r2, #7
    22a2:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    22a4:	0013      	movs	r3, r2
    22a6:	330a      	adds	r3, #10
    22a8:	191b      	adds	r3, r3, r4
    22aa:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    22ac:	5d03      	ldrb	r3, [r0, r4]
    22ae:	3b0f      	subs	r3, #15
    22b0:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    22b2:	320c      	adds	r2, #12
    22b4:	1912      	adds	r2, r2, r4
    22b6:	608a      	str	r2, [r1, #8]
    22b8:	e745      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    22ba:	01d1      	lsls	r1, r2, #7
    22bc:	1a89      	subs	r1, r1, r2
    22be:	4b3f      	ldr	r3, [pc, #252]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    22c0:	185b      	adds	r3, r3, r1
    22c2:	79db      	ldrb	r3, [r3, #7]
    22c4:	2bff      	cmp	r3, #255	; 0xff
    22c6:	d1d8      	bne.n	227a <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    22c8:	493d      	ldr	r1, [pc, #244]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    22ca:	780b      	ldrb	r3, [r1, #0]
    22cc:	2404      	movs	r4, #4
    22ce:	4323      	orrs	r3, r4
    22d0:	700b      	strb	r3, [r1, #0]
    22d2:	e7d2      	b.n	227a <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    22d4:	493a      	ldr	r1, [pc, #232]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    22d6:	4c39      	ldr	r4, [pc, #228]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    22d8:	01c3      	lsls	r3, r0, #7
    22da:	1a18      	subs	r0, r3, r0
    22dc:	1823      	adds	r3, r4, r0
    22de:	791d      	ldrb	r5, [r3, #4]
    22e0:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    22e2:	795b      	ldrb	r3, [r3, #5]
    22e4:	744b      	strb	r3, [r1, #17]
    22e6:	01d3      	lsls	r3, r2, #7
    22e8:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    22ea:	0013      	movs	r3, r2
    22ec:	3308      	adds	r3, #8
    22ee:	191b      	adds	r3, r3, r4
    22f0:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    22f2:	5d03      	ldrb	r3, [r0, r4]
    22f4:	3b0d      	subs	r3, #13
    22f6:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    22f8:	320a      	adds	r2, #10
    22fa:	1912      	adds	r2, r2, r4
    22fc:	608a      	str	r2, [r1, #8]
    22fe:	e722      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    2300:	4b2f      	ldr	r3, [pc, #188]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    2302:	781c      	ldrb	r4, [r3, #0]
    2304:	2180      	movs	r1, #128	; 0x80
    2306:	4249      	negs	r1, r1
    2308:	4321      	orrs	r1, r4
    230a:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    230c:	2101      	movs	r1, #1
    230e:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    2310:	2d00      	cmp	r5, #0
    2312:	d015      	beq.n	2340 <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    2314:	0019      	movs	r1, r3
    2316:	4c29      	ldr	r4, [pc, #164]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2318:	01d3      	lsls	r3, r2, #7
    231a:	1a98      	subs	r0, r3, r2
    231c:	1823      	adds	r3, r4, r0
    231e:	791d      	ldrb	r5, [r3, #4]
    2320:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    2322:	795b      	ldrb	r3, [r3, #5]
    2324:	744b      	strb	r3, [r1, #17]
    2326:	01d3      	lsls	r3, r2, #7
    2328:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    232a:	0013      	movs	r3, r2
    232c:	330e      	adds	r3, #14
    232e:	191b      	adds	r3, r3, r4
    2330:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    2332:	5d03      	ldrb	r3, [r0, r4]
    2334:	3b13      	subs	r3, #19
    2336:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    2338:	3210      	adds	r2, #16
    233a:	1912      	adds	r2, r2, r4
    233c:	608a      	str	r2, [r1, #8]
    233e:	e702      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    2340:	491f      	ldr	r1, [pc, #124]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    2342:	4c1e      	ldr	r4, [pc, #120]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2344:	01d3      	lsls	r3, r2, #7
    2346:	1a98      	subs	r0, r3, r2
    2348:	1823      	adds	r3, r4, r0
    234a:	7b5d      	ldrb	r5, [r3, #13]
    234c:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    234e:	7b9b      	ldrb	r3, [r3, #14]
    2350:	744b      	strb	r3, [r1, #17]
    2352:	01d3      	lsls	r3, r2, #7
    2354:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    2356:	0013      	movs	r3, r2
    2358:	330f      	adds	r3, #15
    235a:	191b      	adds	r3, r3, r4
    235c:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    235e:	5d03      	ldrb	r3, [r0, r4]
    2360:	3b15      	subs	r3, #21
    2362:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    2364:	3212      	adds	r2, #18
    2366:	1912      	adds	r2, r2, r4
    2368:	608a      	str	r2, [r1, #8]
    236a:	e6ec      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    236c:	01d1      	lsls	r1, r2, #7
    236e:	1a89      	subs	r1, r1, r2
    2370:	4b12      	ldr	r3, [pc, #72]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    2372:	185b      	adds	r3, r3, r1
    2374:	799b      	ldrb	r3, [r3, #6]
    2376:	2bff      	cmp	r3, #255	; 0xff
    2378:	d00c      	beq.n	2394 <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    237a:	4911      	ldr	r1, [pc, #68]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    237c:	4c0f      	ldr	r4, [pc, #60]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    237e:	01c3      	lsls	r3, r0, #7
    2380:	1a18      	subs	r0, r3, r0
    2382:	5d03      	ldrb	r3, [r0, r4]
    2384:	3b0a      	subs	r3, #10
    2386:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    2388:	01d3      	lsls	r3, r2, #7
    238a:	1a9a      	subs	r2, r3, r2
    238c:	3208      	adds	r2, #8
    238e:	1912      	adds	r2, r2, r4
    2390:	608a      	str	r2, [r1, #8]
			break;
    2392:	e6d8      	b.n	2146 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    2394:	01d1      	lsls	r1, r2, #7
    2396:	1a89      	subs	r1, r1, r2
    2398:	4b08      	ldr	r3, [pc, #32]	; (23bc <MiMAC_ReceivedPacket+0x340>)
    239a:	185b      	adds	r3, r3, r1
    239c:	79db      	ldrb	r3, [r3, #7]
    239e:	2bff      	cmp	r3, #255	; 0xff
    23a0:	d1eb      	bne.n	237a <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    23a2:	4907      	ldr	r1, [pc, #28]	; (23c0 <MiMAC_ReceivedPacket+0x344>)
    23a4:	780b      	ldrb	r3, [r1, #0]
    23a6:	2404      	movs	r4, #4
    23a8:	4323      	orrs	r3, r4
    23aa:	700b      	strb	r3, [r1, #0]
    23ac:	e7e5      	b.n	237a <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    23ae:	4b05      	ldr	r3, [pc, #20]	; (23c4 <MiMAC_ReceivedPacket+0x348>)
    23b0:	4798      	blx	r3
			return false;
    23b2:	2000      	movs	r0, #0
    23b4:	e67b      	b.n	20ae <MiMAC_ReceivedPacket+0x32>
    23b6:	46c0      	nop			; (mov r8, r8)
    23b8:	20000009 	.word	0x20000009
    23bc:	2000033c 	.word	0x2000033c
    23c0:	200012c4 	.word	0x200012c4
    23c4:	00002061 	.word	0x00002061
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    23c8:	4912      	ldr	r1, [pc, #72]	; (2414 <MiMAC_ReceivedPacket+0x398>)
    23ca:	780a      	ldrb	r2, [r1, #0]
    23cc:	2003      	movs	r0, #3
    23ce:	4382      	bics	r2, r0
    23d0:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    23d2:	4a11      	ldr	r2, [pc, #68]	; (2418 <MiMAC_ReceivedPacket+0x39c>)
    23d4:	01d9      	lsls	r1, r3, #7
    23d6:	1acb      	subs	r3, r1, r3
    23d8:	5c98      	ldrb	r0, [r3, r2]
    23da:	490e      	ldr	r1, [pc, #56]	; (2414 <MiMAC_ReceivedPacket+0x398>)
    23dc:	18d3      	adds	r3, r2, r3
    23de:	181a      	adds	r2, r3, r0
    23e0:	3a01      	subs	r2, #1
    23e2:	7812      	ldrb	r2, [r2, #0]
    23e4:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    23e6:	5c1b      	ldrb	r3, [r3, r0]
    23e8:	734b      	strb	r3, [r1, #13]
		return true;
    23ea:	2001      	movs	r0, #1
    23ec:	e65f      	b.n	20ae <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    23ee:	4909      	ldr	r1, [pc, #36]	; (2414 <MiMAC_ReceivedPacket+0x398>)
    23f0:	780a      	ldrb	r2, [r1, #0]
    23f2:	2003      	movs	r0, #3
    23f4:	4382      	bics	r2, r0
    23f6:	2001      	movs	r0, #1
    23f8:	4302      	orrs	r2, r0
    23fa:	700a      	strb	r2, [r1, #0]
			break;
    23fc:	e7e9      	b.n	23d2 <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    23fe:	4905      	ldr	r1, [pc, #20]	; (2414 <MiMAC_ReceivedPacket+0x398>)
    2400:	780a      	ldrb	r2, [r1, #0]
    2402:	2003      	movs	r0, #3
    2404:	4302      	orrs	r2, r0
    2406:	700a      	strb	r2, [r1, #0]
			break;
    2408:	e7e3      	b.n	23d2 <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    240a:	2200      	movs	r2, #0
    240c:	4b03      	ldr	r3, [pc, #12]	; (241c <MiMAC_ReceivedPacket+0x3a0>)
    240e:	701a      	strb	r2, [r3, #0]
    2410:	e654      	b.n	20bc <MiMAC_ReceivedPacket+0x40>
    2412:	46c0      	nop			; (mov r8, r8)
    2414:	200012c4 	.word	0x200012c4
    2418:	2000033c 	.word	0x2000033c
    241c:	20000009 	.word	0x20000009

00002420 <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    2420:	0100      	lsls	r0, r0, #4
}
    2422:	4770      	bx	lr

00002424 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    2424:	4800      	ldr	r0, [pc, #0]	; (2428 <MiMAC_GetPHYChannelInfo+0x4>)
    2426:	4770      	bx	lr
    2428:	07fff800 	.word	0x07fff800

0000242c <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    242c:	4b02      	ldr	r3, [pc, #8]	; (2438 <PHY_DataConf+0xc>)
    242e:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    2430:	2201      	movs	r2, #1
    2432:	4b02      	ldr	r3, [pc, #8]	; (243c <PHY_DataConf+0x10>)
    2434:	701a      	strb	r2, [r3, #0]
}
    2436:	4770      	bx	lr
    2438:	20000330 	.word	0x20000330
    243c:	2000011c 	.word	0x2000011c

00002440 <MiMAC_Task>:

void MiMAC_Task(void)
{
    2440:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    2442:	4b0b      	ldr	r3, [pc, #44]	; (2470 <MiMAC_Task+0x30>)
    2444:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    2446:	4b0b      	ldr	r3, [pc, #44]	; (2474 <MiMAC_Task+0x34>)
    2448:	681b      	ldr	r3, [r3, #0]
    244a:	2b00      	cmp	r3, #0
    244c:	d003      	beq.n	2456 <MiMAC_Task+0x16>
    244e:	4a0a      	ldr	r2, [pc, #40]	; (2478 <MiMAC_Task+0x38>)
    2450:	7812      	ldrb	r2, [r2, #0]
    2452:	2a00      	cmp	r2, #0
    2454:	d100      	bne.n	2458 <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    2456:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    2458:	4a08      	ldr	r2, [pc, #32]	; (247c <MiMAC_Task+0x3c>)
    245a:	6812      	ldr	r2, [r2, #0]
    245c:	4908      	ldr	r1, [pc, #32]	; (2480 <MiMAC_Task+0x40>)
    245e:	7809      	ldrb	r1, [r1, #0]
    2460:	4808      	ldr	r0, [pc, #32]	; (2484 <MiMAC_Task+0x44>)
    2462:	7800      	ldrb	r0, [r0, #0]
    2464:	4798      	blx	r3
	  dataConfAvailable = false;
    2466:	2200      	movs	r2, #0
    2468:	4b03      	ldr	r3, [pc, #12]	; (2478 <MiMAC_Task+0x38>)
    246a:	701a      	strb	r2, [r3, #0]
}
    246c:	e7f3      	b.n	2456 <MiMAC_Task+0x16>
    246e:	46c0      	nop			; (mov r8, r8)
    2470:	000026ad 	.word	0x000026ad
    2474:	20000120 	.word	0x20000120
    2478:	2000011c 	.word	0x2000011c
    247c:	20000128 	.word	0x20000128
    2480:	20000330 	.word	0x20000330
    2484:	20000124 	.word	0x20000124

00002488 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    2488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    248a:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    248c:	4f0b      	ldr	r7, [pc, #44]	; (24bc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    248e:	4e0c      	ldr	r6, [pc, #48]	; (24c0 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    2490:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    2492:	2103      	movs	r1, #3
    2494:	2002      	movs	r0, #2
    2496:	47b8      	blx	r7
	value = trx_reg_read(reg);
    2498:	2001      	movs	r0, #1
    249a:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    249c:	4028      	ands	r0, r5
    249e:	2808      	cmp	r0, #8
    24a0:	d1f7      	bne.n	2492 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    24a2:	4f06      	ldr	r7, [pc, #24]	; (24bc <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    24a4:	4e06      	ldr	r6, [pc, #24]	; (24c0 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    24a6:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    24a8:	0021      	movs	r1, r4
    24aa:	2002      	movs	r0, #2
    24ac:	47b8      	blx	r7
	value = trx_reg_read(reg);
    24ae:	2001      	movs	r0, #1
    24b0:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    24b2:	4028      	ands	r0, r5
    24b4:	4284      	cmp	r4, r0
    24b6:	d1f7      	bne.n	24a8 <phyTrxSetState+0x20>
}
    24b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    24ba:	46c0      	nop			; (mov r8, r8)
    24bc:	00003501 	.word	0x00003501
    24c0:	00003405 	.word	0x00003405

000024c4 <phySetRxState>:
{
    24c4:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    24c6:	2008      	movs	r0, #8
    24c8:	4b08      	ldr	r3, [pc, #32]	; (24ec <phySetRxState+0x28>)
    24ca:	4798      	blx	r3
	value = trx_reg_read(reg);
    24cc:	200f      	movs	r0, #15
    24ce:	4b08      	ldr	r3, [pc, #32]	; (24f0 <phySetRxState+0x2c>)
    24d0:	4798      	blx	r3
	if (phyRxState) {
    24d2:	4b08      	ldr	r3, [pc, #32]	; (24f4 <phySetRxState+0x30>)
    24d4:	781b      	ldrb	r3, [r3, #0]
    24d6:	2b00      	cmp	r3, #0
    24d8:	d100      	bne.n	24dc <phySetRxState+0x18>
}
    24da:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    24dc:	2016      	movs	r0, #22
    24de:	4b03      	ldr	r3, [pc, #12]	; (24ec <phySetRxState+0x28>)
    24e0:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    24e2:	2201      	movs	r2, #1
    24e4:	4b04      	ldr	r3, [pc, #16]	; (24f8 <phySetRxState+0x34>)
    24e6:	701a      	strb	r2, [r3, #0]
}
    24e8:	e7f7      	b.n	24da <phySetRxState+0x16>
    24ea:	46c0      	nop			; (mov r8, r8)
    24ec:	00002489 	.word	0x00002489
    24f0:	00003405 	.word	0x00003405
    24f4:	200001ac 	.word	0x200001ac
    24f8:	200001ad 	.word	0x200001ad

000024fc <PHY_DataReq>:
{
    24fc:	b510      	push	{r4, lr}
    24fe:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    2500:	2019      	movs	r0, #25
    2502:	4b0c      	ldr	r3, [pc, #48]	; (2534 <PHY_DataReq+0x38>)
    2504:	4798      	blx	r3
	value = trx_reg_read(reg);
    2506:	200f      	movs	r0, #15
    2508:	4b0b      	ldr	r3, [pc, #44]	; (2538 <PHY_DataReq+0x3c>)
    250a:	4798      	blx	r3
	data[0] += 2;// 2
    250c:	7821      	ldrb	r1, [r4, #0]
    250e:	1c8b      	adds	r3, r1, #2
    2510:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    2512:	3101      	adds	r1, #1
    2514:	b2c9      	uxtb	r1, r1
    2516:	0020      	movs	r0, r4
    2518:	4b08      	ldr	r3, [pc, #32]	; (253c <PHY_DataReq+0x40>)
    251a:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    251c:	2203      	movs	r2, #3
    251e:	4b08      	ldr	r3, [pc, #32]	; (2540 <PHY_DataReq+0x44>)
    2520:	701a      	strb	r2, [r3, #0]
    2522:	4b08      	ldr	r3, [pc, #32]	; (2544 <PHY_DataReq+0x48>)
    2524:	2280      	movs	r2, #128	; 0x80
    2526:	0352      	lsls	r2, r2, #13
    2528:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    252a:	46c0      	nop			; (mov r8, r8)
    252c:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    252e:	615a      	str	r2, [r3, #20]
}
    2530:	bd10      	pop	{r4, pc}
    2532:	46c0      	nop			; (mov r8, r8)
    2534:	00002489 	.word	0x00002489
    2538:	00003405 	.word	0x00003405
    253c:	00003731 	.word	0x00003731
    2540:	200001ad 	.word	0x200001ad
    2544:	41004400 	.word	0x41004400

00002548 <PHY_RandomReq>:
{
    2548:	b5f0      	push	{r4, r5, r6, r7, lr}
    254a:	46c6      	mov	lr, r8
    254c:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    254e:	2006      	movs	r0, #6
    2550:	4b0d      	ldr	r3, [pc, #52]	; (2588 <PHY_RandomReq+0x40>)
    2552:	4798      	blx	r3
    2554:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    2556:	2500      	movs	r5, #0
		delay_cycles_us(1);
    2558:	4f0c      	ldr	r7, [pc, #48]	; (258c <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    255a:	4e0d      	ldr	r6, [pc, #52]	; (2590 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    255c:	2303      	movs	r3, #3
    255e:	4698      	mov	r8, r3
		delay_cycles_us(1);
    2560:	2001      	movs	r0, #1
    2562:	47b8      	blx	r7
	value = trx_reg_read(reg);
    2564:	2006      	movs	r0, #6
    2566:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    2568:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    256a:	4643      	mov	r3, r8
    256c:	4018      	ands	r0, r3
    256e:	40a0      	lsls	r0, r4
    2570:	4305      	orrs	r5, r0
    2572:	b2ad      	uxth	r5, r5
    2574:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    2576:	2c10      	cmp	r4, #16
    2578:	d1f2      	bne.n	2560 <PHY_RandomReq+0x18>
	phySetRxState();
    257a:	4b06      	ldr	r3, [pc, #24]	; (2594 <PHY_RandomReq+0x4c>)
    257c:	4798      	blx	r3
}
    257e:	0028      	movs	r0, r5
    2580:	bc04      	pop	{r2}
    2582:	4690      	mov	r8, r2
    2584:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2586:	46c0      	nop			; (mov r8, r8)
    2588:	00002489 	.word	0x00002489
    258c:	00000155 	.word	0x00000155
    2590:	00003405 	.word	0x00003405
    2594:	000024c5 	.word	0x000024c5

00002598 <PHY_Init>:
{
    2598:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    259a:	4b0d      	ldr	r3, [pc, #52]	; (25d0 <PHY_Init+0x38>)
    259c:	4798      	blx	r3
	PhyReset();
    259e:	4b0d      	ldr	r3, [pc, #52]	; (25d4 <PHY_Init+0x3c>)
    25a0:	4798      	blx	r3
	phyRxState = false;
    25a2:	2200      	movs	r2, #0
    25a4:	4b0c      	ldr	r3, [pc, #48]	; (25d8 <PHY_Init+0x40>)
    25a6:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    25a8:	4e0c      	ldr	r6, [pc, #48]	; (25dc <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    25aa:	4d0d      	ldr	r5, [pc, #52]	; (25e0 <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    25ac:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    25ae:	2108      	movs	r1, #8
    25b0:	2002      	movs	r0, #2
    25b2:	47b0      	blx	r6
	value = trx_reg_read(reg);
    25b4:	2001      	movs	r0, #1
    25b6:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    25b8:	4020      	ands	r0, r4
    25ba:	2808      	cmp	r0, #8
    25bc:	d1f7      	bne.n	25ae <PHY_Init+0x16>
	trx_reg_write(reg, value);
    25be:	212e      	movs	r1, #46	; 0x2e
    25c0:	3804      	subs	r0, #4
    25c2:	4c06      	ldr	r4, [pc, #24]	; (25dc <PHY_Init+0x44>)
    25c4:	47a0      	blx	r4
    25c6:	21a0      	movs	r1, #160	; 0xa0
    25c8:	200c      	movs	r0, #12
    25ca:	47a0      	blx	r4
}
    25cc:	bd70      	pop	{r4, r5, r6, pc}
    25ce:	46c0      	nop			; (mov r8, r8)
    25d0:	000032b9 	.word	0x000032b9
    25d4:	000033d5 	.word	0x000033d5
    25d8:	200001ac 	.word	0x200001ac
    25dc:	00003501 	.word	0x00003501
    25e0:	00003405 	.word	0x00003405

000025e4 <PHY_SetRxState>:
{
    25e4:	b510      	push	{r4, lr}
	phyRxState = rx;
    25e6:	4b02      	ldr	r3, [pc, #8]	; (25f0 <PHY_SetRxState+0xc>)
    25e8:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    25ea:	4b02      	ldr	r3, [pc, #8]	; (25f4 <PHY_SetRxState+0x10>)
    25ec:	4798      	blx	r3
}
    25ee:	bd10      	pop	{r4, pc}
    25f0:	200001ac 	.word	0x200001ac
    25f4:	000024c5 	.word	0x000024c5

000025f8 <PHY_SetChannel>:
{
    25f8:	b510      	push	{r4, lr}
    25fa:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    25fc:	2008      	movs	r0, #8
    25fe:	4b05      	ldr	r3, [pc, #20]	; (2614 <PHY_SetChannel+0x1c>)
    2600:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    2602:	231f      	movs	r3, #31
    2604:	0001      	movs	r1, r0
    2606:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    2608:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    260a:	b2c9      	uxtb	r1, r1
    260c:	2008      	movs	r0, #8
    260e:	4b02      	ldr	r3, [pc, #8]	; (2618 <PHY_SetChannel+0x20>)
    2610:	4798      	blx	r3
}
    2612:	bd10      	pop	{r4, pc}
    2614:	00003405 	.word	0x00003405
    2618:	00003501 	.word	0x00003501

0000261c <PHY_SetPanId>:
{
    261c:	b530      	push	{r4, r5, lr}
    261e:	b083      	sub	sp, #12
    2620:	466b      	mov	r3, sp
    2622:	1d9d      	adds	r5, r3, #6
    2624:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    2626:	b2c1      	uxtb	r1, r0
    2628:	2022      	movs	r0, #34	; 0x22
    262a:	4c03      	ldr	r4, [pc, #12]	; (2638 <PHY_SetPanId+0x1c>)
    262c:	47a0      	blx	r4
    262e:	7869      	ldrb	r1, [r5, #1]
    2630:	2023      	movs	r0, #35	; 0x23
    2632:	47a0      	blx	r4
}
    2634:	b003      	add	sp, #12
    2636:	bd30      	pop	{r4, r5, pc}
    2638:	00003501 	.word	0x00003501

0000263c <PHY_SetShortAddr>:
{
    263c:	b570      	push	{r4, r5, r6, lr}
    263e:	b082      	sub	sp, #8
    2640:	466b      	mov	r3, sp
    2642:	1d9e      	adds	r6, r3, #6
    2644:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    2646:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    2648:	0021      	movs	r1, r4
    264a:	2020      	movs	r0, #32
    264c:	4d05      	ldr	r5, [pc, #20]	; (2664 <PHY_SetShortAddr+0x28>)
    264e:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    2650:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    2652:	0031      	movs	r1, r6
    2654:	2021      	movs	r0, #33	; 0x21
    2656:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    2658:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    265a:	b2e1      	uxtb	r1, r4
    265c:	202d      	movs	r0, #45	; 0x2d
    265e:	47a8      	blx	r5
}
    2660:	b002      	add	sp, #8
    2662:	bd70      	pop	{r4, r5, r6, pc}
    2664:	00003501 	.word	0x00003501

00002668 <PHY_Sleep>:
{
    2668:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    266a:	2008      	movs	r0, #8
    266c:	4b04      	ldr	r3, [pc, #16]	; (2680 <PHY_Sleep+0x18>)
    266e:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    2670:	2280      	movs	r2, #128	; 0x80
    2672:	0352      	lsls	r2, r2, #13
    2674:	4b03      	ldr	r3, [pc, #12]	; (2684 <PHY_Sleep+0x1c>)
    2676:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    2678:	2202      	movs	r2, #2
    267a:	4b03      	ldr	r3, [pc, #12]	; (2688 <PHY_Sleep+0x20>)
    267c:	701a      	strb	r2, [r3, #0]
}
    267e:	bd10      	pop	{r4, pc}
    2680:	00002489 	.word	0x00002489
    2684:	41004400 	.word	0x41004400
    2688:	200001ad 	.word	0x200001ad

0000268c <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    268c:	b570      	push	{r4, r5, r6, lr}
    268e:	0005      	movs	r5, r0
    2690:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    2692:	4e05      	ldr	r6, [pc, #20]	; (26a8 <PHY_SetIEEEAddr+0x1c>)
    2694:	7829      	ldrb	r1, [r5, #0]
    2696:	0020      	movs	r0, r4
    2698:	47b0      	blx	r6
		ptr_to_reg++;
    269a:	3501      	adds	r5, #1
    269c:	3401      	adds	r4, #1
    269e:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    26a0:	2c2c      	cmp	r4, #44	; 0x2c
    26a2:	d1f7      	bne.n	2694 <PHY_SetIEEEAddr+0x8>
	}
}
    26a4:	bd70      	pop	{r4, r5, r6, pc}
    26a6:	46c0      	nop			; (mov r8, r8)
    26a8:	00003501 	.word	0x00003501

000026ac <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    26ac:	b570      	push	{r4, r5, r6, lr}
    26ae:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    26b0:	4b36      	ldr	r3, [pc, #216]	; (278c <PHY_TaskHandler+0xe0>)
    26b2:	781b      	ldrb	r3, [r3, #0]
    26b4:	2b02      	cmp	r3, #2
    26b6:	d00a      	beq.n	26ce <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    26b8:	200f      	movs	r0, #15
    26ba:	4b35      	ldr	r3, [pc, #212]	; (2790 <PHY_TaskHandler+0xe4>)
    26bc:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    26be:	0703      	lsls	r3, r0, #28
    26c0:	d505      	bpl.n	26ce <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    26c2:	4b32      	ldr	r3, [pc, #200]	; (278c <PHY_TaskHandler+0xe0>)
    26c4:	781b      	ldrb	r3, [r3, #0]
    26c6:	2b01      	cmp	r3, #1
    26c8:	d003      	beq.n	26d2 <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    26ca:	2b03      	cmp	r3, #3
    26cc:	d045      	beq.n	275a <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    26ce:	b002      	add	sp, #8
    26d0:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    26d2:	4b30      	ldr	r3, [pc, #192]	; (2794 <PHY_TaskHandler+0xe8>)
    26d4:	781c      	ldrb	r4, [r3, #0]
    26d6:	2c00      	cmp	r4, #0
    26d8:	d010      	beq.n	26fc <PHY_TaskHandler+0x50>
    26da:	237f      	movs	r3, #127	; 0x7f
    26dc:	4a2d      	ldr	r2, [pc, #180]	; (2794 <PHY_TaskHandler+0xe8>)
    26de:	5cd3      	ldrb	r3, [r2, r3]
    26e0:	2b00      	cmp	r3, #0
    26e2:	d00a      	beq.n	26fa <PHY_TaskHandler+0x4e>
    26e4:	23fe      	movs	r3, #254	; 0xfe
    26e6:	5cd3      	ldrb	r3, [r2, r3]
    26e8:	2b00      	cmp	r3, #0
    26ea:	d024      	beq.n	2736 <PHY_TaskHandler+0x8a>
    26ec:	237e      	movs	r3, #126	; 0x7e
    26ee:	33ff      	adds	r3, #255	; 0xff
    26f0:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    26f2:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    26f4:	2b00      	cmp	r3, #0
    26f6:	d1ea      	bne.n	26ce <PHY_TaskHandler+0x22>
    26f8:	e000      	b.n	26fc <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    26fa:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    26fc:	466b      	mov	r3, sp
    26fe:	1ddd      	adds	r5, r3, #7
    2700:	2101      	movs	r1, #1
    2702:	0028      	movs	r0, r5
    2704:	4e24      	ldr	r6, [pc, #144]	; (2798 <PHY_TaskHandler+0xec>)
    2706:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    2708:	7829      	ldrb	r1, [r5, #0]
    270a:	3102      	adds	r1, #2
    270c:	b2c9      	uxtb	r1, r1
    270e:	4823      	ldr	r0, [pc, #140]	; (279c <PHY_TaskHandler+0xf0>)
    2710:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    2712:	0021      	movs	r1, r4
    2714:	7828      	ldrb	r0, [r5, #0]
    2716:	1c83      	adds	r3, r0, #2
    2718:	b2db      	uxtb	r3, r3
    271a:	01e2      	lsls	r2, r4, #7
    271c:	1b14      	subs	r4, r2, r4
    271e:	4a1d      	ldr	r2, [pc, #116]	; (2794 <PHY_TaskHandler+0xe8>)
    2720:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    2722:	2b7d      	cmp	r3, #125	; 0x7d
    2724:	d909      	bls.n	273a <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    2726:	4d1a      	ldr	r5, [pc, #104]	; (2790 <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    2728:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    272a:	2001      	movs	r0, #1
    272c:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    272e:	4020      	ands	r0, r4
    2730:	2816      	cmp	r0, #22
    2732:	d1fa      	bne.n	272a <PHY_TaskHandler+0x7e>
    2734:	e7cb      	b.n	26ce <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    2736:	2402      	movs	r4, #2
    2738:	e7e0      	b.n	26fc <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    273a:	3002      	adds	r0, #2
    273c:	2201      	movs	r2, #1
    273e:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    2740:	01cc      	lsls	r4, r1, #7
    2742:	1a61      	subs	r1, r4, r1
    2744:	4c13      	ldr	r4, [pc, #76]	; (2794 <PHY_TaskHandler+0xe8>)
    2746:	1864      	adds	r4, r4, r1
    2748:	4d14      	ldr	r5, [pc, #80]	; (279c <PHY_TaskHandler+0xf0>)
    274a:	5ca9      	ldrb	r1, [r5, r2]
    274c:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    274e:	3301      	adds	r3, #1
    2750:	b2db      	uxtb	r3, r3
    2752:	001a      	movs	r2, r3
    2754:	4283      	cmp	r3, r0
    2756:	ddf8      	ble.n	274a <PHY_TaskHandler+0x9e>
    2758:	e7e5      	b.n	2726 <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    275a:	2002      	movs	r0, #2
    275c:	4b0c      	ldr	r3, [pc, #48]	; (2790 <PHY_TaskHandler+0xe4>)
    275e:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    2760:	0940      	lsrs	r0, r0, #5
    2762:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    2764:	2c00      	cmp	r4, #0
    2766:	d004      	beq.n	2772 <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    2768:	2c03      	cmp	r4, #3
    276a:	d00b      	beq.n	2784 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    276c:	2c05      	cmp	r4, #5
    276e:	d00b      	beq.n	2788 <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    2770:	2401      	movs	r4, #1
			phySetRxState();
    2772:	4b0b      	ldr	r3, [pc, #44]	; (27a0 <PHY_TaskHandler+0xf4>)
    2774:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    2776:	2201      	movs	r2, #1
    2778:	4b04      	ldr	r3, [pc, #16]	; (278c <PHY_TaskHandler+0xe0>)
    277a:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    277c:	0020      	movs	r0, r4
    277e:	4b09      	ldr	r3, [pc, #36]	; (27a4 <PHY_TaskHandler+0xf8>)
    2780:	4798      	blx	r3
    2782:	e7a4      	b.n	26ce <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    2784:	2402      	movs	r4, #2
    2786:	e7f4      	b.n	2772 <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    2788:	2403      	movs	r4, #3
    278a:	e7f2      	b.n	2772 <PHY_TaskHandler+0xc6>
    278c:	200001ad 	.word	0x200001ad
    2790:	00003405 	.word	0x00003405
    2794:	2000033c 	.word	0x2000033c
    2798:	00003601 	.word	0x00003601
    279c:	2000012c 	.word	0x2000012c
    27a0:	000024c5 	.word	0x000024c5
    27a4:	0000242d 	.word	0x0000242d

000027a8 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    27a8:	b510      	push	{r4, lr}
	sal_init();
    27aa:	4b01      	ldr	r3, [pc, #4]	; (27b0 <stb_init+0x8>)
    27ac:	4798      	blx	r3
}
    27ae:	bd10      	pop	{r4, pc}
    27b0:	0000308d 	.word	0x0000308d

000027b4 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    27b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    27b6:	46de      	mov	lr, fp
    27b8:	4657      	mov	r7, sl
    27ba:	464e      	mov	r6, r9
    27bc:	4645      	mov	r5, r8
    27be:	b5e0      	push	{r5, r6, r7, lr}
    27c0:	b08b      	sub	sp, #44	; 0x2c
    27c2:	9003      	str	r0, [sp, #12]
    27c4:	000d      	movs	r5, r1
    27c6:	0014      	movs	r4, r2
    27c8:	9304      	str	r3, [sp, #16]
    27ca:	ab14      	add	r3, sp, #80	; 0x50
    27cc:	781e      	ldrb	r6, [r3, #0]
    27ce:	ab15      	add	r3, sp, #84	; 0x54
    27d0:	781f      	ldrb	r7, [r3, #0]
    27d2:	ab16      	add	r3, sp, #88	; 0x58
    27d4:	781b      	ldrb	r3, [r3, #0]
    27d6:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    27d8:	4b77      	ldr	r3, [pc, #476]	; (29b8 <stb_ccm_secure+0x204>)
    27da:	781b      	ldrb	r3, [r3, #0]
    27dc:	2b00      	cmp	r3, #0
    27de:	d007      	beq.n	27f0 <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    27e0:	2202      	movs	r2, #2
    27e2:	4b76      	ldr	r3, [pc, #472]	; (29bc <stb_ccm_secure+0x208>)
    27e4:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    27e6:	4b76      	ldr	r3, [pc, #472]	; (29c0 <stb_ccm_secure+0x20c>)
    27e8:	4798      	blx	r3
		stb_restart_required = false;
    27ea:	2200      	movs	r2, #0
    27ec:	4b72      	ldr	r3, [pc, #456]	; (29b8 <stb_ccm_secure+0x204>)
    27ee:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    27f0:	2f07      	cmp	r7, #7
    27f2:	d817      	bhi.n	2824 <stb_ccm_secure+0x70>
    27f4:	00bb      	lsls	r3, r7, #2
    27f6:	4a73      	ldr	r2, [pc, #460]	; (29c4 <stb_ccm_secure+0x210>)
    27f8:	58d3      	ldr	r3, [r2, r3]
    27fa:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    27fc:	2300      	movs	r3, #0
    27fe:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    2800:	2708      	movs	r7, #8
    2802:	e0bb      	b.n	297c <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    2804:	2301      	movs	r3, #1
    2806:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    2808:	2700      	movs	r7, #0
		break;
    280a:	e0b7      	b.n	297c <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    280c:	2301      	movs	r3, #1
    280e:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    2810:	2704      	movs	r7, #4
		break;
    2812:	e0b3      	b.n	297c <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    2814:	2301      	movs	r3, #1
    2816:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    2818:	2708      	movs	r7, #8
		break;
    281a:	e0af      	b.n	297c <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    281c:	2301      	movs	r3, #1
    281e:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    2820:	2710      	movs	r7, #16
		break;
    2822:	e0ab      	b.n	297c <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    2824:	2307      	movs	r3, #7
    2826:	439f      	bics	r7, r3
    2828:	d000      	beq.n	282c <stb_ccm_secure+0x78>
    282a:	e0b5      	b.n	2998 <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    282c:	46b8      	mov	r8, r7
    282e:	e0a5      	b.n	297c <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    2830:	4b65      	ldr	r3, [pc, #404]	; (29c8 <stb_ccm_secure+0x214>)
    2832:	4798      	blx	r3
    2834:	e0b5      	b.n	29a2 <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    2836:	4b65      	ldr	r3, [pc, #404]	; (29cc <stb_ccm_secure+0x218>)
    2838:	781b      	ldrb	r3, [r3, #0]
    283a:	2b00      	cmp	r3, #0
    283c:	d01a      	beq.n	2874 <stb_ccm_secure+0xc0>
    283e:	2c00      	cmp	r4, #0
    2840:	d00d      	beq.n	285e <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    2842:	2200      	movs	r2, #0
    2844:	2100      	movs	r1, #0
    2846:	0020      	movs	r0, r4
    2848:	4b61      	ldr	r3, [pc, #388]	; (29d0 <stb_ccm_secure+0x21c>)
    284a:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    284c:	2210      	movs	r2, #16
    284e:	0021      	movs	r1, r4
    2850:	4860      	ldr	r0, [pc, #384]	; (29d4 <stb_ccm_secure+0x220>)
    2852:	4b61      	ldr	r3, [pc, #388]	; (29d8 <stb_ccm_secure+0x224>)
    2854:	4798      	blx	r3
		key_change = false;
    2856:	2200      	movs	r2, #0
    2858:	4b5c      	ldr	r3, [pc, #368]	; (29cc <stb_ccm_secure+0x218>)
    285a:	701a      	strb	r2, [r3, #0]
    285c:	e01e      	b.n	289c <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    285e:	4b57      	ldr	r3, [pc, #348]	; (29bc <stb_ccm_secure+0x208>)
    2860:	781b      	ldrb	r3, [r3, #0]
    2862:	2b01      	cmp	r3, #1
    2864:	d003      	beq.n	286e <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    2866:	4b5d      	ldr	r3, [pc, #372]	; (29dc <stb_ccm_secure+0x228>)
    2868:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    286a:	2002      	movs	r0, #2
    286c:	e09c      	b.n	29a8 <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    286e:	4b56      	ldr	r3, [pc, #344]	; (29c8 <stb_ccm_secure+0x214>)
    2870:	4798      	blx	r3
    2872:	e7f8      	b.n	2866 <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    2874:	2c00      	cmp	r4, #0
    2876:	d011      	beq.n	289c <stb_ccm_secure+0xe8>
    2878:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    287a:	4956      	ldr	r1, [pc, #344]	; (29d4 <stb_ccm_secure+0x220>)
    287c:	0018      	movs	r0, r3
    287e:	46ac      	mov	ip, r5
    2880:	5c53      	ldrb	r3, [r2, r1]
    2882:	5ca5      	ldrb	r5, [r4, r2]
    2884:	406b      	eors	r3, r5
    2886:	4303      	orrs	r3, r0
    2888:	1e58      	subs	r0, r3, #1
    288a:	4183      	sbcs	r3, r0
    288c:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    288e:	3a01      	subs	r2, #1
    2890:	d2f6      	bcs.n	2880 <stb_ccm_secure+0xcc>
    2892:	4665      	mov	r5, ip
    2894:	4a4d      	ldr	r2, [pc, #308]	; (29cc <stb_ccm_secure+0x218>)
    2896:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    2898:	2800      	cmp	r0, #0
    289a:	d1d2      	bne.n	2842 <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    289c:	2f00      	cmp	r7, #0
    289e:	d129      	bne.n	28f4 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    28a0:	2301      	movs	r3, #1
    28a2:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    28a4:	9b04      	ldr	r3, [sp, #16]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d003      	beq.n	28b2 <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    28aa:	782b      	ldrb	r3, [r5, #0]
    28ac:	2240      	movs	r2, #64	; 0x40
    28ae:	4313      	orrs	r3, r2
    28b0:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    28b2:	782b      	ldrb	r3, [r5, #0]
    28b4:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    28b6:	2300      	movs	r3, #0
    28b8:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    28ba:	4653      	mov	r3, sl
    28bc:	2b00      	cmp	r3, #0
    28be:	d12a      	bne.n	2916 <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    28c0:	2f00      	cmp	r7, #0
    28c2:	d003      	beq.n	28cc <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    28c4:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    28c6:	4643      	mov	r3, r8
    28c8:	2b01      	cmp	r3, #1
    28ca:	d01a      	beq.n	2902 <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    28cc:	2301      	movs	r3, #1
    28ce:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    28d0:	9b03      	ldr	r3, [sp, #12]
    28d2:	9a04      	ldr	r2, [sp, #16]
    28d4:	4694      	mov	ip, r2
    28d6:	4463      	add	r3, ip
    28d8:	0018      	movs	r0, r3
    28da:	0033      	movs	r3, r6
    28dc:	003a      	movs	r2, r7
    28de:	0029      	movs	r1, r5
    28e0:	4c3f      	ldr	r4, [pc, #252]	; (29e0 <stb_ccm_secure+0x22c>)
    28e2:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    28e4:	4b35      	ldr	r3, [pc, #212]	; (29bc <stb_ccm_secure+0x208>)
    28e6:	781b      	ldrb	r3, [r3, #0]
    28e8:	2b01      	cmp	r3, #1
    28ea:	d03d      	beq.n	2968 <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    28ec:	4b3b      	ldr	r3, [pc, #236]	; (29dc <stb_ccm_secure+0x228>)
    28ee:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    28f0:	2000      	movs	r0, #0
    28f2:	e059      	b.n	29a8 <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    28f4:	9b05      	ldr	r3, [sp, #20]
    28f6:	3b02      	subs	r3, #2
    28f8:	009b      	lsls	r3, r3, #2
    28fa:	2201      	movs	r2, #1
    28fc:	4313      	orrs	r3, r2
    28fe:	702b      	strb	r3, [r5, #0]
    2900:	e7d0      	b.n	28a4 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    2902:	9b04      	ldr	r3, [sp, #16]
    2904:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    2906:	9803      	ldr	r0, [sp, #12]
    2908:	4684      	mov	ip, r0
    290a:	4461      	add	r1, ip
    290c:	9600      	str	r6, [sp, #0]
    290e:	002a      	movs	r2, r5
    2910:	4c34      	ldr	r4, [pc, #208]	; (29e4 <stb_ccm_secure+0x230>)
    2912:	47a0      	blx	r4
    2914:	e7da      	b.n	28cc <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    2916:	4643      	mov	r3, r8
    2918:	2b01      	cmp	r3, #1
    291a:	d00d      	beq.n	2938 <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    291c:	2f00      	cmp	r7, #0
    291e:	d0e1      	beq.n	28e4 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    2920:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    2922:	9b03      	ldr	r3, [sp, #12]
    2924:	445b      	add	r3, fp
    2926:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    2928:	003a      	movs	r2, r7
    292a:	a906      	add	r1, sp, #24
    292c:	4b2e      	ldr	r3, [pc, #184]	; (29e8 <stb_ccm_secure+0x234>)
    292e:	4798      	blx	r3
    2930:	2800      	cmp	r0, #0
    2932:	d0d7      	beq.n	28e4 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    2934:	2003      	movs	r0, #3
    2936:	e037      	b.n	29a8 <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    2938:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    293a:	9b03      	ldr	r3, [sp, #12]
    293c:	9a04      	ldr	r2, [sp, #16]
    293e:	4694      	mov	ip, r2
    2940:	4463      	add	r3, ip
    2942:	0018      	movs	r0, r3
    2944:	0033      	movs	r3, r6
    2946:	003a      	movs	r2, r7
    2948:	0029      	movs	r1, r5
    294a:	4c25      	ldr	r4, [pc, #148]	; (29e0 <stb_ccm_secure+0x22c>)
    294c:	47a0      	blx	r4
		if (mic_len > 0) {
    294e:	2f00      	cmp	r7, #0
    2950:	d0c8      	beq.n	28e4 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    2952:	464b      	mov	r3, r9
    2954:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    2956:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    2958:	9600      	str	r6, [sp, #0]
    295a:	9b04      	ldr	r3, [sp, #16]
    295c:	002a      	movs	r2, r5
    295e:	a906      	add	r1, sp, #24
    2960:	9803      	ldr	r0, [sp, #12]
    2962:	4c20      	ldr	r4, [pc, #128]	; (29e4 <stb_ccm_secure+0x230>)
    2964:	47a0      	blx	r4
    2966:	e7dc      	b.n	2922 <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    2968:	4b17      	ldr	r3, [pc, #92]	; (29c8 <stb_ccm_secure+0x214>)
    296a:	4798      	blx	r3
    296c:	e7be      	b.n	28ec <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    296e:	2300      	movs	r3, #0
    2970:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    2972:	2704      	movs	r7, #4
    2974:	e002      	b.n	297c <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    2976:	2300      	movs	r3, #0
    2978:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    297a:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    297c:	9b03      	ldr	r3, [sp, #12]
    297e:	2b00      	cmp	r3, #0
    2980:	d00a      	beq.n	2998 <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    2982:	2d00      	cmp	r5, #0
    2984:	d008      	beq.n	2998 <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    2986:	9b04      	ldr	r3, [sp, #16]
    2988:	469b      	mov	fp, r3
    298a:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    298c:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    298e:	465b      	mov	r3, fp
    2990:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    2992:	2b7f      	cmp	r3, #127	; 0x7f
    2994:	dc00      	bgt.n	2998 <stb_ccm_secure+0x1e4>
    2996:	e74e      	b.n	2836 <stb_ccm_secure+0x82>
		TRX_SLEEP();
    2998:	4b08      	ldr	r3, [pc, #32]	; (29bc <stb_ccm_secure+0x208>)
    299a:	781b      	ldrb	r3, [r3, #0]
    299c:	2b01      	cmp	r3, #1
    299e:	d100      	bne.n	29a2 <stb_ccm_secure+0x1ee>
    29a0:	e746      	b.n	2830 <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    29a2:	4b0e      	ldr	r3, [pc, #56]	; (29dc <stb_ccm_secure+0x228>)
    29a4:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    29a6:	2001      	movs	r0, #1
}
    29a8:	b00b      	add	sp, #44	; 0x2c
    29aa:	bc3c      	pop	{r2, r3, r4, r5}
    29ac:	4690      	mov	r8, r2
    29ae:	4699      	mov	r9, r3
    29b0:	46a2      	mov	sl, r4
    29b2:	46ab      	mov	fp, r5
    29b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29b6:	46c0      	nop			; (mov r8, r8)
    29b8:	200001c1 	.word	0x200001c1
    29bc:	200001c0 	.word	0x200001c0
    29c0:	00003091 	.word	0x00003091
    29c4:	00007eb4 	.word	0x00007eb4
    29c8:	00002669 	.word	0x00002669
    29cc:	20000048 	.word	0x20000048
    29d0:	00003151 	.word	0x00003151
    29d4:	200001b0 	.word	0x200001b0
    29d8:	000074d3 	.word	0x000074d3
    29dc:	000030e1 	.word	0x000030e1
    29e0:	00002add 	.word	0x00002add
    29e4:	00002a51 	.word	0x00002a51
    29e8:	000074b5 	.word	0x000074b5

000029ec <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    29ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    29ee:	b085      	sub	sp, #20
    29f0:	0004      	movs	r4, r0
    29f2:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    29f4:	290f      	cmp	r1, #15
    29f6:	d90f      	bls.n	2a18 <encrypt_with_padding+0x2c>
    29f8:	000d      	movs	r5, r1
    29fa:	3d10      	subs	r5, #16
    29fc:	b2ed      	uxtb	r5, r5
    29fe:	092d      	lsrs	r5, r5, #4
    2a00:	3501      	adds	r5, #1
    2a02:	012d      	lsls	r5, r5, #4
    2a04:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    2a06:	4f0f      	ldr	r7, [pc, #60]	; (2a44 <encrypt_with_padding+0x58>)
    2a08:	2100      	movs	r1, #0
    2a0a:	0020      	movs	r0, r4
    2a0c:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    2a0e:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    2a10:	42ac      	cmp	r4, r5
    2a12:	d1f9      	bne.n	2a08 <encrypt_with_padding+0x1c>
    2a14:	230f      	movs	r3, #15
    2a16:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    2a18:	2e00      	cmp	r6, #0
    2a1a:	d101      	bne.n	2a20 <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    2a1c:	b005      	add	sp, #20
    2a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    2a20:	0032      	movs	r2, r6
    2a22:	0021      	movs	r1, r4
    2a24:	4668      	mov	r0, sp
    2a26:	4b08      	ldr	r3, [pc, #32]	; (2a48 <encrypt_with_padding+0x5c>)
    2a28:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    2a2a:	2210      	movs	r2, #16
    2a2c:	1b92      	subs	r2, r2, r6
    2a2e:	0030      	movs	r0, r6
    2a30:	4468      	add	r0, sp
    2a32:	2100      	movs	r1, #0
    2a34:	4b05      	ldr	r3, [pc, #20]	; (2a4c <encrypt_with_padding+0x60>)
    2a36:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    2a38:	2100      	movs	r1, #0
    2a3a:	4668      	mov	r0, sp
    2a3c:	4b01      	ldr	r3, [pc, #4]	; (2a44 <encrypt_with_padding+0x58>)
    2a3e:	4798      	blx	r3
}
    2a40:	e7ec      	b.n	2a1c <encrypt_with_padding+0x30>
    2a42:	46c0      	nop			; (mov r8, r8)
    2a44:	000030e5 	.word	0x000030e5
    2a48:	000074d3 	.word	0x000074d3
    2a4c:	000074e5 	.word	0x000074e5

00002a50 <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    2a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a52:	b087      	sub	sp, #28
    2a54:	0005      	movs	r5, r0
    2a56:	9100      	str	r1, [sp, #0]
    2a58:	9201      	str	r2, [sp, #4]
    2a5a:	001c      	movs	r4, r3
    2a5c:	ab0c      	add	r3, sp, #48	; 0x30
    2a5e:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    2a60:	2200      	movs	r2, #0
    2a62:	2100      	movs	r1, #0
    2a64:	2000      	movs	r0, #0
    2a66:	4f18      	ldr	r7, [pc, #96]	; (2ac8 <compute_mic+0x78>)
    2a68:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    2a6a:	2100      	movs	r1, #0
    2a6c:	9801      	ldr	r0, [sp, #4]
    2a6e:	4b17      	ldr	r3, [pc, #92]	; (2acc <compute_mic+0x7c>)
    2a70:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    2a72:	2200      	movs	r2, #0
    2a74:	2102      	movs	r1, #2
    2a76:	2000      	movs	r0, #0
    2a78:	47b8      	blx	r7

	if (hdr_len) {
    2a7a:	2c00      	cmp	r4, #0
    2a7c:	d108      	bne.n	2a90 <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    2a7e:	1928      	adds	r0, r5, r4
    2a80:	0031      	movs	r1, r6
    2a82:	4b13      	ldr	r3, [pc, #76]	; (2ad0 <compute_mic+0x80>)
    2a84:	4798      	blx	r3

	sal_aes_read(mic);
    2a86:	9800      	ldr	r0, [sp, #0]
    2a88:	4b12      	ldr	r3, [pc, #72]	; (2ad4 <compute_mic+0x84>)
    2a8a:	4798      	blx	r3
}
    2a8c:	b007      	add	sp, #28
    2a8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    2a90:	1c27      	adds	r7, r4, #0
    2a92:	2c0e      	cmp	r4, #14
    2a94:	d900      	bls.n	2a98 <compute_mic+0x48>
    2a96:	270e      	movs	r7, #14
    2a98:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    2a9a:	2300      	movs	r3, #0
    2a9c:	aa02      	add	r2, sp, #8
    2a9e:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    2aa0:	0013      	movs	r3, r2
    2aa2:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    2aa4:	003a      	movs	r2, r7
    2aa6:	0029      	movs	r1, r5
    2aa8:	1c98      	adds	r0, r3, #2
    2aaa:	4b0b      	ldr	r3, [pc, #44]	; (2ad8 <compute_mic+0x88>)
    2aac:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    2aae:	1cb9      	adds	r1, r7, #2
    2ab0:	b2c9      	uxtb	r1, r1
    2ab2:	a802      	add	r0, sp, #8
    2ab4:	4b06      	ldr	r3, [pc, #24]	; (2ad0 <compute_mic+0x80>)
    2ab6:	4798      	blx	r3
		if (firstlen < hdr_len) {
    2ab8:	42bc      	cmp	r4, r7
    2aba:	d9e0      	bls.n	2a7e <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    2abc:	1be1      	subs	r1, r4, r7
    2abe:	b2c9      	uxtb	r1, r1
    2ac0:	19e8      	adds	r0, r5, r7
    2ac2:	4b03      	ldr	r3, [pc, #12]	; (2ad0 <compute_mic+0x80>)
    2ac4:	4798      	blx	r3
    2ac6:	e7da      	b.n	2a7e <compute_mic+0x2e>
    2ac8:	00003151 	.word	0x00003151
    2acc:	000030e5 	.word	0x000030e5
    2ad0:	000029ed 	.word	0x000029ed
    2ad4:	00003289 	.word	0x00003289
    2ad8:	000074d3 	.word	0x000074d3

00002adc <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    2adc:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ade:	46d6      	mov	lr, sl
    2ae0:	464f      	mov	r7, r9
    2ae2:	4646      	mov	r6, r8
    2ae4:	b5c0      	push	{r6, r7, lr}
    2ae6:	b084      	sub	sp, #16
    2ae8:	0004      	movs	r4, r0
    2aea:	000f      	movs	r7, r1
    2aec:	0016      	movs	r6, r2
    2aee:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    2af0:	2200      	movs	r2, #0
    2af2:	2100      	movs	r1, #0
    2af4:	2000      	movs	r0, #0
    2af6:	4b31      	ldr	r3, [pc, #196]	; (2bbc <encrypt_pldmic+0xe0>)
    2af8:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    2afa:	2301      	movs	r3, #1
    2afc:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    2afe:	2d00      	cmp	r5, #0
    2b00:	d106      	bne.n	2b10 <encrypt_pldmic+0x34>
{
    2b02:	2301      	movs	r3, #1
    2b04:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    2b06:	4b2e      	ldr	r3, [pc, #184]	; (2bc0 <encrypt_pldmic+0xe4>)
    2b08:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    2b0a:	4b2e      	ldr	r3, [pc, #184]	; (2bc4 <encrypt_pldmic+0xe8>)
    2b0c:	4698      	mov	r8, r3
    2b0e:	e02e      	b.n	2b6e <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    2b10:	2100      	movs	r1, #0
    2b12:	0038      	movs	r0, r7
    2b14:	4b2b      	ldr	r3, [pc, #172]	; (2bc4 <encrypt_pldmic+0xe8>)
    2b16:	4798      	blx	r3
    2b18:	e7f3      	b.n	2b02 <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    2b1a:	4668      	mov	r0, sp
    2b1c:	47c8      	blx	r9
    2b1e:	e02f      	b.n	2b80 <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    2b20:	4653      	mov	r3, sl
    2b22:	3301      	adds	r3, #1
    2b24:	b2db      	uxtb	r3, r3
    2b26:	469a      	mov	sl, r3
    2b28:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    2b2a:	4669      	mov	r1, sp
    2b2c:	0038      	movs	r0, r7
    2b2e:	4b25      	ldr	r3, [pc, #148]	; (2bc4 <encrypt_pldmic+0xe8>)
    2b30:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    2b32:	1c2b      	adds	r3, r5, #0
    2b34:	2d10      	cmp	r5, #16
    2b36:	d900      	bls.n	2b3a <encrypt_pldmic+0x5e>
    2b38:	2310      	movs	r3, #16
    2b3a:	b2db      	uxtb	r3, r3
				i--;
    2b3c:	1e58      	subs	r0, r3, #1
    2b3e:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    2b40:	2b00      	cmp	r3, #0
    2b42:	d105      	bne.n	2b50 <encrypt_pldmic+0x74>
    2b44:	e011      	b.n	2b6a <encrypt_pldmic+0x8e>
    2b46:	b2db      	uxtb	r3, r3
				i--;
    2b48:	1e58      	subs	r0, r3, #1
    2b4a:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    2b4c:	2b00      	cmp	r3, #0
    2b4e:	d01c      	beq.n	2b8a <encrypt_pldmic+0xae>
    2b50:	3001      	adds	r0, #1
{
    2b52:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    2b54:	466a      	mov	r2, sp
    2b56:	5c9a      	ldrb	r2, [r3, r2]
    2b58:	5ce1      	ldrb	r1, [r4, r3]
    2b5a:	404a      	eors	r2, r1
    2b5c:	54e2      	strb	r2, [r4, r3]
    2b5e:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    2b60:	4298      	cmp	r0, r3
    2b62:	d1f7      	bne.n	2b54 <encrypt_pldmic+0x78>
    2b64:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    2b66:	2d10      	cmp	r5, #16
    2b68:	d90f      	bls.n	2b8a <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    2b6a:	3d10      	subs	r5, #16
    2b6c:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    2b6e:	2d10      	cmp	r5, #16
    2b70:	d8d6      	bhi.n	2b20 <encrypt_pldmic+0x44>
			if (mic_len) {
    2b72:	2e00      	cmp	r6, #0
    2b74:	d0d1      	beq.n	2b1a <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    2b76:	2300      	movs	r3, #0
    2b78:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    2b7a:	4669      	mov	r1, sp
    2b7c:	0038      	movs	r0, r7
    2b7e:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    2b80:	1c2b      	adds	r3, r5, #0
    2b82:	2d10      	cmp	r5, #16
    2b84:	d9df      	bls.n	2b46 <encrypt_pldmic+0x6a>
    2b86:	2310      	movs	r3, #16
    2b88:	e7dd      	b.n	2b46 <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    2b8a:	2e00      	cmp	r6, #0
    2b8c:	d105      	bne.n	2b9a <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    2b8e:	b004      	add	sp, #16
    2b90:	bc1c      	pop	{r2, r3, r4}
    2b92:	4690      	mov	r8, r2
    2b94:	4699      	mov	r9, r3
    2b96:	46a2      	mov	sl, r4
    2b98:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    2b9a:	4668      	mov	r0, sp
    2b9c:	4b08      	ldr	r3, [pc, #32]	; (2bc0 <encrypt_pldmic+0xe4>)
    2b9e:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    2ba0:	3e01      	subs	r6, #1
    2ba2:	b2f2      	uxtb	r2, r6
    2ba4:	3201      	adds	r2, #1
    2ba6:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    2ba8:	4669      	mov	r1, sp
    2baa:	5c59      	ldrb	r1, [r3, r1]
    2bac:	5ce0      	ldrb	r0, [r4, r3]
    2bae:	4041      	eors	r1, r0
    2bb0:	54e1      	strb	r1, [r4, r3]
    2bb2:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    2bb4:	4293      	cmp	r3, r2
    2bb6:	d1f7      	bne.n	2ba8 <encrypt_pldmic+0xcc>
    2bb8:	e7e9      	b.n	2b8e <encrypt_pldmic+0xb2>
    2bba:	46c0      	nop			; (mov r8, r8)
    2bbc:	00003151 	.word	0x00003151
    2bc0:	00003289 	.word	0x00003289
    2bc4:	000030e5 	.word	0x000030e5

00002bc8 <MiMem_Alloc>:
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    2bc8:	28a0      	cmp	r0, #160	; 0xa0
    2bca:	d81a      	bhi.n	2c02 <MiMem_Alloc+0x3a>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    2bcc:	23a4      	movs	r3, #164	; 0xa4
    2bce:	4a0e      	ldr	r2, [pc, #56]	; (2c08 <MiMem_Alloc+0x40>)
    2bd0:	5cd3      	ldrb	r3, [r2, r3]
    2bd2:	2b00      	cmp	r3, #0
    2bd4:	d00b      	beq.n	2bee <MiMem_Alloc+0x26>
    2bd6:	4a0d      	ldr	r2, [pc, #52]	; (2c0c <MiMem_Alloc+0x44>)
    2bd8:	2301      	movs	r3, #1
    2bda:	0018      	movs	r0, r3
    2bdc:	7811      	ldrb	r1, [r2, #0]
    2bde:	2900      	cmp	r1, #0
    2be0:	d006      	beq.n	2bf0 <MiMem_Alloc+0x28>
    2be2:	3301      	adds	r3, #1
    2be4:	32a8      	adds	r2, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    2be6:	2b0a      	cmp	r3, #10
    2be8:	d1f7      	bne.n	2bda <MiMem_Alloc+0x12>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    2bea:	2000      	movs	r0, #0
}
    2bec:	4770      	bx	lr
            if (mimemBuffers[loopIndex].bufferFlag == false)
    2bee:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    2bf0:	23a8      	movs	r3, #168	; 0xa8
    2bf2:	4343      	muls	r3, r0
    2bf4:	4804      	ldr	r0, [pc, #16]	; (2c08 <MiMem_Alloc+0x40>)
    2bf6:	18c0      	adds	r0, r0, r3
    2bf8:	0003      	movs	r3, r0
    2bfa:	33a4      	adds	r3, #164	; 0xa4
    2bfc:	2201      	movs	r2, #1
    2bfe:	701a      	strb	r2, [r3, #0]
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
    2c00:	e7f4      	b.n	2bec <MiMem_Alloc+0x24>
    return NULL;
    2c02:	2000      	movs	r0, #0
    2c04:	e7f2      	b.n	2bec <MiMem_Alloc+0x24>
    2c06:	46c0      	nop			; (mov r8, r8)
    2c08:	20000b1c 	.word	0x20000b1c
    2c0c:	20000c68 	.word	0x20000c68

00002c10 <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    2c10:	b530      	push	{r4, r5, lr}
    2c12:	4b0d      	ldr	r3, [pc, #52]	; (2c48 <MiMem_Free+0x38>)
    2c14:	2200      	movs	r2, #0
    2c16:	e003      	b.n	2c20 <MiMem_Free+0x10>
    2c18:	3201      	adds	r2, #1
    2c1a:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    2c1c:	2a0a      	cmp	r2, #10
    2c1e:	d010      	beq.n	2c42 <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    2c20:	0015      	movs	r5, r2
    2c22:	0019      	movs	r1, r3
    2c24:	31a4      	adds	r1, #164	; 0xa4
    2c26:	7809      	ldrb	r1, [r1, #0]
    2c28:	2900      	cmp	r1, #0
    2c2a:	d0f5      	beq.n	2c18 <MiMem_Free+0x8>
    2c2c:	4298      	cmp	r0, r3
    2c2e:	d1f3      	bne.n	2c18 <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    2c30:	23a8      	movs	r3, #168	; 0xa8
    2c32:	435d      	muls	r5, r3
    2c34:	4b04      	ldr	r3, [pc, #16]	; (2c48 <MiMem_Free+0x38>)
    2c36:	195d      	adds	r5, r3, r5
    2c38:	35a4      	adds	r5, #164	; 0xa4
    2c3a:	2200      	movs	r2, #0
    2c3c:	702a      	strb	r2, [r5, #0]
			return 0;
    2c3e:	2000      	movs	r0, #0
    2c40:	e000      	b.n	2c44 <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    2c42:	20ff      	movs	r0, #255	; 0xff
}
    2c44:	bd30      	pop	{r4, r5, pc}
    2c46:	46c0      	nop			; (mov r8, r8)
    2c48:	20000b1c 	.word	0x20000b1c

00002c4c <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    2c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c4e:	46c6      	mov	lr, r8
    2c50:	b500      	push	{lr}
    2c52:	0007      	movs	r7, r0
    2c54:	4688      	mov	r8, r1
    2c56:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    2c58:	b672      	cpsid	i
  __ASM volatile ("dmb");
    2c5a:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    2c5e:	2200      	movs	r2, #0
    2c60:	4b1f      	ldr	r3, [pc, #124]	; (2ce0 <miQueueReadOrRemove+0x94>)
    2c62:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    2c64:	7a03      	ldrb	r3, [r0, #8]
    2c66:	2b00      	cmp	r3, #0
    2c68:	d037      	beq.n	2cda <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    2c6a:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    2c6c:	2d00      	cmp	r5, #0
    2c6e:	d019      	beq.n	2ca4 <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    2c70:	2c00      	cmp	r4, #0
    2c72:	d00c      	beq.n	2c8e <miQueueReadOrRemove+0x42>
    2c74:	0026      	movs	r6, r4
    2c76:	e000      	b.n	2c7a <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    2c78:	001c      	movs	r4, r3
				match = search->criteria_func(
    2c7a:	6869      	ldr	r1, [r5, #4]
    2c7c:	6860      	ldr	r0, [r4, #4]
    2c7e:	682b      	ldr	r3, [r5, #0]
    2c80:	4798      	blx	r3
				if (match) {
    2c82:	2800      	cmp	r0, #0
    2c84:	d10f      	bne.n	2ca6 <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    2c86:	6823      	ldr	r3, [r4, #0]
    2c88:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    2c8a:	2b00      	cmp	r3, #0
    2c8c:	d1f4      	bne.n	2c78 <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    2c8e:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    2c90:	2201      	movs	r2, #1
    2c92:	4b13      	ldr	r3, [pc, #76]	; (2ce0 <miQueueReadOrRemove+0x94>)
    2c94:	701a      	strb	r2, [r3, #0]
    2c96:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2c9a:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    2c9c:	0020      	movs	r0, r4
    2c9e:	bc04      	pop	{r2}
    2ca0:	4690      	mov	r8, r2
    2ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    2ca4:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    2ca6:	2c00      	cmp	r4, #0
    2ca8:	d0f2      	beq.n	2c90 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    2caa:	4643      	mov	r3, r8
    2cac:	2b00      	cmp	r3, #0
    2cae:	d1ef      	bne.n	2c90 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    2cb0:	683b      	ldr	r3, [r7, #0]
    2cb2:	429c      	cmp	r4, r3
    2cb4:	d00c      	beq.n	2cd0 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    2cb6:	6823      	ldr	r3, [r4, #0]
    2cb8:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    2cba:	687b      	ldr	r3, [r7, #4]
    2cbc:	429c      	cmp	r4, r3
    2cbe:	d00a      	beq.n	2cd6 <miQueueReadOrRemove+0x8a>
				q->size--;
    2cc0:	7a3b      	ldrb	r3, [r7, #8]
    2cc2:	3b01      	subs	r3, #1
    2cc4:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    2cc6:	683b      	ldr	r3, [r7, #0]
    2cc8:	2b00      	cmp	r3, #0
    2cca:	d1e1      	bne.n	2c90 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    2ccc:	607b      	str	r3, [r7, #4]
    2cce:	e7df      	b.n	2c90 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    2cd0:	6823      	ldr	r3, [r4, #0]
    2cd2:	603b      	str	r3, [r7, #0]
    2cd4:	e7f1      	b.n	2cba <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    2cd6:	607e      	str	r6, [r7, #4]
    2cd8:	e7f2      	b.n	2cc0 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    2cda:	2400      	movs	r4, #0
    2cdc:	e7d8      	b.n	2c90 <miQueueReadOrRemove+0x44>
    2cde:	46c0      	nop			; (mov r8, r8)
    2ce0:	20000008 	.word	0x20000008

00002ce4 <miQueueInit>:
	q->head = NULL;
    2ce4:	2300      	movs	r3, #0
    2ce6:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    2ce8:	6043      	str	r3, [r0, #4]
	q->size = 0;
    2cea:	7203      	strb	r3, [r0, #8]
}
    2cec:	4770      	bx	lr
	...

00002cf0 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    2cf0:	b672      	cpsid	i
    2cf2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    2cf6:	2200      	movs	r2, #0
    2cf8:	4b0a      	ldr	r3, [pc, #40]	; (2d24 <miQueueAppend+0x34>)
    2cfa:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    2cfc:	7a03      	ldrb	r3, [r0, #8]
    2cfe:	2b00      	cmp	r3, #0
    2d00:	d00e      	beq.n	2d20 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    2d02:	6843      	ldr	r3, [r0, #4]
    2d04:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    2d06:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    2d08:	2300      	movs	r3, #0
    2d0a:	600b      	str	r3, [r1, #0]
		q->size++;
    2d0c:	7a03      	ldrb	r3, [r0, #8]
    2d0e:	3301      	adds	r3, #1
    2d10:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    2d12:	2201      	movs	r2, #1
    2d14:	4b03      	ldr	r3, [pc, #12]	; (2d24 <miQueueAppend+0x34>)
    2d16:	701a      	strb	r2, [r3, #0]
    2d18:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2d1c:	b662      	cpsie	i
} /* miQueueAppend */
    2d1e:	4770      	bx	lr
			q->head = buf;
    2d20:	6001      	str	r1, [r0, #0]
    2d22:	e7f0      	b.n	2d06 <miQueueAppend+0x16>
    2d24:	20000008 	.word	0x20000008

00002d28 <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    2d28:	b510      	push	{r4, lr}
    2d2a:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    2d2c:	2100      	movs	r1, #0
    2d2e:	4b01      	ldr	r3, [pc, #4]	; (2d34 <miQueueRemove+0xc>)
    2d30:	4798      	blx	r3
}
    2d32:	bd10      	pop	{r4, pc}
    2d34:	00002c4d 	.word	0x00002c4d

00002d38 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    2d38:	b530      	push	{r4, r5, lr}
	if (timers) {
    2d3a:	4b14      	ldr	r3, [pc, #80]	; (2d8c <placeTimer+0x54>)
    2d3c:	681d      	ldr	r5, [r3, #0]
    2d3e:	2d00      	cmp	r5, #0
    2d40:	d01c      	beq.n	2d7c <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    2d42:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    2d44:	6869      	ldr	r1, [r5, #4]
    2d46:	428a      	cmp	r2, r1
    2d48:	d309      	bcc.n	2d5e <placeTimer+0x26>
    2d4a:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    2d4c:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    2d4e:	6823      	ldr	r3, [r4, #0]
    2d50:	2b00      	cmp	r3, #0
    2d52:	d008      	beq.n	2d66 <placeTimer+0x2e>
			if (timeout < t->timeout) {
    2d54:	6859      	ldr	r1, [r3, #4]
    2d56:	4291      	cmp	r1, r2
    2d58:	d803      	bhi.n	2d62 <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    2d5a:	001c      	movs	r4, r3
    2d5c:	e7f6      	b.n	2d4c <placeTimer+0x14>
    2d5e:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    2d60:	2400      	movs	r4, #0
				t->timeout -= timeout;
    2d62:	1a89      	subs	r1, r1, r2
    2d64:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    2d66:	6042      	str	r2, [r0, #4]

		if (prev) {
    2d68:	2c00      	cmp	r4, #0
    2d6a:	d003      	beq.n	2d74 <placeTimer+0x3c>
			timer->next = prev->next;
    2d6c:	6823      	ldr	r3, [r4, #0]
    2d6e:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    2d70:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    2d72:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    2d74:	6005      	str	r5, [r0, #0]
			timers = timer;
    2d76:	4b05      	ldr	r3, [pc, #20]	; (2d8c <placeTimer+0x54>)
    2d78:	6018      	str	r0, [r3, #0]
    2d7a:	e7fa      	b.n	2d72 <placeTimer+0x3a>
		timer->next = NULL;
    2d7c:	2300      	movs	r3, #0
    2d7e:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    2d80:	6883      	ldr	r3, [r0, #8]
    2d82:	6043      	str	r3, [r0, #4]
		timers = timer;
    2d84:	4b01      	ldr	r3, [pc, #4]	; (2d8c <placeTimer+0x54>)
    2d86:	6018      	str	r0, [r3, #0]
}
    2d88:	e7f3      	b.n	2d72 <placeTimer+0x3a>
    2d8a:	46c0      	nop			; (mov r8, r8)
    2d8c:	200001c4 	.word	0x200001c4

00002d90 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    2d90:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    2d92:	4a04      	ldr	r2, [pc, #16]	; (2da4 <SYS_HwExpiry_Cb+0x14>)
    2d94:	7813      	ldrb	r3, [r2, #0]
    2d96:	3301      	adds	r3, #1
    2d98:	b2db      	uxtb	r3, r3
    2d9a:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    2d9c:	4802      	ldr	r0, [pc, #8]	; (2da8 <SYS_HwExpiry_Cb+0x18>)
    2d9e:	4b03      	ldr	r3, [pc, #12]	; (2dac <SYS_HwExpiry_Cb+0x1c>)
    2da0:	4798      	blx	r3
}
    2da2:	bd10      	pop	{r4, pc}
    2da4:	200011ac 	.word	0x200011ac
    2da8:	00002710 	.word	0x00002710
    2dac:	000045f1 	.word	0x000045f1

00002db0 <SYS_TimerInit>:
{
    2db0:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    2db2:	2400      	movs	r4, #0
    2db4:	4b06      	ldr	r3, [pc, #24]	; (2dd0 <SYS_TimerInit+0x20>)
    2db6:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    2db8:	4806      	ldr	r0, [pc, #24]	; (2dd4 <SYS_TimerInit+0x24>)
    2dba:	4b07      	ldr	r3, [pc, #28]	; (2dd8 <SYS_TimerInit+0x28>)
    2dbc:	4798      	blx	r3
	common_tc_init();
    2dbe:	4b07      	ldr	r3, [pc, #28]	; (2ddc <SYS_TimerInit+0x2c>)
    2dc0:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    2dc2:	4807      	ldr	r0, [pc, #28]	; (2de0 <SYS_TimerInit+0x30>)
    2dc4:	4b07      	ldr	r3, [pc, #28]	; (2de4 <SYS_TimerInit+0x34>)
    2dc6:	4798      	blx	r3
	timers = NULL;
    2dc8:	4b07      	ldr	r3, [pc, #28]	; (2de8 <SYS_TimerInit+0x38>)
    2dca:	601c      	str	r4, [r3, #0]
}
    2dcc:	bd10      	pop	{r4, pc}
    2dce:	46c0      	nop			; (mov r8, r8)
    2dd0:	200011ac 	.word	0x200011ac
    2dd4:	00002d91 	.word	0x00002d91
    2dd8:	000046e1 	.word	0x000046e1
    2ddc:	0000465d 	.word	0x0000465d
    2de0:	00002710 	.word	0x00002710
    2de4:	000045f1 	.word	0x000045f1
    2de8:	200001c4 	.word	0x200001c4

00002dec <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2dec:	4b0e      	ldr	r3, [pc, #56]	; (2e28 <SYS_TimerStop+0x3c>)
    2dee:	681a      	ldr	r2, [r3, #0]
    2df0:	2a00      	cmp	r2, #0
    2df2:	d014      	beq.n	2e1e <SYS_TimerStop+0x32>
		if (t == timer) {
    2df4:	4282      	cmp	r2, r0
    2df6:	d013      	beq.n	2e20 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2df8:	6813      	ldr	r3, [r2, #0]
    2dfa:	2b00      	cmp	r3, #0
    2dfc:	d00f      	beq.n	2e1e <SYS_TimerStop+0x32>
		if (t == timer) {
    2dfe:	4298      	cmp	r0, r3
    2e00:	d001      	beq.n	2e06 <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2e02:	001a      	movs	r2, r3
    2e04:	e7f8      	b.n	2df8 <SYS_TimerStop+0xc>
			if (prev) {
    2e06:	2a00      	cmp	r2, #0
    2e08:	d00a      	beq.n	2e20 <SYS_TimerStop+0x34>
				prev->next = t->next;
    2e0a:	6803      	ldr	r3, [r0, #0]
    2e0c:	6013      	str	r3, [r2, #0]
			if (t->next) {
    2e0e:	6803      	ldr	r3, [r0, #0]
    2e10:	2b00      	cmp	r3, #0
    2e12:	d004      	beq.n	2e1e <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    2e14:	6842      	ldr	r2, [r0, #4]
    2e16:	6859      	ldr	r1, [r3, #4]
    2e18:	468c      	mov	ip, r1
    2e1a:	4462      	add	r2, ip
    2e1c:	605a      	str	r2, [r3, #4]
}
    2e1e:	4770      	bx	lr
				timers = t->next;
    2e20:	4b01      	ldr	r3, [pc, #4]	; (2e28 <SYS_TimerStop+0x3c>)
    2e22:	6802      	ldr	r2, [r0, #0]
    2e24:	601a      	str	r2, [r3, #0]
    2e26:	e7f2      	b.n	2e0e <SYS_TimerStop+0x22>
    2e28:	200001c4 	.word	0x200001c4

00002e2c <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2e2c:	4b09      	ldr	r3, [pc, #36]	; (2e54 <SYS_TimerStarted+0x28>)
    2e2e:	681b      	ldr	r3, [r3, #0]
    2e30:	2b00      	cmp	r3, #0
    2e32:	d00a      	beq.n	2e4a <SYS_TimerStarted+0x1e>
		if (t == timer) {
    2e34:	4283      	cmp	r3, r0
    2e36:	d00a      	beq.n	2e4e <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    2e38:	681b      	ldr	r3, [r3, #0]
    2e3a:	2b00      	cmp	r3, #0
    2e3c:	d003      	beq.n	2e46 <SYS_TimerStarted+0x1a>
		if (t == timer) {
    2e3e:	4298      	cmp	r0, r3
    2e40:	d1fa      	bne.n	2e38 <SYS_TimerStarted+0xc>
			return true;
    2e42:	2001      	movs	r0, #1
    2e44:	e000      	b.n	2e48 <SYS_TimerStarted+0x1c>
	return false;
    2e46:	2000      	movs	r0, #0
}
    2e48:	4770      	bx	lr
	return false;
    2e4a:	2000      	movs	r0, #0
    2e4c:	e7fc      	b.n	2e48 <SYS_TimerStarted+0x1c>
			return true;
    2e4e:	2001      	movs	r0, #1
    2e50:	e7fa      	b.n	2e48 <SYS_TimerStarted+0x1c>
    2e52:	46c0      	nop			; (mov r8, r8)
    2e54:	200001c4 	.word	0x200001c4

00002e58 <SYS_TimerStart>:
{
    2e58:	b510      	push	{r4, lr}
    2e5a:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    2e5c:	4b04      	ldr	r3, [pc, #16]	; (2e70 <SYS_TimerStart+0x18>)
    2e5e:	4798      	blx	r3
    2e60:	2800      	cmp	r0, #0
    2e62:	d000      	beq.n	2e66 <SYS_TimerStart+0xe>
}
    2e64:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    2e66:	0020      	movs	r0, r4
    2e68:	4b02      	ldr	r3, [pc, #8]	; (2e74 <SYS_TimerStart+0x1c>)
    2e6a:	4798      	blx	r3
}
    2e6c:	e7fa      	b.n	2e64 <SYS_TimerStart+0xc>
    2e6e:	46c0      	nop			; (mov r8, r8)
    2e70:	00002e2d 	.word	0x00002e2d
    2e74:	00002d39 	.word	0x00002d39

00002e78 <SYS_TimerTaskHandler>:
{
    2e78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2e7a:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    2e7c:	4b1d      	ldr	r3, [pc, #116]	; (2ef4 <SYS_TimerTaskHandler+0x7c>)
    2e7e:	781b      	ldrb	r3, [r3, #0]
    2e80:	2b00      	cmp	r3, #0
    2e82:	d035      	beq.n	2ef0 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2e84:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    2e88:	4253      	negs	r3, r2
    2e8a:	4153      	adcs	r3, r2
    2e8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    2e8e:	b672      	cpsid	i
    2e90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    2e94:	2100      	movs	r1, #0
    2e96:	4b18      	ldr	r3, [pc, #96]	; (2ef8 <SYS_TimerTaskHandler+0x80>)
    2e98:	7019      	strb	r1, [r3, #0]
	return flags;
    2e9a:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    2e9c:	4a15      	ldr	r2, [pc, #84]	; (2ef4 <SYS_TimerTaskHandler+0x7c>)
    2e9e:	7813      	ldrb	r3, [r2, #0]
    2ea0:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    2ea2:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    2ea4:	2800      	cmp	r0, #0
    2ea6:	d005      	beq.n	2eb4 <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    2ea8:	3101      	adds	r1, #1
    2eaa:	4a13      	ldr	r2, [pc, #76]	; (2ef8 <SYS_TimerTaskHandler+0x80>)
    2eac:	7011      	strb	r1, [r2, #0]
    2eae:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2eb2:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    2eb4:	009d      	lsls	r5, r3, #2
    2eb6:	18ed      	adds	r5, r5, r3
    2eb8:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    2eba:	4e10      	ldr	r6, [pc, #64]	; (2efc <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    2ebc:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    2ebe:	e005      	b.n	2ecc <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    2ec0:	0020      	movs	r0, r4
    2ec2:	4b0f      	ldr	r3, [pc, #60]	; (2f00 <SYS_TimerTaskHandler+0x88>)
    2ec4:	4798      	blx	r3
    2ec6:	e00d      	b.n	2ee4 <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    2ec8:	0020      	movs	r0, r4
    2eca:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    2ecc:	6834      	ldr	r4, [r6, #0]
    2ece:	2c00      	cmp	r4, #0
    2ed0:	d00e      	beq.n	2ef0 <SYS_TimerTaskHandler+0x78>
    2ed2:	6863      	ldr	r3, [r4, #4]
    2ed4:	429d      	cmp	r5, r3
    2ed6:	d309      	bcc.n	2eec <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    2ed8:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    2eda:	6823      	ldr	r3, [r4, #0]
    2edc:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    2ede:	7b23      	ldrb	r3, [r4, #12]
    2ee0:	2b01      	cmp	r3, #1
    2ee2:	d0ed      	beq.n	2ec0 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    2ee4:	6923      	ldr	r3, [r4, #16]
    2ee6:	2b00      	cmp	r3, #0
    2ee8:	d1ee      	bne.n	2ec8 <SYS_TimerTaskHandler+0x50>
    2eea:	e7ef      	b.n	2ecc <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    2eec:	1b5d      	subs	r5, r3, r5
    2eee:	6065      	str	r5, [r4, #4]
}
    2ef0:	b003      	add	sp, #12
    2ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ef4:	200011ac 	.word	0x200011ac
    2ef8:	20000008 	.word	0x20000008
    2efc:	200001c4 	.word	0x200001c4
    2f00:	00002d39 	.word	0x00002d39

00002f04 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    2f04:	b510      	push	{r4, lr}
	tmr_cca_callback();
    2f06:	4b01      	ldr	r3, [pc, #4]	; (2f0c <tc_cca_callback+0x8>)
    2f08:	4798      	blx	r3
}
    2f0a:	bd10      	pop	{r4, pc}
    2f0c:	000046c5 	.word	0x000046c5

00002f10 <tc_ovf_callback>:
{
    2f10:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    2f12:	4b01      	ldr	r3, [pc, #4]	; (2f18 <tc_ovf_callback+0x8>)
    2f14:	4798      	blx	r3
}
    2f16:	bd10      	pop	{r4, pc}
    2f18:	0000467d 	.word	0x0000467d

00002f1c <tmr_read_count>:
{
    2f1c:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    2f1e:	4802      	ldr	r0, [pc, #8]	; (2f28 <tmr_read_count+0xc>)
    2f20:	4b02      	ldr	r3, [pc, #8]	; (2f2c <tmr_read_count+0x10>)
    2f22:	4798      	blx	r3
    2f24:	b280      	uxth	r0, r0
}
    2f26:	bd10      	pop	{r4, pc}
    2f28:	200011e4 	.word	0x200011e4
    2f2c:	00001bad 	.word	0x00001bad

00002f30 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    2f30:	4b03      	ldr	r3, [pc, #12]	; (2f40 <tmr_disable_cc_interrupt+0x10>)
    2f32:	2110      	movs	r1, #16
    2f34:	681a      	ldr	r2, [r3, #0]
    2f36:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    2f38:	7e5a      	ldrb	r2, [r3, #25]
    2f3a:	438a      	bics	r2, r1
    2f3c:	765a      	strb	r2, [r3, #25]
}
    2f3e:	4770      	bx	lr
    2f40:	200011e4 	.word	0x200011e4

00002f44 <tmr_enable_cc_interrupt>:
{
    2f44:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2f46:	4c0a      	ldr	r4, [pc, #40]	; (2f70 <tmr_enable_cc_interrupt+0x2c>)
    2f48:	6820      	ldr	r0, [r4, #0]
    2f4a:	4b0a      	ldr	r3, [pc, #40]	; (2f74 <tmr_enable_cc_interrupt+0x30>)
    2f4c:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2f4e:	4b0a      	ldr	r3, [pc, #40]	; (2f78 <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2f50:	5c1b      	ldrb	r3, [r3, r0]
    2f52:	221f      	movs	r2, #31
    2f54:	401a      	ands	r2, r3
    2f56:	2301      	movs	r3, #1
    2f58:	4093      	lsls	r3, r2
    2f5a:	4a08      	ldr	r2, [pc, #32]	; (2f7c <tmr_enable_cc_interrupt+0x38>)
    2f5c:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    2f5e:	7e63      	ldrb	r3, [r4, #25]
    2f60:	2210      	movs	r2, #16
    2f62:	4313      	orrs	r3, r2
    2f64:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    2f66:	6823      	ldr	r3, [r4, #0]
    2f68:	2210      	movs	r2, #16
    2f6a:	735a      	strb	r2, [r3, #13]
}
    2f6c:	bd10      	pop	{r4, pc}
    2f6e:	46c0      	nop			; (mov r8, r8)
    2f70:	200011e4 	.word	0x200011e4
    2f74:	00001939 	.word	0x00001939
    2f78:	00007ed4 	.word	0x00007ed4
    2f7c:	e000e100 	.word	0xe000e100

00002f80 <tmr_write_cmpreg>:
{
    2f80:	b510      	push	{r4, lr}
    2f82:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    2f84:	2100      	movs	r1, #0
    2f86:	4802      	ldr	r0, [pc, #8]	; (2f90 <tmr_write_cmpreg+0x10>)
    2f88:	4b02      	ldr	r3, [pc, #8]	; (2f94 <tmr_write_cmpreg+0x14>)
    2f8a:	4798      	blx	r3
}
    2f8c:	bd10      	pop	{r4, pc}
    2f8e:	46c0      	nop			; (mov r8, r8)
    2f90:	200011e4 	.word	0x200011e4
    2f94:	00001bd9 	.word	0x00001bd9

00002f98 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    2f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f9a:	46ce      	mov	lr, r9
    2f9c:	4647      	mov	r7, r8
    2f9e:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    2fa0:	4a2d      	ldr	r2, [pc, #180]	; (3058 <tmr_init+0xc0>)
    2fa2:	2300      	movs	r3, #0
    2fa4:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    2fa6:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    2fa8:	2100      	movs	r1, #0
    2faa:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    2fac:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    2fae:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    2fb0:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    2fb2:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    2fb4:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    2fb6:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    2fb8:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    2fba:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    2fbc:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    2fbe:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    2fc0:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    2fc2:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    2fc4:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    2fc6:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    2fc8:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    2fca:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    2fcc:	3b01      	subs	r3, #1
    2fce:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    2fd0:	4c22      	ldr	r4, [pc, #136]	; (305c <tmr_init+0xc4>)
    2fd2:	4923      	ldr	r1, [pc, #140]	; (3060 <tmr_init+0xc8>)
    2fd4:	0020      	movs	r0, r4
    2fd6:	4b23      	ldr	r3, [pc, #140]	; (3064 <tmr_init+0xcc>)
    2fd8:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    2fda:	2200      	movs	r2, #0
    2fdc:	4922      	ldr	r1, [pc, #136]	; (3068 <tmr_init+0xd0>)
    2fde:	0020      	movs	r0, r4
    2fe0:	4d22      	ldr	r5, [pc, #136]	; (306c <tmr_init+0xd4>)
    2fe2:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    2fe4:	2202      	movs	r2, #2
    2fe6:	4922      	ldr	r1, [pc, #136]	; (3070 <tmr_init+0xd8>)
    2fe8:	0020      	movs	r0, r4
    2fea:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    2fec:	6820      	ldr	r0, [r4, #0]
    2fee:	4b21      	ldr	r3, [pc, #132]	; (3074 <tmr_init+0xdc>)
    2ff0:	4699      	mov	r9, r3
    2ff2:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    2ff4:	4b20      	ldr	r3, [pc, #128]	; (3078 <tmr_init+0xe0>)
    2ff6:	4698      	mov	r8, r3
    2ff8:	5c1b      	ldrb	r3, [r3, r0]
    2ffa:	261f      	movs	r6, #31
    2ffc:	4033      	ands	r3, r6
    2ffe:	2501      	movs	r5, #1
    3000:	002a      	movs	r2, r5
    3002:	409a      	lsls	r2, r3
    3004:	4f1d      	ldr	r7, [pc, #116]	; (307c <tmr_init+0xe4>)
    3006:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    3008:	7e63      	ldrb	r3, [r4, #25]
    300a:	2201      	movs	r2, #1
    300c:	4313      	orrs	r3, r2
    300e:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3010:	6823      	ldr	r3, [r4, #0]
    3012:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3014:	0018      	movs	r0, r3
    3016:	47c8      	blx	r9
    3018:	4643      	mov	r3, r8
    301a:	5c1b      	ldrb	r3, [r3, r0]
    301c:	401e      	ands	r6, r3
    301e:	40b5      	lsls	r5, r6
    3020:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3022:	7e63      	ldrb	r3, [r4, #25]
    3024:	2210      	movs	r2, #16
    3026:	4313      	orrs	r3, r2
    3028:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    302a:	6822      	ldr	r2, [r4, #0]
    302c:	2310      	movs	r3, #16
    302e:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3030:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3032:	b25b      	sxtb	r3, r3
    3034:	2b00      	cmp	r3, #0
    3036:	dbfb      	blt.n	3030 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3038:	8813      	ldrh	r3, [r2, #0]
    303a:	2102      	movs	r1, #2
    303c:	430b      	orrs	r3, r1
    303e:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3040:	2000      	movs	r0, #0
    3042:	4b0f      	ldr	r3, [pc, #60]	; (3080 <tmr_init+0xe8>)
    3044:	4798      	blx	r3
    3046:	490f      	ldr	r1, [pc, #60]	; (3084 <tmr_init+0xec>)
    3048:	4b0f      	ldr	r3, [pc, #60]	; (3088 <tmr_init+0xf0>)
    304a:	4798      	blx	r3
	#endif
	return timer_multiplier;
    304c:	b2c0      	uxtb	r0, r0
}
    304e:	bc0c      	pop	{r2, r3}
    3050:	4690      	mov	r8, r2
    3052:	4699      	mov	r9, r3
    3054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3056:	46c0      	nop			; (mov r8, r8)
    3058:	200011b0 	.word	0x200011b0
    305c:	200011e4 	.word	0x200011e4
    3060:	42002c00 	.word	0x42002c00
    3064:	00001971 	.word	0x00001971
    3068:	00002f11 	.word	0x00002f11
    306c:	00001871 	.word	0x00001871
    3070:	00002f05 	.word	0x00002f05
    3074:	00001939 	.word	0x00001939
    3078:	00007ed4 	.word	0x00007ed4
    307c:	e000e100 	.word	0xe000e100
    3080:	00001601 	.word	0x00001601
    3084:	000f4240 	.word	0x000f4240
    3088:	00007181 	.word	0x00007181

0000308c <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    308c:	4770      	bx	lr
	...

00003090 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    3090:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    3092:	4b0c      	ldr	r3, [pc, #48]	; (30c4 <sal_aes_restart+0x34>)
    3094:	781b      	ldrb	r3, [r3, #0]
    3096:	2b00      	cmp	r3, #0
    3098:	d012      	beq.n	30c0 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    309a:	490b      	ldr	r1, [pc, #44]	; (30c8 <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    309c:	4c0b      	ldr	r4, [pc, #44]	; (30cc <sal_aes_restart+0x3c>)
    309e:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    30a0:	2310      	movs	r3, #16
    30a2:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    30a4:	1c60      	adds	r0, r4, #1
    30a6:	2210      	movs	r2, #16
    30a8:	4b09      	ldr	r3, [pc, #36]	; (30d0 <sal_aes_restart+0x40>)
    30aa:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    30ac:	2211      	movs	r2, #17
    30ae:	0021      	movs	r1, r4
    30b0:	2083      	movs	r0, #131	; 0x83
    30b2:	4b08      	ldr	r3, [pc, #32]	; (30d4 <sal_aes_restart+0x44>)
    30b4:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    30b6:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    30b8:	2201      	movs	r2, #1
    30ba:	4b07      	ldr	r3, [pc, #28]	; (30d8 <sal_aes_restart+0x48>)
    30bc:	701a      	strb	r2, [r3, #0]
}
    30be:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    30c0:	4906      	ldr	r1, [pc, #24]	; (30dc <sal_aes_restart+0x4c>)
    30c2:	e7eb      	b.n	309c <sal_aes_restart+0xc>
    30c4:	20000049 	.word	0x20000049
    30c8:	200001dc 	.word	0x200001dc
    30cc:	200001c8 	.word	0x200001c8
    30d0:	000074d3 	.word	0x000074d3
    30d4:	0000384d 	.word	0x0000384d
    30d8:	200001fc 	.word	0x200001fc
    30dc:	200001ec 	.word	0x200001ec

000030e0 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    30e0:	4770      	bx	lr
	...

000030e4 <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    30e4:	b570      	push	{r4, r5, r6, lr}
    30e6:	0003      	movs	r3, r0
    30e8:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    30ea:	4c14      	ldr	r4, [pc, #80]	; (313c <sal_aes_wrrd+0x58>)
    30ec:	1c60      	adds	r0, r4, #1
    30ee:	2210      	movs	r2, #16
    30f0:	0019      	movs	r1, r3
    30f2:	4b13      	ldr	r3, [pc, #76]	; (3140 <sal_aes_wrrd+0x5c>)
    30f4:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    30f6:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    30f8:	4b12      	ldr	r3, [pc, #72]	; (3144 <sal_aes_wrrd+0x60>)
    30fa:	781b      	ldrb	r3, [r3, #0]
    30fc:	2b00      	cmp	r3, #0
    30fe:	d015      	beq.n	312c <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3100:	2212      	movs	r2, #18
    3102:	490e      	ldr	r1, [pc, #56]	; (313c <sal_aes_wrrd+0x58>)
    3104:	2083      	movs	r0, #131	; 0x83
    3106:	4b10      	ldr	r3, [pc, #64]	; (3148 <sal_aes_wrrd+0x64>)
    3108:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    310a:	2200      	movs	r2, #0
    310c:	4b0d      	ldr	r3, [pc, #52]	; (3144 <sal_aes_wrrd+0x60>)
    310e:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    3110:	2d00      	cmp	r5, #0
    3112:	d005      	beq.n	3120 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    3114:	2210      	movs	r2, #16
    3116:	4909      	ldr	r1, [pc, #36]	; (313c <sal_aes_wrrd+0x58>)
    3118:	3101      	adds	r1, #1
    311a:	0028      	movs	r0, r5
    311c:	4b08      	ldr	r3, [pc, #32]	; (3140 <sal_aes_wrrd+0x5c>)
    311e:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3120:	4b06      	ldr	r3, [pc, #24]	; (313c <sal_aes_wrrd+0x58>)
    3122:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3124:	2018      	movs	r0, #24
    3126:	4b09      	ldr	r3, [pc, #36]	; (314c <sal_aes_wrrd+0x68>)
    3128:	4798      	blx	r3
}
    312a:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    312c:	2211      	movs	r2, #17
    312e:	4903      	ldr	r1, [pc, #12]	; (313c <sal_aes_wrrd+0x58>)
    3130:	3101      	adds	r1, #1
    3132:	2084      	movs	r0, #132	; 0x84
    3134:	4b04      	ldr	r3, [pc, #16]	; (3148 <sal_aes_wrrd+0x64>)
    3136:	4798      	blx	r3
    3138:	e7ea      	b.n	3110 <sal_aes_wrrd+0x2c>
    313a:	46c0      	nop			; (mov r8, r8)
    313c:	200001c8 	.word	0x200001c8
    3140:	000074d3 	.word	0x000074d3
    3144:	200001fc 	.word	0x200001fc
    3148:	00003b41 	.word	0x00003b41
    314c:	00000155 	.word	0x00000155

00003150 <sal_aes_setup>:
{
    3150:	b5f0      	push	{r4, r5, r6, r7, lr}
    3152:	46c6      	mov	lr, r8
    3154:	b500      	push	{lr}
    3156:	b084      	sub	sp, #16
    3158:	0005      	movs	r5, r0
    315a:	000e      	movs	r6, r1
    315c:	0014      	movs	r4, r2
	if (key != NULL) {
    315e:	2800      	cmp	r0, #0
    3160:	d017      	beq.n	3192 <sal_aes_setup+0x42>
		dec_initialized = false;
    3162:	2200      	movs	r2, #0
    3164:	4b3e      	ldr	r3, [pc, #248]	; (3260 <sal_aes_setup+0x110>)
    3166:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    3168:	3202      	adds	r2, #2
    316a:	4b3e      	ldr	r3, [pc, #248]	; (3264 <sal_aes_setup+0x114>)
    316c:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    316e:	320e      	adds	r2, #14
    3170:	0001      	movs	r1, r0
    3172:	483d      	ldr	r0, [pc, #244]	; (3268 <sal_aes_setup+0x118>)
    3174:	4b3d      	ldr	r3, [pc, #244]	; (326c <sal_aes_setup+0x11c>)
    3176:	4698      	mov	r8, r3
    3178:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    317a:	4f3d      	ldr	r7, [pc, #244]	; (3270 <sal_aes_setup+0x120>)
    317c:	2310      	movs	r3, #16
    317e:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3180:	1c78      	adds	r0, r7, #1
    3182:	2210      	movs	r2, #16
    3184:	0029      	movs	r1, r5
    3186:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3188:	2211      	movs	r2, #17
    318a:	0039      	movs	r1, r7
    318c:	2083      	movs	r0, #131	; 0x83
    318e:	4b39      	ldr	r3, [pc, #228]	; (3274 <sal_aes_setup+0x124>)
    3190:	4798      	blx	r3
	switch (dir) {
    3192:	2c00      	cmp	r4, #0
    3194:	d003      	beq.n	319e <sal_aes_setup+0x4e>
    3196:	2c01      	cmp	r4, #1
    3198:	d02f      	beq.n	31fa <sal_aes_setup+0xaa>
		return false;
    319a:	2000      	movs	r0, #0
    319c:	e01b      	b.n	31d6 <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    319e:	4b31      	ldr	r3, [pc, #196]	; (3264 <sal_aes_setup+0x114>)
    31a0:	781b      	ldrb	r3, [r3, #0]
    31a2:	2b01      	cmp	r3, #1
    31a4:	d01b      	beq.n	31de <sal_aes_setup+0x8e>
	last_dir = dir;
    31a6:	4b2f      	ldr	r3, [pc, #188]	; (3264 <sal_aes_setup+0x114>)
    31a8:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    31aa:	2e00      	cmp	r6, #0
    31ac:	d002      	beq.n	31b4 <sal_aes_setup+0x64>
		return (false);
    31ae:	2000      	movs	r0, #0
	switch (enc_mode) {
    31b0:	2e02      	cmp	r6, #2
    31b2:	d110      	bne.n	31d6 <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    31b4:	0136      	lsls	r6, r6, #4
    31b6:	2370      	movs	r3, #112	; 0x70
    31b8:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    31ba:	00e4      	lsls	r4, r4, #3
    31bc:	3b68      	subs	r3, #104	; 0x68
    31be:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    31c0:	4334      	orrs	r4, r6
    31c2:	4b2b      	ldr	r3, [pc, #172]	; (3270 <sal_aes_setup+0x120>)
    31c4:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    31c6:	2680      	movs	r6, #128	; 0x80
    31c8:	4276      	negs	r6, r6
    31ca:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    31cc:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    31ce:	2201      	movs	r2, #1
    31d0:	4b29      	ldr	r3, [pc, #164]	; (3278 <sal_aes_setup+0x128>)
    31d2:	701a      	strb	r2, [r3, #0]
	return (true);
    31d4:	2001      	movs	r0, #1
}
    31d6:	b004      	add	sp, #16
    31d8:	bc04      	pop	{r2}
    31da:	4690      	mov	r8, r2
    31dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    31de:	4d24      	ldr	r5, [pc, #144]	; (3270 <sal_aes_setup+0x120>)
    31e0:	330f      	adds	r3, #15
    31e2:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    31e4:	1c68      	adds	r0, r5, #1
    31e6:	2210      	movs	r2, #16
    31e8:	491f      	ldr	r1, [pc, #124]	; (3268 <sal_aes_setup+0x118>)
    31ea:	4b20      	ldr	r3, [pc, #128]	; (326c <sal_aes_setup+0x11c>)
    31ec:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    31ee:	2211      	movs	r2, #17
    31f0:	0029      	movs	r1, r5
    31f2:	2083      	movs	r0, #131	; 0x83
    31f4:	4b1f      	ldr	r3, [pc, #124]	; (3274 <sal_aes_setup+0x124>)
    31f6:	4798      	blx	r3
    31f8:	e7d5      	b.n	31a6 <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    31fa:	4b1a      	ldr	r3, [pc, #104]	; (3264 <sal_aes_setup+0x114>)
    31fc:	781b      	ldrb	r3, [r3, #0]
    31fe:	2b01      	cmp	r3, #1
    3200:	d0d1      	beq.n	31a6 <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3202:	2210      	movs	r2, #16
    3204:	4b1a      	ldr	r3, [pc, #104]	; (3270 <sal_aes_setup+0x120>)
    3206:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    3208:	4b15      	ldr	r3, [pc, #84]	; (3260 <sal_aes_setup+0x110>)
    320a:	781b      	ldrb	r3, [r3, #0]
    320c:	2b00      	cmp	r3, #0
    320e:	d00e      	beq.n	322e <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3210:	4d17      	ldr	r5, [pc, #92]	; (3270 <sal_aes_setup+0x120>)
    3212:	1c68      	adds	r0, r5, #1
    3214:	2210      	movs	r2, #16
    3216:	4919      	ldr	r1, [pc, #100]	; (327c <sal_aes_setup+0x12c>)
    3218:	4b14      	ldr	r3, [pc, #80]	; (326c <sal_aes_setup+0x11c>)
    321a:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    321c:	2211      	movs	r2, #17
    321e:	0029      	movs	r1, r5
    3220:	2083      	movs	r0, #131	; 0x83
    3222:	4b14      	ldr	r3, [pc, #80]	; (3274 <sal_aes_setup+0x124>)
    3224:	4798      	blx	r3
			dec_initialized = true;
    3226:	4b0e      	ldr	r3, [pc, #56]	; (3260 <sal_aes_setup+0x110>)
    3228:	2201      	movs	r2, #1
    322a:	701a      	strb	r2, [r3, #0]
    322c:	e7bb      	b.n	31a6 <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    322e:	4d10      	ldr	r5, [pc, #64]	; (3270 <sal_aes_setup+0x120>)
    3230:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3232:	3380      	adds	r3, #128	; 0x80
    3234:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    3236:	3a0f      	subs	r2, #15
    3238:	4b0f      	ldr	r3, [pc, #60]	; (3278 <sal_aes_setup+0x128>)
    323a:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    323c:	2100      	movs	r1, #0
    323e:	4668      	mov	r0, sp
    3240:	4b0f      	ldr	r3, [pc, #60]	; (3280 <sal_aes_setup+0x130>)
    3242:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3244:	2310      	movs	r3, #16
    3246:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    3248:	2201      	movs	r2, #1
    324a:	0029      	movs	r1, r5
    324c:	2083      	movs	r0, #131	; 0x83
    324e:	4b09      	ldr	r3, [pc, #36]	; (3274 <sal_aes_setup+0x124>)
    3250:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    3252:	2210      	movs	r2, #16
    3254:	4909      	ldr	r1, [pc, #36]	; (327c <sal_aes_setup+0x12c>)
    3256:	2084      	movs	r0, #132	; 0x84
    3258:	4b0a      	ldr	r3, [pc, #40]	; (3284 <sal_aes_setup+0x134>)
    325a:	4798      	blx	r3
    325c:	e7d8      	b.n	3210 <sal_aes_setup+0xc0>
    325e:	46c0      	nop			; (mov r8, r8)
    3260:	200001da 	.word	0x200001da
    3264:	20000049 	.word	0x20000049
    3268:	200001ec 	.word	0x200001ec
    326c:	000074d3 	.word	0x000074d3
    3270:	200001c8 	.word	0x200001c8
    3274:	0000384d 	.word	0x0000384d
    3278:	200001fc 	.word	0x200001fc
    327c:	200001dc 	.word	0x200001dc
    3280:	000030e5 	.word	0x000030e5
    3284:	000039b9 	.word	0x000039b9

00003288 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3288:	b510      	push	{r4, lr}
    328a:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    328c:	2210      	movs	r2, #16
    328e:	2084      	movs	r0, #132	; 0x84
    3290:	4b01      	ldr	r3, [pc, #4]	; (3298 <sal_aes_read+0x10>)
    3292:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3294:	bd10      	pop	{r4, pc}
    3296:	46c0      	nop			; (mov r8, r8)
    3298:	000039b9 	.word	0x000039b9

0000329c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    329c:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    329e:	2201      	movs	r2, #1
    32a0:	4b03      	ldr	r3, [pc, #12]	; (32b0 <AT86RFX_ISR+0x14>)
    32a2:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    32a4:	4b03      	ldr	r3, [pc, #12]	; (32b4 <AT86RFX_ISR+0x18>)
    32a6:	681b      	ldr	r3, [r3, #0]
    32a8:	2b00      	cmp	r3, #0
    32aa:	d000      	beq.n	32ae <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    32ac:	4798      	blx	r3
	}
}
    32ae:	bd10      	pop	{r4, pc}
    32b0:	40001800 	.word	0x40001800
    32b4:	20000200 	.word	0x20000200

000032b8 <trx_spi_init>:

void trx_spi_init(void)
{
    32b8:	b530      	push	{r4, r5, lr}
    32ba:	b085      	sub	sp, #20
	config->address_enabled = false;
    32bc:	4a34      	ldr	r2, [pc, #208]	; (3390 <trx_spi_init+0xd8>)
    32be:	2300      	movs	r3, #0
    32c0:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    32c2:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    32c4:	213f      	movs	r1, #63	; 0x3f
    32c6:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    32c8:	4c32      	ldr	r4, [pc, #200]	; (3394 <trx_spi_init+0xdc>)
    32ca:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    32cc:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    32ce:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    32d0:	2201      	movs	r2, #1
    32d2:	4669      	mov	r1, sp
    32d4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    32d6:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    32d8:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    32da:	203f      	movs	r0, #63	; 0x3f
    32dc:	4b2e      	ldr	r3, [pc, #184]	; (3398 <trx_spi_init+0xe0>)
    32de:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    32e0:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    32e2:	09d1      	lsrs	r1, r2, #7
		return NULL;
    32e4:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    32e6:	2900      	cmp	r1, #0
    32e8:	d104      	bne.n	32f4 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    32ea:	0953      	lsrs	r3, r2, #5
    32ec:	01db      	lsls	r3, r3, #7
    32ee:	492b      	ldr	r1, [pc, #172]	; (339c <trx_spi_init+0xe4>)
    32f0:	468c      	mov	ip, r1
    32f2:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    32f4:	211f      	movs	r1, #31
    32f6:	4011      	ands	r1, r2
    32f8:	2201      	movs	r2, #1
    32fa:	0010      	movs	r0, r2
    32fc:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    32fe:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3300:	4c27      	ldr	r4, [pc, #156]	; (33a0 <trx_spi_init+0xe8>)
    3302:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3304:	2300      	movs	r3, #0
    3306:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3308:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    330a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    330c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    330e:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    3310:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    3312:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    3314:	3223      	adds	r2, #35	; 0x23
    3316:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3318:	0020      	movs	r0, r4
    331a:	3018      	adds	r0, #24
    331c:	3a18      	subs	r2, #24
    331e:	2100      	movs	r1, #0
    3320:	4b20      	ldr	r3, [pc, #128]	; (33a4 <trx_spi_init+0xec>)
    3322:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3324:	2380      	movs	r3, #128	; 0x80
    3326:	025b      	lsls	r3, r3, #9
    3328:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    332a:	4b1f      	ldr	r3, [pc, #124]	; (33a8 <trx_spi_init+0xf0>)
    332c:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    332e:	4b1f      	ldr	r3, [pc, #124]	; (33ac <trx_spi_init+0xf4>)
    3330:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3332:	2301      	movs	r3, #1
    3334:	425b      	negs	r3, r3
    3336:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3338:	4b1d      	ldr	r3, [pc, #116]	; (33b0 <trx_spi_init+0xf8>)
    333a:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    333c:	4b1d      	ldr	r3, [pc, #116]	; (33b4 <trx_spi_init+0xfc>)
    333e:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3340:	4d1d      	ldr	r5, [pc, #116]	; (33b8 <trx_spi_init+0x100>)
    3342:	0022      	movs	r2, r4
    3344:	491d      	ldr	r1, [pc, #116]	; (33bc <trx_spi_init+0x104>)
    3346:	0028      	movs	r0, r5
    3348:	4b1d      	ldr	r3, [pc, #116]	; (33c0 <trx_spi_init+0x108>)
    334a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    334c:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    334e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3350:	2b00      	cmp	r3, #0
    3352:	d1fc      	bne.n	334e <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3354:	6813      	ldr	r3, [r2, #0]
    3356:	2502      	movs	r5, #2
    3358:	432b      	orrs	r3, r5
    335a:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    335c:	ac01      	add	r4, sp, #4
    335e:	0020      	movs	r0, r4
    3360:	4b18      	ldr	r3, [pc, #96]	; (33c4 <trx_spi_init+0x10c>)
    3362:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    3364:	2320      	movs	r3, #32
    3366:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    3368:	2380      	movs	r3, #128	; 0x80
    336a:	039b      	lsls	r3, r3, #14
    336c:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    336e:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    3370:	2301      	movs	r3, #1
    3372:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    3374:	2200      	movs	r2, #0
    3376:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    3378:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    337a:	0021      	movs	r1, r4
    337c:	2000      	movs	r0, #0
    337e:	4b12      	ldr	r3, [pc, #72]	; (33c8 <trx_spi_init+0x110>)
    3380:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    3382:	2200      	movs	r2, #0
    3384:	2100      	movs	r1, #0
    3386:	4811      	ldr	r0, [pc, #68]	; (33cc <trx_spi_init+0x114>)
    3388:	4b11      	ldr	r3, [pc, #68]	; (33d0 <trx_spi_init+0x118>)
    338a:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    338c:	b005      	add	sp, #20
    338e:	bd30      	pop	{r4, r5, pc}
    3390:	20001204 	.word	0x20001204
    3394:	20001208 	.word	0x20001208
    3398:	0000086d 	.word	0x0000086d
    339c:	41004400 	.word	0x41004400
    33a0:	2000120c 	.word	0x2000120c
    33a4:	000074e5 	.word	0x000074e5
    33a8:	003d0900 	.word	0x003d0900
    33ac:	00530005 	.word	0x00530005
    33b0:	003e0005 	.word	0x003e0005
    33b4:	00520005 	.word	0x00520005
    33b8:	20001244 	.word	0x20001244
    33bc:	42001800 	.word	0x42001800
    33c0:	00000d2d 	.word	0x00000d2d
    33c4:	000007e1 	.word	0x000007e1
    33c8:	000007f5 	.word	0x000007f5
    33cc:	0000329d 	.word	0x0000329d
    33d0:	0000069d 	.word	0x0000069d

000033d4 <PhyReset>:

void PhyReset(void)
{
    33d4:	b570      	push	{r4, r5, r6, lr}
    33d6:	4c08      	ldr	r4, [pc, #32]	; (33f8 <PhyReset+0x24>)
    33d8:	2580      	movs	r5, #128	; 0x80
    33da:	022d      	lsls	r5, r5, #8
    33dc:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    33de:	2280      	movs	r2, #128	; 0x80
    33e0:	0352      	lsls	r2, r2, #13
    33e2:	4b06      	ldr	r3, [pc, #24]	; (33fc <PhyReset+0x28>)
    33e4:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    33e6:	20a5      	movs	r0, #165	; 0xa5
    33e8:	0040      	lsls	r0, r0, #1
    33ea:	4e05      	ldr	r6, [pc, #20]	; (3400 <PhyReset+0x2c>)
    33ec:	47b0      	blx	r6
    33ee:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    33f0:	200a      	movs	r0, #10
    33f2:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    33f4:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    33f6:	bd70      	pop	{r4, r5, r6, pc}
    33f8:	41004480 	.word	0x41004480
    33fc:	41004400 	.word	0x41004400
    3400:	00000155 	.word	0x00000155

00003404 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3404:	b570      	push	{r4, r5, r6, lr}
    3406:	b082      	sub	sp, #8
    3408:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    340a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    340e:	425a      	negs	r2, r3
    3410:	4153      	adcs	r3, r2
    3412:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3414:	b672      	cpsid	i
    3416:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    341a:	2200      	movs	r2, #0
    341c:	4b33      	ldr	r3, [pc, #204]	; (34ec <trx_reg_read+0xe8>)
    341e:	701a      	strb	r2, [r3, #0]
	return flags;
    3420:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3422:	4e33      	ldr	r6, [pc, #204]	; (34f0 <trx_reg_read+0xec>)
    3424:	3201      	adds	r2, #1
    3426:	4933      	ldr	r1, [pc, #204]	; (34f4 <trx_reg_read+0xf0>)
    3428:	0030      	movs	r0, r6
    342a:	4b33      	ldr	r3, [pc, #204]	; (34f8 <trx_reg_read+0xf4>)
    342c:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    342e:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3430:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3432:	7e1a      	ldrb	r2, [r3, #24]
    3434:	420a      	tst	r2, r1
    3436:	d0fc      	beq.n	3432 <trx_reg_read+0x2e>
    3438:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    343a:	07d2      	lsls	r2, r2, #31
    343c:	d502      	bpl.n	3444 <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    343e:	2280      	movs	r2, #128	; 0x80
    3440:	4315      	orrs	r5, r2
    3442:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3444:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3446:	7e1a      	ldrb	r2, [r3, #24]
    3448:	420a      	tst	r2, r1
    344a:	d0fc      	beq.n	3446 <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    344c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    344e:	7e1a      	ldrb	r2, [r3, #24]
    3450:	420a      	tst	r2, r1
    3452:	d0fc      	beq.n	344e <trx_reg_read+0x4a>
    3454:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3456:	0752      	lsls	r2, r2, #29
    3458:	d50c      	bpl.n	3474 <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    345a:	8b5a      	ldrh	r2, [r3, #26]
    345c:	0752      	lsls	r2, r2, #29
    345e:	d501      	bpl.n	3464 <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3460:	2204      	movs	r2, #4
    3462:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3464:	4a22      	ldr	r2, [pc, #136]	; (34f0 <trx_reg_read+0xec>)
    3466:	7992      	ldrb	r2, [r2, #6]
    3468:	2a01      	cmp	r2, #1
    346a:	d034      	beq.n	34d6 <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    346c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    346e:	b2d2      	uxtb	r2, r2
    3470:	4922      	ldr	r1, [pc, #136]	; (34fc <trx_reg_read+0xf8>)
    3472:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3474:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3476:	7e1a      	ldrb	r2, [r3, #24]
    3478:	420a      	tst	r2, r1
    347a:	d0fc      	beq.n	3476 <trx_reg_read+0x72>
    347c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    347e:	07d2      	lsls	r2, r2, #31
    3480:	d501      	bpl.n	3486 <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3482:	2200      	movs	r2, #0
    3484:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3486:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3488:	7e1a      	ldrb	r2, [r3, #24]
    348a:	420a      	tst	r2, r1
    348c:	d0fc      	beq.n	3488 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    348e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3490:	7e1a      	ldrb	r2, [r3, #24]
    3492:	420a      	tst	r2, r1
    3494:	d0fc      	beq.n	3490 <trx_reg_read+0x8c>
    3496:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    3498:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    349a:	0752      	lsls	r2, r2, #29
    349c:	d50a      	bpl.n	34b4 <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    349e:	8b5a      	ldrh	r2, [r3, #26]
    34a0:	0752      	lsls	r2, r2, #29
    34a2:	d501      	bpl.n	34a8 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    34a4:	2204      	movs	r2, #4
    34a6:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    34a8:	4a11      	ldr	r2, [pc, #68]	; (34f0 <trx_reg_read+0xec>)
    34aa:	7992      	ldrb	r2, [r2, #6]
    34ac:	2a01      	cmp	r2, #1
    34ae:	d018      	beq.n	34e2 <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    34b0:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    34b2:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    34b4:	2200      	movs	r2, #0
    34b6:	490f      	ldr	r1, [pc, #60]	; (34f4 <trx_reg_read+0xf0>)
    34b8:	480d      	ldr	r0, [pc, #52]	; (34f0 <trx_reg_read+0xec>)
    34ba:	4b0f      	ldr	r3, [pc, #60]	; (34f8 <trx_reg_read+0xf4>)
    34bc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    34be:	23ff      	movs	r3, #255	; 0xff
    34c0:	4223      	tst	r3, r4
    34c2:	d005      	beq.n	34d0 <trx_reg_read+0xcc>
		cpu_irq_enable();
    34c4:	2201      	movs	r2, #1
    34c6:	4b09      	ldr	r3, [pc, #36]	; (34ec <trx_reg_read+0xe8>)
    34c8:	701a      	strb	r2, [r3, #0]
    34ca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    34ce:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    34d0:	b2e8      	uxtb	r0, r5
}
    34d2:	b002      	add	sp, #8
    34d4:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    34d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    34d8:	05d2      	lsls	r2, r2, #23
    34da:	0dd2      	lsrs	r2, r2, #23
    34dc:	4907      	ldr	r1, [pc, #28]	; (34fc <trx_reg_read+0xf8>)
    34de:	800a      	strh	r2, [r1, #0]
    34e0:	e7c8      	b.n	3474 <trx_reg_read+0x70>
    34e2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    34e4:	05ed      	lsls	r5, r5, #23
    34e6:	0ded      	lsrs	r5, r5, #23
    34e8:	e7e4      	b.n	34b4 <trx_reg_read+0xb0>
    34ea:	46c0      	nop			; (mov r8, r8)
    34ec:	20000008 	.word	0x20000008
    34f0:	20001244 	.word	0x20001244
    34f4:	20001208 	.word	0x20001208
    34f8:	00000ff1 	.word	0x00000ff1
    34fc:	20001200 	.word	0x20001200

00003500 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3500:	b5f0      	push	{r4, r5, r6, r7, lr}
    3502:	b083      	sub	sp, #12
    3504:	0006      	movs	r6, r0
    3506:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3508:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    350c:	425a      	negs	r2, r3
    350e:	4153      	adcs	r3, r2
    3510:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3512:	b672      	cpsid	i
    3514:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3518:	2200      	movs	r2, #0
    351a:	4b34      	ldr	r3, [pc, #208]	; (35ec <trx_reg_write+0xec>)
    351c:	701a      	strb	r2, [r3, #0]
	return flags;
    351e:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3520:	4f33      	ldr	r7, [pc, #204]	; (35f0 <trx_reg_write+0xf0>)
    3522:	3201      	adds	r2, #1
    3524:	4933      	ldr	r1, [pc, #204]	; (35f4 <trx_reg_write+0xf4>)
    3526:	0038      	movs	r0, r7
    3528:	4b33      	ldr	r3, [pc, #204]	; (35f8 <trx_reg_write+0xf8>)
    352a:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    352c:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    352e:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3530:	7e1a      	ldrb	r2, [r3, #24]
    3532:	420a      	tst	r2, r1
    3534:	d0fc      	beq.n	3530 <trx_reg_write+0x30>
    3536:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3538:	07d2      	lsls	r2, r2, #31
    353a:	d502      	bpl.n	3542 <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    353c:	22c0      	movs	r2, #192	; 0xc0
    353e:	4316      	orrs	r6, r2
    3540:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3542:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3544:	7e1a      	ldrb	r2, [r3, #24]
    3546:	420a      	tst	r2, r1
    3548:	d0fc      	beq.n	3544 <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    354a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    354c:	7e1a      	ldrb	r2, [r3, #24]
    354e:	420a      	tst	r2, r1
    3550:	d0fc      	beq.n	354c <trx_reg_write+0x4c>
    3552:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3554:	0752      	lsls	r2, r2, #29
    3556:	d50c      	bpl.n	3572 <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3558:	8b5a      	ldrh	r2, [r3, #26]
    355a:	0752      	lsls	r2, r2, #29
    355c:	d501      	bpl.n	3562 <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    355e:	2204      	movs	r2, #4
    3560:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3562:	4a23      	ldr	r2, [pc, #140]	; (35f0 <trx_reg_write+0xf0>)
    3564:	7992      	ldrb	r2, [r2, #6]
    3566:	2a01      	cmp	r2, #1
    3568:	d033      	beq.n	35d2 <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    356a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    356c:	b2d2      	uxtb	r2, r2
    356e:	4923      	ldr	r1, [pc, #140]	; (35fc <trx_reg_write+0xfc>)
    3570:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3572:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3574:	7e1a      	ldrb	r2, [r3, #24]
    3576:	420a      	tst	r2, r1
    3578:	d0fc      	beq.n	3574 <trx_reg_write+0x74>
    357a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    357c:	07d2      	lsls	r2, r2, #31
    357e:	d500      	bpl.n	3582 <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3580:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3582:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3584:	7e1a      	ldrb	r2, [r3, #24]
    3586:	420a      	tst	r2, r1
    3588:	d0fc      	beq.n	3584 <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    358a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    358c:	7e1a      	ldrb	r2, [r3, #24]
    358e:	420a      	tst	r2, r1
    3590:	d0fc      	beq.n	358c <trx_reg_write+0x8c>
    3592:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3594:	0752      	lsls	r2, r2, #29
    3596:	d50c      	bpl.n	35b2 <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3598:	8b5a      	ldrh	r2, [r3, #26]
    359a:	0752      	lsls	r2, r2, #29
    359c:	d501      	bpl.n	35a2 <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    359e:	2204      	movs	r2, #4
    35a0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    35a2:	4a13      	ldr	r2, [pc, #76]	; (35f0 <trx_reg_write+0xf0>)
    35a4:	7992      	ldrb	r2, [r2, #6]
    35a6:	2a01      	cmp	r2, #1
    35a8:	d019      	beq.n	35de <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    35aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35ac:	b2db      	uxtb	r3, r3
    35ae:	4a13      	ldr	r2, [pc, #76]	; (35fc <trx_reg_write+0xfc>)
    35b0:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    35b2:	2200      	movs	r2, #0
    35b4:	490f      	ldr	r1, [pc, #60]	; (35f4 <trx_reg_write+0xf4>)
    35b6:	480e      	ldr	r0, [pc, #56]	; (35f0 <trx_reg_write+0xf0>)
    35b8:	4b0f      	ldr	r3, [pc, #60]	; (35f8 <trx_reg_write+0xf8>)
    35ba:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    35bc:	23ff      	movs	r3, #255	; 0xff
    35be:	422b      	tst	r3, r5
    35c0:	d005      	beq.n	35ce <trx_reg_write+0xce>
		cpu_irq_enable();
    35c2:	2201      	movs	r2, #1
    35c4:	4b09      	ldr	r3, [pc, #36]	; (35ec <trx_reg_write+0xec>)
    35c6:	701a      	strb	r2, [r3, #0]
    35c8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    35cc:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    35ce:	b003      	add	sp, #12
    35d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    35d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    35d4:	05d2      	lsls	r2, r2, #23
    35d6:	0dd2      	lsrs	r2, r2, #23
    35d8:	4908      	ldr	r1, [pc, #32]	; (35fc <trx_reg_write+0xfc>)
    35da:	800a      	strh	r2, [r1, #0]
    35dc:	e7c9      	b.n	3572 <trx_reg_write+0x72>
    35de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    35e0:	05db      	lsls	r3, r3, #23
    35e2:	0ddb      	lsrs	r3, r3, #23
    35e4:	4a05      	ldr	r2, [pc, #20]	; (35fc <trx_reg_write+0xfc>)
    35e6:	8013      	strh	r3, [r2, #0]
    35e8:	e7e3      	b.n	35b2 <trx_reg_write+0xb2>
    35ea:	46c0      	nop			; (mov r8, r8)
    35ec:	20000008 	.word	0x20000008
    35f0:	20001244 	.word	0x20001244
    35f4:	20001208 	.word	0x20001208
    35f8:	00000ff1 	.word	0x00000ff1
    35fc:	20001200 	.word	0x20001200

00003600 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    3600:	b5f0      	push	{r4, r5, r6, r7, lr}
    3602:	46d6      	mov	lr, sl
    3604:	464f      	mov	r7, r9
    3606:	4646      	mov	r6, r8
    3608:	b5c0      	push	{r6, r7, lr}
    360a:	b082      	sub	sp, #8
    360c:	0005      	movs	r5, r0
    360e:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3610:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3614:	425a      	negs	r2, r3
    3616:	4153      	adcs	r3, r2
    3618:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    361a:	b672      	cpsid	i
    361c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3620:	2200      	movs	r2, #0
    3622:	4b3e      	ldr	r3, [pc, #248]	; (371c <trx_frame_read+0x11c>)
    3624:	701a      	strb	r2, [r3, #0]
	return flags;
    3626:	9b01      	ldr	r3, [sp, #4]
    3628:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    362a:	4f3d      	ldr	r7, [pc, #244]	; (3720 <trx_frame_read+0x120>)
    362c:	3201      	adds	r2, #1
    362e:	493d      	ldr	r1, [pc, #244]	; (3724 <trx_frame_read+0x124>)
    3630:	0038      	movs	r0, r7
    3632:	4b3d      	ldr	r3, [pc, #244]	; (3728 <trx_frame_read+0x128>)
    3634:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3636:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    3638:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    363a:	7e1a      	ldrb	r2, [r3, #24]
    363c:	420a      	tst	r2, r1
    363e:	d0fc      	beq.n	363a <trx_frame_read+0x3a>
    3640:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3642:	07d2      	lsls	r2, r2, #31
    3644:	d501      	bpl.n	364a <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3646:	2220      	movs	r2, #32
    3648:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    364a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    364c:	7e1a      	ldrb	r2, [r3, #24]
    364e:	420a      	tst	r2, r1
    3650:	d0fc      	beq.n	364c <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3652:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3654:	7e1a      	ldrb	r2, [r3, #24]
    3656:	420a      	tst	r2, r1
    3658:	d0fc      	beq.n	3654 <trx_frame_read+0x54>
    365a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    365c:	0752      	lsls	r2, r2, #29
    365e:	d50c      	bpl.n	367a <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3660:	8b5a      	ldrh	r2, [r3, #26]
    3662:	0752      	lsls	r2, r2, #29
    3664:	d501      	bpl.n	366a <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3666:	2204      	movs	r2, #4
    3668:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    366a:	4a2d      	ldr	r2, [pc, #180]	; (3720 <trx_frame_read+0x120>)
    366c:	7992      	ldrb	r2, [r2, #6]
    366e:	2a01      	cmp	r2, #1
    3670:	d013      	beq.n	369a <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3674:	b2db      	uxtb	r3, r3
    3676:	4a2d      	ldr	r2, [pc, #180]	; (372c <trx_frame_read+0x12c>)
    3678:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    367a:	1e63      	subs	r3, r4, #1
    367c:	b2db      	uxtb	r3, r3
    367e:	2c00      	cmp	r4, #0
    3680:	d036      	beq.n	36f0 <trx_frame_read+0xf0>
    3682:	3301      	adds	r3, #1
    3684:	469c      	mov	ip, r3
    3686:	44ac      	add	ip, r5
    3688:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    368a:	4e25      	ldr	r6, [pc, #148]	; (3720 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    368c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    368e:	2300      	movs	r3, #0
    3690:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    3692:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    3694:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3696:	46b1      	mov	r9, r6
    3698:	e00f      	b.n	36ba <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    369a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    369c:	05db      	lsls	r3, r3, #23
    369e:	0ddb      	lsrs	r3, r3, #23
    36a0:	4a22      	ldr	r2, [pc, #136]	; (372c <trx_frame_read+0x12c>)
    36a2:	8013      	strh	r3, [r2, #0]
    36a4:	e7e9      	b.n	367a <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    36a6:	464a      	mov	r2, r9
    36a8:	7992      	ldrb	r2, [r2, #6]
    36aa:	2a01      	cmp	r2, #1
    36ac:	d01c      	beq.n	36e8 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    36ae:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    36b0:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    36b2:	702f      	strb	r7, [r5, #0]
		data++;
    36b4:	3501      	adds	r5, #1
	while (length--) {
    36b6:	4565      	cmp	r5, ip
    36b8:	d01a      	beq.n	36f0 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    36ba:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    36bc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    36be:	4202      	tst	r2, r0
    36c0:	d0fc      	beq.n	36bc <trx_frame_read+0xbc>
    36c2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    36c4:	4202      	tst	r2, r0
    36c6:	d001      	beq.n	36cc <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    36c8:	4652      	mov	r2, sl
    36ca:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    36cc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    36ce:	4222      	tst	r2, r4
    36d0:	d0fc      	beq.n	36cc <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    36d2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    36d4:	420a      	tst	r2, r1
    36d6:	d0fc      	beq.n	36d2 <trx_frame_read+0xd2>
    36d8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    36da:	420a      	tst	r2, r1
    36dc:	d0e9      	beq.n	36b2 <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    36de:	8b5a      	ldrh	r2, [r3, #26]
    36e0:	420a      	tst	r2, r1
    36e2:	d0e0      	beq.n	36a6 <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    36e4:	8359      	strh	r1, [r3, #26]
    36e6:	e7de      	b.n	36a6 <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    36e8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    36ea:	05ff      	lsls	r7, r7, #23
    36ec:	0dff      	lsrs	r7, r7, #23
    36ee:	e7e0      	b.n	36b2 <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    36f0:	2200      	movs	r2, #0
    36f2:	490c      	ldr	r1, [pc, #48]	; (3724 <trx_frame_read+0x124>)
    36f4:	480a      	ldr	r0, [pc, #40]	; (3720 <trx_frame_read+0x120>)
    36f6:	4b0c      	ldr	r3, [pc, #48]	; (3728 <trx_frame_read+0x128>)
    36f8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    36fa:	23ff      	movs	r3, #255	; 0xff
    36fc:	4642      	mov	r2, r8
    36fe:	4213      	tst	r3, r2
    3700:	d005      	beq.n	370e <trx_frame_read+0x10e>
		cpu_irq_enable();
    3702:	2201      	movs	r2, #1
    3704:	4b05      	ldr	r3, [pc, #20]	; (371c <trx_frame_read+0x11c>)
    3706:	701a      	strb	r2, [r3, #0]
    3708:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    370c:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    370e:	b002      	add	sp, #8
    3710:	bc1c      	pop	{r2, r3, r4}
    3712:	4690      	mov	r8, r2
    3714:	4699      	mov	r9, r3
    3716:	46a2      	mov	sl, r4
    3718:	bdf0      	pop	{r4, r5, r6, r7, pc}
    371a:	46c0      	nop			; (mov r8, r8)
    371c:	20000008 	.word	0x20000008
    3720:	20001244 	.word	0x20001244
    3724:	20001208 	.word	0x20001208
    3728:	00000ff1 	.word	0x00000ff1
    372c:	20001200 	.word	0x20001200

00003730 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    3730:	b5f0      	push	{r4, r5, r6, r7, lr}
    3732:	46c6      	mov	lr, r8
    3734:	b500      	push	{lr}
    3736:	b082      	sub	sp, #8
    3738:	0004      	movs	r4, r0
    373a:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    373c:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    3740:	425a      	negs	r2, r3
    3742:	4153      	adcs	r3, r2
    3744:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3746:	b672      	cpsid	i
    3748:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    374c:	2200      	movs	r2, #0
    374e:	4b3a      	ldr	r3, [pc, #232]	; (3838 <trx_frame_write+0x108>)
    3750:	701a      	strb	r2, [r3, #0]
	return flags;
    3752:	9b01      	ldr	r3, [sp, #4]
    3754:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3756:	4f39      	ldr	r7, [pc, #228]	; (383c <trx_frame_write+0x10c>)
    3758:	3201      	adds	r2, #1
    375a:	4939      	ldr	r1, [pc, #228]	; (3840 <trx_frame_write+0x110>)
    375c:	0038      	movs	r0, r7
    375e:	4b39      	ldr	r3, [pc, #228]	; (3844 <trx_frame_write+0x114>)
    3760:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3762:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    3764:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3766:	7e1a      	ldrb	r2, [r3, #24]
    3768:	420a      	tst	r2, r1
    376a:	d0fc      	beq.n	3766 <trx_frame_write+0x36>
    376c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    376e:	07d2      	lsls	r2, r2, #31
    3770:	d501      	bpl.n	3776 <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3772:	2260      	movs	r2, #96	; 0x60
    3774:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3776:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3778:	7e1a      	ldrb	r2, [r3, #24]
    377a:	420a      	tst	r2, r1
    377c:	d0fc      	beq.n	3778 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    377e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3780:	7e1a      	ldrb	r2, [r3, #24]
    3782:	420a      	tst	r2, r1
    3784:	d0fc      	beq.n	3780 <trx_frame_write+0x50>
    3786:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3788:	0752      	lsls	r2, r2, #29
    378a:	d50c      	bpl.n	37a6 <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    378c:	8b5a      	ldrh	r2, [r3, #26]
    378e:	0752      	lsls	r2, r2, #29
    3790:	d501      	bpl.n	3796 <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3792:	2204      	movs	r2, #4
    3794:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3796:	4a29      	ldr	r2, [pc, #164]	; (383c <trx_frame_write+0x10c>)
    3798:	7992      	ldrb	r2, [r2, #6]
    379a:	2a01      	cmp	r2, #1
    379c:	d00b      	beq.n	37b6 <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    379e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37a0:	b2d2      	uxtb	r2, r2
    37a2:	4929      	ldr	r1, [pc, #164]	; (3848 <trx_frame_write+0x118>)
    37a4:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    37a6:	4a25      	ldr	r2, [pc, #148]	; (383c <trx_frame_write+0x10c>)
    37a8:	7992      	ldrb	r2, [r2, #6]
    37aa:	4694      	mov	ip, r2
    37ac:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    37ae:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    37b0:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    37b2:	2404      	movs	r4, #4
    37b4:	e00d      	b.n	37d2 <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    37b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37b8:	05d2      	lsls	r2, r2, #23
    37ba:	0dd2      	lsrs	r2, r2, #23
    37bc:	4922      	ldr	r1, [pc, #136]	; (3848 <trx_frame_write+0x118>)
    37be:	800a      	strh	r2, [r1, #0]
    37c0:	e7f1      	b.n	37a6 <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    37c2:	4662      	mov	r2, ip
    37c4:	2a01      	cmp	r2, #1
    37c6:	d01e      	beq.n	3806 <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    37c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    37ca:	b2d2      	uxtb	r2, r2
    37cc:	4e1e      	ldr	r6, [pc, #120]	; (3848 <trx_frame_write+0x118>)
    37ce:	8032      	strh	r2, [r6, #0]
    37d0:	3101      	adds	r1, #1
	while (length--) {
    37d2:	3d01      	subs	r5, #1
    37d4:	b2ed      	uxtb	r5, r5
    37d6:	2dff      	cmp	r5, #255	; 0xff
    37d8:	d01b      	beq.n	3812 <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    37da:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    37dc:	423a      	tst	r2, r7
    37de:	d0fc      	beq.n	37da <trx_frame_write+0xaa>
    37e0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    37e2:	423a      	tst	r2, r7
    37e4:	d001      	beq.n	37ea <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    37e6:	780a      	ldrb	r2, [r1, #0]
    37e8:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    37ea:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    37ec:	4202      	tst	r2, r0
    37ee:	d0fc      	beq.n	37ea <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    37f0:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    37f2:	4222      	tst	r2, r4
    37f4:	d0fc      	beq.n	37f0 <trx_frame_write+0xc0>
    37f6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    37f8:	4222      	tst	r2, r4
    37fa:	d0e9      	beq.n	37d0 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    37fc:	8b5a      	ldrh	r2, [r3, #26]
    37fe:	4222      	tst	r2, r4
    3800:	d0df      	beq.n	37c2 <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3802:	835c      	strh	r4, [r3, #26]
    3804:	e7dd      	b.n	37c2 <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3806:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3808:	05d2      	lsls	r2, r2, #23
    380a:	0dd2      	lsrs	r2, r2, #23
    380c:	4e0e      	ldr	r6, [pc, #56]	; (3848 <trx_frame_write+0x118>)
    380e:	8032      	strh	r2, [r6, #0]
    3810:	e7de      	b.n	37d0 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3812:	2200      	movs	r2, #0
    3814:	490a      	ldr	r1, [pc, #40]	; (3840 <trx_frame_write+0x110>)
    3816:	4809      	ldr	r0, [pc, #36]	; (383c <trx_frame_write+0x10c>)
    3818:	4b0a      	ldr	r3, [pc, #40]	; (3844 <trx_frame_write+0x114>)
    381a:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    381c:	23ff      	movs	r3, #255	; 0xff
    381e:	4642      	mov	r2, r8
    3820:	4213      	tst	r3, r2
    3822:	d005      	beq.n	3830 <trx_frame_write+0x100>
		cpu_irq_enable();
    3824:	2201      	movs	r2, #1
    3826:	4b04      	ldr	r3, [pc, #16]	; (3838 <trx_frame_write+0x108>)
    3828:	701a      	strb	r2, [r3, #0]
    382a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    382e:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3830:	b002      	add	sp, #8
    3832:	bc04      	pop	{r2}
    3834:	4690      	mov	r8, r2
    3836:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3838:	20000008 	.word	0x20000008
    383c:	20001244 	.word	0x20001244
    3840:	20001208 	.word	0x20001208
    3844:	00000ff1 	.word	0x00000ff1
    3848:	20001200 	.word	0x20001200

0000384c <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    384c:	b5f0      	push	{r4, r5, r6, r7, lr}
    384e:	46c6      	mov	lr, r8
    3850:	b500      	push	{lr}
    3852:	b082      	sub	sp, #8
    3854:	0006      	movs	r6, r0
    3856:	000d      	movs	r5, r1
    3858:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    385a:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    385e:	425a      	negs	r2, r3
    3860:	4153      	adcs	r3, r2
    3862:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    3864:	b672      	cpsid	i
    3866:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    386a:	2200      	movs	r2, #0
    386c:	4b4d      	ldr	r3, [pc, #308]	; (39a4 <trx_sram_write+0x158>)
    386e:	701a      	strb	r2, [r3, #0]
	return flags;
    3870:	9b01      	ldr	r3, [sp, #4]
    3872:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3874:	4f4c      	ldr	r7, [pc, #304]	; (39a8 <trx_sram_write+0x15c>)
    3876:	3201      	adds	r2, #1
    3878:	494c      	ldr	r1, [pc, #304]	; (39ac <trx_sram_write+0x160>)
    387a:	0038      	movs	r0, r7
    387c:	4b4c      	ldr	r3, [pc, #304]	; (39b0 <trx_sram_write+0x164>)
    387e:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3880:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    3882:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3884:	7e1a      	ldrb	r2, [r3, #24]
    3886:	420a      	tst	r2, r1
    3888:	d0fc      	beq.n	3884 <trx_sram_write+0x38>
    388a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    388c:	07d2      	lsls	r2, r2, #31
    388e:	d501      	bpl.n	3894 <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3890:	2240      	movs	r2, #64	; 0x40
    3892:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3894:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3896:	7e1a      	ldrb	r2, [r3, #24]
    3898:	420a      	tst	r2, r1
    389a:	d0fc      	beq.n	3896 <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    389c:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    389e:	7e1a      	ldrb	r2, [r3, #24]
    38a0:	420a      	tst	r2, r1
    38a2:	d0fc      	beq.n	389e <trx_sram_write+0x52>
    38a4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    38a6:	0752      	lsls	r2, r2, #29
    38a8:	d50c      	bpl.n	38c4 <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    38aa:	8b5a      	ldrh	r2, [r3, #26]
    38ac:	0752      	lsls	r2, r2, #29
    38ae:	d501      	bpl.n	38b4 <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    38b0:	2204      	movs	r2, #4
    38b2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    38b4:	4a3c      	ldr	r2, [pc, #240]	; (39a8 <trx_sram_write+0x15c>)
    38b6:	7992      	ldrb	r2, [r2, #6]
    38b8:	2a01      	cmp	r2, #1
    38ba:	d02b      	beq.n	3914 <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    38bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    38be:	b2d2      	uxtb	r2, r2
    38c0:	493c      	ldr	r1, [pc, #240]	; (39b4 <trx_sram_write+0x168>)
    38c2:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    38c4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    38c6:	7e1a      	ldrb	r2, [r3, #24]
    38c8:	420a      	tst	r2, r1
    38ca:	d0fc      	beq.n	38c6 <trx_sram_write+0x7a>
    38cc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    38ce:	07d2      	lsls	r2, r2, #31
    38d0:	d500      	bpl.n	38d4 <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    38d2:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    38d4:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    38d6:	7e1a      	ldrb	r2, [r3, #24]
    38d8:	420a      	tst	r2, r1
    38da:	d0fc      	beq.n	38d6 <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    38dc:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    38de:	7e1a      	ldrb	r2, [r3, #24]
    38e0:	420a      	tst	r2, r1
    38e2:	d0fc      	beq.n	38de <trx_sram_write+0x92>
    38e4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    38e6:	0752      	lsls	r2, r2, #29
    38e8:	d50c      	bpl.n	3904 <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    38ea:	8b5a      	ldrh	r2, [r3, #26]
    38ec:	0752      	lsls	r2, r2, #29
    38ee:	d501      	bpl.n	38f4 <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    38f0:	2204      	movs	r2, #4
    38f2:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    38f4:	4a2c      	ldr	r2, [pc, #176]	; (39a8 <trx_sram_write+0x15c>)
    38f6:	7992      	ldrb	r2, [r2, #6]
    38f8:	2a01      	cmp	r2, #1
    38fa:	d011      	beq.n	3920 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    38fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    38fe:	b2d2      	uxtb	r2, r2
    3900:	492c      	ldr	r1, [pc, #176]	; (39b4 <trx_sram_write+0x168>)
    3902:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3904:	4a28      	ldr	r2, [pc, #160]	; (39a8 <trx_sram_write+0x15c>)
    3906:	7992      	ldrb	r2, [r2, #6]
    3908:	4694      	mov	ip, r2
    390a:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    390c:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    390e:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    3910:	2104      	movs	r1, #4
    3912:	e013      	b.n	393c <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3914:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3916:	05d2      	lsls	r2, r2, #23
    3918:	0dd2      	lsrs	r2, r2, #23
    391a:	4926      	ldr	r1, [pc, #152]	; (39b4 <trx_sram_write+0x168>)
    391c:	800a      	strh	r2, [r1, #0]
    391e:	e7d1      	b.n	38c4 <trx_sram_write+0x78>
    3920:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3922:	05d2      	lsls	r2, r2, #23
    3924:	0dd2      	lsrs	r2, r2, #23
    3926:	4923      	ldr	r1, [pc, #140]	; (39b4 <trx_sram_write+0x168>)
    3928:	800a      	strh	r2, [r1, #0]
    392a:	e7eb      	b.n	3904 <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    392c:	4662      	mov	r2, ip
    392e:	2a01      	cmp	r2, #1
    3930:	d01e      	beq.n	3970 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3934:	b2d2      	uxtb	r2, r2
    3936:	4f1f      	ldr	r7, [pc, #124]	; (39b4 <trx_sram_write+0x168>)
    3938:	803a      	strh	r2, [r7, #0]
    393a:	3001      	adds	r0, #1
	while (length--) {
    393c:	3c01      	subs	r4, #1
    393e:	b2e4      	uxtb	r4, r4
    3940:	2cff      	cmp	r4, #255	; 0xff
    3942:	d01b      	beq.n	397c <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3944:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    3946:	4232      	tst	r2, r6
    3948:	d0fc      	beq.n	3944 <trx_sram_write+0xf8>
    394a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    394c:	4232      	tst	r2, r6
    394e:	d001      	beq.n	3954 <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3950:	7802      	ldrb	r2, [r0, #0]
    3952:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3954:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    3956:	422a      	tst	r2, r5
    3958:	d0fc      	beq.n	3954 <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    395a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    395c:	420a      	tst	r2, r1
    395e:	d0fc      	beq.n	395a <trx_sram_write+0x10e>
    3960:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3962:	420a      	tst	r2, r1
    3964:	d0e9      	beq.n	393a <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3966:	8b5a      	ldrh	r2, [r3, #26]
    3968:	420a      	tst	r2, r1
    396a:	d0df      	beq.n	392c <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    396c:	8359      	strh	r1, [r3, #26]
    396e:	e7dd      	b.n	392c <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3970:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3972:	05d2      	lsls	r2, r2, #23
    3974:	0dd2      	lsrs	r2, r2, #23
    3976:	4f0f      	ldr	r7, [pc, #60]	; (39b4 <trx_sram_write+0x168>)
    3978:	803a      	strh	r2, [r7, #0]
    397a:	e7de      	b.n	393a <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    397c:	2200      	movs	r2, #0
    397e:	490b      	ldr	r1, [pc, #44]	; (39ac <trx_sram_write+0x160>)
    3980:	4809      	ldr	r0, [pc, #36]	; (39a8 <trx_sram_write+0x15c>)
    3982:	4b0b      	ldr	r3, [pc, #44]	; (39b0 <trx_sram_write+0x164>)
    3984:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    3986:	23ff      	movs	r3, #255	; 0xff
    3988:	4642      	mov	r2, r8
    398a:	4213      	tst	r3, r2
    398c:	d005      	beq.n	399a <trx_sram_write+0x14e>
		cpu_irq_enable();
    398e:	2201      	movs	r2, #1
    3990:	4b04      	ldr	r3, [pc, #16]	; (39a4 <trx_sram_write+0x158>)
    3992:	701a      	strb	r2, [r3, #0]
    3994:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3998:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    399a:	b002      	add	sp, #8
    399c:	bc04      	pop	{r2}
    399e:	4690      	mov	r8, r2
    39a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39a2:	46c0      	nop			; (mov r8, r8)
    39a4:	20000008 	.word	0x20000008
    39a8:	20001244 	.word	0x20001244
    39ac:	20001208 	.word	0x20001208
    39b0:	00000ff1 	.word	0x00000ff1
    39b4:	20001200 	.word	0x20001200

000039b8 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    39b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39ba:	46d6      	mov	lr, sl
    39bc:	464f      	mov	r7, r9
    39be:	4646      	mov	r6, r8
    39c0:	b5c0      	push	{r6, r7, lr}
    39c2:	b082      	sub	sp, #8
    39c4:	0004      	movs	r4, r0
    39c6:	000d      	movs	r5, r1
    39c8:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    39ca:	2001      	movs	r0, #1
    39cc:	4b56      	ldr	r3, [pc, #344]	; (3b28 <trx_sram_read+0x170>)
    39ce:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    39d0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    39d4:	425a      	negs	r2, r3
    39d6:	4153      	adcs	r3, r2
    39d8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    39da:	b672      	cpsid	i
    39dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    39e0:	2200      	movs	r2, #0
    39e2:	4b52      	ldr	r3, [pc, #328]	; (3b2c <trx_sram_read+0x174>)
    39e4:	701a      	strb	r2, [r3, #0]
	return flags;
    39e6:	9b01      	ldr	r3, [sp, #4]
    39e8:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    39ea:	4e51      	ldr	r6, [pc, #324]	; (3b30 <trx_sram_read+0x178>)
    39ec:	3201      	adds	r2, #1
    39ee:	4951      	ldr	r1, [pc, #324]	; (3b34 <trx_sram_read+0x17c>)
    39f0:	0030      	movs	r0, r6
    39f2:	4b51      	ldr	r3, [pc, #324]	; (3b38 <trx_sram_read+0x180>)
    39f4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    39f6:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    39f8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    39fa:	7e1a      	ldrb	r2, [r3, #24]
    39fc:	420a      	tst	r2, r1
    39fe:	d0fc      	beq.n	39fa <trx_sram_read+0x42>
    3a00:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3a02:	07d2      	lsls	r2, r2, #31
    3a04:	d501      	bpl.n	3a0a <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3a06:	2200      	movs	r2, #0
    3a08:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3a0a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3a0c:	7e1a      	ldrb	r2, [r3, #24]
    3a0e:	420a      	tst	r2, r1
    3a10:	d0fc      	beq.n	3a0c <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3a12:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3a14:	7e1a      	ldrb	r2, [r3, #24]
    3a16:	420a      	tst	r2, r1
    3a18:	d0fc      	beq.n	3a14 <trx_sram_read+0x5c>
    3a1a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3a1c:	0752      	lsls	r2, r2, #29
    3a1e:	d50c      	bpl.n	3a3a <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3a20:	8b5a      	ldrh	r2, [r3, #26]
    3a22:	0752      	lsls	r2, r2, #29
    3a24:	d501      	bpl.n	3a2a <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3a26:	2204      	movs	r2, #4
    3a28:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3a2a:	4a41      	ldr	r2, [pc, #260]	; (3b30 <trx_sram_read+0x178>)
    3a2c:	7992      	ldrb	r2, [r2, #6]
    3a2e:	2a01      	cmp	r2, #1
    3a30:	d033      	beq.n	3a9a <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3a32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3a34:	b2d2      	uxtb	r2, r2
    3a36:	4941      	ldr	r1, [pc, #260]	; (3b3c <trx_sram_read+0x184>)
    3a38:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    3a3a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3a3c:	7e1a      	ldrb	r2, [r3, #24]
    3a3e:	420a      	tst	r2, r1
    3a40:	d0fc      	beq.n	3a3c <trx_sram_read+0x84>
    3a42:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3a44:	07d2      	lsls	r2, r2, #31
    3a46:	d500      	bpl.n	3a4a <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3a48:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3a4a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3a4c:	7e1a      	ldrb	r2, [r3, #24]
    3a4e:	420a      	tst	r2, r1
    3a50:	d0fc      	beq.n	3a4c <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3a52:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3a54:	7e1a      	ldrb	r2, [r3, #24]
    3a56:	420a      	tst	r2, r1
    3a58:	d0fc      	beq.n	3a54 <trx_sram_read+0x9c>
    3a5a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3a5c:	0752      	lsls	r2, r2, #29
    3a5e:	d50c      	bpl.n	3a7a <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3a60:	8b5a      	ldrh	r2, [r3, #26]
    3a62:	0752      	lsls	r2, r2, #29
    3a64:	d501      	bpl.n	3a6a <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3a66:	2204      	movs	r2, #4
    3a68:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3a6a:	4a31      	ldr	r2, [pc, #196]	; (3b30 <trx_sram_read+0x178>)
    3a6c:	7992      	ldrb	r2, [r2, #6]
    3a6e:	2a01      	cmp	r2, #1
    3a70:	d019      	beq.n	3aa6 <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3a74:	b2db      	uxtb	r3, r3
    3a76:	4a31      	ldr	r2, [pc, #196]	; (3b3c <trx_sram_read+0x184>)
    3a78:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    3a7a:	1e7b      	subs	r3, r7, #1
    3a7c:	b2db      	uxtb	r3, r3
    3a7e:	2f00      	cmp	r7, #0
    3a80:	d03c      	beq.n	3afc <trx_sram_read+0x144>
    3a82:	3301      	adds	r3, #1
    3a84:	469c      	mov	ip, r3
    3a86:	44ac      	add	ip, r5
    3a88:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    3a8a:	4e29      	ldr	r6, [pc, #164]	; (3b30 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    3a8c:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3a8e:	2300      	movs	r3, #0
    3a90:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    3a92:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    3a94:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3a96:	46b1      	mov	r9, r6
    3a98:	e015      	b.n	3ac6 <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3a9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3a9c:	05d2      	lsls	r2, r2, #23
    3a9e:	0dd2      	lsrs	r2, r2, #23
    3aa0:	4926      	ldr	r1, [pc, #152]	; (3b3c <trx_sram_read+0x184>)
    3aa2:	800a      	strh	r2, [r1, #0]
    3aa4:	e7c9      	b.n	3a3a <trx_sram_read+0x82>
    3aa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3aa8:	05db      	lsls	r3, r3, #23
    3aaa:	0ddb      	lsrs	r3, r3, #23
    3aac:	4a23      	ldr	r2, [pc, #140]	; (3b3c <trx_sram_read+0x184>)
    3aae:	8013      	strh	r3, [r2, #0]
    3ab0:	e7e3      	b.n	3a7a <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3ab2:	464a      	mov	r2, r9
    3ab4:	7992      	ldrb	r2, [r2, #6]
    3ab6:	2a01      	cmp	r2, #1
    3ab8:	d01c      	beq.n	3af4 <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3aba:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3abc:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    3abe:	702f      	strb	r7, [r5, #0]
		data++;
    3ac0:	3501      	adds	r5, #1
	while (length--) {
    3ac2:	4565      	cmp	r5, ip
    3ac4:	d01a      	beq.n	3afc <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3ac6:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ac8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    3aca:	4202      	tst	r2, r0
    3acc:	d0fc      	beq.n	3ac8 <trx_sram_read+0x110>
    3ace:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3ad0:	4202      	tst	r2, r0
    3ad2:	d001      	beq.n	3ad8 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3ad4:	4652      	mov	r2, sl
    3ad6:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3ad8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    3ada:	4222      	tst	r2, r4
    3adc:	d0fc      	beq.n	3ad8 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ade:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    3ae0:	420a      	tst	r2, r1
    3ae2:	d0fc      	beq.n	3ade <trx_sram_read+0x126>
    3ae4:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3ae6:	420a      	tst	r2, r1
    3ae8:	d0e9      	beq.n	3abe <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3aea:	8b5a      	ldrh	r2, [r3, #26]
    3aec:	420a      	tst	r2, r1
    3aee:	d0e0      	beq.n	3ab2 <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3af0:	8359      	strh	r1, [r3, #26]
    3af2:	e7de      	b.n	3ab2 <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3af4:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3af6:	05ff      	lsls	r7, r7, #23
    3af8:	0dff      	lsrs	r7, r7, #23
    3afa:	e7e0      	b.n	3abe <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3afc:	2200      	movs	r2, #0
    3afe:	490d      	ldr	r1, [pc, #52]	; (3b34 <trx_sram_read+0x17c>)
    3b00:	480b      	ldr	r0, [pc, #44]	; (3b30 <trx_sram_read+0x178>)
    3b02:	4b0d      	ldr	r3, [pc, #52]	; (3b38 <trx_sram_read+0x180>)
    3b04:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    3b06:	23ff      	movs	r3, #255	; 0xff
    3b08:	4642      	mov	r2, r8
    3b0a:	4213      	tst	r3, r2
    3b0c:	d005      	beq.n	3b1a <trx_sram_read+0x162>
		cpu_irq_enable();
    3b0e:	2201      	movs	r2, #1
    3b10:	4b06      	ldr	r3, [pc, #24]	; (3b2c <trx_sram_read+0x174>)
    3b12:	701a      	strb	r2, [r3, #0]
    3b14:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    3b18:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3b1a:	b002      	add	sp, #8
    3b1c:	bc1c      	pop	{r2, r3, r4}
    3b1e:	4690      	mov	r8, r2
    3b20:	4699      	mov	r9, r3
    3b22:	46a2      	mov	sl, r4
    3b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b26:	46c0      	nop			; (mov r8, r8)
    3b28:	00000155 	.word	0x00000155
    3b2c:	20000008 	.word	0x20000008
    3b30:	20001244 	.word	0x20001244
    3b34:	20001208 	.word	0x20001208
    3b38:	00000ff1 	.word	0x00000ff1
    3b3c:	20001200 	.word	0x20001200

00003b40 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    3b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b42:	46d6      	mov	lr, sl
    3b44:	464f      	mov	r7, r9
    3b46:	4646      	mov	r6, r8
    3b48:	b5c0      	push	{r6, r7, lr}
    3b4a:	0006      	movs	r6, r0
    3b4c:	468a      	mov	sl, r1
    3b4e:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    3b50:	2001      	movs	r0, #1
    3b52:	4b76      	ldr	r3, [pc, #472]	; (3d2c <trx_aes_wrrd+0x1ec>)
    3b54:	4798      	blx	r3

	ENTER_TRX_REGION();
    3b56:	2100      	movs	r1, #0
    3b58:	2000      	movs	r0, #0
    3b5a:	4b75      	ldr	r3, [pc, #468]	; (3d30 <trx_aes_wrrd+0x1f0>)
    3b5c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3b5e:	4f75      	ldr	r7, [pc, #468]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3b60:	2201      	movs	r2, #1
    3b62:	4975      	ldr	r1, [pc, #468]	; (3d38 <trx_aes_wrrd+0x1f8>)
    3b64:	0038      	movs	r0, r7
    3b66:	4b75      	ldr	r3, [pc, #468]	; (3d3c <trx_aes_wrrd+0x1fc>)
    3b68:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    3b6a:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    3b6c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3b6e:	7e1a      	ldrb	r2, [r3, #24]
    3b70:	420a      	tst	r2, r1
    3b72:	d0fc      	beq.n	3b6e <trx_aes_wrrd+0x2e>
    3b74:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3b76:	07d2      	lsls	r2, r2, #31
    3b78:	d501      	bpl.n	3b7e <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3b7a:	2240      	movs	r2, #64	; 0x40
    3b7c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    3b7e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3b80:	7e1a      	ldrb	r2, [r3, #24]
    3b82:	420a      	tst	r2, r1
    3b84:	d0fc      	beq.n	3b80 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3b86:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3b88:	7e1a      	ldrb	r2, [r3, #24]
    3b8a:	420a      	tst	r2, r1
    3b8c:	d0fc      	beq.n	3b88 <trx_aes_wrrd+0x48>
    3b8e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3b90:	0752      	lsls	r2, r2, #29
    3b92:	d50c      	bpl.n	3bae <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3b94:	8b5a      	ldrh	r2, [r3, #26]
    3b96:	0752      	lsls	r2, r2, #29
    3b98:	d501      	bpl.n	3b9e <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3b9a:	2204      	movs	r2, #4
    3b9c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3b9e:	4a65      	ldr	r2, [pc, #404]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3ba0:	7992      	ldrb	r2, [r2, #6]
    3ba2:	2a01      	cmp	r2, #1
    3ba4:	d055      	beq.n	3c52 <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3ba6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3ba8:	b2d2      	uxtb	r2, r2
    3baa:	4965      	ldr	r1, [pc, #404]	; (3d40 <trx_aes_wrrd+0x200>)
    3bac:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    3bae:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3bb0:	7e1a      	ldrb	r2, [r3, #24]
    3bb2:	420a      	tst	r2, r1
    3bb4:	d0fc      	beq.n	3bb0 <trx_aes_wrrd+0x70>
    3bb6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3bb8:	07d2      	lsls	r2, r2, #31
    3bba:	d500      	bpl.n	3bbe <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3bbc:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3bbe:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3bc0:	7e1a      	ldrb	r2, [r3, #24]
    3bc2:	420a      	tst	r2, r1
    3bc4:	d0fc      	beq.n	3bc0 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3bc6:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3bc8:	7e1a      	ldrb	r2, [r3, #24]
    3bca:	420a      	tst	r2, r1
    3bcc:	d0fc      	beq.n	3bc8 <trx_aes_wrrd+0x88>
    3bce:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3bd0:	0752      	lsls	r2, r2, #29
    3bd2:	d50c      	bpl.n	3bee <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3bd4:	8b5a      	ldrh	r2, [r3, #26]
    3bd6:	0752      	lsls	r2, r2, #29
    3bd8:	d501      	bpl.n	3bde <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3bda:	2204      	movs	r2, #4
    3bdc:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3bde:	4a55      	ldr	r2, [pc, #340]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3be0:	7992      	ldrb	r2, [r2, #6]
    3be2:	2a01      	cmp	r2, #1
    3be4:	d03b      	beq.n	3c5e <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3be6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3be8:	b2d2      	uxtb	r2, r2
    3bea:	4955      	ldr	r1, [pc, #340]	; (3d40 <trx_aes_wrrd+0x200>)
    3bec:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    3bee:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3bf0:	7e1a      	ldrb	r2, [r3, #24]
    3bf2:	420a      	tst	r2, r1
    3bf4:	d0fc      	beq.n	3bf0 <trx_aes_wrrd+0xb0>
    3bf6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3bf8:	07d2      	lsls	r2, r2, #31
    3bfa:	d502      	bpl.n	3c02 <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3bfc:	4652      	mov	r2, sl
    3bfe:	7812      	ldrb	r2, [r2, #0]
    3c00:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    3c02:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3c04:	7e1a      	ldrb	r2, [r3, #24]
    3c06:	420a      	tst	r2, r1
    3c08:	d0fc      	beq.n	3c04 <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3c0a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3c0c:	7e1a      	ldrb	r2, [r3, #24]
    3c0e:	420a      	tst	r2, r1
    3c10:	d0fc      	beq.n	3c0c <trx_aes_wrrd+0xcc>
    3c12:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3c14:	0752      	lsls	r2, r2, #29
    3c16:	d50c      	bpl.n	3c32 <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3c18:	8b5a      	ldrh	r2, [r3, #26]
    3c1a:	0752      	lsls	r2, r2, #29
    3c1c:	d501      	bpl.n	3c22 <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3c1e:	2204      	movs	r2, #4
    3c20:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c22:	4a44      	ldr	r2, [pc, #272]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3c24:	7992      	ldrb	r2, [r2, #6]
    3c26:	2a01      	cmp	r2, #1
    3c28:	d01f      	beq.n	3c6a <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3c2c:	b2db      	uxtb	r3, r3
    3c2e:	4a44      	ldr	r2, [pc, #272]	; (3d40 <trx_aes_wrrd+0x200>)
    3c30:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    3c32:	2700      	movs	r7, #0
    3c34:	2c00      	cmp	r4, #0
    3c36:	d043      	beq.n	3cc0 <trx_aes_wrrd+0x180>
    3c38:	4656      	mov	r6, sl
    3c3a:	3c01      	subs	r4, #1
    3c3c:	b2e4      	uxtb	r4, r4
    3c3e:	3401      	adds	r4, #1
    3c40:	44a2      	add	sl, r4
    3c42:	46d0      	mov	r8, sl
    3c44:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c46:	4d3b      	ldr	r5, [pc, #236]	; (3d34 <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    3c48:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    3c4a:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    3c4c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c4e:	46a9      	mov	r9, r5
    3c50:	e01b      	b.n	3c8a <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3c52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3c54:	05d2      	lsls	r2, r2, #23
    3c56:	0dd2      	lsrs	r2, r2, #23
    3c58:	4939      	ldr	r1, [pc, #228]	; (3d40 <trx_aes_wrrd+0x200>)
    3c5a:	800a      	strh	r2, [r1, #0]
    3c5c:	e7a7      	b.n	3bae <trx_aes_wrrd+0x6e>
    3c5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3c60:	05d2      	lsls	r2, r2, #23
    3c62:	0dd2      	lsrs	r2, r2, #23
    3c64:	4936      	ldr	r1, [pc, #216]	; (3d40 <trx_aes_wrrd+0x200>)
    3c66:	800a      	strh	r2, [r1, #0]
    3c68:	e7c1      	b.n	3bee <trx_aes_wrrd+0xae>
    3c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3c6c:	05db      	lsls	r3, r3, #23
    3c6e:	0ddb      	lsrs	r3, r3, #23
    3c70:	4a33      	ldr	r2, [pc, #204]	; (3d40 <trx_aes_wrrd+0x200>)
    3c72:	8013      	strh	r3, [r2, #0]
    3c74:	e7dd      	b.n	3c32 <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3c76:	464a      	mov	r2, r9
    3c78:	7992      	ldrb	r2, [r2, #6]
    3c7a:	2a01      	cmp	r2, #1
    3c7c:	d01c      	beq.n	3cb8 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c7e:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3c80:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    3c82:	7037      	strb	r7, [r6, #0]
    3c84:	3601      	adds	r6, #1
	while (length > 0) {
    3c86:	45b0      	cmp	r8, r6
    3c88:	d01a      	beq.n	3cc0 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3c8a:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3c8c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    3c8e:	4202      	tst	r2, r0
    3c90:	d0fc      	beq.n	3c8c <trx_aes_wrrd+0x14c>
    3c92:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3c94:	4202      	tst	r2, r0
    3c96:	d001      	beq.n	3c9c <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3c98:	7872      	ldrb	r2, [r6, #1]
    3c9a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3c9c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    3c9e:	4222      	tst	r2, r4
    3ca0:	d0fc      	beq.n	3c9c <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ca2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    3ca4:	420a      	tst	r2, r1
    3ca6:	d0fc      	beq.n	3ca2 <trx_aes_wrrd+0x162>
    3ca8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3caa:	420a      	tst	r2, r1
    3cac:	d0e9      	beq.n	3c82 <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3cae:	8b5a      	ldrh	r2, [r3, #26]
    3cb0:	420a      	tst	r2, r1
    3cb2:	d0e0      	beq.n	3c76 <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3cb4:	8359      	strh	r1, [r3, #26]
    3cb6:	e7de      	b.n	3c76 <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3cb8:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3cba:	05ff      	lsls	r7, r7, #23
    3cbc:	0dff      	lsrs	r7, r7, #23
    3cbe:	e7e0      	b.n	3c82 <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3cc0:	4b1c      	ldr	r3, [pc, #112]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3cc2:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    3cc4:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3cc6:	7e1a      	ldrb	r2, [r3, #24]
    3cc8:	420a      	tst	r2, r1
    3cca:	d0fc      	beq.n	3cc6 <trx_aes_wrrd+0x186>
    3ccc:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3cce:	07d2      	lsls	r2, r2, #31
    3cd0:	d501      	bpl.n	3cd6 <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3cd2:	2200      	movs	r2, #0
    3cd4:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3cd6:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3cd8:	7e1a      	ldrb	r2, [r3, #24]
    3cda:	420a      	tst	r2, r1
    3cdc:	d0fc      	beq.n	3cd8 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    3cde:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ce0:	7e1a      	ldrb	r2, [r3, #24]
    3ce2:	420a      	tst	r2, r1
    3ce4:	d0fc      	beq.n	3ce0 <trx_aes_wrrd+0x1a0>
    3ce6:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    3ce8:	0752      	lsls	r2, r2, #29
    3cea:	d50a      	bpl.n	3d02 <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3cec:	8b5a      	ldrh	r2, [r3, #26]
    3cee:	0752      	lsls	r2, r2, #29
    3cf0:	d501      	bpl.n	3cf6 <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3cf2:	2204      	movs	r2, #4
    3cf4:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3cf6:	4a0f      	ldr	r2, [pc, #60]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3cf8:	7992      	ldrb	r2, [r2, #6]
    3cfa:	2a01      	cmp	r2, #1
    3cfc:	d011      	beq.n	3d22 <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3cfe:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3d00:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    3d02:	4653      	mov	r3, sl
    3d04:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3d06:	2200      	movs	r2, #0
    3d08:	490b      	ldr	r1, [pc, #44]	; (3d38 <trx_aes_wrrd+0x1f8>)
    3d0a:	480a      	ldr	r0, [pc, #40]	; (3d34 <trx_aes_wrrd+0x1f4>)
    3d0c:	4b0b      	ldr	r3, [pc, #44]	; (3d3c <trx_aes_wrrd+0x1fc>)
    3d0e:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    3d10:	2100      	movs	r1, #0
    3d12:	2000      	movs	r0, #0
    3d14:	4b0b      	ldr	r3, [pc, #44]	; (3d44 <trx_aes_wrrd+0x204>)
    3d16:	4798      	blx	r3
}
    3d18:	bc1c      	pop	{r2, r3, r4}
    3d1a:	4690      	mov	r8, r2
    3d1c:	4699      	mov	r9, r3
    3d1e:	46a2      	mov	sl, r4
    3d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3d22:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    3d24:	05ff      	lsls	r7, r7, #23
    3d26:	0dff      	lsrs	r7, r7, #23
    3d28:	e7eb      	b.n	3d02 <trx_aes_wrrd+0x1c2>
    3d2a:	46c0      	nop			; (mov r8, r8)
    3d2c:	00000155 	.word	0x00000155
    3d30:	000006e9 	.word	0x000006e9
    3d34:	20001244 	.word	0x20001244
    3d38:	20001208 	.word	0x20001208
    3d3c:	00000ff1 	.word	0x00000ff1
    3d40:	20001200 	.word	0x20001200
    3d44:	000006c9 	.word	0x000006c9

00003d48 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    3d48:	2280      	movs	r2, #128	; 0x80
    3d4a:	0512      	lsls	r2, r2, #20
    3d4c:	4b01      	ldr	r3, [pc, #4]	; (3d54 <appCmdIdentifyPeriodTimerHandler+0xc>)
    3d4e:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    3d50:	4770      	bx	lr
    3d52:	46c0      	nop			; (mov r8, r8)
    3d54:	41004400 	.word	0x41004400

00003d58 <appCmdIdentifyDurationTimerHandler>:
{
    3d58:	b510      	push	{r4, lr}
		port_base->OUTCLR.reg = pin_mask;
    3d5a:	2280      	movs	r2, #128	; 0x80
    3d5c:	0512      	lsls	r2, r2, #20
    3d5e:	4b03      	ldr	r3, [pc, #12]	; (3d6c <appCmdIdentifyDurationTimerHandler+0x14>)
    3d60:	615a      	str	r2, [r3, #20]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    3d62:	4803      	ldr	r0, [pc, #12]	; (3d70 <appCmdIdentifyDurationTimerHandler+0x18>)
    3d64:	4b03      	ldr	r3, [pc, #12]	; (3d74 <appCmdIdentifyDurationTimerHandler+0x1c>)
    3d66:	4798      	blx	r3
}
    3d68:	bd10      	pop	{r4, pc}
    3d6a:	46c0      	nop			; (mov r8, r8)
    3d6c:	41004400 	.word	0x41004400
    3d70:	20000218 	.word	0x20000218
    3d74:	00002ded 	.word	0x00002ded

00003d78 <appCmdHandle>:
{
    3d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d7a:	0004      	movs	r4, r0
		return false;
    3d7c:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    3d7e:	2900      	cmp	r1, #0
    3d80:	d002      	beq.n	3d88 <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    3d82:	7823      	ldrb	r3, [r4, #0]
    3d84:	2b10      	cmp	r3, #16
    3d86:	d000      	beq.n	3d8a <appCmdHandle+0x12>
}
    3d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    3d8a:	2905      	cmp	r1, #5
    3d8c:	d1fc      	bne.n	3d88 <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    3d8e:	4e10      	ldr	r6, [pc, #64]	; (3dd0 <appCmdHandle+0x58>)
    3d90:	0030      	movs	r0, r6
    3d92:	4f10      	ldr	r7, [pc, #64]	; (3dd4 <appCmdHandle+0x5c>)
    3d94:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    3d96:	4d10      	ldr	r5, [pc, #64]	; (3dd8 <appCmdHandle+0x60>)
    3d98:	0028      	movs	r0, r5
    3d9a:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    3d9c:	7862      	ldrb	r2, [r4, #1]
    3d9e:	78a3      	ldrb	r3, [r4, #2]
    3da0:	021b      	lsls	r3, r3, #8
    3da2:	4313      	orrs	r3, r2
    3da4:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3da6:	2300      	movs	r3, #0
    3da8:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    3daa:	4b0c      	ldr	r3, [pc, #48]	; (3ddc <appCmdHandle+0x64>)
    3dac:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    3dae:	0030      	movs	r0, r6
    3db0:	4e0b      	ldr	r6, [pc, #44]	; (3de0 <appCmdHandle+0x68>)
    3db2:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    3db4:	78e2      	ldrb	r2, [r4, #3]
    3db6:	7923      	ldrb	r3, [r4, #4]
    3db8:	021b      	lsls	r3, r3, #8
    3dba:	4313      	orrs	r3, r2
    3dbc:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    3dbe:	2301      	movs	r3, #1
    3dc0:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    3dc2:	4b08      	ldr	r3, [pc, #32]	; (3de4 <appCmdHandle+0x6c>)
    3dc4:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    3dc6:	0028      	movs	r0, r5
    3dc8:	47b0      	blx	r6
*/		return true;
    3dca:	2001      	movs	r0, #1
    3dcc:	e7dc      	b.n	3d88 <appCmdHandle+0x10>
    3dce:	46c0      	nop			; (mov r8, r8)
    3dd0:	20000204 	.word	0x20000204
    3dd4:	00002ded 	.word	0x00002ded
    3dd8:	20000218 	.word	0x20000218
    3ddc:	00003d59 	.word	0x00003d59
    3de0:	00002e59 	.word	0x00002e59
    3de4:	00003d49 	.word	0x00003d49

00003de8 <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    3de8:	4b05      	ldr	r3, [pc, #20]	; (3e00 <APP_CommandsInit+0x18>)
    3dea:	2200      	movs	r2, #0
    3dec:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    3dee:	4a05      	ldr	r2, [pc, #20]	; (3e04 <APP_CommandsInit+0x1c>)
    3df0:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    3df2:	4b05      	ldr	r3, [pc, #20]	; (3e08 <APP_CommandsInit+0x20>)
    3df4:	2201      	movs	r2, #1
    3df6:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    3df8:	4a04      	ldr	r2, [pc, #16]	; (3e0c <APP_CommandsInit+0x24>)
    3dfa:	611a      	str	r2, [r3, #16]
}
    3dfc:	4770      	bx	lr
    3dfe:	46c0      	nop			; (mov r8, r8)
    3e00:	20000204 	.word	0x20000204
    3e04:	00003d59 	.word	0x00003d59
    3e08:	20000218 	.word	0x20000218
    3e0c:	00003d49 	.word	0x00003d49

00003e10 <appCmdDataInd>:
{
    3e10:	b510      	push	{r4, lr}
	appCmdHandle(ind->payload, ind->payloadSize);
    3e12:	7a01      	ldrb	r1, [r0, #8]
    3e14:	6840      	ldr	r0, [r0, #4]
    3e16:	4b01      	ldr	r3, [pc, #4]	; (3e1c <appCmdDataInd+0xc>)
    3e18:	4798      	blx	r3
}
    3e1a:	bd10      	pop	{r4, pc}
    3e1c:	00003d79 	.word	0x00003d79

00003e20 <rtc_match_callback>:
//extern AppState_t appState;
// extern void appSendData();

int temp1;

void rtc_match_callback(void){
    3e20:	b510      	push	{r4, lr}
/*
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
		appState = APP_STATE_SEND;
	}
*/
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	
    3e22:	4c08      	ldr	r4, [pc, #32]	; (3e44 <rtc_match_callback+0x24>)
    3e24:	2301      	movs	r3, #1
    3e26:	7223      	strb	r3, [r4, #8]
	alarm.time.second += 1;
    3e28:	7820      	ldrb	r0, [r4, #0]
    3e2a:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
    3e2c:	b2c0      	uxtb	r0, r0
    3e2e:	213c      	movs	r1, #60	; 0x3c
    3e30:	4b05      	ldr	r3, [pc, #20]	; (3e48 <rtc_match_callback+0x28>)
    3e32:	4798      	blx	r3
    3e34:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    3e36:	2200      	movs	r2, #0
    3e38:	0021      	movs	r1, r4
    3e3a:	4804      	ldr	r0, [pc, #16]	; (3e4c <rtc_match_callback+0x2c>)
    3e3c:	4b04      	ldr	r3, [pc, #16]	; (3e50 <rtc_match_callback+0x30>)
    3e3e:	4798      	blx	r3
}
    3e40:	bd10      	pop	{r4, pc}
    3e42:	46c0      	nop			; (mov r8, r8)
    3e44:	20001268 	.word	0x20001268
    3e48:	0000728d 	.word	0x0000728d
    3e4c:	20001250 	.word	0x20001250
    3e50:	00000959 	.word	0x00000959

00003e54 <configure_rtc_callbacks>:

void configure_rtc_callbacks(void){
    3e54:	b510      	push	{r4, lr}
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
    3e56:	4c05      	ldr	r4, [pc, #20]	; (3e6c <configure_rtc_callbacks+0x18>)
    3e58:	2200      	movs	r2, #0
    3e5a:	4905      	ldr	r1, [pc, #20]	; (3e70 <configure_rtc_callbacks+0x1c>)
    3e5c:	0020      	movs	r0, r4
    3e5e:	4b05      	ldr	r3, [pc, #20]	; (3e74 <configure_rtc_callbacks+0x20>)
    3e60:	4798      	blx	r3
	rtc_calendar_enable_callback(	&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);	
    3e62:	2100      	movs	r1, #0
    3e64:	0020      	movs	r0, r4
    3e66:	4b04      	ldr	r3, [pc, #16]	; (3e78 <configure_rtc_callbacks+0x24>)
    3e68:	4798      	blx	r3
}
    3e6a:	bd10      	pop	{r4, pc}
    3e6c:	20001250 	.word	0x20001250
    3e70:	00003e21 	.word	0x00003e21
    3e74:	00000a1d 	.word	0x00000a1d
    3e78:	00000a3b 	.word	0x00000a3b

00003e7c <configure_rtc_calendar>:

void configure_rtc_calendar(void){
    3e7c:	b530      	push	{r4, r5, lr}
    3e7e:	b087      	sub	sp, #28
	/* Initialize and set time structure to default */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    3e80:	ac01      	add	r4, sp, #4
    3e82:	23a0      	movs	r3, #160	; 0xa0
    3e84:	011b      	lsls	r3, r3, #4
    3e86:	8023      	strh	r3, [r4, #0]
	config->clear_on_match      = false;
    3e88:	2300      	movs	r3, #0
    3e8a:	70a3      	strb	r3, [r4, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    3e8c:	70e3      	strb	r3, [r4, #3]
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
    3e8e:	22fa      	movs	r2, #250	; 0xfa
    3e90:	00d2      	lsls	r2, r2, #3
    3e92:	80e2      	strh	r2, [r4, #6]
	struct rtc_calendar_config config_rtc_calendar;
	rtc_calendar_get_config_defaults(&config_rtc_calendar);
	alarm.time.year		= 2019;
    3e94:	490e      	ldr	r1, [pc, #56]	; (3ed0 <configure_rtc_calendar+0x54>)
    3e96:	4a0f      	ldr	r2, [pc, #60]	; (3ed4 <configure_rtc_calendar+0x58>)
    3e98:	80ca      	strh	r2, [r1, #6]
	alarm.time.month	= 3;
    3e9a:	2203      	movs	r2, #3
    3e9c:	714a      	strb	r2, [r1, #5]
	alarm.time.day		= 11;
    3e9e:	3208      	adds	r2, #8
    3ea0:	710a      	strb	r2, [r1, #4]
	alarm.time.hour		= 8;
    3ea2:	3a03      	subs	r2, #3
    3ea4:	708a      	strb	r2, [r1, #2]
	alarm.time.minute	= 0;
    3ea6:	704b      	strb	r3, [r1, #1]
	alarm.time.second	= 10;
    3ea8:	330a      	adds	r3, #10
    3eaa:	700b      	strb	r3, [r1, #0]
	
	config_rtc_calendar.clock_24h = true;
    3eac:	3b09      	subs	r3, #9
    3eae:	7123      	strb	r3, [r4, #4]
	config_rtc_calendar.alarm[0].time = alarm.time;
    3eb0:	a803      	add	r0, sp, #12
    3eb2:	4b09      	ldr	r3, [pc, #36]	; (3ed8 <configure_rtc_calendar+0x5c>)
    3eb4:	4798      	blx	r3
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    3eb6:	2306      	movs	r3, #6
    3eb8:	7423      	strb	r3, [r4, #16]
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);	
    3eba:	4d08      	ldr	r5, [pc, #32]	; (3edc <configure_rtc_calendar+0x60>)
    3ebc:	0022      	movs	r2, r4
    3ebe:	4908      	ldr	r1, [pc, #32]	; (3ee0 <configure_rtc_calendar+0x64>)
    3ec0:	0028      	movs	r0, r5
    3ec2:	4b08      	ldr	r3, [pc, #32]	; (3ee4 <configure_rtc_calendar+0x68>)
    3ec4:	4798      	blx	r3
	rtc_calendar_enable(&rtc_instance);
    3ec6:	0028      	movs	r0, r5
    3ec8:	4b07      	ldr	r3, [pc, #28]	; (3ee8 <configure_rtc_calendar+0x6c>)
    3eca:	4798      	blx	r3
}
    3ecc:	b007      	add	sp, #28
    3ece:	bd30      	pop	{r4, r5, pc}
    3ed0:	20001268 	.word	0x20001268
    3ed4:	000007e3 	.word	0x000007e3
    3ed8:	000074d3 	.word	0x000074d3
    3edc:	20001250 	.word	0x20001250
    3ee0:	40001400 	.word	0x40001400
    3ee4:	00000989 	.word	0x00000989
    3ee8:	00000891 	.word	0x00000891

00003eec <configure_adc>:
//void ReadMacAddress(void);

struct adc_module adc_instance;

void configure_adc(void)
{
    3eec:	b510      	push	{r4, lr}
    3eee:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	
	adc_get_config_defaults(&config_adc);
    3ef0:	4668      	mov	r0, sp
    3ef2:	4b15      	ldr	r3, [pc, #84]	; (3f48 <configure_adc+0x5c>)
    3ef4:	4798      	blx	r3
	adc_init(&adc_instance, ADC, &config_adc);
    3ef6:	4c15      	ldr	r4, [pc, #84]	; (3f4c <configure_adc+0x60>)
    3ef8:	466a      	mov	r2, sp
    3efa:	4915      	ldr	r1, [pc, #84]	; (3f50 <configure_adc+0x64>)
    3efc:	0020      	movs	r0, r4
    3efe:	4b15      	ldr	r3, [pc, #84]	; (3f54 <configure_adc+0x68>)
    3f00:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    3f02:	6823      	ldr	r3, [r4, #0]
    3f04:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    3f06:	b252      	sxtb	r2, r2
    3f08:	2a00      	cmp	r2, #0
    3f0a:	dbfb      	blt.n	3f04 <configure_adc+0x18>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    3f0c:	691a      	ldr	r2, [r3, #16]
    3f0e:	211f      	movs	r1, #31
    3f10:	438a      	bics	r2, r1
    3f12:	3919      	subs	r1, #25
    3f14:	430a      	orrs	r2, r1
	adc_module->INPUTCTRL.reg =
    3f16:	611a      	str	r2, [r3, #16]
    3f18:	7e5a      	ldrb	r2, [r3, #25]
			(positive_input);

	while (adc_is_syncing(module_inst)) {
    3f1a:	b252      	sxtb	r2, r2
    3f1c:	2a00      	cmp	r2, #0
    3f1e:	dbfb      	blt.n	3f18 <configure_adc+0x2c>
    3f20:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    3f22:	b252      	sxtb	r2, r2
    3f24:	2a00      	cmp	r2, #0
    3f26:	dbfb      	blt.n	3f20 <configure_adc+0x34>
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    3f28:	220f      	movs	r2, #15
    3f2a:	759a      	strb	r2, [r3, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    3f2c:	761a      	strb	r2, [r3, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    3f2e:	781a      	ldrb	r2, [r3, #0]
    3f30:	2102      	movs	r1, #2
    3f32:	430a      	orrs	r2, r1
    3f34:	701a      	strb	r2, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    3f36:	4b05      	ldr	r3, [pc, #20]	; (3f4c <configure_adc+0x60>)
    3f38:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    3f3a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    3f3c:	b25b      	sxtb	r3, r3
    3f3e:	2b00      	cmp	r3, #0
    3f40:	dbfb      	blt.n	3f3a <configure_adc+0x4e>
	adc_set_positive_input(&adc_instance,ADC_POSITIVE_INPUT_PIN6);
	adc_enable(&adc_instance);	
}
    3f42:	b00c      	add	sp, #48	; 0x30
    3f44:	bd10      	pop	{r4, pc}
    3f46:	46c0      	nop			; (mov r8, r8)
    3f48:	00000261 	.word	0x00000261
    3f4c:	20001278 	.word	0x20001278
    3f50:	42004000 	.word	0x42004000
    3f54:	000002ad 	.word	0x000002ad

00003f58 <config_led>:

void config_led(void){
    3f58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f5a:	46c6      	mov	lr, r8
    3f5c:	b500      	push	{lr}
    3f5e:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    3f60:	ac01      	add	r4, sp, #4
    3f62:	2501      	movs	r5, #1
    3f64:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    3f66:	2300      	movs	r3, #0
    3f68:	4698      	mov	r8, r3
    3f6a:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_config;
	port_get_config_defaults( &pin_config);
	pin_config.direction  = PORT_PIN_DIR_OUTPUT;
    3f6c:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_config);
    3f6e:	0021      	movs	r1, r4
    3f70:	201b      	movs	r0, #27
    3f72:	4f0a      	ldr	r7, [pc, #40]	; (3f9c <config_led+0x44>)
    3f74:	47b8      	blx	r7
		port_base->OUTCLR.reg = pin_mask;
    3f76:	4e0a      	ldr	r6, [pc, #40]	; (3fa0 <config_led+0x48>)
    3f78:	2380      	movs	r3, #128	; 0x80
    3f7a:	051b      	lsls	r3, r3, #20
    3f7c:	6173      	str	r3, [r6, #20]
	config->input_pull = PORT_PIN_PULL_UP;
    3f7e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    3f80:	4643      	mov	r3, r8
    3f82:	70a3      	strb	r3, [r4, #2]
	port_pin_set_output_level(LED_0_PIN, false);

	port_get_config_defaults( &pin_config);
	pin_config.direction  = PORT_PIN_DIR_OUTPUT;
    3f84:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(PIN_PA28, &pin_config);
    3f86:	0021      	movs	r1, r4
    3f88:	201c      	movs	r0, #28
    3f8a:	47b8      	blx	r7
		port_base->OUTCLR.reg = pin_mask;
    3f8c:	2380      	movs	r3, #128	; 0x80
    3f8e:	055b      	lsls	r3, r3, #21
    3f90:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(PIN_PA28, false);
}
    3f92:	b002      	add	sp, #8
    3f94:	bc04      	pop	{r2}
    3f96:	4690      	mov	r8, r2
    3f98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f9a:	46c0      	nop			; (mov r8, r8)
    3f9c:	0000086d 	.word	0x0000086d
    3fa0:	41004400 	.word	0x41004400

00003fa4 <readMacAddress>:

uint16_t adcResult;
volatile uint16_t temp[2];

void readMacAddress(void){
	myLongAddress[0] = 16;
    3fa4:	4b08      	ldr	r3, [pc, #32]	; (3fc8 <readMacAddress+0x24>)
    3fa6:	2210      	movs	r2, #16
    3fa8:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    3faa:	3225      	adds	r2, #37	; 0x25
    3fac:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    3fae:	2200      	movs	r2, #0
    3fb0:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    3fb2:	3220      	adds	r2, #32
    3fb4:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    3fb6:	3239      	adds	r2, #57	; 0x39
    3fb8:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    3fba:	3a34      	subs	r2, #52	; 0x34
    3fbc:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    3fbe:	325b      	adds	r2, #91	; 0x5b
    3fc0:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = MAC_ADDR;	
    3fc2:	3a76      	subs	r2, #118	; 0x76
    3fc4:	71da      	strb	r2, [r3, #7]
}
    3fc6:	4770      	bx	lr
    3fc8:	2000004c 	.word	0x2000004c

00003fcc <main>:

int main ( void )
{
    3fcc:	b510      	push	{r4, lr}
    3fce:	b082      	sub	sp, #8
	struct rtc_calendar_time rtc_time;
	
	irq_initialize_vectors();
	system_init();
    3fd0:	4b1d      	ldr	r3, [pc, #116]	; (4048 <main+0x7c>)
    3fd2:	4798      	blx	r3
	delay_init();
    3fd4:	4b1d      	ldr	r3, [pc, #116]	; (404c <main+0x80>)
    3fd6:	4798      	blx	r3
	cpu_irq_enable();
    3fd8:	2201      	movs	r2, #1
    3fda:	4b1d      	ldr	r3, [pc, #116]	; (4050 <main+0x84>)
    3fdc:	701a      	strb	r2, [r3, #0]
    3fde:	f3bf 8f5f 	dmb	sy
    3fe2:	b662      	cpsie	i

	config_led();
    3fe4:	4b1b      	ldr	r3, [pc, #108]	; (4054 <main+0x88>)
    3fe6:	4798      	blx	r3
	time->second = 0;
    3fe8:	2300      	movs	r3, #0
    3fea:	466a      	mov	r2, sp
    3fec:	7013      	strb	r3, [r2, #0]
	time->minute = 0;
    3fee:	7053      	strb	r3, [r2, #1]
	time->pm     = 0;
    3ff0:	70d3      	strb	r3, [r2, #3]
	rtc_calendar_get_time_defaults(&rtc_time);
	rtc_time.year	= 2019;
    3ff2:	4b19      	ldr	r3, [pc, #100]	; (4058 <main+0x8c>)
    3ff4:	80d3      	strh	r3, [r2, #6]
	rtc_time.month	= 3;
    3ff6:	2303      	movs	r3, #3
    3ff8:	7153      	strb	r3, [r2, #5]
	rtc_time.day	= 11;
    3ffa:	3308      	adds	r3, #8
    3ffc:	7113      	strb	r3, [r2, #4]
	rtc_time.hour	= 8;
    3ffe:	3b03      	subs	r3, #3
    4000:	7093      	strb	r3, [r2, #2]
	rtc_time.minute	= 0;
	rtc_time.second	= 0;

	configure_rtc_calendar();
    4002:	4b16      	ldr	r3, [pc, #88]	; (405c <main+0x90>)
    4004:	4798      	blx	r3
	configure_rtc_callbacks();
    4006:	4b16      	ldr	r3, [pc, #88]	; (4060 <main+0x94>)
    4008:	4798      	blx	r3
	rtc_calendar_set_time(&rtc_instance, &rtc_time);
    400a:	4669      	mov	r1, sp
    400c:	4815      	ldr	r0, [pc, #84]	; (4064 <main+0x98>)
    400e:	4b16      	ldr	r3, [pc, #88]	; (4068 <main+0x9c>)
    4010:	4798      	blx	r3
{

#if (SAMD20 || SAMD21 || SAMR21)

	/* Get MCU revision */
	uint32_t rev = DSU->DID.reg;
    4012:	4b16      	ldr	r3, [pc, #88]	; (406c <main+0xa0>)
    4014:	699b      	ldr	r3, [r3, #24]

	rev &= DSU_DID_REVISION_Msk;
	rev = rev >> DSU_DID_REVISION_Pos;
    4016:	051b      	lsls	r3, r3, #20
    4018:	0f1b      	lsrs	r3, r3, #28
		NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val;
	}
#endif

#if (SAMD21 || SAMR21)
	if (rev < _SYSTEM_MCU_REVISION_D) {
    401a:	2b02      	cmp	r3, #2
    401c:	d805      	bhi.n	402a <main+0x5e>
		/* Errata 13140: Make sure that the Flash does not power all the way down
		 * when in sleep mode. */
		NVMCTRL->CTRLB.bit.SLEEPPRM = NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val;
    401e:	4a14      	ldr	r2, [pc, #80]	; (4070 <main+0xa4>)
    4020:	6851      	ldr	r1, [r2, #4]
    4022:	23c0      	movs	r3, #192	; 0xc0
    4024:	009b      	lsls	r3, r3, #2
    4026:	430b      	orrs	r3, r1
    4028:	6053      	str	r3, [r2, #4]
			SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
			PM->SLEEP.reg = sleep_mode;
			break;

		case SYSTEM_SLEEPMODE_STANDBY:
			SCB->SCR |=  SCB_SCR_SLEEPDEEP_Msk;
    402a:	4a12      	ldr	r2, [pc, #72]	; (4074 <main+0xa8>)
    402c:	6913      	ldr	r3, [r2, #16]
    402e:	2104      	movs	r1, #4
    4030:	430b      	orrs	r3, r1
    4032:	6113      	str	r3, [r2, #16]
	system_set_sleepmode(SYSTEM_SLEEPMODE_STANDBY);

	readMacAddress();
    4034:	4b10      	ldr	r3, [pc, #64]	; (4078 <main+0xac>)
    4036:	4798      	blx	r3
	wsndemo_init();
    4038:	4b10      	ldr	r3, [pc, #64]	; (407c <main+0xb0>)
    403a:	4798      	blx	r3
	configure_adc();
    403c:	4b10      	ldr	r3, [pc, #64]	; (4080 <main+0xb4>)
    403e:	4798      	blx	r3
    while(1)
	{
		wsndemo_task();
    4040:	4c10      	ldr	r4, [pc, #64]	; (4084 <main+0xb8>)
    4042:	47a0      	blx	r4
    4044:	e7fd      	b.n	4042 <main+0x76>
    4046:	46c0      	nop			; (mov r8, r8)
    4048:	00001845 	.word	0x00001845
    404c:	00000115 	.word	0x00000115
    4050:	20000008 	.word	0x20000008
    4054:	00003f59 	.word	0x00003f59
    4058:	000007e3 	.word	0x000007e3
    405c:	00003e7d 	.word	0x00003e7d
    4060:	00003e55 	.word	0x00003e55
    4064:	20001250 	.word	0x20001250
    4068:	00000941 	.word	0x00000941
    406c:	41002000 	.word	0x41002000
    4070:	41004000 	.word	0x41004000
    4074:	e000ed00 	.word	0xe000ed00
    4078:	00003fa5 	.word	0x00003fa5
    407c:	000041d5 	.word	0x000041d5
    4080:	00003eed 	.word	0x00003eed
    4084:	000041ed 	.word	0x000041ed

00004088 <appNetworkStatusTimerHandler>:
	port_base->OUTTGL.reg = pin_mask;
    4088:	2280      	movs	r2, #128	; 0x80
    408a:	0512      	lsls	r2, r2, #20
    408c:	4b01      	ldr	r3, [pc, #4]	; (4094 <appNetworkStatusTimerHandler+0xc>)
    408e:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0 )
	LED_Toggle(LED_NETWORK);
#endif
	(void)timer;
}
    4090:	4770      	bx	lr
    4092:	46c0      	nop			; (mov r8, r8)
    4094:	41004400 	.word	0x41004400

00004098 <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status) appState = APP_STATE_SEND;
    4098:	2800      	cmp	r0, #0
    409a:	d003      	beq.n	40a4 <Connection_Confirm+0xc>
	else        appState = APP_STATE_CONNECT_NETWORK;
    409c:	2202      	movs	r2, #2
    409e:	4b03      	ldr	r3, [pc, #12]	; (40ac <Connection_Confirm+0x14>)
    40a0:	701a      	strb	r2, [r3, #0]
}
    40a2:	4770      	bx	lr
	if (SUCCESS == status) appState = APP_STATE_SEND;
    40a4:	2205      	movs	r2, #5
    40a6:	4b01      	ldr	r3, [pc, #4]	; (40ac <Connection_Confirm+0x14>)
    40a8:	701a      	strb	r2, [r3, #0]
    40aa:	e7fa      	b.n	40a2 <Connection_Confirm+0xa>
    40ac:	2000027c 	.word	0x2000027c

000040b0 <searchConfim>:
{
    40b0:	b530      	push	{r4, r5, lr}
    40b2:	b083      	sub	sp, #12
	if(foundScanResults)
    40b4:	2800      	cmp	r0, #0
    40b6:	d024      	beq.n	4102 <searchConfim+0x52>
			if(searchConfRes->beaconList[loopindex].connectionPermit)
    40b8:	7a4b      	ldrb	r3, [r1, #9]
    40ba:	2b00      	cmp	r3, #0
    40bc:	d11b      	bne.n	40f6 <searchConfim+0x46>
    40be:	000a      	movs	r2, r1
    40c0:	321b      	adds	r2, #27
    40c2:	2301      	movs	r3, #1
		for(uint8_t loopindex = 0; loopindex < foundScanResults; loopindex++)
    40c4:	b2dc      	uxtb	r4, r3
    40c6:	42a0      	cmp	r0, r4
    40c8:	d917      	bls.n	40fa <searchConfim+0x4a>
			if(searchConfRes->beaconList[loopindex].connectionPermit)
    40ca:	001d      	movs	r5, r3
    40cc:	7814      	ldrb	r4, [r2, #0]
    40ce:	3301      	adds	r3, #1
    40d0:	3212      	adds	r2, #18
    40d2:	2c00      	cmp	r4, #0
    40d4:	d0f6      	beq.n	40c4 <searchConfim+0x14>
				SHORT_ADDR_LEN, (uint8_t*)&searchConfRes->beaconList[loopindex].shortAddress, CAPABILITY_INFO, Connection_Confirm);
    40d6:	00eb      	lsls	r3, r5, #3
    40d8:	195a      	adds	r2, r3, r5
    40da:	0052      	lsls	r2, r2, #1
    40dc:	3210      	adds	r2, #16
    40de:	188a      	adds	r2, r1, r2
				MiApp_EstablishConnection(searchConfRes->beaconList[loopindex].logicalChannel,
    40e0:	195b      	adds	r3, r3, r5
    40e2:	005b      	lsls	r3, r3, #1
    40e4:	18c9      	adds	r1, r1, r3
    40e6:	7b08      	ldrb	r0, [r1, #12]
    40e8:	4b08      	ldr	r3, [pc, #32]	; (410c <searchConfim+0x5c>)
    40ea:	9300      	str	r3, [sp, #0]
    40ec:	2306      	movs	r3, #6
    40ee:	2102      	movs	r1, #2
    40f0:	4c07      	ldr	r4, [pc, #28]	; (4110 <searchConfim+0x60>)
    40f2:	47a0      	blx	r4
				return;
    40f4:	e008      	b.n	4108 <searchConfim+0x58>
			if(searchConfRes->beaconList[loopindex].connectionPermit)
    40f6:	2500      	movs	r5, #0
    40f8:	e7ed      	b.n	40d6 <searchConfim+0x26>
		appState = APP_STATE_CONNECT_NETWORK;
    40fa:	2202      	movs	r2, #2
    40fc:	4b05      	ldr	r3, [pc, #20]	; (4114 <searchConfim+0x64>)
    40fe:	701a      	strb	r2, [r3, #0]
    4100:	e002      	b.n	4108 <searchConfim+0x58>
		appState = APP_STATE_CONNECT_NETWORK;
    4102:	2202      	movs	r2, #2
    4104:	4b03      	ldr	r3, [pc, #12]	; (4114 <searchConfim+0x64>)
    4106:	701a      	strb	r2, [r3, #0]
}
    4108:	b003      	add	sp, #12
    410a:	bd30      	pop	{r4, r5, pc}
    410c:	00004099 	.word	0x00004099
    4110:	00006b61 	.word	0x00006b61
    4114:	2000027c 	.word	0x2000027c

00004118 <appDataSendingTimerHandler>:
static void appDataSendingTimerHandler(SYS_Timer_t *timer){
    4118:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) appState = APP_STATE_SEND;
    411a:	4b06      	ldr	r3, [pc, #24]	; (4134 <appDataSendingTimerHandler+0x1c>)
    411c:	781b      	ldrb	r3, [r3, #0]
    411e:	2b08      	cmp	r3, #8
    4120:	d003      	beq.n	412a <appDataSendingTimerHandler+0x12>
	else	SYS_TimerStart(&appDataSendingTimer);
    4122:	4805      	ldr	r0, [pc, #20]	; (4138 <appDataSendingTimerHandler+0x20>)
    4124:	4b05      	ldr	r3, [pc, #20]	; (413c <appDataSendingTimerHandler+0x24>)
    4126:	4798      	blx	r3
}
    4128:	bd10      	pop	{r4, pc}
	if (APP_STATE_WAIT_SEND_TIMER == appState) appState = APP_STATE_SEND;
    412a:	2205      	movs	r2, #5
    412c:	4b01      	ldr	r3, [pc, #4]	; (4134 <appDataSendingTimerHandler+0x1c>)
    412e:	701a      	strb	r2, [r3, #0]
    4130:	e7fa      	b.n	4128 <appDataSendingTimerHandler+0x10>
    4132:	46c0      	nop			; (mov r8, r8)
    4134:	2000027c 	.word	0x2000027c
    4138:	20001280 	.word	0x20001280
    413c:	00002e59 	.word	0x00002e59

00004140 <appDataInd>:
static void appDataInd(RECEIVED_MESH_MESSAGE *ind){
    4140:	b510      	push	{r4, lr}
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    4142:	6843      	ldr	r3, [r0, #4]
    4144:	2180      	movs	r1, #128	; 0x80
    4146:	0509      	lsls	r1, r1, #20
    4148:	4a04      	ldr	r2, [pc, #16]	; (415c <appDataInd+0x1c>)
    414a:	61d1      	str	r1, [r2, #28]
	msg->lqi = ind->packetLQI;	msg->rssi = ind->packetRSSI;
    414c:	7a82      	ldrb	r2, [r0, #10]
    414e:	765a      	strb	r2, [r3, #25]
    4150:	7a42      	ldrb	r2, [r0, #9]
    4152:	769a      	strb	r2, [r3, #26]
    appCmdDataInd(ind);
    4154:	4b02      	ldr	r3, [pc, #8]	; (4160 <appDataInd+0x20>)
    4156:	4798      	blx	r3
}
    4158:	bd10      	pop	{r4, pc}
    415a:	46c0      	nop			; (mov r8, r8)
    415c:	41004400 	.word	0x41004400
    4160:	00003e11 	.word	0x00003e11

00004164 <appDataConf>:
{
    4164:	b510      	push	{r4, lr}
		port_base->OUTCLR.reg = pin_mask;
    4166:	2280      	movs	r2, #128	; 0x80
    4168:	0512      	lsls	r2, r2, #20
    416a:	4b14      	ldr	r3, [pc, #80]	; (41bc <appDataConf+0x58>)
    416c:	615a      	str	r2, [r3, #20]
	if (SUCCESS == status) {
    416e:	2900      	cmp	r1, #0
    4170:	d111      	bne.n	4196 <appDataConf+0x32>
		if (!appNetworkStatus) {
    4172:	4b13      	ldr	r3, [pc, #76]	; (41c0 <appDataConf+0x5c>)
    4174:	781b      	ldrb	r3, [r3, #0]
    4176:	2b00      	cmp	r3, #0
    4178:	d004      	beq.n	4184 <appDataConf+0x20>
	if (APP_STATE_WAIT_CONF == appState)
    417a:	4b12      	ldr	r3, [pc, #72]	; (41c4 <appDataConf+0x60>)
    417c:	781b      	ldrb	r3, [r3, #0]
    417e:	2b06      	cmp	r3, #6
    4180:	d018      	beq.n	41b4 <appDataConf+0x50>
}
    4182:	bd10      	pop	{r4, pc}
		port_base->OUTSET.reg = pin_mask;
    4184:	4b0d      	ldr	r3, [pc, #52]	; (41bc <appDataConf+0x58>)
    4186:	619a      	str	r2, [r3, #24]
			SYS_TimerStop(&appNetworkStatusTimer);
    4188:	480f      	ldr	r0, [pc, #60]	; (41c8 <appDataConf+0x64>)
    418a:	4b10      	ldr	r3, [pc, #64]	; (41cc <appDataConf+0x68>)
    418c:	4798      	blx	r3
			appNetworkStatus = true;
    418e:	2201      	movs	r2, #1
    4190:	4b0b      	ldr	r3, [pc, #44]	; (41c0 <appDataConf+0x5c>)
    4192:	701a      	strb	r2, [r3, #0]
    4194:	e7f1      	b.n	417a <appDataConf+0x16>
		if (appNetworkStatus) {
    4196:	4b0a      	ldr	r3, [pc, #40]	; (41c0 <appDataConf+0x5c>)
    4198:	781b      	ldrb	r3, [r3, #0]
    419a:	2b00      	cmp	r3, #0
    419c:	d0ed      	beq.n	417a <appDataConf+0x16>
		port_base->OUTCLR.reg = pin_mask;
    419e:	2280      	movs	r2, #128	; 0x80
    41a0:	0512      	lsls	r2, r2, #20
    41a2:	4b06      	ldr	r3, [pc, #24]	; (41bc <appDataConf+0x58>)
    41a4:	615a      	str	r2, [r3, #20]
			SYS_TimerStart(&appNetworkStatusTimer); 
    41a6:	4808      	ldr	r0, [pc, #32]	; (41c8 <appDataConf+0x64>)
    41a8:	4b09      	ldr	r3, [pc, #36]	; (41d0 <appDataConf+0x6c>)
    41aa:	4798      	blx	r3
			appNetworkStatus = false;
    41ac:	2200      	movs	r2, #0
    41ae:	4b04      	ldr	r3, [pc, #16]	; (41c0 <appDataConf+0x5c>)
    41b0:	701a      	strb	r2, [r3, #0]
    41b2:	e7e2      	b.n	417a <appDataConf+0x16>
		appState = APP_STATE_SENDING_DONE;
    41b4:	2207      	movs	r2, #7
    41b6:	4b03      	ldr	r3, [pc, #12]	; (41c4 <appDataConf+0x60>)
    41b8:	701a      	strb	r2, [r3, #0]
}
    41ba:	e7e2      	b.n	4182 <appDataConf+0x1e>
    41bc:	41004400 	.word	0x41004400
    41c0:	20000266 	.word	0x20000266
    41c4:	2000027c 	.word	0x2000027c
    41c8:	20000268 	.word	0x20000268
    41cc:	00002ded 	.word	0x00002ded
    41d0:	00002e59 	.word	0x00002e59

000041d4 <wsndemo_init>:
{
    41d4:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    41d6:	4902      	ldr	r1, [pc, #8]	; (41e0 <wsndemo_init+0xc>)
    41d8:	4802      	ldr	r0, [pc, #8]	; (41e4 <wsndemo_init+0x10>)
    41da:	4b03      	ldr	r3, [pc, #12]	; (41e8 <wsndemo_init+0x14>)
    41dc:	4798      	blx	r3
}
    41de:	bd10      	pop	{r4, pc}
    41e0:	2000000c 	.word	0x2000000c
    41e4:	20000030 	.word	0x20000030
    41e8:	00004945 	.word	0x00004945

000041ec <wsndemo_task>:
/**
 * Task of the WSNDemo application
 * This task should be called in a while(1)
 */
void wsndemo_task(void)
{
    41ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    41ee:	b087      	sub	sp, #28
	MeshTasks();
    41f0:	4bc2      	ldr	r3, [pc, #776]	; (44fc <wsndemo_task+0x310>)
    41f2:	4798      	blx	r3
	switch(appState)
    41f4:	4bc2      	ldr	r3, [pc, #776]	; (4500 <wsndemo_task+0x314>)
    41f6:	781b      	ldrb	r3, [r3, #0]
    41f8:	2b02      	cmp	r3, #2
    41fa:	d061      	beq.n	42c0 <wsndemo_task+0xd4>
    41fc:	b2da      	uxtb	r2, r3
    41fe:	2a02      	cmp	r2, #2
    4200:	d90a      	bls.n	4218 <wsndemo_task+0x2c>
    4202:	2b05      	cmp	r3, #5
    4204:	d066      	beq.n	42d4 <wsndemo_task+0xe8>
    4206:	2b07      	cmp	r3, #7
    4208:	d158      	bne.n	42bc <wsndemo_task+0xd0>
			appState = APP_STATE_SEND;
    420a:	2205      	movs	r2, #5
    420c:	4bbc      	ldr	r3, [pc, #752]	; (4500 <wsndemo_task+0x314>)
    420e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb");
    4210:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    4214:	bf30      	wfi
	APP_TaskHandler();
}
    4216:	e051      	b.n	42bc <wsndemo_task+0xd0>
	switch(appState)
    4218:	2b00      	cmp	r3, #0
    421a:	d14f      	bne.n	42bc <wsndemo_task+0xd0>
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    421c:	48b9      	ldr	r0, [pc, #740]	; (4504 <wsndemo_task+0x318>)
    421e:	2501      	movs	r5, #1
    4220:	7005      	strb	r5, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    4222:	2602      	movs	r6, #2
    4224:	7046      	strb	r6, [r0, #1]
	appMsg.extAddr              = 0;
    4226:	2400      	movs	r4, #0
    4228:	2200      	movs	r2, #0
    422a:	8042      	strh	r2, [r0, #2]
    422c:	8082      	strh	r2, [r0, #4]
    422e:	80c2      	strh	r2, [r0, #6]
    4230:	8102      	strh	r2, [r0, #8]
	appMsg.shortAddr            = 0;
    4232:	2300      	movs	r3, #0
    4234:	8143      	strh	r3, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    4236:	2388      	movs	r3, #136	; 0x88
    4238:	045b      	lsls	r3, r3, #17
    423a:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    423c:	2380      	movs	r3, #128	; 0x80
    423e:	049b      	lsls	r3, r3, #18
    4240:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    4242:	75c2      	strb	r2, [r0, #23]
    4244:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    4246:	7644      	strb	r4, [r0, #25]
	appMsg.rssi                 = 0;
    4248:	7684      	strb	r4, [r0, #26]
	appMsg.sensors.type        = 1;
    424a:	76c5      	strb	r5, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    424c:	230c      	movs	r3, #12
    424e:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    4250:	0003      	movs	r3, r0
    4252:	7742      	strb	r2, [r0, #29]
    4254:	7782      	strb	r2, [r0, #30]
    4256:	77c2      	strb	r2, [r0, #31]
    4258:	331d      	adds	r3, #29
    425a:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    425c:	0003      	movs	r3, r0
    425e:	3321      	adds	r3, #33	; 0x21
    4260:	701a      	strb	r2, [r3, #0]
    4262:	705a      	strb	r2, [r3, #1]
    4264:	709a      	strb	r2, [r3, #2]
    4266:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    4268:	0003      	movs	r3, r0
    426a:	3325      	adds	r3, #37	; 0x25
    426c:	701a      	strb	r2, [r3, #0]
    426e:	705a      	strb	r2, [r3, #1]
    4270:	709a      	strb	r2, [r3, #2]
    4272:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    4274:	3220      	adds	r2, #32
    4276:	2329      	movs	r3, #41	; 0x29
    4278:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    427a:	3a11      	subs	r2, #17
    427c:	3301      	adds	r3, #1
    427e:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    4280:	302b      	adds	r0, #43	; 0x2b
    4282:	49a1      	ldr	r1, [pc, #644]	; (4508 <wsndemo_task+0x31c>)
    4284:	4ba1      	ldr	r3, [pc, #644]	; (450c <wsndemo_task+0x320>)
    4286:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    4288:	4ba1      	ldr	r3, [pc, #644]	; (4510 <wsndemo_task+0x324>)
    428a:	4aa2      	ldr	r2, [pc, #648]	; (4514 <wsndemo_task+0x328>)
    428c:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    428e:	731c      	strb	r4, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    4290:	49a1      	ldr	r1, [pc, #644]	; (4518 <wsndemo_task+0x32c>)
    4292:	6119      	str	r1, [r3, #16]
	appNetworkStatus = false;
    4294:	4ba1      	ldr	r3, [pc, #644]	; (451c <wsndemo_task+0x330>)
    4296:	701c      	strb	r4, [r3, #0]
	appNetworkStatusTimer.interval = APP_NWKSTATUS_INTERVAL;
    4298:	48a1      	ldr	r0, [pc, #644]	; (4520 <wsndemo_task+0x334>)
    429a:	6082      	str	r2, [r0, #8]
	appNetworkStatusTimer.mode = SYS_TIMER_PERIODIC_MODE;
    429c:	7305      	strb	r5, [r0, #12]
	appNetworkStatusTimer.handler = appNetworkStatusTimerHandler;
    429e:	4ba1      	ldr	r3, [pc, #644]	; (4524 <wsndemo_task+0x338>)
    42a0:	6103      	str	r3, [r0, #16]
	SYS_TimerStart(&appNetworkStatusTimer);
    42a2:	4ba1      	ldr	r3, [pc, #644]	; (4528 <wsndemo_task+0x33c>)
    42a4:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    42a6:	2280      	movs	r2, #128	; 0x80
    42a8:	0512      	lsls	r2, r2, #20
    42aa:	4ba0      	ldr	r3, [pc, #640]	; (452c <wsndemo_task+0x340>)
    42ac:	619a      	str	r2, [r3, #24]
	APP_CommandsInit();
    42ae:	4ba0      	ldr	r3, [pc, #640]	; (4530 <wsndemo_task+0x344>)
    42b0:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    42b2:	48a0      	ldr	r0, [pc, #640]	; (4534 <wsndemo_task+0x348>)
    42b4:	4ba0      	ldr	r3, [pc, #640]	; (4538 <wsndemo_task+0x34c>)
    42b6:	4798      	blx	r3
	appState = APP_STATE_CONNECT_NETWORK;
    42b8:	4b91      	ldr	r3, [pc, #580]	; (4500 <wsndemo_task+0x314>)
    42ba:	701e      	strb	r6, [r3, #0]
}
    42bc:	b007      	add	sp, #28
    42be:	bdf0      	pop	{r4, r5, r6, r7, pc}
			MiApp_SearchConnection(APP_SCAN_DURATION, CHANNEL_MAP, searchConfim);
    42c0:	4a9e      	ldr	r2, [pc, #632]	; (453c <wsndemo_task+0x350>)
    42c2:	2180      	movs	r1, #128	; 0x80
    42c4:	0489      	lsls	r1, r1, #18
    42c6:	200a      	movs	r0, #10
    42c8:	4b9d      	ldr	r3, [pc, #628]	; (4540 <wsndemo_task+0x354>)
    42ca:	4798      	blx	r3
			appState = APP_STATE_CONNECTING_NETWORK;
    42cc:	2203      	movs	r2, #3
    42ce:	4b8c      	ldr	r3, [pc, #560]	; (4500 <wsndemo_task+0x314>)
    42d0:	701a      	strb	r2, [r3, #0]
    42d2:	e7f3      	b.n	42bc <wsndemo_task+0xd0>
    uint16_t shortAddressLocal = 0xFFFF;
    42d4:	2301      	movs	r3, #1
    42d6:	425b      	negs	r3, r3
    42d8:	2212      	movs	r2, #18
    42da:	446a      	add	r2, sp
    42dc:	8013      	strh	r3, [r2, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    42de:	aa05      	add	r2, sp, #20
    42e0:	8013      	strh	r3, [r2, #0]
    uint16_t dstAddr = 0; /* PAN Coordinator Address */
    42e2:	2200      	movs	r2, #0
    42e4:	3317      	adds	r3, #23
    42e6:	446b      	add	r3, sp
    42e8:	801a      	strh	r2, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    42ea:	4b96      	ldr	r3, [pc, #600]	; (4544 <wsndemo_task+0x358>)
    42ec:	681a      	ldr	r2, [r3, #0]
    42ee:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    42f0:	b25b      	sxtb	r3, r3
    42f2:	2b00      	cmp	r3, #0
    42f4:	dbfb      	blt.n	42ee <wsndemo_task+0x102>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    42f6:	7b13      	ldrb	r3, [r2, #12]
    42f8:	2102      	movs	r1, #2
    42fa:	430b      	orrs	r3, r1
    42fc:	7313      	strb	r3, [r2, #12]
    42fe:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    4300:	b25b      	sxtb	r3, r3
    4302:	2b00      	cmp	r3, #0
    4304:	dbfb      	blt.n	42fe <wsndemo_task+0x112>
	delay_us(100);
    4306:	2064      	movs	r0, #100	; 0x64
    4308:	4b8f      	ldr	r3, [pc, #572]	; (4548 <wsndemo_task+0x35c>)
    430a:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    430c:	4b8d      	ldr	r3, [pc, #564]	; (4544 <wsndemo_task+0x358>)
    430e:	681b      	ldr	r3, [r3, #0]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    4310:	7e19      	ldrb	r1, [r3, #24]
    4312:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    4314:	2201      	movs	r2, #1
    4316:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    4318:	0748      	lsls	r0, r1, #29
    431a:	d501      	bpl.n	4320 <wsndemo_task+0x134>
		status_flags |= ADC_STATUS_WINDOW;
    431c:	2002      	movs	r0, #2
    431e:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    4320:	0789      	lsls	r1, r1, #30
    4322:	d501      	bpl.n	4328 <wsndemo_task+0x13c>
		status_flags |= ADC_STATUS_OVERRUN;
    4324:	2104      	movs	r1, #4
    4326:	430a      	orrs	r2, r1
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    4328:	07d2      	lsls	r2, r2, #31
    432a:	d500      	bpl.n	432e <wsndemo_task+0x142>
    432c:	e0cb      	b.n	44c6 <wsndemo_task+0x2da>
	appMsg.sensors.light       = adcResult;
    432e:	4a87      	ldr	r2, [pc, #540]	; (454c <wsndemo_task+0x360>)
    4330:	8811      	ldrh	r1, [r2, #0]
    4332:	4a74      	ldr	r2, [pc, #464]	; (4504 <wsndemo_task+0x318>)
    4334:	3225      	adds	r2, #37	; 0x25
    4336:	7011      	strb	r1, [r2, #0]
    4338:	0a08      	lsrs	r0, r1, #8
    433a:	7050      	strb	r0, [r2, #1]
    433c:	2000      	movs	r0, #0
    433e:	7090      	strb	r0, [r2, #2]
    4340:	0e09      	lsrs	r1, r1, #24
    4342:	70d1      	strb	r1, [r2, #3]
    4344:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    4346:	b252      	sxtb	r2, r2
    4348:	2a00      	cmp	r2, #0
    434a:	dbfb      	blt.n	4344 <wsndemo_task+0x158>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    434c:	691a      	ldr	r2, [r3, #16]
    434e:	211f      	movs	r1, #31
    4350:	438a      	bics	r2, r1
    4352:	3907      	subs	r1, #7
    4354:	430a      	orrs	r2, r1
	adc_module->INPUTCTRL.reg =
    4356:	611a      	str	r2, [r3, #16]
    4358:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    435a:	b252      	sxtb	r2, r2
    435c:	2a00      	cmp	r2, #0
    435e:	dbfb      	blt.n	4358 <wsndemo_task+0x16c>
	delay_us(10);
    4360:	200a      	movs	r0, #10
    4362:	4b79      	ldr	r3, [pc, #484]	; (4548 <wsndemo_task+0x35c>)
    4364:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    4366:	4b77      	ldr	r3, [pc, #476]	; (4544 <wsndemo_task+0x358>)
    4368:	681a      	ldr	r2, [r3, #0]
    436a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    436c:	b25b      	sxtb	r3, r3
    436e:	2b00      	cmp	r3, #0
    4370:	dbfb      	blt.n	436a <wsndemo_task+0x17e>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    4372:	7b13      	ldrb	r3, [r2, #12]
    4374:	2102      	movs	r1, #2
    4376:	430b      	orrs	r3, r1
    4378:	7313      	strb	r3, [r2, #12]
    437a:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    437c:	b25b      	sxtb	r3, r3
    437e:	2b00      	cmp	r3, #0
    4380:	dbfb      	blt.n	437a <wsndemo_task+0x18e>
	delay_us(10);
    4382:	200a      	movs	r0, #10
    4384:	4b70      	ldr	r3, [pc, #448]	; (4548 <wsndemo_task+0x35c>)
    4386:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    4388:	4b6e      	ldr	r3, [pc, #440]	; (4544 <wsndemo_task+0x358>)
    438a:	681b      	ldr	r3, [r3, #0]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    438c:	7e19      	ldrb	r1, [r3, #24]
    438e:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    4390:	2201      	movs	r2, #1
    4392:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    4394:	0748      	lsls	r0, r1, #29
    4396:	d501      	bpl.n	439c <wsndemo_task+0x1b0>
		status_flags |= ADC_STATUS_WINDOW;
    4398:	2002      	movs	r0, #2
    439a:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    439c:	0789      	lsls	r1, r1, #30
    439e:	d501      	bpl.n	43a4 <wsndemo_task+0x1b8>
		status_flags |= ADC_STATUS_OVERRUN;
    43a0:	2104      	movs	r1, #4
    43a2:	430a      	orrs	r2, r1
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    43a4:	07d2      	lsls	r2, r2, #31
    43a6:	d500      	bpl.n	43aa <wsndemo_task+0x1be>
    43a8:	e0e0      	b.n	456c <wsndemo_task+0x380>
	appMsg.sensors.temperature = adcResult;
    43aa:	4a68      	ldr	r2, [pc, #416]	; (454c <wsndemo_task+0x360>)
    43ac:	8811      	ldrh	r1, [r2, #0]
    43ae:	4a55      	ldr	r2, [pc, #340]	; (4504 <wsndemo_task+0x318>)
    43b0:	3221      	adds	r2, #33	; 0x21
    43b2:	7011      	strb	r1, [r2, #0]
    43b4:	0a08      	lsrs	r0, r1, #8
    43b6:	7050      	strb	r0, [r2, #1]
    43b8:	2000      	movs	r0, #0
    43ba:	7090      	strb	r0, [r2, #2]
    43bc:	0e09      	lsrs	r1, r1, #24
    43be:	70d1      	strb	r1, [r2, #3]
    43c0:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    43c2:	b252      	sxtb	r2, r2
    43c4:	2a00      	cmp	r2, #0
    43c6:	dbfb      	blt.n	43c0 <wsndemo_task+0x1d4>
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
    43c8:	691a      	ldr	r2, [r3, #16]
    43ca:	211f      	movs	r1, #31
    43cc:	438a      	bics	r2, r1
    43ce:	3904      	subs	r1, #4
    43d0:	430a      	orrs	r2, r1
	adc_module->INPUTCTRL.reg =
    43d2:	611a      	str	r2, [r3, #16]
    43d4:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    43d6:	b252      	sxtb	r2, r2
    43d8:	2a00      	cmp	r2, #0
    43da:	dbfb      	blt.n	43d4 <wsndemo_task+0x1e8>
    43dc:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    43de:	b252      	sxtb	r2, r2
    43e0:	2a00      	cmp	r2, #0
    43e2:	dbfb      	blt.n	43dc <wsndemo_task+0x1f0>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    43e4:	7b1a      	ldrb	r2, [r3, #12]
    43e6:	2102      	movs	r1, #2
    43e8:	430a      	orrs	r2, r1
    43ea:	731a      	strb	r2, [r3, #12]
    43ec:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    43ee:	b252      	sxtb	r2, r2
    43f0:	2a00      	cmp	r2, #0
    43f2:	dbfb      	blt.n	43ec <wsndemo_task+0x200>
	delay_us(10);
    43f4:	200a      	movs	r0, #10
    43f6:	4b54      	ldr	r3, [pc, #336]	; (4548 <wsndemo_task+0x35c>)
    43f8:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    43fa:	4b52      	ldr	r3, [pc, #328]	; (4544 <wsndemo_task+0x358>)
    43fc:	6819      	ldr	r1, [r3, #0]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    43fe:	7e0a      	ldrb	r2, [r1, #24]
    4400:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    4402:	2301      	movs	r3, #1
    4404:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    4406:	0750      	lsls	r0, r2, #29
    4408:	d501      	bpl.n	440e <wsndemo_task+0x222>
		status_flags |= ADC_STATUS_WINDOW;
    440a:	2002      	movs	r0, #2
    440c:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    440e:	0792      	lsls	r2, r2, #30
    4410:	d501      	bpl.n	4416 <wsndemo_task+0x22a>
		status_flags |= ADC_STATUS_OVERRUN;
    4412:	2204      	movs	r2, #4
    4414:	4313      	orrs	r3, r2
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    4416:	07db      	lsls	r3, r3, #31
    4418:	d500      	bpl.n	441c <wsndemo_task+0x230>
    441a:	e0c1      	b.n	45a0 <wsndemo_task+0x3b4>
	appMsg.sensors.battery     = adcResult;
    441c:	4c39      	ldr	r4, [pc, #228]	; (4504 <wsndemo_task+0x318>)
    441e:	4b4b      	ldr	r3, [pc, #300]	; (454c <wsndemo_task+0x360>)
    4420:	881b      	ldrh	r3, [r3, #0]
    4422:	0022      	movs	r2, r4
    4424:	7763      	strb	r3, [r4, #29]
    4426:	0a19      	lsrs	r1, r3, #8
    4428:	77a1      	strb	r1, [r4, #30]
    442a:	2100      	movs	r1, #0
    442c:	77e1      	strb	r1, [r4, #31]
    442e:	321d      	adds	r2, #29
    4430:	0e1b      	lsrs	r3, r3, #24
    4432:	70d3      	strb	r3, [r2, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    4434:	2512      	movs	r5, #18
    4436:	446d      	add	r5, sp
    4438:	0029      	movs	r1, r5
    443a:	2002      	movs	r0, #2
    443c:	4e44      	ldr	r6, [pc, #272]	; (4550 <wsndemo_task+0x364>)
    443e:	47b0      	blx	r6
		appMsg.shortAddr = shortAddressLocal;
    4440:	882b      	ldrh	r3, [r5, #0]
    4442:	8163      	strh	r3, [r4, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    4444:	8063      	strh	r3, [r4, #2]
    4446:	0c1b      	lsrs	r3, r3, #16
    4448:	80a3      	strh	r3, [r4, #4]
    444a:	2300      	movs	r3, #0
    444c:	80e3      	strh	r3, [r4, #6]
    444e:	8123      	strh	r3, [r4, #8]
	appMsg.nextHopAddr = MiApp_MeshGetNextHopAddr(PAN_COORDINATOR_SHORT_ADDRESS);
    4450:	2000      	movs	r0, #0
    4452:	4b40      	ldr	r3, [pc, #256]	; (4554 <wsndemo_task+0x368>)
    4454:	4798      	blx	r3
    4456:	75e0      	strb	r0, [r4, #23]
    4458:	0a00      	lsrs	r0, r0, #8
    445a:	7620      	strb	r0, [r4, #24]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    445c:	0021      	movs	r1, r4
    445e:	3116      	adds	r1, #22
    4460:	2000      	movs	r0, #0
    4462:	47b0      	blx	r6
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    4464:	af05      	add	r7, sp, #20
    4466:	0039      	movs	r1, r7
    4468:	2001      	movs	r0, #1
    446a:	47b0      	blx	r6
        appMsg.panId = shortAddressPanId;
    446c:	883b      	ldrh	r3, [r7, #0]
    446e:	82a3      	strh	r3, [r4, #20]
    4470:	2280      	movs	r2, #128	; 0x80
    4472:	0512      	lsls	r2, r2, #20
    4474:	4b2d      	ldr	r3, [pc, #180]	; (452c <wsndemo_task+0x340>)
    4476:	619a      	str	r2, [r3, #24]
	appMsg.caption.type         = 32;
    4478:	2220      	movs	r2, #32
    447a:	2329      	movs	r3, #41	; 0x29
    447c:	54e2      	strb	r2, [r4, r3]
    appMsg.caption.size         = APP_CAPTION_SIZE;
    447e:	3a11      	subs	r2, #17
    4480:	3301      	adds	r3, #1
    4482:	54e2      	strb	r2, [r4, r3]
    memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    4484:	0026      	movs	r6, r4
    4486:	362b      	adds	r6, #43	; 0x2b
    4488:	491f      	ldr	r1, [pc, #124]	; (4508 <wsndemo_task+0x31c>)
    448a:	0030      	movs	r0, r6
    448c:	4b1f      	ldr	r3, [pc, #124]	; (450c <wsndemo_task+0x320>)
    448e:	4798      	blx	r3
	sprintf(appMsg.caption.text, "SUN%03d -0x%04x", MAC_ADDR, shortAddressLocal);
    4490:	882b      	ldrh	r3, [r5, #0]
    4492:	220a      	movs	r2, #10
    4494:	4930      	ldr	r1, [pc, #192]	; (4558 <wsndemo_task+0x36c>)
    4496:	0030      	movs	r0, r6
    4498:	4d30      	ldr	r5, [pc, #192]	; (455c <wsndemo_task+0x370>)
    449a:	47a8      	blx	r5
	if (MiApp_SendData(2, (uint8_t *)&dstAddr, sizeof(appMsg), (uint8_t *)&appMsg, wsnmsghandle, true, appDataConf))
    449c:	4b30      	ldr	r3, [pc, #192]	; (4560 <wsndemo_task+0x374>)
    449e:	9302      	str	r3, [sp, #8]
    44a0:	2301      	movs	r3, #1
    44a2:	9301      	str	r3, [sp, #4]
    44a4:	4b2f      	ldr	r3, [pc, #188]	; (4564 <wsndemo_task+0x378>)
    44a6:	781b      	ldrb	r3, [r3, #0]
    44a8:	9300      	str	r3, [sp, #0]
    44aa:	0023      	movs	r3, r4
    44ac:	223a      	movs	r2, #58	; 0x3a
    44ae:	2116      	movs	r1, #22
    44b0:	4469      	add	r1, sp
    44b2:	2002      	movs	r0, #2
    44b4:	4c2c      	ldr	r4, [pc, #176]	; (4568 <wsndemo_task+0x37c>)
    44b6:	47a0      	blx	r4
    44b8:	2800      	cmp	r0, #0
    44ba:	d000      	beq.n	44be <wsndemo_task+0x2d2>
    44bc:	e08a      	b.n	45d4 <wsndemo_task+0x3e8>
		appState = APP_STATE_SENDING_DONE;
    44be:	2207      	movs	r2, #7
    44c0:	4b0f      	ldr	r3, [pc, #60]	; (4500 <wsndemo_task+0x314>)
    44c2:	701a      	strb	r2, [r3, #0]
    44c4:	e6fa      	b.n	42bc <wsndemo_task+0xd0>
    44c6:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    44c8:	b252      	sxtb	r2, r2
    44ca:	2a00      	cmp	r2, #0
    44cc:	dbfb      	blt.n	44c6 <wsndemo_task+0x2da>
	*result = adc_module->RESULT.reg;
    44ce:	8b59      	ldrh	r1, [r3, #26]
    44d0:	4a1e      	ldr	r2, [pc, #120]	; (454c <wsndemo_task+0x360>)
    44d2:	8011      	strh	r1, [r2, #0]
	adc_module->INTFLAG.reg = int_flags;
    44d4:	2201      	movs	r2, #1
    44d6:	761a      	strb	r2, [r3, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    44d8:	7e19      	ldrb	r1, [r3, #24]
    44da:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    44dc:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    44de:	0748      	lsls	r0, r1, #29
    44e0:	d501      	bpl.n	44e6 <wsndemo_task+0x2fa>
		status_flags |= ADC_STATUS_WINDOW;
    44e2:	2002      	movs	r0, #2
    44e4:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    44e6:	0789      	lsls	r1, r1, #30
    44e8:	d501      	bpl.n	44ee <wsndemo_task+0x302>
		status_flags |= ADC_STATUS_OVERRUN;
    44ea:	2104      	movs	r1, #4
    44ec:	430a      	orrs	r2, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    44ee:	0752      	lsls	r2, r2, #29
    44f0:	d400      	bmi.n	44f4 <wsndemo_task+0x308>
    44f2:	e71c      	b.n	432e <wsndemo_task+0x142>
	adc_module->INTFLAG.reg = int_flags;
    44f4:	2202      	movs	r2, #2
    44f6:	761a      	strb	r2, [r3, #24]
    44f8:	e719      	b.n	432e <wsndemo_task+0x142>
    44fa:	46c0      	nop			; (mov r8, r8)
    44fc:	00004a85 	.word	0x00004a85
    4500:	2000027c 	.word	0x2000027c
    4504:	2000022c 	.word	0x2000022c
    4508:	00007ed8 	.word	0x00007ed8
    450c:	000074d3 	.word	0x000074d3
    4510:	20001280 	.word	0x20001280
    4514:	00002710 	.word	0x00002710
    4518:	00004119 	.word	0x00004119
    451c:	20000266 	.word	0x20000266
    4520:	20000268 	.word	0x20000268
    4524:	00004089 	.word	0x00004089
    4528:	00002e59 	.word	0x00002e59
    452c:	41004400 	.word	0x41004400
    4530:	00003de9 	.word	0x00003de9
    4534:	00004141 	.word	0x00004141
    4538:	00005d29 	.word	0x00005d29
    453c:	000040b1 	.word	0x000040b1
    4540:	00006c51 	.word	0x00006c51
    4544:	20001278 	.word	0x20001278
    4548:	00000155 	.word	0x00000155
    454c:	20001272 	.word	0x20001272
    4550:	00004c65 	.word	0x00004c65
    4554:	00004cad 	.word	0x00004cad
    4558:	00007edc 	.word	0x00007edc
    455c:	000074f5 	.word	0x000074f5
    4560:	00004165 	.word	0x00004165
    4564:	2000027d 	.word	0x2000027d
    4568:	00004b21 	.word	0x00004b21
    456c:	7e5a      	ldrb	r2, [r3, #25]
	while (adc_is_syncing(module_inst)) {
    456e:	b252      	sxtb	r2, r2
    4570:	2a00      	cmp	r2, #0
    4572:	dbfb      	blt.n	456c <wsndemo_task+0x380>
	*result = adc_module->RESULT.reg;
    4574:	8b59      	ldrh	r1, [r3, #26]
    4576:	4a1b      	ldr	r2, [pc, #108]	; (45e4 <wsndemo_task+0x3f8>)
    4578:	8011      	strh	r1, [r2, #0]
	adc_module->INTFLAG.reg = int_flags;
    457a:	2201      	movs	r2, #1
    457c:	761a      	strb	r2, [r3, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    457e:	7e19      	ldrb	r1, [r3, #24]
    4580:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    4582:	400a      	ands	r2, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    4584:	0748      	lsls	r0, r1, #29
    4586:	d501      	bpl.n	458c <wsndemo_task+0x3a0>
		status_flags |= ADC_STATUS_WINDOW;
    4588:	2002      	movs	r0, #2
    458a:	4302      	orrs	r2, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    458c:	0789      	lsls	r1, r1, #30
    458e:	d501      	bpl.n	4594 <wsndemo_task+0x3a8>
		status_flags |= ADC_STATUS_OVERRUN;
    4590:	2104      	movs	r1, #4
    4592:	430a      	orrs	r2, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    4594:	0752      	lsls	r2, r2, #29
    4596:	d400      	bmi.n	459a <wsndemo_task+0x3ae>
    4598:	e707      	b.n	43aa <wsndemo_task+0x1be>
	adc_module->INTFLAG.reg = int_flags;
    459a:	2202      	movs	r2, #2
    459c:	761a      	strb	r2, [r3, #24]
    459e:	e704      	b.n	43aa <wsndemo_task+0x1be>
    45a0:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    45a2:	b25b      	sxtb	r3, r3
    45a4:	2b00      	cmp	r3, #0
    45a6:	dbfb      	blt.n	45a0 <wsndemo_task+0x3b4>
	*result = adc_module->RESULT.reg;
    45a8:	8b4a      	ldrh	r2, [r1, #26]
    45aa:	4b0e      	ldr	r3, [pc, #56]	; (45e4 <wsndemo_task+0x3f8>)
    45ac:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
    45ae:	2301      	movs	r3, #1
    45b0:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    45b2:	7e0a      	ldrb	r2, [r1, #24]
    45b4:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    45b6:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    45b8:	0750      	lsls	r0, r2, #29
    45ba:	d501      	bpl.n	45c0 <wsndemo_task+0x3d4>
		status_flags |= ADC_STATUS_WINDOW;
    45bc:	2002      	movs	r0, #2
    45be:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    45c0:	0792      	lsls	r2, r2, #30
    45c2:	d501      	bpl.n	45c8 <wsndemo_task+0x3dc>
		status_flags |= ADC_STATUS_OVERRUN;
    45c4:	2204      	movs	r2, #4
    45c6:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    45c8:	075b      	lsls	r3, r3, #29
    45ca:	d400      	bmi.n	45ce <wsndemo_task+0x3e2>
    45cc:	e726      	b.n	441c <wsndemo_task+0x230>
	adc_module->INTFLAG.reg = int_flags;
    45ce:	2302      	movs	r3, #2
    45d0:	760b      	strb	r3, [r1, #24]
    45d2:	e723      	b.n	441c <wsndemo_task+0x230>
		++wsnmsghandle;
    45d4:	4a04      	ldr	r2, [pc, #16]	; (45e8 <wsndemo_task+0x3fc>)
    45d6:	7813      	ldrb	r3, [r2, #0]
    45d8:	3301      	adds	r3, #1
    45da:	7013      	strb	r3, [r2, #0]
		appState = APP_STATE_WAIT_CONF;
    45dc:	2206      	movs	r2, #6
    45de:	4b03      	ldr	r3, [pc, #12]	; (45ec <wsndemo_task+0x400>)
    45e0:	701a      	strb	r2, [r3, #0]
    45e2:	e66b      	b.n	42bc <wsndemo_task+0xd0>
    45e4:	20001272 	.word	0x20001272
    45e8:	2000027d 	.word	0x2000027d
    45ec:	2000027c 	.word	0x2000027c

000045f0 <common_tc_delay>:
    45f0:	b510      	push	{r4, lr}
    45f2:	1c04      	adds	r4, r0, #0
    45f4:	4b13      	ldr	r3, [pc, #76]	; (4644 <common_tc_delay+0x54>)
    45f6:	4798      	blx	r3
    45f8:	4b13      	ldr	r3, [pc, #76]	; (4648 <common_tc_delay+0x58>)
    45fa:	781a      	ldrb	r2, [r3, #0]
    45fc:	4362      	muls	r2, r4
    45fe:	1881      	adds	r1, r0, r2
    4600:	4b12      	ldr	r3, [pc, #72]	; (464c <common_tc_delay+0x5c>)
    4602:	6059      	str	r1, [r3, #4]
    4604:	6859      	ldr	r1, [r3, #4]
    4606:	0c09      	lsrs	r1, r1, #16
    4608:	6059      	str	r1, [r3, #4]
    460a:	685b      	ldr	r3, [r3, #4]
    460c:	2b00      	cmp	r3, #0
    460e:	d007      	beq.n	4620 <common_tc_delay+0x30>
    4610:	4b0e      	ldr	r3, [pc, #56]	; (464c <common_tc_delay+0x5c>)
    4612:	6859      	ldr	r1, [r3, #4]
    4614:	3201      	adds	r2, #1
    4616:	1880      	adds	r0, r0, r2
    4618:	8118      	strh	r0, [r3, #8]
    461a:	4b0d      	ldr	r3, [pc, #52]	; (4650 <common_tc_delay+0x60>)
    461c:	4798      	blx	r3
    461e:	e004      	b.n	462a <common_tc_delay+0x3a>
    4620:	1882      	adds	r2, r0, r2
    4622:	4b0a      	ldr	r3, [pc, #40]	; (464c <common_tc_delay+0x5c>)
    4624:	811a      	strh	r2, [r3, #8]
    4626:	4b0b      	ldr	r3, [pc, #44]	; (4654 <common_tc_delay+0x64>)
    4628:	4798      	blx	r3
    462a:	4b08      	ldr	r3, [pc, #32]	; (464c <common_tc_delay+0x5c>)
    462c:	891b      	ldrh	r3, [r3, #8]
    462e:	2b63      	cmp	r3, #99	; 0x63
    4630:	d802      	bhi.n	4638 <common_tc_delay+0x48>
    4632:	3364      	adds	r3, #100	; 0x64
    4634:	4a05      	ldr	r2, [pc, #20]	; (464c <common_tc_delay+0x5c>)
    4636:	8113      	strh	r3, [r2, #8]
    4638:	4b04      	ldr	r3, [pc, #16]	; (464c <common_tc_delay+0x5c>)
    463a:	8918      	ldrh	r0, [r3, #8]
    463c:	4b06      	ldr	r3, [pc, #24]	; (4658 <common_tc_delay+0x68>)
    463e:	4798      	blx	r3
    4640:	bd10      	pop	{r4, pc}
    4642:	46c0      	nop			; (mov r8, r8)
    4644:	00002f1d 	.word	0x00002f1d
    4648:	20001294 	.word	0x20001294
    464c:	20000280 	.word	0x20000280
    4650:	00002f31 	.word	0x00002f31
    4654:	00002f45 	.word	0x00002f45
    4658:	00002f81 	.word	0x00002f81

0000465c <common_tc_init>:
    465c:	b508      	push	{r3, lr}
    465e:	2200      	movs	r2, #0
    4660:	4b03      	ldr	r3, [pc, #12]	; (4670 <common_tc_init+0x14>)
    4662:	701a      	strb	r2, [r3, #0]
    4664:	4b03      	ldr	r3, [pc, #12]	; (4674 <common_tc_init+0x18>)
    4666:	4798      	blx	r3
    4668:	4b03      	ldr	r3, [pc, #12]	; (4678 <common_tc_init+0x1c>)
    466a:	7018      	strb	r0, [r3, #0]
    466c:	bd08      	pop	{r3, pc}
    466e:	46c0      	nop			; (mov r8, r8)
    4670:	20000280 	.word	0x20000280
    4674:	00002f99 	.word	0x00002f99
    4678:	20001294 	.word	0x20001294

0000467c <tmr_ovf_callback>:
    467c:	b508      	push	{r3, lr}
    467e:	4b0e      	ldr	r3, [pc, #56]	; (46b8 <tmr_ovf_callback+0x3c>)
    4680:	685b      	ldr	r3, [r3, #4]
    4682:	2b00      	cmp	r3, #0
    4684:	d007      	beq.n	4696 <tmr_ovf_callback+0x1a>
    4686:	4a0c      	ldr	r2, [pc, #48]	; (46b8 <tmr_ovf_callback+0x3c>)
    4688:	6853      	ldr	r3, [r2, #4]
    468a:	3b01      	subs	r3, #1
    468c:	6053      	str	r3, [r2, #4]
    468e:	2b00      	cmp	r3, #0
    4690:	d101      	bne.n	4696 <tmr_ovf_callback+0x1a>
    4692:	4b0a      	ldr	r3, [pc, #40]	; (46bc <tmr_ovf_callback+0x40>)
    4694:	4798      	blx	r3
    4696:	4a08      	ldr	r2, [pc, #32]	; (46b8 <tmr_ovf_callback+0x3c>)
    4698:	7813      	ldrb	r3, [r2, #0]
    469a:	3301      	adds	r3, #1
    469c:	b2db      	uxtb	r3, r3
    469e:	7013      	strb	r3, [r2, #0]
    46a0:	4a07      	ldr	r2, [pc, #28]	; (46c0 <tmr_ovf_callback+0x44>)
    46a2:	7812      	ldrb	r2, [r2, #0]
    46a4:	429a      	cmp	r2, r3
    46a6:	d806      	bhi.n	46b6 <tmr_ovf_callback+0x3a>
    46a8:	4b03      	ldr	r3, [pc, #12]	; (46b8 <tmr_ovf_callback+0x3c>)
    46aa:	2200      	movs	r2, #0
    46ac:	701a      	strb	r2, [r3, #0]
    46ae:	68db      	ldr	r3, [r3, #12]
    46b0:	2b00      	cmp	r3, #0
    46b2:	d000      	beq.n	46b6 <tmr_ovf_callback+0x3a>
    46b4:	4798      	blx	r3
    46b6:	bd08      	pop	{r3, pc}
    46b8:	20000280 	.word	0x20000280
    46bc:	00002f45 	.word	0x00002f45
    46c0:	20001294 	.word	0x20001294

000046c4 <tmr_cca_callback>:
    46c4:	b508      	push	{r3, lr}
    46c6:	4b04      	ldr	r3, [pc, #16]	; (46d8 <tmr_cca_callback+0x14>)
    46c8:	4798      	blx	r3
    46ca:	4b04      	ldr	r3, [pc, #16]	; (46dc <tmr_cca_callback+0x18>)
    46cc:	691b      	ldr	r3, [r3, #16]
    46ce:	2b00      	cmp	r3, #0
    46d0:	d000      	beq.n	46d4 <tmr_cca_callback+0x10>
    46d2:	4798      	blx	r3
    46d4:	bd08      	pop	{r3, pc}
    46d6:	46c0      	nop			; (mov r8, r8)
    46d8:	00002f31 	.word	0x00002f31
    46dc:	20000280 	.word	0x20000280

000046e0 <set_common_tc_expiry_callback>:
    46e0:	4b01      	ldr	r3, [pc, #4]	; (46e8 <set_common_tc_expiry_callback+0x8>)
    46e2:	6118      	str	r0, [r3, #16]
    46e4:	4770      	bx	lr
    46e6:	46c0      	nop			; (mov r8, r8)
    46e8:	20000280 	.word	0x20000280

000046ec <frameTxCallback>:
    46ec:	b570      	push	{r4, r5, r6, lr}
    46ee:	2401      	movs	r4, #1
    46f0:	4b07      	ldr	r3, [pc, #28]	; (4710 <frameTxCallback+0x24>)
    46f2:	701c      	strb	r4, [r3, #0]
    46f4:	4c07      	ldr	r4, [pc, #28]	; (4714 <frameTxCallback+0x28>)
    46f6:	6823      	ldr	r3, [r4, #0]
    46f8:	691b      	ldr	r3, [r3, #16]
    46fa:	2b00      	cmp	r3, #0
    46fc:	d004      	beq.n	4708 <frameTxCallback+0x1c>
    46fe:	4798      	blx	r3
    4700:	4d05      	ldr	r5, [pc, #20]	; (4718 <frameTxCallback+0x2c>)
    4702:	6820      	ldr	r0, [r4, #0]
    4704:	47a8      	blx	r5
    4706:	bd70      	pop	{r4, r5, r6, pc}
    4708:	0010      	movs	r0, r2
    470a:	4d03      	ldr	r5, [pc, #12]	; (4718 <frameTxCallback+0x2c>)
    470c:	47a8      	blx	r5
    470e:	e7f8      	b.n	4702 <frameTxCallback+0x16>
    4710:	2000004a 	.word	0x2000004a
    4714:	200012bc 	.word	0x200012bc
    4718:	00002c11 	.word	0x00002c11

0000471c <dataTimerHandler>:
    471c:	b5f0      	push	{r4, r5, r6, r7, lr}
    471e:	4646      	mov	r6, r8
    4720:	46d6      	mov	lr, sl
    4722:	464f      	mov	r7, r9
    4724:	b5c0      	push	{r6, r7, lr}
    4726:	4e23      	ldr	r6, [pc, #140]	; (47b4 <dataTimerHandler+0x98>)
    4728:	7a33      	ldrb	r3, [r6, #8]
    472a:	2b00      	cmp	r3, #0
    472c:	d033      	beq.n	4796 <dataTimerHandler+0x7a>
    472e:	4b22      	ldr	r3, [pc, #136]	; (47b8 <dataTimerHandler+0x9c>)
    4730:	2500      	movs	r5, #0
    4732:	4698      	mov	r8, r3
    4734:	4b21      	ldr	r3, [pc, #132]	; (47bc <dataTimerHandler+0xa0>)
    4736:	4f22      	ldr	r7, [pc, #136]	; (47c0 <dataTimerHandler+0xa4>)
    4738:	469a      	mov	sl, r3
    473a:	46c1      	mov	r9, r8
    473c:	e016      	b.n	476c <dataTimerHandler+0x50>
    473e:	7c43      	ldrb	r3, [r0, #17]
    4740:	2b00      	cmp	r3, #0
    4742:	d02d      	beq.n	47a0 <dataTimerHandler+0x84>
    4744:	3b01      	subs	r3, #1
    4746:	b2db      	uxtb	r3, r3
    4748:	7443      	strb	r3, [r0, #17]
    474a:	2b00      	cmp	r3, #0
    474c:	d128      	bne.n	47a0 <dataTimerHandler+0x84>
    474e:	6883      	ldr	r3, [r0, #8]
    4750:	2b00      	cmp	r3, #0
    4752:	d003      	beq.n	475c <dataTimerHandler+0x40>
    4754:	7c80      	ldrb	r0, [r0, #18]
    4756:	0022      	movs	r2, r4
    4758:	2103      	movs	r1, #3
    475a:	4798      	blx	r3
    475c:	0020      	movs	r0, r4
    475e:	4b19      	ldr	r3, [pc, #100]	; (47c4 <dataTimerHandler+0xa8>)
    4760:	4798      	blx	r3
    4762:	3501      	adds	r5, #1
    4764:	7a33      	ldrb	r3, [r6, #8]
    4766:	b2ed      	uxtb	r5, r5
    4768:	42ab      	cmp	r3, r5
    476a:	d914      	bls.n	4796 <dataTimerHandler+0x7a>
    476c:	2100      	movs	r1, #0
    476e:	0030      	movs	r0, r6
    4770:	47b8      	blx	r7
    4772:	1e04      	subs	r4, r0, #0
    4774:	d00f      	beq.n	4796 <dataTimerHandler+0x7a>
    4776:	7c03      	ldrb	r3, [r0, #16]
    4778:	2b00      	cmp	r3, #0
    477a:	d004      	beq.n	4786 <dataTimerHandler+0x6a>
    477c:	3b01      	subs	r3, #1
    477e:	b2db      	uxtb	r3, r3
    4780:	7403      	strb	r3, [r0, #16]
    4782:	2b00      	cmp	r3, #0
    4784:	d0db      	beq.n	473e <dataTimerHandler+0x22>
    4786:	0021      	movs	r1, r4
    4788:	0030      	movs	r0, r6
    478a:	47c0      	blx	r8
    478c:	3501      	adds	r5, #1
    478e:	7a33      	ldrb	r3, [r6, #8]
    4790:	b2ed      	uxtb	r5, r5
    4792:	42ab      	cmp	r3, r5
    4794:	d8ea      	bhi.n	476c <dataTimerHandler+0x50>
    4796:	bc1c      	pop	{r2, r3, r4}
    4798:	4690      	mov	r8, r2
    479a:	4699      	mov	r9, r3
    479c:	46a2      	mov	sl, r4
    479e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47a0:	4653      	mov	r3, sl
    47a2:	681b      	ldr	r3, [r3, #0]
    47a4:	0021      	movs	r1, r4
    47a6:	7adb      	ldrb	r3, [r3, #11]
    47a8:	0030      	movs	r0, r6
    47aa:	3301      	adds	r3, #1
    47ac:	7423      	strb	r3, [r4, #16]
    47ae:	47c8      	blx	r9
    47b0:	e7d7      	b.n	4762 <dataTimerHandler+0x46>
    47b2:	46c0      	nop			; (mov r8, r8)
    47b4:	200012ac 	.word	0x200012ac
    47b8:	00002cf1 	.word	0x00002cf1
    47bc:	200012a4 	.word	0x200012a4
    47c0:	00002d29 	.word	0x00002d29
    47c4:	00002c11 	.word	0x00002c11

000047c8 <ackReqDataConfcb>:
    47c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    47ca:	46de      	mov	lr, fp
    47cc:	4657      	mov	r7, sl
    47ce:	4645      	mov	r5, r8
    47d0:	464e      	mov	r6, r9
    47d2:	b5e0      	push	{r5, r6, r7, lr}
    47d4:	7893      	ldrb	r3, [r2, #2]
    47d6:	b083      	sub	sp, #12
    47d8:	4682      	mov	sl, r0
    47da:	4698      	mov	r8, r3
    47dc:	0010      	movs	r0, r2
    47de:	4b32      	ldr	r3, [pc, #200]	; (48a8 <ackReqDataConfcb+0xe0>)
    47e0:	4693      	mov	fp, r2
    47e2:	9101      	str	r1, [sp, #4]
    47e4:	4798      	blx	r3
    47e6:	22ff      	movs	r2, #255	; 0xff
    47e8:	4b30      	ldr	r3, [pc, #192]	; (48ac <ackReqDataConfcb+0xe4>)
    47ea:	881b      	ldrh	r3, [r3, #0]
    47ec:	421a      	tst	r2, r3
    47ee:	d156      	bne.n	489e <ackReqDataConfcb+0xd6>
    47f0:	4e2f      	ldr	r6, [pc, #188]	; (48b0 <ackReqDataConfcb+0xe8>)
    47f2:	7a33      	ldrb	r3, [r6, #8]
    47f4:	2b00      	cmp	r3, #0
    47f6:	d031      	beq.n	485c <ackReqDataConfcb+0x94>
    47f8:	4b2e      	ldr	r3, [pc, #184]	; (48b4 <ackReqDataConfcb+0xec>)
    47fa:	2400      	movs	r4, #0
    47fc:	4f2e      	ldr	r7, [pc, #184]	; (48b8 <ackReqDataConfcb+0xf0>)
    47fe:	4699      	mov	r9, r3
    4800:	e007      	b.n	4812 <ackReqDataConfcb+0x4a>
    4802:	0029      	movs	r1, r5
    4804:	0030      	movs	r0, r6
    4806:	47c8      	blx	r9
    4808:	3401      	adds	r4, #1
    480a:	7a33      	ldrb	r3, [r6, #8]
    480c:	b2e4      	uxtb	r4, r4
    480e:	42a3      	cmp	r3, r4
    4810:	d924      	bls.n	485c <ackReqDataConfcb+0x94>
    4812:	2100      	movs	r1, #0
    4814:	0030      	movs	r0, r6
    4816:	47b8      	blx	r7
    4818:	1e05      	subs	r5, r0, #0
    481a:	d01f      	beq.n	485c <ackReqDataConfcb+0x94>
    481c:	2320      	movs	r3, #32
    481e:	5cc3      	ldrb	r3, [r0, r3]
    4820:	4543      	cmp	r3, r8
    4822:	d1ee      	bne.n	4802 <ackReqDataConfcb+0x3a>
    4824:	7c80      	ldrb	r0, [r0, #18]
    4826:	4550      	cmp	r0, sl
    4828:	d1eb      	bne.n	4802 <ackReqDataConfcb+0x3a>
    482a:	9b01      	ldr	r3, [sp, #4]
    482c:	2b00      	cmp	r3, #0
    482e:	d02a      	beq.n	4886 <ackReqDataConfcb+0xbe>
    4830:	7c6b      	ldrb	r3, [r5, #17]
    4832:	2b00      	cmp	r3, #0
    4834:	d019      	beq.n	486a <ackReqDataConfcb+0xa2>
    4836:	3b01      	subs	r3, #1
    4838:	b2db      	uxtb	r3, r3
    483a:	746b      	strb	r3, [r5, #17]
    483c:	2b00      	cmp	r3, #0
    483e:	d114      	bne.n	486a <ackReqDataConfcb+0xa2>
    4840:	68ab      	ldr	r3, [r5, #8]
    4842:	2b00      	cmp	r3, #0
    4844:	d002      	beq.n	484c <ackReqDataConfcb+0x84>
    4846:	465a      	mov	r2, fp
    4848:	9901      	ldr	r1, [sp, #4]
    484a:	4798      	blx	r3
    484c:	4b16      	ldr	r3, [pc, #88]	; (48a8 <ackReqDataConfcb+0xe0>)
    484e:	0028      	movs	r0, r5
    4850:	4798      	blx	r3
    4852:	3401      	adds	r4, #1
    4854:	7a33      	ldrb	r3, [r6, #8]
    4856:	b2e4      	uxtb	r4, r4
    4858:	42a3      	cmp	r3, r4
    485a:	d8da      	bhi.n	4812 <ackReqDataConfcb+0x4a>
    485c:	b003      	add	sp, #12
    485e:	bc3c      	pop	{r2, r3, r4, r5}
    4860:	4690      	mov	r8, r2
    4862:	4699      	mov	r9, r3
    4864:	46a2      	mov	sl, r4
    4866:	46ab      	mov	fp, r5
    4868:	bdf0      	pop	{r4, r5, r6, r7, pc}
    486a:	4b14      	ldr	r3, [pc, #80]	; (48bc <ackReqDataConfcb+0xf4>)
    486c:	781b      	ldrb	r3, [r3, #0]
    486e:	2b08      	cmp	r3, #8
    4870:	d0e6      	beq.n	4840 <ackReqDataConfcb+0x78>
    4872:	0029      	movs	r1, r5
    4874:	0030      	movs	r0, r6
    4876:	4b0f      	ldr	r3, [pc, #60]	; (48b4 <ackReqDataConfcb+0xec>)
    4878:	4798      	blx	r3
    487a:	89a9      	ldrh	r1, [r5, #12]
    487c:	4a10      	ldr	r2, [pc, #64]	; (48c0 <ackReqDataConfcb+0xf8>)
    487e:	0028      	movs	r0, r5
    4880:	4b10      	ldr	r3, [pc, #64]	; (48c4 <ackReqDataConfcb+0xfc>)
    4882:	4798      	blx	r3
    4884:	e7c0      	b.n	4808 <ackReqDataConfcb+0x40>
    4886:	4b10      	ldr	r3, [pc, #64]	; (48c8 <ackReqDataConfcb+0x100>)
    4888:	0029      	movs	r1, r5
    488a:	681a      	ldr	r2, [r3, #0]
    488c:	0030      	movs	r0, r6
    488e:	7ad3      	ldrb	r3, [r2, #11]
    4890:	3301      	adds	r3, #1
    4892:	742b      	strb	r3, [r5, #16]
    4894:	7b13      	ldrb	r3, [r2, #12]
    4896:	746b      	strb	r3, [r5, #17]
    4898:	4b06      	ldr	r3, [pc, #24]	; (48b4 <ackReqDataConfcb+0xec>)
    489a:	4798      	blx	r3
    489c:	e7b4      	b.n	4808 <ackReqDataConfcb+0x40>
    489e:	9801      	ldr	r0, [sp, #4]
    48a0:	4b0a      	ldr	r3, [pc, #40]	; (48cc <ackReqDataConfcb+0x104>)
    48a2:	4798      	blx	r3
    48a4:	e7a4      	b.n	47f0 <ackReqDataConfcb+0x28>
    48a6:	46c0      	nop			; (mov r8, r8)
    48a8:	00002c11 	.word	0x00002c11
    48ac:	200012ec 	.word	0x200012ec
    48b0:	200012ac 	.word	0x200012ac
    48b4:	00002cf1 	.word	0x00002cf1
    48b8:	00002d29 	.word	0x00002d29
    48bc:	20000294 	.word	0x20000294
    48c0:	000047c9 	.word	0x000047c9
    48c4:	00006365 	.word	0x00006365
    48c8:	200012a4 	.word	0x200012a4
    48cc:	00006f3d 	.word	0x00006f3d

000048d0 <nonAckDataCallback>:
    48d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    48d2:	46c6      	mov	lr, r8
    48d4:	4e15      	ldr	r6, [pc, #84]	; (492c <nonAckDataCallback+0x5c>)
    48d6:	b500      	push	{lr}
    48d8:	4680      	mov	r8, r0
    48da:	0010      	movs	r0, r2
    48dc:	0015      	movs	r5, r2
    48de:	000f      	movs	r7, r1
    48e0:	47b0      	blx	r6
    48e2:	4b13      	ldr	r3, [pc, #76]	; (4930 <nonAckDataCallback+0x60>)
    48e4:	2100      	movs	r1, #0
    48e6:	4813      	ldr	r0, [pc, #76]	; (4934 <nonAckDataCallback+0x64>)
    48e8:	4798      	blx	r3
    48ea:	22ff      	movs	r2, #255	; 0xff
    48ec:	4b12      	ldr	r3, [pc, #72]	; (4938 <nonAckDataCallback+0x68>)
    48ee:	0004      	movs	r4, r0
    48f0:	881b      	ldrh	r3, [r3, #0]
    48f2:	421a      	tst	r2, r3
    48f4:	d110      	bne.n	4918 <nonAckDataCallback+0x48>
    48f6:	2c00      	cmp	r4, #0
    48f8:	d013      	beq.n	4922 <nonAckDataCallback+0x52>
    48fa:	68a3      	ldr	r3, [r4, #8]
    48fc:	2b00      	cmp	r3, #0
    48fe:	d003      	beq.n	4908 <nonAckDataCallback+0x38>
    4900:	002a      	movs	r2, r5
    4902:	0039      	movs	r1, r7
    4904:	4640      	mov	r0, r8
    4906:	4798      	blx	r3
    4908:	7d23      	ldrb	r3, [r4, #20]
    490a:	2b00      	cmp	r3, #0
    490c:	d101      	bne.n	4912 <nonAckDataCallback+0x42>
    490e:	0020      	movs	r0, r4
    4910:	47b0      	blx	r6
    4912:	bc04      	pop	{r2}
    4914:	4690      	mov	r8, r2
    4916:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4918:	0038      	movs	r0, r7
    491a:	4b08      	ldr	r3, [pc, #32]	; (493c <nonAckDataCallback+0x6c>)
    491c:	4798      	blx	r3
    491e:	2c00      	cmp	r4, #0
    4920:	d1eb      	bne.n	48fa <nonAckDataCallback+0x2a>
    4922:	4b07      	ldr	r3, [pc, #28]	; (4940 <nonAckDataCallback+0x70>)
    4924:	781b      	ldrb	r3, [r3, #0]
    4926:	2b08      	cmp	r3, #8
    4928:	d1f3      	bne.n	4912 <nonAckDataCallback+0x42>
    492a:	e7e6      	b.n	48fa <nonAckDataCallback+0x2a>
    492c:	00002c11 	.word	0x00002c11
    4930:	00002d29 	.word	0x00002d29
    4934:	20001298 	.word	0x20001298
    4938:	200012ec 	.word	0x200012ec
    493c:	00006f3d 	.word	0x00006f3d
    4940:	20000294 	.word	0x20000294

00004944 <MiApp_ProtocolInit>:
    4944:	b570      	push	{r4, r5, r6, lr}
    4946:	4b20      	ldr	r3, [pc, #128]	; (49c8 <MiApp_ProtocolInit+0x84>)
    4948:	b084      	sub	sp, #16
    494a:	6018      	str	r0, [r3, #0]
    494c:	4b1f      	ldr	r3, [pc, #124]	; (49cc <MiApp_ProtocolInit+0x88>)
    494e:	2501      	movs	r5, #1
    4950:	6019      	str	r1, [r3, #0]
    4952:	4b1f      	ldr	r3, [pc, #124]	; (49d0 <MiApp_ProtocolInit+0x8c>)
    4954:	4798      	blx	r3
    4956:	2102      	movs	r1, #2
    4958:	4c1e      	ldr	r4, [pc, #120]	; (49d4 <MiApp_ProtocolInit+0x90>)
    495a:	4b1f      	ldr	r3, [pc, #124]	; (49d8 <MiApp_ProtocolInit+0x94>)
    495c:	aa02      	add	r2, sp, #8
    495e:	8023      	strh	r3, [r4, #0]
    4960:	7813      	ldrb	r3, [r2, #0]
    4962:	2601      	movs	r6, #1
    4964:	430b      	orrs	r3, r1
    4966:	2187      	movs	r1, #135	; 0x87
    4968:	400b      	ands	r3, r1
    496a:	2140      	movs	r1, #64	; 0x40
    496c:	430b      	orrs	r3, r1
    496e:	21c3      	movs	r1, #195	; 0xc3
    4970:	400b      	ands	r3, r1
    4972:	43ab      	bics	r3, r5
    4974:	7013      	strb	r3, [r2, #0]
    4976:	4919      	ldr	r1, [pc, #100]	; (49dc <MiApp_ProtocolInit+0x98>)
    4978:	9802      	ldr	r0, [sp, #8]
    497a:	4b19      	ldr	r3, [pc, #100]	; (49e0 <MiApp_ProtocolInit+0x9c>)
    497c:	4798      	blx	r3
    497e:	4b19      	ldr	r3, [pc, #100]	; (49e4 <MiApp_ProtocolInit+0xa0>)
    4980:	4798      	blx	r3
    4982:	466b      	mov	r3, sp
    4984:	4276      	negs	r6, r6
    4986:	1d98      	adds	r0, r3, #6
    4988:	0021      	movs	r1, r4
    498a:	4b17      	ldr	r3, [pc, #92]	; (49e8 <MiApp_ProtocolInit+0xa4>)
    498c:	8006      	strh	r6, [r0, #0]
    498e:	4798      	blx	r3
    4990:	4916      	ldr	r1, [pc, #88]	; (49ec <MiApp_ProtocolInit+0xa8>)
    4992:	4b17      	ldr	r3, [pc, #92]	; (49f0 <MiApp_ProtocolInit+0xac>)
    4994:	2000      	movs	r0, #0
    4996:	4798      	blx	r3
    4998:	4b16      	ldr	r3, [pc, #88]	; (49f4 <MiApp_ProtocolInit+0xb0>)
    499a:	4c17      	ldr	r4, [pc, #92]	; (49f8 <MiApp_ProtocolInit+0xb4>)
    499c:	701d      	strb	r5, [r3, #0]
    499e:	4b17      	ldr	r3, [pc, #92]	; (49fc <MiApp_ProtocolInit+0xb8>)
    49a0:	4817      	ldr	r0, [pc, #92]	; (4a00 <MiApp_ProtocolInit+0xbc>)
    49a2:	801e      	strh	r6, [r3, #0]
    49a4:	47a0      	blx	r4
    49a6:	4817      	ldr	r0, [pc, #92]	; (4a04 <MiApp_ProtocolInit+0xc0>)
    49a8:	47a0      	blx	r4
    49aa:	4817      	ldr	r0, [pc, #92]	; (4a08 <MiApp_ProtocolInit+0xc4>)
    49ac:	47a0      	blx	r4
    49ae:	23fa      	movs	r3, #250	; 0xfa
    49b0:	4816      	ldr	r0, [pc, #88]	; (4a0c <MiApp_ProtocolInit+0xc8>)
    49b2:	009b      	lsls	r3, r3, #2
    49b4:	6083      	str	r3, [r0, #8]
    49b6:	4b16      	ldr	r3, [pc, #88]	; (4a10 <MiApp_ProtocolInit+0xcc>)
    49b8:	7305      	strb	r5, [r0, #12]
    49ba:	6103      	str	r3, [r0, #16]
    49bc:	4b15      	ldr	r3, [pc, #84]	; (4a14 <MiApp_ProtocolInit+0xd0>)
    49be:	4798      	blx	r3
    49c0:	2001      	movs	r0, #1
    49c2:	b004      	add	sp, #16
    49c4:	bd70      	pop	{r4, r5, r6, pc}
    49c6:	46c0      	nop			; (mov r8, r8)
    49c8:	200012a4 	.word	0x200012a4
    49cc:	200012a8 	.word	0x200012a8
    49d0:	00002db1 	.word	0x00002db1
    49d4:	200012d8 	.word	0x200012d8
    49d8:	00001234 	.word	0x00001234
    49dc:	2000004c 	.word	0x2000004c
    49e0:	00001d95 	.word	0x00001d95
    49e4:	000027a9 	.word	0x000027a9
    49e8:	00001d35 	.word	0x00001d35
    49ec:	200012b8 	.word	0x200012b8
    49f0:	00001d6d 	.word	0x00001d6d
    49f4:	20000294 	.word	0x20000294
    49f8:	00002ce5 	.word	0x00002ce5
    49fc:	200012ec 	.word	0x200012ec
    4a00:	200012ac 	.word	0x200012ac
    4a04:	20001298 	.word	0x20001298
    4a08:	200012e0 	.word	0x200012e0
    4a0c:	20000298 	.word	0x20000298
    4a10:	0000471d 	.word	0x0000471d
    4a14:	00002e59 	.word	0x00002e59

00004a18 <MiApp_Set>:
    4a18:	b530      	push	{r4, r5, lr}
    4a1a:	000c      	movs	r4, r1
    4a1c:	b083      	sub	sp, #12
    4a1e:	2802      	cmp	r0, #2
    4a20:	d015      	beq.n	4a4e <MiApp_Set+0x36>
    4a22:	2880      	cmp	r0, #128	; 0x80
    4a24:	d00c      	beq.n	4a40 <MiApp_Set+0x28>
    4a26:	2800      	cmp	r0, #0
    4a28:	d002      	beq.n	4a30 <MiApp_Set+0x18>
    4a2a:	2000      	movs	r0, #0
    4a2c:	b003      	add	sp, #12
    4a2e:	bd30      	pop	{r4, r5, pc}
    4a30:	4b0e      	ldr	r3, [pc, #56]	; (4a6c <MiApp_Set+0x54>)
    4a32:	4798      	blx	r3
    4a34:	2800      	cmp	r0, #0
    4a36:	d0f9      	beq.n	4a2c <MiApp_Set+0x14>
    4a38:	7822      	ldrb	r2, [r4, #0]
    4a3a:	4b0d      	ldr	r3, [pc, #52]	; (4a70 <MiApp_Set+0x58>)
    4a3c:	701a      	strb	r2, [r3, #0]
    4a3e:	e7f5      	b.n	4a2c <MiApp_Set+0x14>
    4a40:	780b      	ldrb	r3, [r1, #0]
    4a42:	2001      	movs	r0, #1
    4a44:	1e5a      	subs	r2, r3, #1
    4a46:	4193      	sbcs	r3, r2
    4a48:	4a0a      	ldr	r2, [pc, #40]	; (4a74 <MiApp_Set+0x5c>)
    4a4a:	7013      	strb	r3, [r2, #0]
    4a4c:	e7ee      	b.n	4a2c <MiApp_Set+0x14>
    4a4e:	780b      	ldrb	r3, [r1, #0]
    4a50:	ad01      	add	r5, sp, #4
    4a52:	702b      	strb	r3, [r5, #0]
    4a54:	784b      	ldrb	r3, [r1, #1]
    4a56:	0028      	movs	r0, r5
    4a58:	706b      	strb	r3, [r5, #1]
    4a5a:	4907      	ldr	r1, [pc, #28]	; (4a78 <MiApp_Set+0x60>)
    4a5c:	4b07      	ldr	r3, [pc, #28]	; (4a7c <MiApp_Set+0x64>)
    4a5e:	4798      	blx	r3
    4a60:	2800      	cmp	r0, #0
    4a62:	d0e3      	beq.n	4a2c <MiApp_Set+0x14>
    4a64:	882a      	ldrh	r2, [r5, #0]
    4a66:	4b06      	ldr	r3, [pc, #24]	; (4a80 <MiApp_Set+0x68>)
    4a68:	801a      	strh	r2, [r3, #0]
    4a6a:	e7df      	b.n	4a2c <MiApp_Set+0x14>
    4a6c:	00001d6d 	.word	0x00001d6d
    4a70:	200012b8 	.word	0x200012b8
    4a74:	2000004b 	.word	0x2000004b
    4a78:	200012d8 	.word	0x200012d8
    4a7c:	00001d35 	.word	0x00001d35
    4a80:	200012ec 	.word	0x200012ec

00004a84 <MeshTasks>:
    4a84:	b570      	push	{r4, r5, r6, lr}
    4a86:	4b19      	ldr	r3, [pc, #100]	; (4aec <MeshTasks+0x68>)
    4a88:	b084      	sub	sp, #16
    4a8a:	4798      	blx	r3
    4a8c:	4818      	ldr	r0, [pc, #96]	; (4af0 <MeshTasks+0x6c>)
    4a8e:	7a03      	ldrb	r3, [r0, #8]
    4a90:	2b00      	cmp	r3, #0
    4a92:	d003      	beq.n	4a9c <MeshTasks+0x18>
    4a94:	4c17      	ldr	r4, [pc, #92]	; (4af4 <MeshTasks+0x70>)
    4a96:	7823      	ldrb	r3, [r4, #0]
    4a98:	2b00      	cmp	r3, #0
    4a9a:	d10c      	bne.n	4ab6 <MeshTasks+0x32>
    4a9c:	4b16      	ldr	r3, [pc, #88]	; (4af8 <MeshTasks+0x74>)
    4a9e:	4798      	blx	r3
    4aa0:	2800      	cmp	r0, #0
    4aa2:	d004      	beq.n	4aae <MeshTasks+0x2a>
    4aa4:	4b15      	ldr	r3, [pc, #84]	; (4afc <MeshTasks+0x78>)
    4aa6:	4816      	ldr	r0, [pc, #88]	; (4b00 <MeshTasks+0x7c>)
    4aa8:	4798      	blx	r3
    4aaa:	4b16      	ldr	r3, [pc, #88]	; (4b04 <MeshTasks+0x80>)
    4aac:	4798      	blx	r3
    4aae:	4b16      	ldr	r3, [pc, #88]	; (4b08 <MeshTasks+0x84>)
    4ab0:	4798      	blx	r3
    4ab2:	b004      	add	sp, #16
    4ab4:	bd70      	pop	{r4, r5, r6, pc}
    4ab6:	4b15      	ldr	r3, [pc, #84]	; (4b0c <MeshTasks+0x88>)
    4ab8:	781d      	ldrb	r5, [r3, #0]
    4aba:	2d00      	cmp	r5, #0
    4abc:	d1ee      	bne.n	4a9c <MeshTasks+0x18>
    4abe:	2100      	movs	r1, #0
    4ac0:	4b13      	ldr	r3, [pc, #76]	; (4b10 <MeshTasks+0x8c>)
    4ac2:	4798      	blx	r3
    4ac4:	1e02      	subs	r2, r0, #0
    4ac6:	d0e9      	beq.n	4a9c <MeshTasks+0x18>
    4ac8:	4b12      	ldr	r3, [pc, #72]	; (4b14 <MeshTasks+0x90>)
    4aca:	4913      	ldr	r1, [pc, #76]	; (4b18 <MeshTasks+0x94>)
    4acc:	6018      	str	r0, [r3, #0]
    4ace:	6943      	ldr	r3, [r0, #20]
    4ad0:	9102      	str	r1, [sp, #8]
    4ad2:	2125      	movs	r1, #37	; 0x25
    4ad4:	5c41      	ldrb	r1, [r0, r1]
    4ad6:	4e11      	ldr	r6, [pc, #68]	; (4b1c <MeshTasks+0x98>)
    4ad8:	9101      	str	r1, [sp, #4]
    4ada:	2124      	movs	r1, #36	; 0x24
    4adc:	5c41      	ldrb	r1, [r0, r1]
    4ade:	9100      	str	r1, [sp, #0]
    4ae0:	69d1      	ldr	r1, [r2, #28]
    4ae2:	6980      	ldr	r0, [r0, #24]
    4ae4:	6a12      	ldr	r2, [r2, #32]
    4ae6:	47b0      	blx	r6
    4ae8:	7025      	strb	r5, [r4, #0]
    4aea:	e7d7      	b.n	4a9c <MeshTasks+0x18>
    4aec:	00002441 	.word	0x00002441
    4af0:	200012e0 	.word	0x200012e0
    4af4:	2000004a 	.word	0x2000004a
    4af8:	0000207d 	.word	0x0000207d
    4afc:	00005f59 	.word	0x00005f59
    4b00:	200012c4 	.word	0x200012c4
    4b04:	00002061 	.word	0x00002061
    4b08:	00002e79 	.word	0x00002e79
    4b0c:	200002b0 	.word	0x200002b0
    4b10:	00002d29 	.word	0x00002d29
    4b14:	200012bc 	.word	0x200012bc
    4b18:	000046ed 	.word	0x000046ed
    4b1c:	00001e01 	.word	0x00001e01

00004b20 <MiApp_SendData>:
    4b20:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b22:	4657      	mov	r7, sl
    4b24:	464e      	mov	r6, r9
    4b26:	4645      	mov	r5, r8
    4b28:	46de      	mov	lr, fp
    4b2a:	b5e0      	push	{r5, r6, r7, lr}
    4b2c:	b083      	sub	sp, #12
    4b2e:	001e      	movs	r6, r3
    4b30:	ab0c      	add	r3, sp, #48	; 0x30
    4b32:	781f      	ldrb	r7, [r3, #0]
    4b34:	ab0d      	add	r3, sp, #52	; 0x34
    4b36:	781c      	ldrb	r4, [r3, #0]
    4b38:	4b3d      	ldr	r3, [pc, #244]	; (4c30 <MiApp_SendData+0x110>)
    4b3a:	0015      	movs	r5, r2
    4b3c:	781b      	ldrb	r3, [r3, #0]
    4b3e:	3b06      	subs	r3, #6
    4b40:	2b01      	cmp	r3, #1
    4b42:	d907      	bls.n	4b54 <MiApp_SendData+0x34>
    4b44:	2000      	movs	r0, #0
    4b46:	b003      	add	sp, #12
    4b48:	bc3c      	pop	{r2, r3, r4, r5}
    4b4a:	4690      	mov	r8, r2
    4b4c:	4699      	mov	r9, r3
    4b4e:	46a2      	mov	sl, r4
    4b50:	46ab      	mov	fp, r5
    4b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b54:	2802      	cmp	r0, #2
    4b56:	d1f5      	bne.n	4b44 <MiApp_SendData+0x24>
    4b58:	784b      	ldrb	r3, [r1, #1]
    4b5a:	780a      	ldrb	r2, [r1, #0]
    4b5c:	021b      	lsls	r3, r3, #8
    4b5e:	431a      	orrs	r2, r3
    4b60:	308e      	adds	r0, #142	; 0x8e
    4b62:	4b34      	ldr	r3, [pc, #208]	; (4c34 <MiApp_SendData+0x114>)
    4b64:	4691      	mov	r9, r2
    4b66:	4798      	blx	r3
    4b68:	4680      	mov	r8, r0
    4b6a:	2800      	cmp	r0, #0
    4b6c:	d0ea      	beq.n	4b44 <MiApp_SendData+0x24>
    4b6e:	2203      	movs	r2, #3
    4b70:	7e43      	ldrb	r3, [r0, #25]
    4b72:	2110      	movs	r1, #16
    4b74:	4393      	bics	r3, r2
    4b76:	7643      	strb	r3, [r0, #25]
    4b78:	466a      	mov	r2, sp
    4b7a:	464b      	mov	r3, r9
    4b7c:	80d3      	strh	r3, [r2, #6]
    4b7e:	88d3      	ldrh	r3, [r2, #6]
    4b80:	468b      	mov	fp, r1
    4b82:	4699      	mov	r9, r3
    4b84:	4b2c      	ldr	r3, [pc, #176]	; (4c38 <MiApp_SendData+0x118>)
    4b86:	464a      	mov	r2, r9
    4b88:	469a      	mov	sl, r3
    4b8a:	881b      	ldrh	r3, [r3, #0]
    4b8c:	8382      	strh	r2, [r0, #28]
    4b8e:	83c3      	strh	r3, [r0, #30]
    4b90:	2301      	movs	r3, #1
    4b92:	4023      	ands	r3, r4
    4b94:	011a      	lsls	r2, r3, #4
    4b96:	7e43      	ldrb	r3, [r0, #25]
    4b98:	438b      	bics	r3, r1
    4b9a:	4313      	orrs	r3, r2
    4b9c:	7643      	strb	r3, [r0, #25]
    4b9e:	2338      	movs	r3, #56	; 0x38
    4ba0:	54c5      	strb	r5, [r0, r3]
    4ba2:	2300      	movs	r3, #0
    4ba4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4ba6:	74c3      	strb	r3, [r0, #19]
    4ba8:	7503      	strb	r3, [r0, #20]
    4baa:	6082      	str	r2, [r0, #8]
    4bac:	7487      	strb	r7, [r0, #18]
    4bae:	4b23      	ldr	r3, [pc, #140]	; (4c3c <MiApp_SendData+0x11c>)
    4bb0:	002a      	movs	r2, r5
    4bb2:	0031      	movs	r1, r6
    4bb4:	3039      	adds	r0, #57	; 0x39
    4bb6:	4798      	blx	r3
    4bb8:	4b21      	ldr	r3, [pc, #132]	; (4c40 <MiApp_SendData+0x120>)
    4bba:	4599      	cmp	r9, r3
    4bbc:	d814      	bhi.n	4be8 <MiApp_SendData+0xc8>
    4bbe:	4653      	mov	r3, sl
    4bc0:	22ff      	movs	r2, #255	; 0xff
    4bc2:	881b      	ldrh	r3, [r3, #0]
    4bc4:	4393      	bics	r3, r2
    4bc6:	4642      	mov	r2, r8
    4bc8:	8193      	strh	r3, [r2, #12]
    4bca:	2c00      	cmp	r4, #0
    4bcc:	d11d      	bne.n	4c0a <MiApp_SendData+0xea>
    4bce:	7454      	strb	r4, [r2, #17]
    4bd0:	4641      	mov	r1, r8
    4bd2:	481c      	ldr	r0, [pc, #112]	; (4c44 <MiApp_SendData+0x124>)
    4bd4:	4b1c      	ldr	r3, [pc, #112]	; (4c48 <MiApp_SendData+0x128>)
    4bd6:	4798      	blx	r3
    4bd8:	4643      	mov	r3, r8
    4bda:	4a1c      	ldr	r2, [pc, #112]	; (4c4c <MiApp_SendData+0x12c>)
    4bdc:	8999      	ldrh	r1, [r3, #12]
    4bde:	4640      	mov	r0, r8
    4be0:	4b1b      	ldr	r3, [pc, #108]	; (4c50 <MiApp_SendData+0x130>)
    4be2:	4798      	blx	r3
    4be4:	2001      	movs	r0, #1
    4be6:	e7ae      	b.n	4b46 <MiApp_SendData+0x26>
    4be8:	4643      	mov	r3, r8
    4bea:	465a      	mov	r2, fp
    4bec:	7e5b      	ldrb	r3, [r3, #25]
    4bee:	4641      	mov	r1, r8
    4bf0:	4393      	bics	r3, r2
    4bf2:	4642      	mov	r2, r8
    4bf4:	4813      	ldr	r0, [pc, #76]	; (4c44 <MiApp_SendData+0x124>)
    4bf6:	7653      	strb	r3, [r2, #25]
    4bf8:	4b13      	ldr	r3, [pc, #76]	; (4c48 <MiApp_SendData+0x128>)
    4bfa:	4798      	blx	r3
    4bfc:	4a13      	ldr	r2, [pc, #76]	; (4c4c <MiApp_SendData+0x12c>)
    4bfe:	4915      	ldr	r1, [pc, #84]	; (4c54 <MiApp_SendData+0x134>)
    4c00:	4640      	mov	r0, r8
    4c02:	4b13      	ldr	r3, [pc, #76]	; (4c50 <MiApp_SendData+0x130>)
    4c04:	4798      	blx	r3
    4c06:	2001      	movs	r0, #1
    4c08:	e79d      	b.n	4b46 <MiApp_SendData+0x26>
    4c0a:	4641      	mov	r1, r8
    4c0c:	4b12      	ldr	r3, [pc, #72]	; (4c58 <MiApp_SendData+0x138>)
    4c0e:	4813      	ldr	r0, [pc, #76]	; (4c5c <MiApp_SendData+0x13c>)
    4c10:	681a      	ldr	r2, [r3, #0]
    4c12:	7ad3      	ldrb	r3, [r2, #11]
    4c14:	3301      	adds	r3, #1
    4c16:	740b      	strb	r3, [r1, #16]
    4c18:	7b13      	ldrb	r3, [r2, #12]
    4c1a:	744b      	strb	r3, [r1, #17]
    4c1c:	4b0a      	ldr	r3, [pc, #40]	; (4c48 <MiApp_SendData+0x128>)
    4c1e:	4798      	blx	r3
    4c20:	4643      	mov	r3, r8
    4c22:	4a0f      	ldr	r2, [pc, #60]	; (4c60 <MiApp_SendData+0x140>)
    4c24:	8999      	ldrh	r1, [r3, #12]
    4c26:	4640      	mov	r0, r8
    4c28:	4b09      	ldr	r3, [pc, #36]	; (4c50 <MiApp_SendData+0x130>)
    4c2a:	4798      	blx	r3
    4c2c:	0020      	movs	r0, r4
    4c2e:	e78a      	b.n	4b46 <MiApp_SendData+0x26>
    4c30:	20000294 	.word	0x20000294
    4c34:	00002bc9 	.word	0x00002bc9
    4c38:	200012ec 	.word	0x200012ec
    4c3c:	000074d3 	.word	0x000074d3
    4c40:	0000fffc 	.word	0x0000fffc
    4c44:	20001298 	.word	0x20001298
    4c48:	00002cf1 	.word	0x00002cf1
    4c4c:	000048d1 	.word	0x000048d1
    4c50:	00006365 	.word	0x00006365
    4c54:	0000ffff 	.word	0x0000ffff
    4c58:	200012a4 	.word	0x200012a4
    4c5c:	200012ac 	.word	0x200012ac
    4c60:	000047c9 	.word	0x000047c9

00004c64 <MiApp_Get>:
    4c64:	2801      	cmp	r0, #1
    4c66:	d016      	beq.n	4c96 <MiApp_Get+0x32>
    4c68:	2800      	cmp	r0, #0
    4c6a:	d00f      	beq.n	4c8c <MiApp_Get+0x28>
    4c6c:	2802      	cmp	r0, #2
    4c6e:	d009      	beq.n	4c84 <MiApp_Get+0x20>
    4c70:	2803      	cmp	r0, #3
    4c72:	d109      	bne.n	4c88 <MiApp_Get+0x24>
    4c74:	4b09      	ldr	r3, [pc, #36]	; (4c9c <MiApp_Get+0x38>)
    4c76:	2001      	movs	r0, #1
    4c78:	881a      	ldrh	r2, [r3, #0]
    4c7a:	700a      	strb	r2, [r1, #0]
    4c7c:	881b      	ldrh	r3, [r3, #0]
    4c7e:	0a1b      	lsrs	r3, r3, #8
    4c80:	704b      	strb	r3, [r1, #1]
    4c82:	4770      	bx	lr
    4c84:	4b06      	ldr	r3, [pc, #24]	; (4ca0 <MiApp_Get+0x3c>)
    4c86:	e7f6      	b.n	4c76 <MiApp_Get+0x12>
    4c88:	2000      	movs	r0, #0
    4c8a:	e7fa      	b.n	4c82 <MiApp_Get+0x1e>
    4c8c:	4b05      	ldr	r3, [pc, #20]	; (4ca4 <MiApp_Get+0x40>)
    4c8e:	2001      	movs	r0, #1
    4c90:	781b      	ldrb	r3, [r3, #0]
    4c92:	700b      	strb	r3, [r1, #0]
    4c94:	e7f5      	b.n	4c82 <MiApp_Get+0x1e>
    4c96:	4b04      	ldr	r3, [pc, #16]	; (4ca8 <MiApp_Get+0x44>)
    4c98:	e7ed      	b.n	4c76 <MiApp_Get+0x12>
    4c9a:	46c0      	nop			; (mov r8, r8)
    4c9c:	20000054 	.word	0x20000054
    4ca0:	200012ec 	.word	0x200012ec
    4ca4:	200012b8 	.word	0x200012b8
    4ca8:	200012d8 	.word	0x200012d8

00004cac <MiApp_MeshGetNextHopAddr>:
    4cac:	4b02      	ldr	r3, [pc, #8]	; (4cb8 <MiApp_MeshGetNextHopAddr+0xc>)
    4cae:	8818      	ldrh	r0, [r3, #0]
    4cb0:	23ff      	movs	r3, #255	; 0xff
    4cb2:	4398      	bics	r0, r3
    4cb4:	4770      	bx	lr
    4cb6:	46c0      	nop			; (mov r8, r8)
    4cb8:	200012ec 	.word	0x200012ec

00004cbc <bloomFilterAddressCheck>:
    4cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4cbe:	464e      	mov	r6, r9
    4cc0:	46de      	mov	lr, fp
    4cc2:	4657      	mov	r7, sl
    4cc4:	4645      	mov	r5, r8
    4cc6:	b5e0      	push	{r5, r6, r7, lr}
    4cc8:	4bf5      	ldr	r3, [pc, #980]	; (50a0 <bloomFilterAddressCheck+0x3e4>)
    4cca:	b087      	sub	sp, #28
    4ccc:	781b      	ldrb	r3, [r3, #0]
    4cce:	9003      	str	r0, [sp, #12]
    4cd0:	000e      	movs	r6, r1
    4cd2:	9300      	str	r3, [sp, #0]
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d001      	beq.n	4cdc <bloomFilterAddressCheck+0x20>
    4cd8:	f000 fe65 	bl	59a6 <bloomFilterAddressCheck+0xcea>
    4cdc:	7811      	ldrb	r1, [r2, #0]
    4cde:	020b      	lsls	r3, r1, #8
    4ce0:	0249      	lsls	r1, r1, #9
    4ce2:	b209      	sxth	r1, r1
    4ce4:	b218      	sxth	r0, r3
    4ce6:	468c      	mov	ip, r1
    4ce8:	4680      	mov	r8, r0
    4cea:	4660      	mov	r0, ip
    4cec:	4644      	mov	r4, r8
    4cee:	49ed      	ldr	r1, [pc, #948]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4cf0:	005b      	lsls	r3, r3, #1
    4cf2:	4041      	eors	r1, r0
    4cf4:	b29b      	uxth	r3, r3
    4cf6:	b289      	uxth	r1, r1
    4cf8:	9304      	str	r3, [sp, #16]
    4cfa:	1c18      	adds	r0, r3, #0
    4cfc:	2c00      	cmp	r4, #0
    4cfe:	da01      	bge.n	4d04 <bloomFilterAddressCheck+0x48>
    4d00:	f000 fe5b 	bl	59ba <bloomFilterAddressCheck+0xcfe>
    4d04:	b284      	uxth	r4, r0
    4d06:	49e7      	ldr	r1, [pc, #924]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d08:	0064      	lsls	r4, r4, #1
    4d0a:	4061      	eors	r1, r4
    4d0c:	b209      	sxth	r1, r1
    4d0e:	b289      	uxth	r1, r1
    4d10:	0044      	lsls	r4, r0, #1
    4d12:	0403      	lsls	r3, r0, #16
    4d14:	d501      	bpl.n	4d1a <bloomFilterAddressCheck+0x5e>
    4d16:	f000 fe53 	bl	59c0 <bloomFilterAddressCheck+0xd04>
    4d1a:	b2a0      	uxth	r0, r4
    4d1c:	49e1      	ldr	r1, [pc, #900]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d1e:	0040      	lsls	r0, r0, #1
    4d20:	4041      	eors	r1, r0
    4d22:	b289      	uxth	r1, r1
    4d24:	0060      	lsls	r0, r4, #1
    4d26:	0423      	lsls	r3, r4, #16
    4d28:	d501      	bpl.n	4d2e <bloomFilterAddressCheck+0x72>
    4d2a:	f000 fe54 	bl	59d6 <bloomFilterAddressCheck+0xd1a>
    4d2e:	b284      	uxth	r4, r0
    4d30:	49dc      	ldr	r1, [pc, #880]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d32:	0064      	lsls	r4, r4, #1
    4d34:	4061      	eors	r1, r4
    4d36:	b289      	uxth	r1, r1
    4d38:	0044      	lsls	r4, r0, #1
    4d3a:	0403      	lsls	r3, r0, #16
    4d3c:	d501      	bpl.n	4d42 <bloomFilterAddressCheck+0x86>
    4d3e:	f000 fe55 	bl	59ec <bloomFilterAddressCheck+0xd30>
    4d42:	b2a0      	uxth	r0, r4
    4d44:	49d7      	ldr	r1, [pc, #860]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d46:	0040      	lsls	r0, r0, #1
    4d48:	4041      	eors	r1, r0
    4d4a:	b289      	uxth	r1, r1
    4d4c:	0060      	lsls	r0, r4, #1
    4d4e:	0423      	lsls	r3, r4, #16
    4d50:	d501      	bpl.n	4d56 <bloomFilterAddressCheck+0x9a>
    4d52:	f000 fe56 	bl	5a02 <bloomFilterAddressCheck+0xd46>
    4d56:	b284      	uxth	r4, r0
    4d58:	49d2      	ldr	r1, [pc, #840]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d5a:	0064      	lsls	r4, r4, #1
    4d5c:	4061      	eors	r1, r4
    4d5e:	b289      	uxth	r1, r1
    4d60:	0044      	lsls	r4, r0, #1
    4d62:	0403      	lsls	r3, r0, #16
    4d64:	d501      	bpl.n	4d6a <bloomFilterAddressCheck+0xae>
    4d66:	f000 fe57 	bl	5a18 <bloomFilterAddressCheck+0xd5c>
    4d6a:	b2a0      	uxth	r0, r4
    4d6c:	49cd      	ldr	r1, [pc, #820]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d6e:	0040      	lsls	r0, r0, #1
    4d70:	4041      	eors	r1, r0
    4d72:	b289      	uxth	r1, r1
    4d74:	0060      	lsls	r0, r4, #1
    4d76:	0423      	lsls	r3, r4, #16
    4d78:	d501      	bpl.n	4d7e <bloomFilterAddressCheck+0xc2>
    4d7a:	f000 fe58 	bl	5a2e <bloomFilterAddressCheck+0xd72>
    4d7e:	b284      	uxth	r4, r0
    4d80:	49c8      	ldr	r1, [pc, #800]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4d82:	0064      	lsls	r4, r4, #1
    4d84:	4061      	eors	r1, r4
    4d86:	2401      	movs	r4, #1
    4d88:	5714      	ldrsb	r4, [r2, r4]
    4d8a:	b289      	uxth	r1, r1
    4d8c:	0224      	lsls	r4, r4, #8
    4d8e:	0045      	lsls	r5, r0, #1
    4d90:	0403      	lsls	r3, r0, #16
    4d92:	d501      	bpl.n	4d98 <bloomFilterAddressCheck+0xdc>
    4d94:	f000 fe4e 	bl	5a34 <bloomFilterAddressCheck+0xd78>
    4d98:	4065      	eors	r5, r4
    4d9a:	b22d      	sxth	r5, r5
    4d9c:	b2a9      	uxth	r1, r5
    4d9e:	48c1      	ldr	r0, [pc, #772]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4da0:	0049      	lsls	r1, r1, #1
    4da2:	4048      	eors	r0, r1
    4da4:	b280      	uxth	r0, r0
    4da6:	2d00      	cmp	r5, #0
    4da8:	da01      	bge.n	4dae <bloomFilterAddressCheck+0xf2>
    4daa:	f000 fe46 	bl	5a3a <bloomFilterAddressCheck+0xd7e>
    4dae:	48bd      	ldr	r0, [pc, #756]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4db0:	b28d      	uxth	r5, r1
    4db2:	006d      	lsls	r5, r5, #1
    4db4:	4045      	eors	r5, r0
    4db6:	b2ad      	uxth	r5, r5
    4db8:	0048      	lsls	r0, r1, #1
    4dba:	040b      	lsls	r3, r1, #16
    4dbc:	d501      	bpl.n	4dc2 <bloomFilterAddressCheck+0x106>
    4dbe:	f000 fe47 	bl	5a50 <bloomFilterAddressCheck+0xd94>
    4dc2:	b285      	uxth	r5, r0
    4dc4:	49b7      	ldr	r1, [pc, #732]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4dc6:	006d      	lsls	r5, r5, #1
    4dc8:	4069      	eors	r1, r5
    4dca:	b289      	uxth	r1, r1
    4dcc:	0045      	lsls	r5, r0, #1
    4dce:	0403      	lsls	r3, r0, #16
    4dd0:	d501      	bpl.n	4dd6 <bloomFilterAddressCheck+0x11a>
    4dd2:	f000 fe48 	bl	5a66 <bloomFilterAddressCheck+0xdaa>
    4dd6:	b2a8      	uxth	r0, r5
    4dd8:	49b2      	ldr	r1, [pc, #712]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4dda:	0040      	lsls	r0, r0, #1
    4ddc:	4041      	eors	r1, r0
    4dde:	b289      	uxth	r1, r1
    4de0:	0068      	lsls	r0, r5, #1
    4de2:	042b      	lsls	r3, r5, #16
    4de4:	d501      	bpl.n	4dea <bloomFilterAddressCheck+0x12e>
    4de6:	f000 fe49 	bl	5a7c <bloomFilterAddressCheck+0xdc0>
    4dea:	b285      	uxth	r5, r0
    4dec:	49ad      	ldr	r1, [pc, #692]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4dee:	006d      	lsls	r5, r5, #1
    4df0:	4069      	eors	r1, r5
    4df2:	b289      	uxth	r1, r1
    4df4:	0045      	lsls	r5, r0, #1
    4df6:	0403      	lsls	r3, r0, #16
    4df8:	d501      	bpl.n	4dfe <bloomFilterAddressCheck+0x142>
    4dfa:	f000 fe4a 	bl	5a92 <bloomFilterAddressCheck+0xdd6>
    4dfe:	b2a8      	uxth	r0, r5
    4e00:	49a8      	ldr	r1, [pc, #672]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e02:	0040      	lsls	r0, r0, #1
    4e04:	4041      	eors	r1, r0
    4e06:	b289      	uxth	r1, r1
    4e08:	0068      	lsls	r0, r5, #1
    4e0a:	042b      	lsls	r3, r5, #16
    4e0c:	d501      	bpl.n	4e12 <bloomFilterAddressCheck+0x156>
    4e0e:	f000 fe4b 	bl	5aa8 <bloomFilterAddressCheck+0xdec>
    4e12:	b285      	uxth	r5, r0
    4e14:	49a3      	ldr	r1, [pc, #652]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e16:	006d      	lsls	r5, r5, #1
    4e18:	4069      	eors	r1, r5
    4e1a:	b289      	uxth	r1, r1
    4e1c:	0045      	lsls	r5, r0, #1
    4e1e:	0403      	lsls	r3, r0, #16
    4e20:	d501      	bpl.n	4e26 <bloomFilterAddressCheck+0x16a>
    4e22:	f000 fe4c 	bl	5abe <bloomFilterAddressCheck+0xe02>
    4e26:	b2a8      	uxth	r0, r5
    4e28:	499e      	ldr	r1, [pc, #632]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e2a:	0040      	lsls	r0, r0, #1
    4e2c:	4041      	eors	r1, r0
    4e2e:	2002      	movs	r0, #2
    4e30:	5610      	ldrsb	r0, [r2, r0]
    4e32:	006f      	lsls	r7, r5, #1
    4e34:	b289      	uxth	r1, r1
    4e36:	0200      	lsls	r0, r0, #8
    4e38:	46b9      	mov	r9, r7
    4e3a:	042b      	lsls	r3, r5, #16
    4e3c:	d501      	bpl.n	4e42 <bloomFilterAddressCheck+0x186>
    4e3e:	f000 fe41 	bl	5ac4 <bloomFilterAddressCheck+0xe08>
    4e42:	464d      	mov	r5, r9
    4e44:	4045      	eors	r5, r0
    4e46:	b22d      	sxth	r5, r5
    4e48:	b2a9      	uxth	r1, r5
    4e4a:	0049      	lsls	r1, r1, #1
    4e4c:	4689      	mov	r9, r1
    4e4e:	464f      	mov	r7, r9
    4e50:	4994      	ldr	r1, [pc, #592]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e52:	4079      	eors	r1, r7
    4e54:	b289      	uxth	r1, r1
    4e56:	468a      	mov	sl, r1
    4e58:	4649      	mov	r1, r9
    4e5a:	2d00      	cmp	r5, #0
    4e5c:	da01      	bge.n	4e62 <bloomFilterAddressCheck+0x1a6>
    4e5e:	f000 fe34 	bl	5aca <bloomFilterAddressCheck+0xe0e>
    4e62:	b28d      	uxth	r5, r1
    4e64:	006d      	lsls	r5, r5, #1
    4e66:	46a9      	mov	r9, r5
    4e68:	464f      	mov	r7, r9
    4e6a:	4d8e      	ldr	r5, [pc, #568]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e6c:	407d      	eors	r5, r7
    4e6e:	b2ad      	uxth	r5, r5
    4e70:	46a9      	mov	r9, r5
    4e72:	004d      	lsls	r5, r1, #1
    4e74:	040b      	lsls	r3, r1, #16
    4e76:	d501      	bpl.n	4e7c <bloomFilterAddressCheck+0x1c0>
    4e78:	f000 fe2a 	bl	5ad0 <bloomFilterAddressCheck+0xe14>
    4e7c:	b2a9      	uxth	r1, r5
    4e7e:	0049      	lsls	r1, r1, #1
    4e80:	4689      	mov	r9, r1
    4e82:	464f      	mov	r7, r9
    4e84:	4987      	ldr	r1, [pc, #540]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4e86:	4079      	eors	r1, r7
    4e88:	006f      	lsls	r7, r5, #1
    4e8a:	b289      	uxth	r1, r1
    4e8c:	46b9      	mov	r9, r7
    4e8e:	042b      	lsls	r3, r5, #16
    4e90:	d501      	bpl.n	4e96 <bloomFilterAddressCheck+0x1da>
    4e92:	f000 fe20 	bl	5ad6 <bloomFilterAddressCheck+0xe1a>
    4e96:	4649      	mov	r1, r9
    4e98:	466b      	mov	r3, sp
    4e9a:	b28d      	uxth	r5, r1
    4e9c:	8099      	strh	r1, [r3, #4]
    4e9e:	4981      	ldr	r1, [pc, #516]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4ea0:	006d      	lsls	r5, r5, #1
    4ea2:	4069      	eors	r1, r5
    4ea4:	464f      	mov	r7, r9
    4ea6:	464d      	mov	r5, r9
    4ea8:	b289      	uxth	r1, r1
    4eaa:	006d      	lsls	r5, r5, #1
    4eac:	043b      	lsls	r3, r7, #16
    4eae:	d501      	bpl.n	4eb4 <bloomFilterAddressCheck+0x1f8>
    4eb0:	f000 fe14 	bl	5adc <bloomFilterAddressCheck+0xe20>
    4eb4:	b2a9      	uxth	r1, r5
    4eb6:	0049      	lsls	r1, r1, #1
    4eb8:	4689      	mov	r9, r1
    4eba:	464f      	mov	r7, r9
    4ebc:	4979      	ldr	r1, [pc, #484]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4ebe:	4079      	eors	r1, r7
    4ec0:	006f      	lsls	r7, r5, #1
    4ec2:	b289      	uxth	r1, r1
    4ec4:	46b9      	mov	r9, r7
    4ec6:	042b      	lsls	r3, r5, #16
    4ec8:	d501      	bpl.n	4ece <bloomFilterAddressCheck+0x212>
    4eca:	f000 fe0a 	bl	5ae2 <bloomFilterAddressCheck+0xe26>
    4ece:	4649      	mov	r1, r9
    4ed0:	466b      	mov	r3, sp
    4ed2:	b28d      	uxth	r5, r1
    4ed4:	8099      	strh	r1, [r3, #4]
    4ed6:	4973      	ldr	r1, [pc, #460]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4ed8:	006d      	lsls	r5, r5, #1
    4eda:	4069      	eors	r1, r5
    4edc:	464f      	mov	r7, r9
    4ede:	464d      	mov	r5, r9
    4ee0:	b289      	uxth	r1, r1
    4ee2:	006d      	lsls	r5, r5, #1
    4ee4:	043b      	lsls	r3, r7, #16
    4ee6:	d501      	bpl.n	4eec <bloomFilterAddressCheck+0x230>
    4ee8:	f000 fdfe 	bl	5ae8 <bloomFilterAddressCheck+0xe2c>
    4eec:	b2a9      	uxth	r1, r5
    4eee:	0049      	lsls	r1, r1, #1
    4ef0:	4689      	mov	r9, r1
    4ef2:	464f      	mov	r7, r9
    4ef4:	496b      	ldr	r1, [pc, #428]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4ef6:	4079      	eors	r1, r7
    4ef8:	006f      	lsls	r7, r5, #1
    4efa:	b289      	uxth	r1, r1
    4efc:	46ba      	mov	sl, r7
    4efe:	042b      	lsls	r3, r5, #16
    4f00:	d501      	bpl.n	4f06 <bloomFilterAddressCheck+0x24a>
    4f02:	f000 fdf4 	bl	5aee <bloomFilterAddressCheck+0xe32>
    4f06:	4651      	mov	r1, sl
    4f08:	466b      	mov	r3, sp
    4f0a:	b28d      	uxth	r5, r1
    4f0c:	8099      	strh	r1, [r3, #4]
    4f0e:	4965      	ldr	r1, [pc, #404]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4f10:	006d      	lsls	r5, r5, #1
    4f12:	4069      	eors	r1, r5
    4f14:	b289      	uxth	r1, r1
    4f16:	4689      	mov	r9, r1
    4f18:	2103      	movs	r1, #3
    4f1a:	4655      	mov	r5, sl
    4f1c:	4657      	mov	r7, sl
    4f1e:	5651      	ldrsb	r1, [r2, r1]
    4f20:	006d      	lsls	r5, r5, #1
    4f22:	0209      	lsls	r1, r1, #8
    4f24:	043b      	lsls	r3, r7, #16
    4f26:	d501      	bpl.n	4f2c <bloomFilterAddressCheck+0x270>
    4f28:	f000 fde4 	bl	5af4 <bloomFilterAddressCheck+0xe38>
    4f2c:	404d      	eors	r5, r1
    4f2e:	b22d      	sxth	r5, r5
    4f30:	466b      	mov	r3, sp
    4f32:	46a9      	mov	r9, r5
    4f34:	4f5b      	ldr	r7, [pc, #364]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4f36:	b2ad      	uxth	r5, r5
    4f38:	006d      	lsls	r5, r5, #1
    4f3a:	406f      	eors	r7, r5
    4f3c:	809f      	strh	r7, [r3, #4]
    4f3e:	b2bf      	uxth	r7, r7
    4f40:	46ba      	mov	sl, r7
    4f42:	464f      	mov	r7, r9
    4f44:	2f00      	cmp	r7, #0
    4f46:	da01      	bge.n	4f4c <bloomFilterAddressCheck+0x290>
    4f48:	f000 fdd7 	bl	5afa <bloomFilterAddressCheck+0xe3e>
    4f4c:	b2af      	uxth	r7, r5
    4f4e:	007f      	lsls	r7, r7, #1
    4f50:	46ba      	mov	sl, r7
    4f52:	4f54      	ldr	r7, [pc, #336]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4f54:	46b9      	mov	r9, r7
    4f56:	4657      	mov	r7, sl
    4f58:	464b      	mov	r3, r9
    4f5a:	405f      	eors	r7, r3
    4f5c:	1c3b      	adds	r3, r7, #0
    4f5e:	466f      	mov	r7, sp
    4f60:	80bb      	strh	r3, [r7, #4]
    4f62:	88bb      	ldrh	r3, [r7, #4]
    4f64:	469a      	mov	sl, r3
    4f66:	006b      	lsls	r3, r5, #1
    4f68:	4699      	mov	r9, r3
    4f6a:	042b      	lsls	r3, r5, #16
    4f6c:	d501      	bpl.n	4f72 <bloomFilterAddressCheck+0x2b6>
    4f6e:	f000 fdc7 	bl	5b00 <bloomFilterAddressCheck+0xe44>
    4f72:	464b      	mov	r3, r9
    4f74:	466d      	mov	r5, sp
    4f76:	80ab      	strh	r3, [r5, #4]
    4f78:	88ad      	ldrh	r5, [r5, #4]
    4f7a:	006b      	lsls	r3, r5, #1
    4f7c:	4d49      	ldr	r5, [pc, #292]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4f7e:	405d      	eors	r5, r3
    4f80:	464b      	mov	r3, r9
    4f82:	005b      	lsls	r3, r3, #1
    4f84:	469a      	mov	sl, r3
    4f86:	464b      	mov	r3, r9
    4f88:	b2ad      	uxth	r5, r5
    4f8a:	041b      	lsls	r3, r3, #16
    4f8c:	d501      	bpl.n	4f92 <bloomFilterAddressCheck+0x2d6>
    4f8e:	f000 fdba 	bl	5b06 <bloomFilterAddressCheck+0xe4a>
    4f92:	4653      	mov	r3, sl
    4f94:	466d      	mov	r5, sp
    4f96:	80ab      	strh	r3, [r5, #4]
    4f98:	88ad      	ldrh	r5, [r5, #4]
    4f9a:	006b      	lsls	r3, r5, #1
    4f9c:	4d41      	ldr	r5, [pc, #260]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4f9e:	405d      	eors	r5, r3
    4fa0:	4653      	mov	r3, sl
    4fa2:	005b      	lsls	r3, r3, #1
    4fa4:	4699      	mov	r9, r3
    4fa6:	4653      	mov	r3, sl
    4fa8:	b2ad      	uxth	r5, r5
    4faa:	041b      	lsls	r3, r3, #16
    4fac:	d501      	bpl.n	4fb2 <bloomFilterAddressCheck+0x2f6>
    4fae:	f000 fdad 	bl	5b0c <bloomFilterAddressCheck+0xe50>
    4fb2:	464b      	mov	r3, r9
    4fb4:	466d      	mov	r5, sp
    4fb6:	80ab      	strh	r3, [r5, #4]
    4fb8:	88ad      	ldrh	r5, [r5, #4]
    4fba:	006b      	lsls	r3, r5, #1
    4fbc:	4d39      	ldr	r5, [pc, #228]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4fbe:	405d      	eors	r5, r3
    4fc0:	464b      	mov	r3, r9
    4fc2:	005b      	lsls	r3, r3, #1
    4fc4:	469a      	mov	sl, r3
    4fc6:	464b      	mov	r3, r9
    4fc8:	b2ad      	uxth	r5, r5
    4fca:	041b      	lsls	r3, r3, #16
    4fcc:	d501      	bpl.n	4fd2 <bloomFilterAddressCheck+0x316>
    4fce:	f000 fda0 	bl	5b12 <bloomFilterAddressCheck+0xe56>
    4fd2:	4653      	mov	r3, sl
    4fd4:	466d      	mov	r5, sp
    4fd6:	80ab      	strh	r3, [r5, #4]
    4fd8:	88ad      	ldrh	r5, [r5, #4]
    4fda:	006b      	lsls	r3, r5, #1
    4fdc:	4d31      	ldr	r5, [pc, #196]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4fde:	405d      	eors	r5, r3
    4fe0:	4653      	mov	r3, sl
    4fe2:	005b      	lsls	r3, r3, #1
    4fe4:	4699      	mov	r9, r3
    4fe6:	4653      	mov	r3, sl
    4fe8:	b2ad      	uxth	r5, r5
    4fea:	041b      	lsls	r3, r3, #16
    4fec:	d501      	bpl.n	4ff2 <bloomFilterAddressCheck+0x336>
    4fee:	f000 fd93 	bl	5b18 <bloomFilterAddressCheck+0xe5c>
    4ff2:	464b      	mov	r3, r9
    4ff4:	466d      	mov	r5, sp
    4ff6:	80ab      	strh	r3, [r5, #4]
    4ff8:	88ad      	ldrh	r5, [r5, #4]
    4ffa:	006b      	lsls	r3, r5, #1
    4ffc:	4d29      	ldr	r5, [pc, #164]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    4ffe:	405d      	eors	r5, r3
    5000:	464b      	mov	r3, r9
    5002:	005b      	lsls	r3, r3, #1
    5004:	469a      	mov	sl, r3
    5006:	464b      	mov	r3, r9
    5008:	b2ad      	uxth	r5, r5
    500a:	041b      	lsls	r3, r3, #16
    500c:	d501      	bpl.n	5012 <bloomFilterAddressCheck+0x356>
    500e:	f000 fd86 	bl	5b1e <bloomFilterAddressCheck+0xe62>
    5012:	4653      	mov	r3, sl
    5014:	466d      	mov	r5, sp
    5016:	80ab      	strh	r3, [r5, #4]
    5018:	88ad      	ldrh	r5, [r5, #4]
    501a:	006b      	lsls	r3, r5, #1
    501c:	4d21      	ldr	r5, [pc, #132]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    501e:	405d      	eors	r5, r3
    5020:	b2ab      	uxth	r3, r5
    5022:	2504      	movs	r5, #4
    5024:	5755      	ldrsb	r5, [r2, r5]
    5026:	4699      	mov	r9, r3
    5028:	022b      	lsls	r3, r5, #8
    502a:	469b      	mov	fp, r3
    502c:	4653      	mov	r3, sl
    502e:	005d      	lsls	r5, r3, #1
    5030:	041b      	lsls	r3, r3, #16
    5032:	d501      	bpl.n	5038 <bloomFilterAddressCheck+0x37c>
    5034:	f000 fd76 	bl	5b24 <bloomFilterAddressCheck+0xe68>
    5038:	465b      	mov	r3, fp
    503a:	405d      	eors	r5, r3
    503c:	b22b      	sxth	r3, r5
    503e:	466d      	mov	r5, sp
    5040:	4699      	mov	r9, r3
    5042:	80ab      	strh	r3, [r5, #4]
    5044:	4b17      	ldr	r3, [pc, #92]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    5046:	88ad      	ldrh	r5, [r5, #4]
    5048:	001f      	movs	r7, r3
    504a:	006d      	lsls	r5, r5, #1
    504c:	406f      	eors	r7, r5
    504e:	1c3b      	adds	r3, r7, #0
    5050:	466f      	mov	r7, sp
    5052:	80bb      	strh	r3, [r7, #4]
    5054:	88bb      	ldrh	r3, [r7, #4]
    5056:	469a      	mov	sl, r3
    5058:	464b      	mov	r3, r9
    505a:	2b00      	cmp	r3, #0
    505c:	da01      	bge.n	5062 <bloomFilterAddressCheck+0x3a6>
    505e:	f000 fd64 	bl	5b2a <bloomFilterAddressCheck+0xe6e>
    5062:	b2ab      	uxth	r3, r5
    5064:	005b      	lsls	r3, r3, #1
    5066:	469a      	mov	sl, r3
    5068:	4657      	mov	r7, sl
    506a:	4b0e      	ldr	r3, [pc, #56]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    506c:	405f      	eors	r7, r3
    506e:	1c3b      	adds	r3, r7, #0
    5070:	466f      	mov	r7, sp
    5072:	80bb      	strh	r3, [r7, #4]
    5074:	88bb      	ldrh	r3, [r7, #4]
    5076:	469a      	mov	sl, r3
    5078:	006b      	lsls	r3, r5, #1
    507a:	4699      	mov	r9, r3
    507c:	042b      	lsls	r3, r5, #16
    507e:	d501      	bpl.n	5084 <bloomFilterAddressCheck+0x3c8>
    5080:	f000 fd56 	bl	5b30 <bloomFilterAddressCheck+0xe74>
    5084:	464b      	mov	r3, r9
    5086:	466d      	mov	r5, sp
    5088:	80ab      	strh	r3, [r5, #4]
    508a:	88ad      	ldrh	r5, [r5, #4]
    508c:	006b      	lsls	r3, r5, #1
    508e:	4d05      	ldr	r5, [pc, #20]	; (50a4 <bloomFilterAddressCheck+0x3e8>)
    5090:	405d      	eors	r5, r3
    5092:	464b      	mov	r3, r9
    5094:	005b      	lsls	r3, r3, #1
    5096:	469a      	mov	sl, r3
    5098:	464b      	mov	r3, r9
    509a:	b2ad      	uxth	r5, r5
    509c:	e004      	b.n	50a8 <bloomFilterAddressCheck+0x3ec>
    509e:	46c0      	nop			; (mov r8, r8)
    50a0:	2000004b 	.word	0x2000004b
    50a4:	00001021 	.word	0x00001021
    50a8:	041b      	lsls	r3, r3, #16
    50aa:	d501      	bpl.n	50b0 <bloomFilterAddressCheck+0x3f4>
    50ac:	f000 fd43 	bl	5b36 <bloomFilterAddressCheck+0xe7a>
    50b0:	4653      	mov	r3, sl
    50b2:	466d      	mov	r5, sp
    50b4:	80ab      	strh	r3, [r5, #4]
    50b6:	88ad      	ldrh	r5, [r5, #4]
    50b8:	006b      	lsls	r3, r5, #1
    50ba:	4de9      	ldr	r5, [pc, #932]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    50bc:	405d      	eors	r5, r3
    50be:	4653      	mov	r3, sl
    50c0:	005b      	lsls	r3, r3, #1
    50c2:	4699      	mov	r9, r3
    50c4:	4653      	mov	r3, sl
    50c6:	b2ad      	uxth	r5, r5
    50c8:	041b      	lsls	r3, r3, #16
    50ca:	d501      	bpl.n	50d0 <bloomFilterAddressCheck+0x414>
    50cc:	f000 fd36 	bl	5b3c <bloomFilterAddressCheck+0xe80>
    50d0:	464b      	mov	r3, r9
    50d2:	466d      	mov	r5, sp
    50d4:	80ab      	strh	r3, [r5, #4]
    50d6:	88ad      	ldrh	r5, [r5, #4]
    50d8:	006b      	lsls	r3, r5, #1
    50da:	4de1      	ldr	r5, [pc, #900]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    50dc:	405d      	eors	r5, r3
    50de:	464b      	mov	r3, r9
    50e0:	005b      	lsls	r3, r3, #1
    50e2:	469a      	mov	sl, r3
    50e4:	464b      	mov	r3, r9
    50e6:	b2ad      	uxth	r5, r5
    50e8:	041b      	lsls	r3, r3, #16
    50ea:	d501      	bpl.n	50f0 <bloomFilterAddressCheck+0x434>
    50ec:	f000 fd29 	bl	5b42 <bloomFilterAddressCheck+0xe86>
    50f0:	4653      	mov	r3, sl
    50f2:	466d      	mov	r5, sp
    50f4:	80ab      	strh	r3, [r5, #4]
    50f6:	88ad      	ldrh	r5, [r5, #4]
    50f8:	006b      	lsls	r3, r5, #1
    50fa:	4dd9      	ldr	r5, [pc, #868]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    50fc:	405d      	eors	r5, r3
    50fe:	4653      	mov	r3, sl
    5100:	005b      	lsls	r3, r3, #1
    5102:	4699      	mov	r9, r3
    5104:	4653      	mov	r3, sl
    5106:	b2ad      	uxth	r5, r5
    5108:	041b      	lsls	r3, r3, #16
    510a:	d501      	bpl.n	5110 <bloomFilterAddressCheck+0x454>
    510c:	f000 fd1c 	bl	5b48 <bloomFilterAddressCheck+0xe8c>
    5110:	464b      	mov	r3, r9
    5112:	466d      	mov	r5, sp
    5114:	80ab      	strh	r3, [r5, #4]
    5116:	88ad      	ldrh	r5, [r5, #4]
    5118:	006b      	lsls	r3, r5, #1
    511a:	4dd1      	ldr	r5, [pc, #836]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    511c:	405d      	eors	r5, r3
    511e:	464b      	mov	r3, r9
    5120:	005b      	lsls	r3, r3, #1
    5122:	469a      	mov	sl, r3
    5124:	464b      	mov	r3, r9
    5126:	b2ad      	uxth	r5, r5
    5128:	041b      	lsls	r3, r3, #16
    512a:	d501      	bpl.n	5130 <bloomFilterAddressCheck+0x474>
    512c:	f000 fd0f 	bl	5b4e <bloomFilterAddressCheck+0xe92>
    5130:	4653      	mov	r3, sl
    5132:	466d      	mov	r5, sp
    5134:	80ab      	strh	r3, [r5, #4]
    5136:	88ad      	ldrh	r5, [r5, #4]
    5138:	006b      	lsls	r3, r5, #1
    513a:	4dc9      	ldr	r5, [pc, #804]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    513c:	405d      	eors	r5, r3
    513e:	b2ab      	uxth	r3, r5
    5140:	2505      	movs	r5, #5
    5142:	5755      	ldrsb	r5, [r2, r5]
    5144:	4699      	mov	r9, r3
    5146:	022b      	lsls	r3, r5, #8
    5148:	9301      	str	r3, [sp, #4]
    514a:	4653      	mov	r3, sl
    514c:	005d      	lsls	r5, r3, #1
    514e:	041b      	lsls	r3, r3, #16
    5150:	d501      	bpl.n	5156 <bloomFilterAddressCheck+0x49a>
    5152:	f000 fcff 	bl	5b54 <bloomFilterAddressCheck+0xe98>
    5156:	9b01      	ldr	r3, [sp, #4]
    5158:	405d      	eors	r5, r3
    515a:	b22b      	sxth	r3, r5
    515c:	466d      	mov	r5, sp
    515e:	4699      	mov	r9, r3
    5160:	812b      	strh	r3, [r5, #8]
    5162:	4bbf      	ldr	r3, [pc, #764]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5164:	892d      	ldrh	r5, [r5, #8]
    5166:	001f      	movs	r7, r3
    5168:	006d      	lsls	r5, r5, #1
    516a:	406f      	eors	r7, r5
    516c:	1c3b      	adds	r3, r7, #0
    516e:	466f      	mov	r7, sp
    5170:	813b      	strh	r3, [r7, #8]
    5172:	893b      	ldrh	r3, [r7, #8]
    5174:	469a      	mov	sl, r3
    5176:	464b      	mov	r3, r9
    5178:	2b00      	cmp	r3, #0
    517a:	da01      	bge.n	5180 <bloomFilterAddressCheck+0x4c4>
    517c:	f000 fced 	bl	5b5a <bloomFilterAddressCheck+0xe9e>
    5180:	b2ab      	uxth	r3, r5
    5182:	005b      	lsls	r3, r3, #1
    5184:	469a      	mov	sl, r3
    5186:	4657      	mov	r7, sl
    5188:	4bb5      	ldr	r3, [pc, #724]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    518a:	405f      	eors	r7, r3
    518c:	1c3b      	adds	r3, r7, #0
    518e:	466f      	mov	r7, sp
    5190:	813b      	strh	r3, [r7, #8]
    5192:	893b      	ldrh	r3, [r7, #8]
    5194:	469a      	mov	sl, r3
    5196:	006b      	lsls	r3, r5, #1
    5198:	4699      	mov	r9, r3
    519a:	042b      	lsls	r3, r5, #16
    519c:	d501      	bpl.n	51a2 <bloomFilterAddressCheck+0x4e6>
    519e:	f000 fcdf 	bl	5b60 <bloomFilterAddressCheck+0xea4>
    51a2:	464b      	mov	r3, r9
    51a4:	466d      	mov	r5, sp
    51a6:	812b      	strh	r3, [r5, #8]
    51a8:	892d      	ldrh	r5, [r5, #8]
    51aa:	006b      	lsls	r3, r5, #1
    51ac:	4dac      	ldr	r5, [pc, #688]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    51ae:	405d      	eors	r5, r3
    51b0:	464b      	mov	r3, r9
    51b2:	005b      	lsls	r3, r3, #1
    51b4:	469a      	mov	sl, r3
    51b6:	464b      	mov	r3, r9
    51b8:	b2ad      	uxth	r5, r5
    51ba:	041b      	lsls	r3, r3, #16
    51bc:	d501      	bpl.n	51c2 <bloomFilterAddressCheck+0x506>
    51be:	f000 fcd2 	bl	5b66 <bloomFilterAddressCheck+0xeaa>
    51c2:	4653      	mov	r3, sl
    51c4:	466d      	mov	r5, sp
    51c6:	812b      	strh	r3, [r5, #8]
    51c8:	892d      	ldrh	r5, [r5, #8]
    51ca:	006b      	lsls	r3, r5, #1
    51cc:	4da4      	ldr	r5, [pc, #656]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    51ce:	405d      	eors	r5, r3
    51d0:	4653      	mov	r3, sl
    51d2:	005b      	lsls	r3, r3, #1
    51d4:	4699      	mov	r9, r3
    51d6:	4653      	mov	r3, sl
    51d8:	b2ad      	uxth	r5, r5
    51da:	041b      	lsls	r3, r3, #16
    51dc:	d501      	bpl.n	51e2 <bloomFilterAddressCheck+0x526>
    51de:	f000 fcc5 	bl	5b6c <bloomFilterAddressCheck+0xeb0>
    51e2:	464b      	mov	r3, r9
    51e4:	466d      	mov	r5, sp
    51e6:	812b      	strh	r3, [r5, #8]
    51e8:	892d      	ldrh	r5, [r5, #8]
    51ea:	006b      	lsls	r3, r5, #1
    51ec:	4d9c      	ldr	r5, [pc, #624]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    51ee:	405d      	eors	r5, r3
    51f0:	464b      	mov	r3, r9
    51f2:	005b      	lsls	r3, r3, #1
    51f4:	469a      	mov	sl, r3
    51f6:	464b      	mov	r3, r9
    51f8:	b2ad      	uxth	r5, r5
    51fa:	041b      	lsls	r3, r3, #16
    51fc:	d501      	bpl.n	5202 <bloomFilterAddressCheck+0x546>
    51fe:	f000 fcb8 	bl	5b72 <bloomFilterAddressCheck+0xeb6>
    5202:	4653      	mov	r3, sl
    5204:	466d      	mov	r5, sp
    5206:	812b      	strh	r3, [r5, #8]
    5208:	892d      	ldrh	r5, [r5, #8]
    520a:	006b      	lsls	r3, r5, #1
    520c:	4d94      	ldr	r5, [pc, #592]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    520e:	405d      	eors	r5, r3
    5210:	4653      	mov	r3, sl
    5212:	005b      	lsls	r3, r3, #1
    5214:	4699      	mov	r9, r3
    5216:	4653      	mov	r3, sl
    5218:	b2ad      	uxth	r5, r5
    521a:	041b      	lsls	r3, r3, #16
    521c:	d501      	bpl.n	5222 <bloomFilterAddressCheck+0x566>
    521e:	f000 fcab 	bl	5b78 <bloomFilterAddressCheck+0xebc>
    5222:	464b      	mov	r3, r9
    5224:	466d      	mov	r5, sp
    5226:	812b      	strh	r3, [r5, #8]
    5228:	892d      	ldrh	r5, [r5, #8]
    522a:	006b      	lsls	r3, r5, #1
    522c:	4d8c      	ldr	r5, [pc, #560]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    522e:	405d      	eors	r5, r3
    5230:	464b      	mov	r3, r9
    5232:	005b      	lsls	r3, r3, #1
    5234:	469a      	mov	sl, r3
    5236:	464b      	mov	r3, r9
    5238:	b2ad      	uxth	r5, r5
    523a:	041b      	lsls	r3, r3, #16
    523c:	d501      	bpl.n	5242 <bloomFilterAddressCheck+0x586>
    523e:	f000 fc9e 	bl	5b7e <bloomFilterAddressCheck+0xec2>
    5242:	4653      	mov	r3, sl
    5244:	466d      	mov	r5, sp
    5246:	812b      	strh	r3, [r5, #8]
    5248:	892d      	ldrh	r5, [r5, #8]
    524a:	006b      	lsls	r3, r5, #1
    524c:	4d84      	ldr	r5, [pc, #528]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    524e:	405d      	eors	r5, r3
    5250:	b2ab      	uxth	r3, r5
    5252:	2506      	movs	r5, #6
    5254:	5755      	ldrsb	r5, [r2, r5]
    5256:	4699      	mov	r9, r3
    5258:	022b      	lsls	r3, r5, #8
    525a:	9302      	str	r3, [sp, #8]
    525c:	4653      	mov	r3, sl
    525e:	005d      	lsls	r5, r3, #1
    5260:	041b      	lsls	r3, r3, #16
    5262:	d501      	bpl.n	5268 <bloomFilterAddressCheck+0x5ac>
    5264:	f000 fc8e 	bl	5b84 <bloomFilterAddressCheck+0xec8>
    5268:	9b02      	ldr	r3, [sp, #8]
    526a:	405d      	eors	r5, r3
    526c:	b22b      	sxth	r3, r5
    526e:	466d      	mov	r5, sp
    5270:	4699      	mov	r9, r3
    5272:	82ab      	strh	r3, [r5, #20]
    5274:	4b7a      	ldr	r3, [pc, #488]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5276:	8aad      	ldrh	r5, [r5, #20]
    5278:	001f      	movs	r7, r3
    527a:	006d      	lsls	r5, r5, #1
    527c:	406f      	eors	r7, r5
    527e:	1c3b      	adds	r3, r7, #0
    5280:	466f      	mov	r7, sp
    5282:	82bb      	strh	r3, [r7, #20]
    5284:	8abb      	ldrh	r3, [r7, #20]
    5286:	469a      	mov	sl, r3
    5288:	464b      	mov	r3, r9
    528a:	2b00      	cmp	r3, #0
    528c:	da01      	bge.n	5292 <bloomFilterAddressCheck+0x5d6>
    528e:	f000 fc7c 	bl	5b8a <bloomFilterAddressCheck+0xece>
    5292:	b2ab      	uxth	r3, r5
    5294:	005b      	lsls	r3, r3, #1
    5296:	469a      	mov	sl, r3
    5298:	4657      	mov	r7, sl
    529a:	4b71      	ldr	r3, [pc, #452]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    529c:	405f      	eors	r7, r3
    529e:	1c3b      	adds	r3, r7, #0
    52a0:	466f      	mov	r7, sp
    52a2:	82bb      	strh	r3, [r7, #20]
    52a4:	8abb      	ldrh	r3, [r7, #20]
    52a6:	4699      	mov	r9, r3
    52a8:	006b      	lsls	r3, r5, #1
    52aa:	469a      	mov	sl, r3
    52ac:	042b      	lsls	r3, r5, #16
    52ae:	d501      	bpl.n	52b4 <bloomFilterAddressCheck+0x5f8>
    52b0:	f000 fc6e 	bl	5b90 <bloomFilterAddressCheck+0xed4>
    52b4:	4653      	mov	r3, sl
    52b6:	466d      	mov	r5, sp
    52b8:	82ab      	strh	r3, [r5, #20]
    52ba:	8aad      	ldrh	r5, [r5, #20]
    52bc:	006b      	lsls	r3, r5, #1
    52be:	4d68      	ldr	r5, [pc, #416]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    52c0:	405d      	eors	r5, r3
    52c2:	4653      	mov	r3, sl
    52c4:	005b      	lsls	r3, r3, #1
    52c6:	4699      	mov	r9, r3
    52c8:	4653      	mov	r3, sl
    52ca:	b2ad      	uxth	r5, r5
    52cc:	041b      	lsls	r3, r3, #16
    52ce:	d501      	bpl.n	52d4 <bloomFilterAddressCheck+0x618>
    52d0:	f000 fc61 	bl	5b96 <bloomFilterAddressCheck+0xeda>
    52d4:	464b      	mov	r3, r9
    52d6:	466d      	mov	r5, sp
    52d8:	82ab      	strh	r3, [r5, #20]
    52da:	8aad      	ldrh	r5, [r5, #20]
    52dc:	006b      	lsls	r3, r5, #1
    52de:	4d60      	ldr	r5, [pc, #384]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    52e0:	405d      	eors	r5, r3
    52e2:	464b      	mov	r3, r9
    52e4:	005b      	lsls	r3, r3, #1
    52e6:	469a      	mov	sl, r3
    52e8:	464b      	mov	r3, r9
    52ea:	b2ad      	uxth	r5, r5
    52ec:	041b      	lsls	r3, r3, #16
    52ee:	d501      	bpl.n	52f4 <bloomFilterAddressCheck+0x638>
    52f0:	f000 fc54 	bl	5b9c <bloomFilterAddressCheck+0xee0>
    52f4:	4653      	mov	r3, sl
    52f6:	466d      	mov	r5, sp
    52f8:	82ab      	strh	r3, [r5, #20]
    52fa:	8aad      	ldrh	r5, [r5, #20]
    52fc:	006b      	lsls	r3, r5, #1
    52fe:	4d58      	ldr	r5, [pc, #352]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5300:	405d      	eors	r5, r3
    5302:	4653      	mov	r3, sl
    5304:	005b      	lsls	r3, r3, #1
    5306:	4699      	mov	r9, r3
    5308:	4653      	mov	r3, sl
    530a:	b2ad      	uxth	r5, r5
    530c:	041b      	lsls	r3, r3, #16
    530e:	d501      	bpl.n	5314 <bloomFilterAddressCheck+0x658>
    5310:	f000 fc47 	bl	5ba2 <bloomFilterAddressCheck+0xee6>
    5314:	464b      	mov	r3, r9
    5316:	466d      	mov	r5, sp
    5318:	82ab      	strh	r3, [r5, #20]
    531a:	8aad      	ldrh	r5, [r5, #20]
    531c:	006b      	lsls	r3, r5, #1
    531e:	4d50      	ldr	r5, [pc, #320]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5320:	405d      	eors	r5, r3
    5322:	464b      	mov	r3, r9
    5324:	005b      	lsls	r3, r3, #1
    5326:	469a      	mov	sl, r3
    5328:	464b      	mov	r3, r9
    532a:	b2ad      	uxth	r5, r5
    532c:	041b      	lsls	r3, r3, #16
    532e:	d501      	bpl.n	5334 <bloomFilterAddressCheck+0x678>
    5330:	f000 fc3a 	bl	5ba8 <bloomFilterAddressCheck+0xeec>
    5334:	4653      	mov	r3, sl
    5336:	466d      	mov	r5, sp
    5338:	82ab      	strh	r3, [r5, #20]
    533a:	8aad      	ldrh	r5, [r5, #20]
    533c:	006b      	lsls	r3, r5, #1
    533e:	4d48      	ldr	r5, [pc, #288]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5340:	405d      	eors	r5, r3
    5342:	4653      	mov	r3, sl
    5344:	005b      	lsls	r3, r3, #1
    5346:	4699      	mov	r9, r3
    5348:	4653      	mov	r3, sl
    534a:	b2ad      	uxth	r5, r5
    534c:	041b      	lsls	r3, r3, #16
    534e:	d501      	bpl.n	5354 <bloomFilterAddressCheck+0x698>
    5350:	f000 fc2d 	bl	5bae <bloomFilterAddressCheck+0xef2>
    5354:	464b      	mov	r3, r9
    5356:	466d      	mov	r5, sp
    5358:	82ab      	strh	r3, [r5, #20]
    535a:	8aad      	ldrh	r5, [r5, #20]
    535c:	79d2      	ldrb	r2, [r2, #7]
    535e:	006b      	lsls	r3, r5, #1
    5360:	4d3f      	ldr	r5, [pc, #252]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5362:	b252      	sxtb	r2, r2
    5364:	405d      	eors	r5, r3
    5366:	0213      	lsls	r3, r2, #8
    5368:	469a      	mov	sl, r3
    536a:	464b      	mov	r3, r9
    536c:	b2ad      	uxth	r5, r5
    536e:	005a      	lsls	r2, r3, #1
    5370:	041b      	lsls	r3, r3, #16
    5372:	d501      	bpl.n	5378 <bloomFilterAddressCheck+0x6bc>
    5374:	f000 fc1e 	bl	5bb4 <bloomFilterAddressCheck+0xef8>
    5378:	4653      	mov	r3, sl
    537a:	405a      	eors	r2, r3
    537c:	4b38      	ldr	r3, [pc, #224]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    537e:	b212      	sxth	r2, r2
    5380:	001f      	movs	r7, r3
    5382:	b295      	uxth	r5, r2
    5384:	006d      	lsls	r5, r5, #1
    5386:	406f      	eors	r7, r5
    5388:	1c3b      	adds	r3, r7, #0
    538a:	466f      	mov	r7, sp
    538c:	82bb      	strh	r3, [r7, #20]
    538e:	8abb      	ldrh	r3, [r7, #20]
    5390:	b2ad      	uxth	r5, r5
    5392:	2a00      	cmp	r2, #0
    5394:	da00      	bge.n	5398 <bloomFilterAddressCheck+0x6dc>
    5396:	e30e      	b.n	59b6 <bloomFilterAddressCheck+0xcfa>
    5398:	1c2a      	adds	r2, r5, #0
    539a:	466f      	mov	r7, sp
    539c:	b295      	uxth	r5, r2
    539e:	006b      	lsls	r3, r5, #1
    53a0:	4d2f      	ldr	r5, [pc, #188]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    53a2:	405d      	eors	r5, r3
    53a4:	0053      	lsls	r3, r2, #1
    53a6:	82bb      	strh	r3, [r7, #20]
    53a8:	8abb      	ldrh	r3, [r7, #20]
    53aa:	b2ad      	uxth	r5, r5
    53ac:	4699      	mov	r9, r3
    53ae:	0413      	lsls	r3, r2, #16
    53b0:	d501      	bpl.n	53b6 <bloomFilterAddressCheck+0x6fa>
    53b2:	f000 fcb4 	bl	5d1e <bloomFilterAddressCheck+0x1062>
    53b6:	464a      	mov	r2, r9
    53b8:	466f      	mov	r7, sp
    53ba:	b295      	uxth	r5, r2
    53bc:	006b      	lsls	r3, r5, #1
    53be:	4d28      	ldr	r5, [pc, #160]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    53c0:	405d      	eors	r5, r3
    53c2:	0053      	lsls	r3, r2, #1
    53c4:	82bb      	strh	r3, [r7, #20]
    53c6:	8abb      	ldrh	r3, [r7, #20]
    53c8:	b2ad      	uxth	r5, r5
    53ca:	4699      	mov	r9, r3
    53cc:	0413      	lsls	r3, r2, #16
    53ce:	d400      	bmi.n	53d2 <bloomFilterAddressCheck+0x716>
    53d0:	464d      	mov	r5, r9
    53d2:	466f      	mov	r7, sp
    53d4:	b2aa      	uxth	r2, r5
    53d6:	0053      	lsls	r3, r2, #1
    53d8:	4a21      	ldr	r2, [pc, #132]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    53da:	405a      	eors	r2, r3
    53dc:	006b      	lsls	r3, r5, #1
    53de:	82bb      	strh	r3, [r7, #20]
    53e0:	8abb      	ldrh	r3, [r7, #20]
    53e2:	b292      	uxth	r2, r2
    53e4:	4699      	mov	r9, r3
    53e6:	042b      	lsls	r3, r5, #16
    53e8:	d400      	bmi.n	53ec <bloomFilterAddressCheck+0x730>
    53ea:	464a      	mov	r2, r9
    53ec:	466f      	mov	r7, sp
    53ee:	b295      	uxth	r5, r2
    53f0:	006b      	lsls	r3, r5, #1
    53f2:	4d1b      	ldr	r5, [pc, #108]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    53f4:	405d      	eors	r5, r3
    53f6:	0053      	lsls	r3, r2, #1
    53f8:	82bb      	strh	r3, [r7, #20]
    53fa:	8abb      	ldrh	r3, [r7, #20]
    53fc:	b2ad      	uxth	r5, r5
    53fe:	4699      	mov	r9, r3
    5400:	0413      	lsls	r3, r2, #16
    5402:	d400      	bmi.n	5406 <bloomFilterAddressCheck+0x74a>
    5404:	464d      	mov	r5, r9
    5406:	466f      	mov	r7, sp
    5408:	b2aa      	uxth	r2, r5
    540a:	0053      	lsls	r3, r2, #1
    540c:	4a14      	ldr	r2, [pc, #80]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    540e:	405a      	eors	r2, r3
    5410:	006b      	lsls	r3, r5, #1
    5412:	82bb      	strh	r3, [r7, #20]
    5414:	8abb      	ldrh	r3, [r7, #20]
    5416:	b292      	uxth	r2, r2
    5418:	4699      	mov	r9, r3
    541a:	042b      	lsls	r3, r5, #16
    541c:	d400      	bmi.n	5420 <bloomFilterAddressCheck+0x764>
    541e:	464a      	mov	r2, r9
    5420:	b295      	uxth	r5, r2
    5422:	006b      	lsls	r3, r5, #1
    5424:	4d0e      	ldr	r5, [pc, #56]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5426:	405d      	eors	r5, r3
    5428:	b2ab      	uxth	r3, r5
    542a:	0055      	lsls	r5, r2, #1
    542c:	4699      	mov	r9, r3
    542e:	b2ad      	uxth	r5, r5
    5430:	0413      	lsls	r3, r2, #16
    5432:	d501      	bpl.n	5438 <bloomFilterAddressCheck+0x77c>
    5434:	f000 fc70 	bl	5d18 <bloomFilterAddressCheck+0x105c>
    5438:	1c2a      	adds	r2, r5, #0
    543a:	b295      	uxth	r5, r2
    543c:	b213      	sxth	r3, r2
    543e:	001f      	movs	r7, r3
    5440:	006b      	lsls	r3, r5, #1
    5442:	4d07      	ldr	r5, [pc, #28]	; (5460 <bloomFilterAddressCheck+0x7a4>)
    5444:	0052      	lsls	r2, r2, #1
    5446:	405d      	eors	r5, r3
    5448:	b2ab      	uxth	r3, r5
    544a:	9305      	str	r3, [sp, #20]
    544c:	b293      	uxth	r3, r2
    544e:	4699      	mov	r9, r3
    5450:	4663      	mov	r3, ip
    5452:	4a04      	ldr	r2, [pc, #16]	; (5464 <bloomFilterAddressCheck+0x7a8>)
    5454:	4645      	mov	r5, r8
    5456:	405a      	eors	r2, r3
    5458:	466b      	mov	r3, sp
    545a:	b292      	uxth	r2, r2
    545c:	8a1b      	ldrh	r3, [r3, #16]
    545e:	e003      	b.n	5468 <bloomFilterAddressCheck+0x7ac>
    5460:	00001021 	.word	0x00001021
    5464:	ffff8005 	.word	0xffff8005
    5468:	2d00      	cmp	r5, #0
    546a:	da01      	bge.n	5470 <bloomFilterAddressCheck+0x7b4>
    546c:	f000 fc51 	bl	5d12 <bloomFilterAddressCheck+0x1056>
    5470:	b29d      	uxth	r5, r3
    5472:	4ae9      	ldr	r2, [pc, #932]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5474:	006d      	lsls	r5, r5, #1
    5476:	406a      	eors	r2, r5
    5478:	b212      	sxth	r2, r2
    547a:	b295      	uxth	r5, r2
    547c:	005a      	lsls	r2, r3, #1
    547e:	b292      	uxth	r2, r2
    5480:	041b      	lsls	r3, r3, #16
    5482:	d501      	bpl.n	5488 <bloomFilterAddressCheck+0x7cc>
    5484:	f000 fc42 	bl	5d0c <bloomFilterAddressCheck+0x1050>
    5488:	4be3      	ldr	r3, [pc, #908]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    548a:	b295      	uxth	r5, r2
    548c:	006d      	lsls	r5, r5, #1
    548e:	405d      	eors	r5, r3
    5490:	0053      	lsls	r3, r2, #1
    5492:	b2ad      	uxth	r5, r5
    5494:	b29b      	uxth	r3, r3
    5496:	0412      	lsls	r2, r2, #16
    5498:	d501      	bpl.n	549e <bloomFilterAddressCheck+0x7e2>
    549a:	f000 fc34 	bl	5d06 <bloomFilterAddressCheck+0x104a>
    549e:	4ade      	ldr	r2, [pc, #888]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    54a0:	b29d      	uxth	r5, r3
    54a2:	006d      	lsls	r5, r5, #1
    54a4:	4055      	eors	r5, r2
    54a6:	005a      	lsls	r2, r3, #1
    54a8:	b2ad      	uxth	r5, r5
    54aa:	b292      	uxth	r2, r2
    54ac:	041b      	lsls	r3, r3, #16
    54ae:	d501      	bpl.n	54b4 <bloomFilterAddressCheck+0x7f8>
    54b0:	f000 fc26 	bl	5d00 <bloomFilterAddressCheck+0x1044>
    54b4:	4bd8      	ldr	r3, [pc, #864]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    54b6:	b295      	uxth	r5, r2
    54b8:	006d      	lsls	r5, r5, #1
    54ba:	405d      	eors	r5, r3
    54bc:	0053      	lsls	r3, r2, #1
    54be:	b2ad      	uxth	r5, r5
    54c0:	b29b      	uxth	r3, r3
    54c2:	0412      	lsls	r2, r2, #16
    54c4:	d501      	bpl.n	54ca <bloomFilterAddressCheck+0x80e>
    54c6:	f000 fc18 	bl	5cfa <bloomFilterAddressCheck+0x103e>
    54ca:	4ad3      	ldr	r2, [pc, #844]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    54cc:	b29d      	uxth	r5, r3
    54ce:	006d      	lsls	r5, r5, #1
    54d0:	4055      	eors	r5, r2
    54d2:	005a      	lsls	r2, r3, #1
    54d4:	b2ad      	uxth	r5, r5
    54d6:	b292      	uxth	r2, r2
    54d8:	041b      	lsls	r3, r3, #16
    54da:	d501      	bpl.n	54e0 <bloomFilterAddressCheck+0x824>
    54dc:	f000 fc0a 	bl	5cf4 <bloomFilterAddressCheck+0x1038>
    54e0:	4bcd      	ldr	r3, [pc, #820]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    54e2:	b295      	uxth	r5, r2
    54e4:	006d      	lsls	r5, r5, #1
    54e6:	405d      	eors	r5, r3
    54e8:	0053      	lsls	r3, r2, #1
    54ea:	b2ad      	uxth	r5, r5
    54ec:	b29b      	uxth	r3, r3
    54ee:	0412      	lsls	r2, r2, #16
    54f0:	d500      	bpl.n	54f4 <bloomFilterAddressCheck+0x838>
    54f2:	e3c1      	b.n	5c78 <bloomFilterAddressCheck+0xfbc>
    54f4:	b29a      	uxth	r2, r3
    54f6:	4dc8      	ldr	r5, [pc, #800]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    54f8:	0052      	lsls	r2, r2, #1
    54fa:	4055      	eors	r5, r2
    54fc:	005a      	lsls	r2, r3, #1
    54fe:	b2ad      	uxth	r5, r5
    5500:	b292      	uxth	r2, r2
    5502:	041b      	lsls	r3, r3, #16
    5504:	d500      	bpl.n	5508 <bloomFilterAddressCheck+0x84c>
    5506:	e3b5      	b.n	5c74 <bloomFilterAddressCheck+0xfb8>
    5508:	4054      	eors	r4, r2
    550a:	b224      	sxth	r4, r4
    550c:	b2a2      	uxth	r2, r4
    550e:	4bc2      	ldr	r3, [pc, #776]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5510:	0052      	lsls	r2, r2, #1
    5512:	4053      	eors	r3, r2
    5514:	b29d      	uxth	r5, r3
    5516:	b293      	uxth	r3, r2
    5518:	2c00      	cmp	r4, #0
    551a:	da00      	bge.n	551e <bloomFilterAddressCheck+0x862>
    551c:	e3a8      	b.n	5c70 <bloomFilterAddressCheck+0xfb4>
    551e:	4abe      	ldr	r2, [pc, #760]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5520:	b29c      	uxth	r4, r3
    5522:	0064      	lsls	r4, r4, #1
    5524:	4054      	eors	r4, r2
    5526:	005a      	lsls	r2, r3, #1
    5528:	b2a4      	uxth	r4, r4
    552a:	b292      	uxth	r2, r2
    552c:	041b      	lsls	r3, r3, #16
    552e:	d500      	bpl.n	5532 <bloomFilterAddressCheck+0x876>
    5530:	e39c      	b.n	5c6c <bloomFilterAddressCheck+0xfb0>
    5532:	4bb9      	ldr	r3, [pc, #740]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5534:	b294      	uxth	r4, r2
    5536:	0064      	lsls	r4, r4, #1
    5538:	405c      	eors	r4, r3
    553a:	0053      	lsls	r3, r2, #1
    553c:	b2a4      	uxth	r4, r4
    553e:	b29b      	uxth	r3, r3
    5540:	0412      	lsls	r2, r2, #16
    5542:	d500      	bpl.n	5546 <bloomFilterAddressCheck+0x88a>
    5544:	e390      	b.n	5c68 <bloomFilterAddressCheck+0xfac>
    5546:	4ab4      	ldr	r2, [pc, #720]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5548:	b29c      	uxth	r4, r3
    554a:	0064      	lsls	r4, r4, #1
    554c:	4054      	eors	r4, r2
    554e:	005a      	lsls	r2, r3, #1
    5550:	b2a4      	uxth	r4, r4
    5552:	b292      	uxth	r2, r2
    5554:	041b      	lsls	r3, r3, #16
    5556:	d500      	bpl.n	555a <bloomFilterAddressCheck+0x89e>
    5558:	e384      	b.n	5c64 <bloomFilterAddressCheck+0xfa8>
    555a:	4baf      	ldr	r3, [pc, #700]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    555c:	b294      	uxth	r4, r2
    555e:	0064      	lsls	r4, r4, #1
    5560:	405c      	eors	r4, r3
    5562:	0053      	lsls	r3, r2, #1
    5564:	b2a4      	uxth	r4, r4
    5566:	b29b      	uxth	r3, r3
    5568:	0412      	lsls	r2, r2, #16
    556a:	d500      	bpl.n	556e <bloomFilterAddressCheck+0x8b2>
    556c:	e378      	b.n	5c60 <bloomFilterAddressCheck+0xfa4>
    556e:	4aaa      	ldr	r2, [pc, #680]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5570:	b29c      	uxth	r4, r3
    5572:	0064      	lsls	r4, r4, #1
    5574:	4054      	eors	r4, r2
    5576:	005a      	lsls	r2, r3, #1
    5578:	b2a4      	uxth	r4, r4
    557a:	b292      	uxth	r2, r2
    557c:	041b      	lsls	r3, r3, #16
    557e:	d500      	bpl.n	5582 <bloomFilterAddressCheck+0x8c6>
    5580:	e36c      	b.n	5c5c <bloomFilterAddressCheck+0xfa0>
    5582:	4ba5      	ldr	r3, [pc, #660]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5584:	b294      	uxth	r4, r2
    5586:	0064      	lsls	r4, r4, #1
    5588:	405c      	eors	r4, r3
    558a:	0053      	lsls	r3, r2, #1
    558c:	b2a4      	uxth	r4, r4
    558e:	b29b      	uxth	r3, r3
    5590:	0412      	lsls	r2, r2, #16
    5592:	d500      	bpl.n	5596 <bloomFilterAddressCheck+0x8da>
    5594:	e360      	b.n	5c58 <bloomFilterAddressCheck+0xf9c>
    5596:	b29a      	uxth	r2, r3
    5598:	4c9f      	ldr	r4, [pc, #636]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    559a:	0052      	lsls	r2, r2, #1
    559c:	4054      	eors	r4, r2
    559e:	005a      	lsls	r2, r3, #1
    55a0:	b2a4      	uxth	r4, r4
    55a2:	b292      	uxth	r2, r2
    55a4:	041b      	lsls	r3, r3, #16
    55a6:	d500      	bpl.n	55aa <bloomFilterAddressCheck+0x8ee>
    55a8:	e354      	b.n	5c54 <bloomFilterAddressCheck+0xf98>
    55aa:	4050      	eors	r0, r2
    55ac:	b200      	sxth	r0, r0
    55ae:	b282      	uxth	r2, r0
    55b0:	4b99      	ldr	r3, [pc, #612]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    55b2:	0052      	lsls	r2, r2, #1
    55b4:	4053      	eors	r3, r2
    55b6:	b29c      	uxth	r4, r3
    55b8:	b293      	uxth	r3, r2
    55ba:	2800      	cmp	r0, #0
    55bc:	da00      	bge.n	55c0 <bloomFilterAddressCheck+0x904>
    55be:	e347      	b.n	5c50 <bloomFilterAddressCheck+0xf94>
    55c0:	4a95      	ldr	r2, [pc, #596]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    55c2:	b298      	uxth	r0, r3
    55c4:	0040      	lsls	r0, r0, #1
    55c6:	4050      	eors	r0, r2
    55c8:	005a      	lsls	r2, r3, #1
    55ca:	b280      	uxth	r0, r0
    55cc:	b292      	uxth	r2, r2
    55ce:	041b      	lsls	r3, r3, #16
    55d0:	d500      	bpl.n	55d4 <bloomFilterAddressCheck+0x918>
    55d2:	e33b      	b.n	5c4c <bloomFilterAddressCheck+0xf90>
    55d4:	4b90      	ldr	r3, [pc, #576]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    55d6:	b290      	uxth	r0, r2
    55d8:	0040      	lsls	r0, r0, #1
    55da:	4058      	eors	r0, r3
    55dc:	0053      	lsls	r3, r2, #1
    55de:	b280      	uxth	r0, r0
    55e0:	b29b      	uxth	r3, r3
    55e2:	0412      	lsls	r2, r2, #16
    55e4:	d500      	bpl.n	55e8 <bloomFilterAddressCheck+0x92c>
    55e6:	e32f      	b.n	5c48 <bloomFilterAddressCheck+0xf8c>
    55e8:	4a8b      	ldr	r2, [pc, #556]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    55ea:	b298      	uxth	r0, r3
    55ec:	0040      	lsls	r0, r0, #1
    55ee:	4050      	eors	r0, r2
    55f0:	005a      	lsls	r2, r3, #1
    55f2:	b280      	uxth	r0, r0
    55f4:	b292      	uxth	r2, r2
    55f6:	041b      	lsls	r3, r3, #16
    55f8:	d500      	bpl.n	55fc <bloomFilterAddressCheck+0x940>
    55fa:	e323      	b.n	5c44 <bloomFilterAddressCheck+0xf88>
    55fc:	4b86      	ldr	r3, [pc, #536]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    55fe:	b290      	uxth	r0, r2
    5600:	0040      	lsls	r0, r0, #1
    5602:	4058      	eors	r0, r3
    5604:	0053      	lsls	r3, r2, #1
    5606:	b280      	uxth	r0, r0
    5608:	b29b      	uxth	r3, r3
    560a:	0412      	lsls	r2, r2, #16
    560c:	d500      	bpl.n	5610 <bloomFilterAddressCheck+0x954>
    560e:	e317      	b.n	5c40 <bloomFilterAddressCheck+0xf84>
    5610:	4a81      	ldr	r2, [pc, #516]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5612:	b298      	uxth	r0, r3
    5614:	0040      	lsls	r0, r0, #1
    5616:	4050      	eors	r0, r2
    5618:	005a      	lsls	r2, r3, #1
    561a:	b280      	uxth	r0, r0
    561c:	b292      	uxth	r2, r2
    561e:	041b      	lsls	r3, r3, #16
    5620:	d500      	bpl.n	5624 <bloomFilterAddressCheck+0x968>
    5622:	e30b      	b.n	5c3c <bloomFilterAddressCheck+0xf80>
    5624:	4b7c      	ldr	r3, [pc, #496]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5626:	b290      	uxth	r0, r2
    5628:	0040      	lsls	r0, r0, #1
    562a:	4058      	eors	r0, r3
    562c:	0053      	lsls	r3, r2, #1
    562e:	b280      	uxth	r0, r0
    5630:	b29b      	uxth	r3, r3
    5632:	0412      	lsls	r2, r2, #16
    5634:	d500      	bpl.n	5638 <bloomFilterAddressCheck+0x97c>
    5636:	e2ff      	b.n	5c38 <bloomFilterAddressCheck+0xf7c>
    5638:	b29a      	uxth	r2, r3
    563a:	4877      	ldr	r0, [pc, #476]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    563c:	0052      	lsls	r2, r2, #1
    563e:	4050      	eors	r0, r2
    5640:	005a      	lsls	r2, r3, #1
    5642:	b280      	uxth	r0, r0
    5644:	b292      	uxth	r2, r2
    5646:	041b      	lsls	r3, r3, #16
    5648:	d500      	bpl.n	564c <bloomFilterAddressCheck+0x990>
    564a:	e2f3      	b.n	5c34 <bloomFilterAddressCheck+0xf78>
    564c:	4051      	eors	r1, r2
    564e:	b209      	sxth	r1, r1
    5650:	b28b      	uxth	r3, r1
    5652:	4a71      	ldr	r2, [pc, #452]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5654:	005b      	lsls	r3, r3, #1
    5656:	405a      	eors	r2, r3
    5658:	b292      	uxth	r2, r2
    565a:	2900      	cmp	r1, #0
    565c:	da00      	bge.n	5660 <bloomFilterAddressCheck+0x9a4>
    565e:	e2e7      	b.n	5c30 <bloomFilterAddressCheck+0xf74>
    5660:	4a6d      	ldr	r2, [pc, #436]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5662:	b299      	uxth	r1, r3
    5664:	0049      	lsls	r1, r1, #1
    5666:	4051      	eors	r1, r2
    5668:	b289      	uxth	r1, r1
    566a:	005a      	lsls	r2, r3, #1
    566c:	041b      	lsls	r3, r3, #16
    566e:	d500      	bpl.n	5672 <bloomFilterAddressCheck+0x9b6>
    5670:	e2dc      	b.n	5c2c <bloomFilterAddressCheck+0xf70>
    5672:	b291      	uxth	r1, r2
    5674:	4b68      	ldr	r3, [pc, #416]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5676:	0049      	lsls	r1, r1, #1
    5678:	404b      	eors	r3, r1
    567a:	b29b      	uxth	r3, r3
    567c:	0051      	lsls	r1, r2, #1
    567e:	0412      	lsls	r2, r2, #16
    5680:	d500      	bpl.n	5684 <bloomFilterAddressCheck+0x9c8>
    5682:	e2d1      	b.n	5c28 <bloomFilterAddressCheck+0xf6c>
    5684:	b28a      	uxth	r2, r1
    5686:	4b64      	ldr	r3, [pc, #400]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5688:	0052      	lsls	r2, r2, #1
    568a:	4053      	eors	r3, r2
    568c:	b29b      	uxth	r3, r3
    568e:	004a      	lsls	r2, r1, #1
    5690:	0409      	lsls	r1, r1, #16
    5692:	d500      	bpl.n	5696 <bloomFilterAddressCheck+0x9da>
    5694:	e2c6      	b.n	5c24 <bloomFilterAddressCheck+0xf68>
    5696:	b291      	uxth	r1, r2
    5698:	4b5f      	ldr	r3, [pc, #380]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    569a:	0049      	lsls	r1, r1, #1
    569c:	404b      	eors	r3, r1
    569e:	b29b      	uxth	r3, r3
    56a0:	0051      	lsls	r1, r2, #1
    56a2:	0412      	lsls	r2, r2, #16
    56a4:	d500      	bpl.n	56a8 <bloomFilterAddressCheck+0x9ec>
    56a6:	e2bb      	b.n	5c20 <bloomFilterAddressCheck+0xf64>
    56a8:	b28a      	uxth	r2, r1
    56aa:	4b5b      	ldr	r3, [pc, #364]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    56ac:	0052      	lsls	r2, r2, #1
    56ae:	4053      	eors	r3, r2
    56b0:	b29b      	uxth	r3, r3
    56b2:	004a      	lsls	r2, r1, #1
    56b4:	0409      	lsls	r1, r1, #16
    56b6:	d500      	bpl.n	56ba <bloomFilterAddressCheck+0x9fe>
    56b8:	e2b0      	b.n	5c1c <bloomFilterAddressCheck+0xf60>
    56ba:	b291      	uxth	r1, r2
    56bc:	4b56      	ldr	r3, [pc, #344]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    56be:	0049      	lsls	r1, r1, #1
    56c0:	404b      	eors	r3, r1
    56c2:	b29b      	uxth	r3, r3
    56c4:	0051      	lsls	r1, r2, #1
    56c6:	0412      	lsls	r2, r2, #16
    56c8:	d500      	bpl.n	56cc <bloomFilterAddressCheck+0xa10>
    56ca:	e2a5      	b.n	5c18 <bloomFilterAddressCheck+0xf5c>
    56cc:	b28a      	uxth	r2, r1
    56ce:	4b52      	ldr	r3, [pc, #328]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    56d0:	0052      	lsls	r2, r2, #1
    56d2:	4053      	eors	r3, r2
    56d4:	b29b      	uxth	r3, r3
    56d6:	004a      	lsls	r2, r1, #1
    56d8:	0409      	lsls	r1, r1, #16
    56da:	d500      	bpl.n	56de <bloomFilterAddressCheck+0xa22>
    56dc:	e29a      	b.n	5c14 <bloomFilterAddressCheck+0xf58>
    56de:	465b      	mov	r3, fp
    56e0:	4053      	eors	r3, r2
    56e2:	b21a      	sxth	r2, r3
    56e4:	b293      	uxth	r3, r2
    56e6:	494c      	ldr	r1, [pc, #304]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    56e8:	005b      	lsls	r3, r3, #1
    56ea:	4059      	eors	r1, r3
    56ec:	b289      	uxth	r1, r1
    56ee:	2a00      	cmp	r2, #0
    56f0:	da00      	bge.n	56f4 <bloomFilterAddressCheck+0xa38>
    56f2:	e28d      	b.n	5c10 <bloomFilterAddressCheck+0xf54>
    56f4:	b299      	uxth	r1, r3
    56f6:	4a48      	ldr	r2, [pc, #288]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    56f8:	0049      	lsls	r1, r1, #1
    56fa:	404a      	eors	r2, r1
    56fc:	b292      	uxth	r2, r2
    56fe:	0059      	lsls	r1, r3, #1
    5700:	041b      	lsls	r3, r3, #16
    5702:	d500      	bpl.n	5706 <bloomFilterAddressCheck+0xa4a>
    5704:	e282      	b.n	5c0c <bloomFilterAddressCheck+0xf50>
    5706:	b28a      	uxth	r2, r1
    5708:	4b43      	ldr	r3, [pc, #268]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    570a:	0052      	lsls	r2, r2, #1
    570c:	4053      	eors	r3, r2
    570e:	b29b      	uxth	r3, r3
    5710:	004a      	lsls	r2, r1, #1
    5712:	0409      	lsls	r1, r1, #16
    5714:	d500      	bpl.n	5718 <bloomFilterAddressCheck+0xa5c>
    5716:	e277      	b.n	5c08 <bloomFilterAddressCheck+0xf4c>
    5718:	b291      	uxth	r1, r2
    571a:	4b3f      	ldr	r3, [pc, #252]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    571c:	0049      	lsls	r1, r1, #1
    571e:	404b      	eors	r3, r1
    5720:	b29b      	uxth	r3, r3
    5722:	0051      	lsls	r1, r2, #1
    5724:	0412      	lsls	r2, r2, #16
    5726:	d500      	bpl.n	572a <bloomFilterAddressCheck+0xa6e>
    5728:	e26c      	b.n	5c04 <bloomFilterAddressCheck+0xf48>
    572a:	b28a      	uxth	r2, r1
    572c:	4b3a      	ldr	r3, [pc, #232]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    572e:	0052      	lsls	r2, r2, #1
    5730:	4053      	eors	r3, r2
    5732:	b29b      	uxth	r3, r3
    5734:	004a      	lsls	r2, r1, #1
    5736:	0409      	lsls	r1, r1, #16
    5738:	d500      	bpl.n	573c <bloomFilterAddressCheck+0xa80>
    573a:	e261      	b.n	5c00 <bloomFilterAddressCheck+0xf44>
    573c:	b291      	uxth	r1, r2
    573e:	4b36      	ldr	r3, [pc, #216]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5740:	0049      	lsls	r1, r1, #1
    5742:	404b      	eors	r3, r1
    5744:	b29b      	uxth	r3, r3
    5746:	0051      	lsls	r1, r2, #1
    5748:	0412      	lsls	r2, r2, #16
    574a:	d500      	bpl.n	574e <bloomFilterAddressCheck+0xa92>
    574c:	e242      	b.n	5bd4 <bloomFilterAddressCheck+0xf18>
    574e:	b28a      	uxth	r2, r1
    5750:	4b31      	ldr	r3, [pc, #196]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5752:	0052      	lsls	r2, r2, #1
    5754:	4053      	eors	r3, r2
    5756:	b29b      	uxth	r3, r3
    5758:	004a      	lsls	r2, r1, #1
    575a:	0409      	lsls	r1, r1, #16
    575c:	d500      	bpl.n	5760 <bloomFilterAddressCheck+0xaa4>
    575e:	e243      	b.n	5be8 <bloomFilterAddressCheck+0xf2c>
    5760:	b291      	uxth	r1, r2
    5762:	4b2d      	ldr	r3, [pc, #180]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5764:	0049      	lsls	r1, r1, #1
    5766:	404b      	eors	r3, r1
    5768:	b29b      	uxth	r3, r3
    576a:	0055      	lsls	r5, r2, #1
    576c:	0412      	lsls	r2, r2, #16
    576e:	d500      	bpl.n	5772 <bloomFilterAddressCheck+0xab6>
    5770:	e244      	b.n	5bfc <bloomFilterAddressCheck+0xf40>
    5772:	9b01      	ldr	r3, [sp, #4]
    5774:	4a28      	ldr	r2, [pc, #160]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    5776:	406b      	eors	r3, r5
    5778:	b21d      	sxth	r5, r3
    577a:	b2ab      	uxth	r3, r5
    577c:	005b      	lsls	r3, r3, #1
    577e:	405a      	eors	r2, r3
    5780:	b292      	uxth	r2, r2
    5782:	2d00      	cmp	r5, #0
    5784:	da00      	bge.n	5788 <bloomFilterAddressCheck+0xacc>
    5786:	e2a7      	b.n	5cd8 <bloomFilterAddressCheck+0x101c>
    5788:	b299      	uxth	r1, r3
    578a:	4a23      	ldr	r2, [pc, #140]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    578c:	0049      	lsls	r1, r1, #1
    578e:	404a      	eors	r2, r1
    5790:	b292      	uxth	r2, r2
    5792:	0059      	lsls	r1, r3, #1
    5794:	041b      	lsls	r3, r3, #16
    5796:	d500      	bpl.n	579a <bloomFilterAddressCheck+0xade>
    5798:	e29c      	b.n	5cd4 <bloomFilterAddressCheck+0x1018>
    579a:	b28a      	uxth	r2, r1
    579c:	4b1e      	ldr	r3, [pc, #120]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    579e:	0052      	lsls	r2, r2, #1
    57a0:	4053      	eors	r3, r2
    57a2:	b29b      	uxth	r3, r3
    57a4:	004a      	lsls	r2, r1, #1
    57a6:	0409      	lsls	r1, r1, #16
    57a8:	d500      	bpl.n	57ac <bloomFilterAddressCheck+0xaf0>
    57aa:	e291      	b.n	5cd0 <bloomFilterAddressCheck+0x1014>
    57ac:	b291      	uxth	r1, r2
    57ae:	4b1a      	ldr	r3, [pc, #104]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    57b0:	0049      	lsls	r1, r1, #1
    57b2:	404b      	eors	r3, r1
    57b4:	b29b      	uxth	r3, r3
    57b6:	0051      	lsls	r1, r2, #1
    57b8:	0412      	lsls	r2, r2, #16
    57ba:	d500      	bpl.n	57be <bloomFilterAddressCheck+0xb02>
    57bc:	e286      	b.n	5ccc <bloomFilterAddressCheck+0x1010>
    57be:	b28a      	uxth	r2, r1
    57c0:	4b15      	ldr	r3, [pc, #84]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    57c2:	0052      	lsls	r2, r2, #1
    57c4:	4053      	eors	r3, r2
    57c6:	b29b      	uxth	r3, r3
    57c8:	004a      	lsls	r2, r1, #1
    57ca:	0409      	lsls	r1, r1, #16
    57cc:	d500      	bpl.n	57d0 <bloomFilterAddressCheck+0xb14>
    57ce:	e27b      	b.n	5cc8 <bloomFilterAddressCheck+0x100c>
    57d0:	b291      	uxth	r1, r2
    57d2:	4b11      	ldr	r3, [pc, #68]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    57d4:	0049      	lsls	r1, r1, #1
    57d6:	404b      	eors	r3, r1
    57d8:	b29b      	uxth	r3, r3
    57da:	0051      	lsls	r1, r2, #1
    57dc:	0412      	lsls	r2, r2, #16
    57de:	d500      	bpl.n	57e2 <bloomFilterAddressCheck+0xb26>
    57e0:	e270      	b.n	5cc4 <bloomFilterAddressCheck+0x1008>
    57e2:	b28a      	uxth	r2, r1
    57e4:	4b0c      	ldr	r3, [pc, #48]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    57e6:	0052      	lsls	r2, r2, #1
    57e8:	4053      	eors	r3, r2
    57ea:	b29b      	uxth	r3, r3
    57ec:	004a      	lsls	r2, r1, #1
    57ee:	0409      	lsls	r1, r1, #16
    57f0:	d500      	bpl.n	57f4 <bloomFilterAddressCheck+0xb38>
    57f2:	e265      	b.n	5cc0 <bloomFilterAddressCheck+0x1004>
    57f4:	b291      	uxth	r1, r2
    57f6:	4b08      	ldr	r3, [pc, #32]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    57f8:	0049      	lsls	r1, r1, #1
    57fa:	404b      	eors	r3, r1
    57fc:	b29b      	uxth	r3, r3
    57fe:	0055      	lsls	r5, r2, #1
    5800:	0412      	lsls	r2, r2, #16
    5802:	d500      	bpl.n	5806 <bloomFilterAddressCheck+0xb4a>
    5804:	e25a      	b.n	5cbc <bloomFilterAddressCheck+0x1000>
    5806:	9b02      	ldr	r3, [sp, #8]
    5808:	4a03      	ldr	r2, [pc, #12]	; (5818 <bloomFilterAddressCheck+0xb5c>)
    580a:	406b      	eors	r3, r5
    580c:	b21d      	sxth	r5, r3
    580e:	b2ab      	uxth	r3, r5
    5810:	005b      	lsls	r3, r3, #1
    5812:	405a      	eors	r2, r3
    5814:	b292      	uxth	r2, r2
    5816:	e001      	b.n	581c <bloomFilterAddressCheck+0xb60>
    5818:	ffff8005 	.word	0xffff8005
    581c:	2d00      	cmp	r5, #0
    581e:	da00      	bge.n	5822 <bloomFilterAddressCheck+0xb66>
    5820:	e24a      	b.n	5cb8 <bloomFilterAddressCheck+0xffc>
    5822:	b299      	uxth	r1, r3
    5824:	4ae8      	ldr	r2, [pc, #928]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5826:	0049      	lsls	r1, r1, #1
    5828:	404a      	eors	r2, r1
    582a:	b292      	uxth	r2, r2
    582c:	0059      	lsls	r1, r3, #1
    582e:	041b      	lsls	r3, r3, #16
    5830:	d500      	bpl.n	5834 <bloomFilterAddressCheck+0xb78>
    5832:	e23f      	b.n	5cb4 <bloomFilterAddressCheck+0xff8>
    5834:	b28a      	uxth	r2, r1
    5836:	4be4      	ldr	r3, [pc, #912]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5838:	0052      	lsls	r2, r2, #1
    583a:	4053      	eors	r3, r2
    583c:	b29b      	uxth	r3, r3
    583e:	004a      	lsls	r2, r1, #1
    5840:	0409      	lsls	r1, r1, #16
    5842:	d500      	bpl.n	5846 <bloomFilterAddressCheck+0xb8a>
    5844:	e234      	b.n	5cb0 <bloomFilterAddressCheck+0xff4>
    5846:	b291      	uxth	r1, r2
    5848:	4bdf      	ldr	r3, [pc, #892]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    584a:	0049      	lsls	r1, r1, #1
    584c:	404b      	eors	r3, r1
    584e:	b29b      	uxth	r3, r3
    5850:	0051      	lsls	r1, r2, #1
    5852:	0412      	lsls	r2, r2, #16
    5854:	d500      	bpl.n	5858 <bloomFilterAddressCheck+0xb9c>
    5856:	e229      	b.n	5cac <bloomFilterAddressCheck+0xff0>
    5858:	b28a      	uxth	r2, r1
    585a:	4bdb      	ldr	r3, [pc, #876]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    585c:	0052      	lsls	r2, r2, #1
    585e:	4053      	eors	r3, r2
    5860:	b29b      	uxth	r3, r3
    5862:	004a      	lsls	r2, r1, #1
    5864:	0409      	lsls	r1, r1, #16
    5866:	d500      	bpl.n	586a <bloomFilterAddressCheck+0xbae>
    5868:	e21e      	b.n	5ca8 <bloomFilterAddressCheck+0xfec>
    586a:	b291      	uxth	r1, r2
    586c:	4bd6      	ldr	r3, [pc, #856]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    586e:	0049      	lsls	r1, r1, #1
    5870:	404b      	eors	r3, r1
    5872:	b29b      	uxth	r3, r3
    5874:	0051      	lsls	r1, r2, #1
    5876:	0412      	lsls	r2, r2, #16
    5878:	d500      	bpl.n	587c <bloomFilterAddressCheck+0xbc0>
    587a:	e1ff      	b.n	5c7c <bloomFilterAddressCheck+0xfc0>
    587c:	b28a      	uxth	r2, r1
    587e:	4bd2      	ldr	r3, [pc, #840]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5880:	0052      	lsls	r2, r2, #1
    5882:	4053      	eors	r3, r2
    5884:	b29b      	uxth	r3, r3
    5886:	0048      	lsls	r0, r1, #1
    5888:	040a      	lsls	r2, r1, #16
    588a:	d500      	bpl.n	588e <bloomFilterAddressCheck+0xbd2>
    588c:	e200      	b.n	5c90 <bloomFilterAddressCheck+0xfd4>
    588e:	b282      	uxth	r2, r0
    5890:	4bcd      	ldr	r3, [pc, #820]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5892:	0052      	lsls	r2, r2, #1
    5894:	4053      	eors	r3, r2
    5896:	b29b      	uxth	r3, r3
    5898:	0042      	lsls	r2, r0, #1
    589a:	0401      	lsls	r1, r0, #16
    589c:	d500      	bpl.n	58a0 <bloomFilterAddressCheck+0xbe4>
    589e:	e201      	b.n	5ca4 <bloomFilterAddressCheck+0xfe8>
    58a0:	4653      	mov	r3, sl
    58a2:	4053      	eors	r3, r2
    58a4:	b21a      	sxth	r2, r3
    58a6:	b291      	uxth	r1, r2
    58a8:	4bc7      	ldr	r3, [pc, #796]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    58aa:	0049      	lsls	r1, r1, #1
    58ac:	404b      	eors	r3, r1
    58ae:	b298      	uxth	r0, r3
    58b0:	b28b      	uxth	r3, r1
    58b2:	2a00      	cmp	r2, #0
    58b4:	da00      	bge.n	58b8 <bloomFilterAddressCheck+0xbfc>
    58b6:	e21b      	b.n	5cf0 <bloomFilterAddressCheck+0x1034>
    58b8:	4ac3      	ldr	r2, [pc, #780]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    58ba:	b299      	uxth	r1, r3
    58bc:	0049      	lsls	r1, r1, #1
    58be:	4051      	eors	r1, r2
    58c0:	005a      	lsls	r2, r3, #1
    58c2:	b289      	uxth	r1, r1
    58c4:	b292      	uxth	r2, r2
    58c6:	041b      	lsls	r3, r3, #16
    58c8:	d500      	bpl.n	58cc <bloomFilterAddressCheck+0xc10>
    58ca:	e20f      	b.n	5cec <bloomFilterAddressCheck+0x1030>
    58cc:	4bbe      	ldr	r3, [pc, #760]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    58ce:	b291      	uxth	r1, r2
    58d0:	0049      	lsls	r1, r1, #1
    58d2:	4059      	eors	r1, r3
    58d4:	0053      	lsls	r3, r2, #1
    58d6:	b289      	uxth	r1, r1
    58d8:	b29b      	uxth	r3, r3
    58da:	0412      	lsls	r2, r2, #16
    58dc:	d500      	bpl.n	58e0 <bloomFilterAddressCheck+0xc24>
    58de:	e203      	b.n	5ce8 <bloomFilterAddressCheck+0x102c>
    58e0:	4ab9      	ldr	r2, [pc, #740]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    58e2:	b299      	uxth	r1, r3
    58e4:	0049      	lsls	r1, r1, #1
    58e6:	4051      	eors	r1, r2
    58e8:	005a      	lsls	r2, r3, #1
    58ea:	b289      	uxth	r1, r1
    58ec:	b292      	uxth	r2, r2
    58ee:	041b      	lsls	r3, r3, #16
    58f0:	d500      	bpl.n	58f4 <bloomFilterAddressCheck+0xc38>
    58f2:	e1f7      	b.n	5ce4 <bloomFilterAddressCheck+0x1028>
    58f4:	4bb4      	ldr	r3, [pc, #720]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    58f6:	b291      	uxth	r1, r2
    58f8:	0049      	lsls	r1, r1, #1
    58fa:	4059      	eors	r1, r3
    58fc:	0053      	lsls	r3, r2, #1
    58fe:	b289      	uxth	r1, r1
    5900:	b29b      	uxth	r3, r3
    5902:	0412      	lsls	r2, r2, #16
    5904:	d500      	bpl.n	5908 <bloomFilterAddressCheck+0xc4c>
    5906:	e1eb      	b.n	5ce0 <bloomFilterAddressCheck+0x1024>
    5908:	4aaf      	ldr	r2, [pc, #700]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    590a:	b299      	uxth	r1, r3
    590c:	0049      	lsls	r1, r1, #1
    590e:	4051      	eors	r1, r2
    5910:	005a      	lsls	r2, r3, #1
    5912:	b289      	uxth	r1, r1
    5914:	b292      	uxth	r2, r2
    5916:	041b      	lsls	r3, r3, #16
    5918:	d500      	bpl.n	591c <bloomFilterAddressCheck+0xc60>
    591a:	e1df      	b.n	5cdc <bloomFilterAddressCheck+0x1020>
    591c:	b293      	uxth	r3, r2
    591e:	4caa      	ldr	r4, [pc, #680]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5920:	005b      	lsls	r3, r3, #1
    5922:	405c      	eors	r4, r3
    5924:	b2a1      	uxth	r1, r4
    5926:	0054      	lsls	r4, r2, #1
    5928:	b2a4      	uxth	r4, r4
    592a:	0413      	lsls	r3, r2, #16
    592c:	d500      	bpl.n	5930 <bloomFilterAddressCheck+0xc74>
    592e:	e149      	b.n	5bc4 <bloomFilterAddressCheck+0xf08>
    5930:	b223      	sxth	r3, r4
    5932:	b2a2      	uxth	r2, r4
    5934:	469b      	mov	fp, r3
    5936:	4ba4      	ldr	r3, [pc, #656]	; (5bc8 <bloomFilterAddressCheck+0xf0c>)
    5938:	0052      	lsls	r2, r2, #1
    593a:	4053      	eors	r3, r2
    593c:	00f5      	lsls	r5, r6, #3
    593e:	b29b      	uxth	r3, r3
    5940:	0064      	lsls	r4, r4, #1
    5942:	3d01      	subs	r5, #1
    5944:	4698      	mov	r8, r3
    5946:	b2a4      	uxth	r4, r4
    5948:	b2ed      	uxtb	r5, r5
    594a:	2f00      	cmp	r7, #0
    594c:	da00      	bge.n	5950 <bloomFilterAddressCheck+0xc94>
    594e:	e136      	b.n	5bbe <bloomFilterAddressCheck+0xf02>
    5950:	4648      	mov	r0, r9
    5952:	4b9e      	ldr	r3, [pc, #632]	; (5bcc <bloomFilterAddressCheck+0xf10>)
    5954:	b280      	uxth	r0, r0
    5956:	0029      	movs	r1, r5
    5958:	469a      	mov	sl, r3
    595a:	4798      	blx	r3
    595c:	465b      	mov	r3, fp
    595e:	4689      	mov	r9, r1
    5960:	2b00      	cmp	r3, #0
    5962:	da00      	bge.n	5966 <bloomFilterAddressCheck+0xcaa>
    5964:	e129      	b.n	5bba <bloomFilterAddressCheck+0xefe>
    5966:	b2a0      	uxth	r0, r4
    5968:	0029      	movs	r1, r5
    596a:	47d0      	blx	sl
    596c:	b2cb      	uxtb	r3, r1
    596e:	08db      	lsrs	r3, r3, #3
    5970:	9f03      	ldr	r7, [sp, #12]
    5972:	3301      	adds	r3, #1
    5974:	1af3      	subs	r3, r6, r3
    5976:	466a      	mov	r2, sp
    5978:	5cf8      	ldrb	r0, [r7, r3]
    597a:	464b      	mov	r3, r9
    597c:	7113      	strb	r3, [r2, #4]
    597e:	7913      	ldrb	r3, [r2, #4]
    5980:	2201      	movs	r2, #1
    5982:	08db      	lsrs	r3, r3, #3
    5984:	3301      	adds	r3, #1
    5986:	1af6      	subs	r6, r6, r3
    5988:	2407      	movs	r4, #7
    598a:	464b      	mov	r3, r9
    598c:	0015      	movs	r5, r2
    598e:	4023      	ands	r3, r4
    5990:	409d      	lsls	r5, r3
    5992:	5dbb      	ldrb	r3, [r7, r6]
    5994:	421d      	tst	r5, r3
    5996:	d006      	beq.n	59a6 <bloomFilterAddressCheck+0xcea>
    5998:	4021      	ands	r1, r4
    599a:	408a      	lsls	r2, r1
    599c:	4002      	ands	r2, r0
    599e:	1e50      	subs	r0, r2, #1
    59a0:	4182      	sbcs	r2, r0
    59a2:	b2d3      	uxtb	r3, r2
    59a4:	9300      	str	r3, [sp, #0]
    59a6:	9800      	ldr	r0, [sp, #0]
    59a8:	b007      	add	sp, #28
    59aa:	bc3c      	pop	{r2, r3, r4, r5}
    59ac:	4690      	mov	r8, r2
    59ae:	4699      	mov	r9, r3
    59b0:	46a2      	mov	sl, r4
    59b2:	46ab      	mov	fp, r5
    59b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59b6:	1c1a      	adds	r2, r3, #0
    59b8:	e4ef      	b.n	539a <bloomFilterAddressCheck+0x6de>
    59ba:	1c08      	adds	r0, r1, #0
    59bc:	f7ff f9a2 	bl	4d04 <bloomFilterAddressCheck+0x48>
    59c0:	1c0c      	adds	r4, r1, #0
    59c2:	b2a0      	uxth	r0, r4
    59c4:	4982      	ldr	r1, [pc, #520]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    59c6:	0040      	lsls	r0, r0, #1
    59c8:	4041      	eors	r1, r0
    59ca:	b289      	uxth	r1, r1
    59cc:	0060      	lsls	r0, r4, #1
    59ce:	0423      	lsls	r3, r4, #16
    59d0:	d401      	bmi.n	59d6 <bloomFilterAddressCheck+0xd1a>
    59d2:	f7ff f9ac 	bl	4d2e <bloomFilterAddressCheck+0x72>
    59d6:	1c08      	adds	r0, r1, #0
    59d8:	b284      	uxth	r4, r0
    59da:	497d      	ldr	r1, [pc, #500]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    59dc:	0064      	lsls	r4, r4, #1
    59de:	4061      	eors	r1, r4
    59e0:	b289      	uxth	r1, r1
    59e2:	0044      	lsls	r4, r0, #1
    59e4:	0403      	lsls	r3, r0, #16
    59e6:	d401      	bmi.n	59ec <bloomFilterAddressCheck+0xd30>
    59e8:	f7ff f9ab 	bl	4d42 <bloomFilterAddressCheck+0x86>
    59ec:	1c0c      	adds	r4, r1, #0
    59ee:	b2a0      	uxth	r0, r4
    59f0:	4977      	ldr	r1, [pc, #476]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    59f2:	0040      	lsls	r0, r0, #1
    59f4:	4041      	eors	r1, r0
    59f6:	b289      	uxth	r1, r1
    59f8:	0060      	lsls	r0, r4, #1
    59fa:	0423      	lsls	r3, r4, #16
    59fc:	d401      	bmi.n	5a02 <bloomFilterAddressCheck+0xd46>
    59fe:	f7ff f9aa 	bl	4d56 <bloomFilterAddressCheck+0x9a>
    5a02:	1c08      	adds	r0, r1, #0
    5a04:	b284      	uxth	r4, r0
    5a06:	4972      	ldr	r1, [pc, #456]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a08:	0064      	lsls	r4, r4, #1
    5a0a:	4061      	eors	r1, r4
    5a0c:	b289      	uxth	r1, r1
    5a0e:	0044      	lsls	r4, r0, #1
    5a10:	0403      	lsls	r3, r0, #16
    5a12:	d401      	bmi.n	5a18 <bloomFilterAddressCheck+0xd5c>
    5a14:	f7ff f9a9 	bl	4d6a <bloomFilterAddressCheck+0xae>
    5a18:	1c0c      	adds	r4, r1, #0
    5a1a:	b2a0      	uxth	r0, r4
    5a1c:	496c      	ldr	r1, [pc, #432]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a1e:	0040      	lsls	r0, r0, #1
    5a20:	4041      	eors	r1, r0
    5a22:	b289      	uxth	r1, r1
    5a24:	0060      	lsls	r0, r4, #1
    5a26:	0423      	lsls	r3, r4, #16
    5a28:	d401      	bmi.n	5a2e <bloomFilterAddressCheck+0xd72>
    5a2a:	f7ff f9a8 	bl	4d7e <bloomFilterAddressCheck+0xc2>
    5a2e:	1c08      	adds	r0, r1, #0
    5a30:	f7ff f9a5 	bl	4d7e <bloomFilterAddressCheck+0xc2>
    5a34:	1c0d      	adds	r5, r1, #0
    5a36:	f7ff f9af 	bl	4d98 <bloomFilterAddressCheck+0xdc>
    5a3a:	1c01      	adds	r1, r0, #0
    5a3c:	b28d      	uxth	r5, r1
    5a3e:	4864      	ldr	r0, [pc, #400]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a40:	006d      	lsls	r5, r5, #1
    5a42:	4045      	eors	r5, r0
    5a44:	b2ad      	uxth	r5, r5
    5a46:	0048      	lsls	r0, r1, #1
    5a48:	040b      	lsls	r3, r1, #16
    5a4a:	d401      	bmi.n	5a50 <bloomFilterAddressCheck+0xd94>
    5a4c:	f7ff f9b9 	bl	4dc2 <bloomFilterAddressCheck+0x106>
    5a50:	1c28      	adds	r0, r5, #0
    5a52:	b285      	uxth	r5, r0
    5a54:	495e      	ldr	r1, [pc, #376]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a56:	006d      	lsls	r5, r5, #1
    5a58:	4069      	eors	r1, r5
    5a5a:	b289      	uxth	r1, r1
    5a5c:	0045      	lsls	r5, r0, #1
    5a5e:	0403      	lsls	r3, r0, #16
    5a60:	d401      	bmi.n	5a66 <bloomFilterAddressCheck+0xdaa>
    5a62:	f7ff f9b8 	bl	4dd6 <bloomFilterAddressCheck+0x11a>
    5a66:	1c0d      	adds	r5, r1, #0
    5a68:	b2a8      	uxth	r0, r5
    5a6a:	4959      	ldr	r1, [pc, #356]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a6c:	0040      	lsls	r0, r0, #1
    5a6e:	4041      	eors	r1, r0
    5a70:	b289      	uxth	r1, r1
    5a72:	0068      	lsls	r0, r5, #1
    5a74:	042b      	lsls	r3, r5, #16
    5a76:	d401      	bmi.n	5a7c <bloomFilterAddressCheck+0xdc0>
    5a78:	f7ff f9b7 	bl	4dea <bloomFilterAddressCheck+0x12e>
    5a7c:	1c08      	adds	r0, r1, #0
    5a7e:	b285      	uxth	r5, r0
    5a80:	4953      	ldr	r1, [pc, #332]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a82:	006d      	lsls	r5, r5, #1
    5a84:	4069      	eors	r1, r5
    5a86:	b289      	uxth	r1, r1
    5a88:	0045      	lsls	r5, r0, #1
    5a8a:	0403      	lsls	r3, r0, #16
    5a8c:	d401      	bmi.n	5a92 <bloomFilterAddressCheck+0xdd6>
    5a8e:	f7ff f9b6 	bl	4dfe <bloomFilterAddressCheck+0x142>
    5a92:	1c0d      	adds	r5, r1, #0
    5a94:	b2a8      	uxth	r0, r5
    5a96:	494e      	ldr	r1, [pc, #312]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5a98:	0040      	lsls	r0, r0, #1
    5a9a:	4041      	eors	r1, r0
    5a9c:	b289      	uxth	r1, r1
    5a9e:	0068      	lsls	r0, r5, #1
    5aa0:	042b      	lsls	r3, r5, #16
    5aa2:	d401      	bmi.n	5aa8 <bloomFilterAddressCheck+0xdec>
    5aa4:	f7ff f9b5 	bl	4e12 <bloomFilterAddressCheck+0x156>
    5aa8:	1c08      	adds	r0, r1, #0
    5aaa:	b285      	uxth	r5, r0
    5aac:	4948      	ldr	r1, [pc, #288]	; (5bd0 <bloomFilterAddressCheck+0xf14>)
    5aae:	006d      	lsls	r5, r5, #1
    5ab0:	4069      	eors	r1, r5
    5ab2:	b289      	uxth	r1, r1
    5ab4:	0045      	lsls	r5, r0, #1
    5ab6:	0403      	lsls	r3, r0, #16
    5ab8:	d401      	bmi.n	5abe <bloomFilterAddressCheck+0xe02>
    5aba:	f7ff f9b4 	bl	4e26 <bloomFilterAddressCheck+0x16a>
    5abe:	1c0d      	adds	r5, r1, #0
    5ac0:	f7ff f9b1 	bl	4e26 <bloomFilterAddressCheck+0x16a>
    5ac4:	4689      	mov	r9, r1
    5ac6:	f7ff f9bc 	bl	4e42 <bloomFilterAddressCheck+0x186>
    5aca:	4651      	mov	r1, sl
    5acc:	f7ff f9c9 	bl	4e62 <bloomFilterAddressCheck+0x1a6>
    5ad0:	464d      	mov	r5, r9
    5ad2:	f7ff f9d3 	bl	4e7c <bloomFilterAddressCheck+0x1c0>
    5ad6:	4689      	mov	r9, r1
    5ad8:	f7ff f9dd 	bl	4e96 <bloomFilterAddressCheck+0x1da>
    5adc:	1c0d      	adds	r5, r1, #0
    5ade:	f7ff f9e9 	bl	4eb4 <bloomFilterAddressCheck+0x1f8>
    5ae2:	4689      	mov	r9, r1
    5ae4:	f7ff f9f3 	bl	4ece <bloomFilterAddressCheck+0x212>
    5ae8:	1c0d      	adds	r5, r1, #0
    5aea:	f7ff f9ff 	bl	4eec <bloomFilterAddressCheck+0x230>
    5aee:	468a      	mov	sl, r1
    5af0:	f7ff fa09 	bl	4f06 <bloomFilterAddressCheck+0x24a>
    5af4:	464d      	mov	r5, r9
    5af6:	f7ff fa19 	bl	4f2c <bloomFilterAddressCheck+0x270>
    5afa:	4655      	mov	r5, sl
    5afc:	f7ff fa26 	bl	4f4c <bloomFilterAddressCheck+0x290>
    5b00:	46d1      	mov	r9, sl
    5b02:	f7ff fa36 	bl	4f72 <bloomFilterAddressCheck+0x2b6>
    5b06:	46aa      	mov	sl, r5
    5b08:	f7ff fa43 	bl	4f92 <bloomFilterAddressCheck+0x2d6>
    5b0c:	46a9      	mov	r9, r5
    5b0e:	f7ff fa50 	bl	4fb2 <bloomFilterAddressCheck+0x2f6>
    5b12:	46aa      	mov	sl, r5
    5b14:	f7ff fa5d 	bl	4fd2 <bloomFilterAddressCheck+0x316>
    5b18:	46a9      	mov	r9, r5
    5b1a:	f7ff fa6a 	bl	4ff2 <bloomFilterAddressCheck+0x336>
    5b1e:	46aa      	mov	sl, r5
    5b20:	f7ff fa77 	bl	5012 <bloomFilterAddressCheck+0x356>
    5b24:	464d      	mov	r5, r9
    5b26:	f7ff fa87 	bl	5038 <bloomFilterAddressCheck+0x37c>
    5b2a:	4655      	mov	r5, sl
    5b2c:	f7ff fa99 	bl	5062 <bloomFilterAddressCheck+0x3a6>
    5b30:	46d1      	mov	r9, sl
    5b32:	f7ff faa7 	bl	5084 <bloomFilterAddressCheck+0x3c8>
    5b36:	46aa      	mov	sl, r5
    5b38:	f7ff faba 	bl	50b0 <bloomFilterAddressCheck+0x3f4>
    5b3c:	46a9      	mov	r9, r5
    5b3e:	f7ff fac7 	bl	50d0 <bloomFilterAddressCheck+0x414>
    5b42:	46aa      	mov	sl, r5
    5b44:	f7ff fad4 	bl	50f0 <bloomFilterAddressCheck+0x434>
    5b48:	46a9      	mov	r9, r5
    5b4a:	f7ff fae1 	bl	5110 <bloomFilterAddressCheck+0x454>
    5b4e:	46aa      	mov	sl, r5
    5b50:	f7ff faee 	bl	5130 <bloomFilterAddressCheck+0x474>
    5b54:	464d      	mov	r5, r9
    5b56:	f7ff fafe 	bl	5156 <bloomFilterAddressCheck+0x49a>
    5b5a:	4655      	mov	r5, sl
    5b5c:	f7ff fb10 	bl	5180 <bloomFilterAddressCheck+0x4c4>
    5b60:	46d1      	mov	r9, sl
    5b62:	f7ff fb1e 	bl	51a2 <bloomFilterAddressCheck+0x4e6>
    5b66:	46aa      	mov	sl, r5
    5b68:	f7ff fb2b 	bl	51c2 <bloomFilterAddressCheck+0x506>
    5b6c:	46a9      	mov	r9, r5
    5b6e:	f7ff fb38 	bl	51e2 <bloomFilterAddressCheck+0x526>
    5b72:	46aa      	mov	sl, r5
    5b74:	f7ff fb45 	bl	5202 <bloomFilterAddressCheck+0x546>
    5b78:	46a9      	mov	r9, r5
    5b7a:	f7ff fb52 	bl	5222 <bloomFilterAddressCheck+0x566>
    5b7e:	46aa      	mov	sl, r5
    5b80:	f7ff fb5f 	bl	5242 <bloomFilterAddressCheck+0x586>
    5b84:	464d      	mov	r5, r9
    5b86:	f7ff fb6f 	bl	5268 <bloomFilterAddressCheck+0x5ac>
    5b8a:	4655      	mov	r5, sl
    5b8c:	f7ff fb81 	bl	5292 <bloomFilterAddressCheck+0x5d6>
    5b90:	46ca      	mov	sl, r9
    5b92:	f7ff fb8f 	bl	52b4 <bloomFilterAddressCheck+0x5f8>
    5b96:	46a9      	mov	r9, r5
    5b98:	f7ff fb9c 	bl	52d4 <bloomFilterAddressCheck+0x618>
    5b9c:	46aa      	mov	sl, r5
    5b9e:	f7ff fba9 	bl	52f4 <bloomFilterAddressCheck+0x638>
    5ba2:	46a9      	mov	r9, r5
    5ba4:	f7ff fbb6 	bl	5314 <bloomFilterAddressCheck+0x658>
    5ba8:	46aa      	mov	sl, r5
    5baa:	f7ff fbc3 	bl	5334 <bloomFilterAddressCheck+0x678>
    5bae:	46a9      	mov	r9, r5
    5bb0:	f7ff fbd0 	bl	5354 <bloomFilterAddressCheck+0x698>
    5bb4:	1c2a      	adds	r2, r5, #0
    5bb6:	f7ff fbdf 	bl	5378 <bloomFilterAddressCheck+0x6bc>
    5bba:	4644      	mov	r4, r8
    5bbc:	e6d3      	b.n	5966 <bloomFilterAddressCheck+0xcaa>
    5bbe:	466b      	mov	r3, sp
    5bc0:	8a98      	ldrh	r0, [r3, #20]
    5bc2:	e6c6      	b.n	5952 <bloomFilterAddressCheck+0xc96>
    5bc4:	1c0c      	adds	r4, r1, #0
    5bc6:	e6b3      	b.n	5930 <bloomFilterAddressCheck+0xc74>
    5bc8:	ffff8005 	.word	0xffff8005
    5bcc:	00007461 	.word	0x00007461
    5bd0:	00001021 	.word	0x00001021
    5bd4:	1c19      	adds	r1, r3, #0
    5bd6:	b28a      	uxth	r2, r1
    5bd8:	4b52      	ldr	r3, [pc, #328]	; (5d24 <bloomFilterAddressCheck+0x1068>)
    5bda:	0052      	lsls	r2, r2, #1
    5bdc:	4053      	eors	r3, r2
    5bde:	b29b      	uxth	r3, r3
    5be0:	004a      	lsls	r2, r1, #1
    5be2:	0409      	lsls	r1, r1, #16
    5be4:	d400      	bmi.n	5be8 <bloomFilterAddressCheck+0xf2c>
    5be6:	e5bb      	b.n	5760 <bloomFilterAddressCheck+0xaa4>
    5be8:	1c1a      	adds	r2, r3, #0
    5bea:	b291      	uxth	r1, r2
    5bec:	4b4d      	ldr	r3, [pc, #308]	; (5d24 <bloomFilterAddressCheck+0x1068>)
    5bee:	0049      	lsls	r1, r1, #1
    5bf0:	404b      	eors	r3, r1
    5bf2:	b29b      	uxth	r3, r3
    5bf4:	0055      	lsls	r5, r2, #1
    5bf6:	0412      	lsls	r2, r2, #16
    5bf8:	d400      	bmi.n	5bfc <bloomFilterAddressCheck+0xf40>
    5bfa:	e5ba      	b.n	5772 <bloomFilterAddressCheck+0xab6>
    5bfc:	1c1d      	adds	r5, r3, #0
    5bfe:	e5b8      	b.n	5772 <bloomFilterAddressCheck+0xab6>
    5c00:	1c1a      	adds	r2, r3, #0
    5c02:	e59b      	b.n	573c <bloomFilterAddressCheck+0xa80>
    5c04:	1c19      	adds	r1, r3, #0
    5c06:	e590      	b.n	572a <bloomFilterAddressCheck+0xa6e>
    5c08:	1c1a      	adds	r2, r3, #0
    5c0a:	e585      	b.n	5718 <bloomFilterAddressCheck+0xa5c>
    5c0c:	1c11      	adds	r1, r2, #0
    5c0e:	e57a      	b.n	5706 <bloomFilterAddressCheck+0xa4a>
    5c10:	1c0b      	adds	r3, r1, #0
    5c12:	e56f      	b.n	56f4 <bloomFilterAddressCheck+0xa38>
    5c14:	1c1a      	adds	r2, r3, #0
    5c16:	e562      	b.n	56de <bloomFilterAddressCheck+0xa22>
    5c18:	1c19      	adds	r1, r3, #0
    5c1a:	e557      	b.n	56cc <bloomFilterAddressCheck+0xa10>
    5c1c:	1c1a      	adds	r2, r3, #0
    5c1e:	e54c      	b.n	56ba <bloomFilterAddressCheck+0x9fe>
    5c20:	1c19      	adds	r1, r3, #0
    5c22:	e541      	b.n	56a8 <bloomFilterAddressCheck+0x9ec>
    5c24:	1c1a      	adds	r2, r3, #0
    5c26:	e536      	b.n	5696 <bloomFilterAddressCheck+0x9da>
    5c28:	1c19      	adds	r1, r3, #0
    5c2a:	e52b      	b.n	5684 <bloomFilterAddressCheck+0x9c8>
    5c2c:	1c0a      	adds	r2, r1, #0
    5c2e:	e520      	b.n	5672 <bloomFilterAddressCheck+0x9b6>
    5c30:	1c13      	adds	r3, r2, #0
    5c32:	e515      	b.n	5660 <bloomFilterAddressCheck+0x9a4>
    5c34:	1c02      	adds	r2, r0, #0
    5c36:	e509      	b.n	564c <bloomFilterAddressCheck+0x990>
    5c38:	1c03      	adds	r3, r0, #0
    5c3a:	e4fd      	b.n	5638 <bloomFilterAddressCheck+0x97c>
    5c3c:	1c02      	adds	r2, r0, #0
    5c3e:	e4f1      	b.n	5624 <bloomFilterAddressCheck+0x968>
    5c40:	1c03      	adds	r3, r0, #0
    5c42:	e4e5      	b.n	5610 <bloomFilterAddressCheck+0x954>
    5c44:	1c02      	adds	r2, r0, #0
    5c46:	e4d9      	b.n	55fc <bloomFilterAddressCheck+0x940>
    5c48:	1c03      	adds	r3, r0, #0
    5c4a:	e4cd      	b.n	55e8 <bloomFilterAddressCheck+0x92c>
    5c4c:	1c02      	adds	r2, r0, #0
    5c4e:	e4c1      	b.n	55d4 <bloomFilterAddressCheck+0x918>
    5c50:	1c23      	adds	r3, r4, #0
    5c52:	e4b5      	b.n	55c0 <bloomFilterAddressCheck+0x904>
    5c54:	1c22      	adds	r2, r4, #0
    5c56:	e4a8      	b.n	55aa <bloomFilterAddressCheck+0x8ee>
    5c58:	1c23      	adds	r3, r4, #0
    5c5a:	e49c      	b.n	5596 <bloomFilterAddressCheck+0x8da>
    5c5c:	1c22      	adds	r2, r4, #0
    5c5e:	e490      	b.n	5582 <bloomFilterAddressCheck+0x8c6>
    5c60:	1c23      	adds	r3, r4, #0
    5c62:	e484      	b.n	556e <bloomFilterAddressCheck+0x8b2>
    5c64:	1c22      	adds	r2, r4, #0
    5c66:	e478      	b.n	555a <bloomFilterAddressCheck+0x89e>
    5c68:	1c23      	adds	r3, r4, #0
    5c6a:	e46c      	b.n	5546 <bloomFilterAddressCheck+0x88a>
    5c6c:	1c22      	adds	r2, r4, #0
    5c6e:	e460      	b.n	5532 <bloomFilterAddressCheck+0x876>
    5c70:	1c2b      	adds	r3, r5, #0
    5c72:	e454      	b.n	551e <bloomFilterAddressCheck+0x862>
    5c74:	1c2a      	adds	r2, r5, #0
    5c76:	e447      	b.n	5508 <bloomFilterAddressCheck+0x84c>
    5c78:	1c2b      	adds	r3, r5, #0
    5c7a:	e43b      	b.n	54f4 <bloomFilterAddressCheck+0x838>
    5c7c:	1c19      	adds	r1, r3, #0
    5c7e:	b28a      	uxth	r2, r1
    5c80:	4b28      	ldr	r3, [pc, #160]	; (5d24 <bloomFilterAddressCheck+0x1068>)
    5c82:	0052      	lsls	r2, r2, #1
    5c84:	4053      	eors	r3, r2
    5c86:	b29b      	uxth	r3, r3
    5c88:	0048      	lsls	r0, r1, #1
    5c8a:	040a      	lsls	r2, r1, #16
    5c8c:	d400      	bmi.n	5c90 <bloomFilterAddressCheck+0xfd4>
    5c8e:	e5fe      	b.n	588e <bloomFilterAddressCheck+0xbd2>
    5c90:	1c18      	adds	r0, r3, #0
    5c92:	b282      	uxth	r2, r0
    5c94:	4b23      	ldr	r3, [pc, #140]	; (5d24 <bloomFilterAddressCheck+0x1068>)
    5c96:	0052      	lsls	r2, r2, #1
    5c98:	4053      	eors	r3, r2
    5c9a:	b29b      	uxth	r3, r3
    5c9c:	0042      	lsls	r2, r0, #1
    5c9e:	0401      	lsls	r1, r0, #16
    5ca0:	d400      	bmi.n	5ca4 <bloomFilterAddressCheck+0xfe8>
    5ca2:	e5fd      	b.n	58a0 <bloomFilterAddressCheck+0xbe4>
    5ca4:	1c1a      	adds	r2, r3, #0
    5ca6:	e5fb      	b.n	58a0 <bloomFilterAddressCheck+0xbe4>
    5ca8:	1c1a      	adds	r2, r3, #0
    5caa:	e5de      	b.n	586a <bloomFilterAddressCheck+0xbae>
    5cac:	1c19      	adds	r1, r3, #0
    5cae:	e5d3      	b.n	5858 <bloomFilterAddressCheck+0xb9c>
    5cb0:	1c1a      	adds	r2, r3, #0
    5cb2:	e5c8      	b.n	5846 <bloomFilterAddressCheck+0xb8a>
    5cb4:	1c11      	adds	r1, r2, #0
    5cb6:	e5bd      	b.n	5834 <bloomFilterAddressCheck+0xb78>
    5cb8:	1c13      	adds	r3, r2, #0
    5cba:	e5b2      	b.n	5822 <bloomFilterAddressCheck+0xb66>
    5cbc:	1c1d      	adds	r5, r3, #0
    5cbe:	e5a2      	b.n	5806 <bloomFilterAddressCheck+0xb4a>
    5cc0:	1c1a      	adds	r2, r3, #0
    5cc2:	e597      	b.n	57f4 <bloomFilterAddressCheck+0xb38>
    5cc4:	1c19      	adds	r1, r3, #0
    5cc6:	e58c      	b.n	57e2 <bloomFilterAddressCheck+0xb26>
    5cc8:	1c1a      	adds	r2, r3, #0
    5cca:	e581      	b.n	57d0 <bloomFilterAddressCheck+0xb14>
    5ccc:	1c19      	adds	r1, r3, #0
    5cce:	e576      	b.n	57be <bloomFilterAddressCheck+0xb02>
    5cd0:	1c1a      	adds	r2, r3, #0
    5cd2:	e56b      	b.n	57ac <bloomFilterAddressCheck+0xaf0>
    5cd4:	1c11      	adds	r1, r2, #0
    5cd6:	e560      	b.n	579a <bloomFilterAddressCheck+0xade>
    5cd8:	1c13      	adds	r3, r2, #0
    5cda:	e555      	b.n	5788 <bloomFilterAddressCheck+0xacc>
    5cdc:	1c0a      	adds	r2, r1, #0
    5cde:	e61d      	b.n	591c <bloomFilterAddressCheck+0xc60>
    5ce0:	1c0b      	adds	r3, r1, #0
    5ce2:	e611      	b.n	5908 <bloomFilterAddressCheck+0xc4c>
    5ce4:	1c0a      	adds	r2, r1, #0
    5ce6:	e605      	b.n	58f4 <bloomFilterAddressCheck+0xc38>
    5ce8:	1c0b      	adds	r3, r1, #0
    5cea:	e5f9      	b.n	58e0 <bloomFilterAddressCheck+0xc24>
    5cec:	1c0a      	adds	r2, r1, #0
    5cee:	e5ed      	b.n	58cc <bloomFilterAddressCheck+0xc10>
    5cf0:	1c03      	adds	r3, r0, #0
    5cf2:	e5e1      	b.n	58b8 <bloomFilterAddressCheck+0xbfc>
    5cf4:	1c2a      	adds	r2, r5, #0
    5cf6:	f7ff fbf3 	bl	54e0 <bloomFilterAddressCheck+0x824>
    5cfa:	1c2b      	adds	r3, r5, #0
    5cfc:	f7ff fbe5 	bl	54ca <bloomFilterAddressCheck+0x80e>
    5d00:	1c2a      	adds	r2, r5, #0
    5d02:	f7ff fbd7 	bl	54b4 <bloomFilterAddressCheck+0x7f8>
    5d06:	1c2b      	adds	r3, r5, #0
    5d08:	f7ff fbc9 	bl	549e <bloomFilterAddressCheck+0x7e2>
    5d0c:	1c2a      	adds	r2, r5, #0
    5d0e:	f7ff fbbb 	bl	5488 <bloomFilterAddressCheck+0x7cc>
    5d12:	1c13      	adds	r3, r2, #0
    5d14:	f7ff fbac 	bl	5470 <bloomFilterAddressCheck+0x7b4>
    5d18:	464a      	mov	r2, r9
    5d1a:	f7ff fb8e 	bl	543a <bloomFilterAddressCheck+0x77e>
    5d1e:	1c2a      	adds	r2, r5, #0
    5d20:	f7ff fb4a 	bl	53b8 <bloomFilterAddressCheck+0x6fc>
    5d24:	ffff8005 	.word	0xffff8005

00005d28 <MiApp_SubscribeDataIndicationCallback>:
    5d28:	2800      	cmp	r0, #0
    5d2a:	d003      	beq.n	5d34 <MiApp_SubscribeDataIndicationCallback+0xc>
    5d2c:	4b02      	ldr	r3, [pc, #8]	; (5d38 <MiApp_SubscribeDataIndicationCallback+0x10>)
    5d2e:	6018      	str	r0, [r3, #0]
    5d30:	2001      	movs	r0, #1
    5d32:	4770      	bx	lr
    5d34:	2000      	movs	r0, #0
    5d36:	e7fc      	b.n	5d32 <MiApp_SubscribeDataIndicationCallback+0xa>
    5d38:	200002ac 	.word	0x200002ac

00005d3c <prepareGenericHeader>:
    5d3c:	b510      	push	{r4, lr}
    5d3e:	2403      	movs	r4, #3
    5d40:	7018      	strb	r0, [r3, #0]
    5d42:	7858      	ldrb	r0, [r3, #1]
    5d44:	809a      	strh	r2, [r3, #4]
    5d46:	43a0      	bics	r0, r4
    5d48:	2401      	movs	r4, #1
    5d4a:	4304      	orrs	r4, r0
    5d4c:	20f7      	movs	r0, #247	; 0xf7
    5d4e:	4020      	ands	r0, r4
    5d50:	2404      	movs	r4, #4
    5d52:	4320      	orrs	r0, r4
    5d54:	2447      	movs	r4, #71	; 0x47
    5d56:	4020      	ands	r0, r4
    5d58:	7058      	strb	r0, [r3, #1]
    5d5a:	4802      	ldr	r0, [pc, #8]	; (5d64 <prepareGenericHeader+0x28>)
    5d5c:	80d9      	strh	r1, [r3, #6]
    5d5e:	8800      	ldrh	r0, [r0, #0]
    5d60:	8058      	strh	r0, [r3, #2]
    5d62:	bd10      	pop	{r4, pc}
    5d64:	200012d8 	.word	0x200012d8

00005d68 <generalFrameConstruct>:
    5d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d6a:	000c      	movs	r4, r1
    5d6c:	7802      	ldrb	r2, [r0, #0]
    5d6e:	0003      	movs	r3, r0
    5d70:	700a      	strb	r2, [r1, #0]
    5d72:	7842      	ldrb	r2, [r0, #1]
    5d74:	704a      	strb	r2, [r1, #1]
    5d76:	491d      	ldr	r1, [pc, #116]	; (5dec <generalFrameConstruct+0x84>)
    5d78:	780a      	ldrb	r2, [r1, #0]
    5d7a:	3201      	adds	r2, #1
    5d7c:	b2d2      	uxtb	r2, r2
    5d7e:	70a2      	strb	r2, [r4, #2]
    5d80:	700a      	strb	r2, [r1, #0]
    5d82:	7842      	ldrb	r2, [r0, #1]
    5d84:	0691      	lsls	r1, r2, #26
    5d86:	d42b      	bmi.n	5de0 <generalFrameConstruct+0x78>
    5d88:	8842      	ldrh	r2, [r0, #2]
    5d8a:	2516      	movs	r5, #22
    5d8c:	70e2      	strb	r2, [r4, #3]
    5d8e:	8842      	ldrh	r2, [r0, #2]
    5d90:	260e      	movs	r6, #14
    5d92:	0a12      	lsrs	r2, r2, #8
    5d94:	7122      	strb	r2, [r4, #4]
    5d96:	8882      	ldrh	r2, [r0, #4]
    5d98:	210a      	movs	r1, #10
    5d9a:	7162      	strb	r2, [r4, #5]
    5d9c:	8882      	ldrh	r2, [r0, #4]
    5d9e:	2709      	movs	r7, #9
    5da0:	0a12      	lsrs	r2, r2, #8
    5da2:	71a2      	strb	r2, [r4, #6]
    5da4:	88c2      	ldrh	r2, [r0, #6]
    5da6:	71e2      	strb	r2, [r4, #7]
    5da8:	88c2      	ldrh	r2, [r0, #6]
    5daa:	0a12      	lsrs	r2, r2, #8
    5dac:	7222      	strb	r2, [r4, #8]
    5dae:	7842      	ldrb	r2, [r0, #1]
    5db0:	2009      	movs	r0, #9
    5db2:	0752      	lsls	r2, r2, #29
    5db4:	d513      	bpl.n	5dde <generalFrameConstruct+0x76>
    5db6:	4a0e      	ldr	r2, [pc, #56]	; (5df0 <generalFrameConstruct+0x88>)
    5db8:	6810      	ldr	r0, [r2, #0]
    5dba:	2220      	movs	r2, #32
    5dbc:	5c82      	ldrb	r2, [r0, r2]
    5dbe:	480d      	ldr	r0, [pc, #52]	; (5df4 <generalFrameConstruct+0x8c>)
    5dc0:	741a      	strb	r2, [r3, #16]
    5dc2:	6800      	ldr	r0, [r0, #0]
    5dc4:	3314      	adds	r3, #20
    5dc6:	6018      	str	r0, [r3, #0]
    5dc8:	55e2      	strb	r2, [r4, r7]
    5dca:	1860      	adds	r0, r4, r1
    5dcc:	2204      	movs	r2, #4
    5dce:	0019      	movs	r1, r3
    5dd0:	4f09      	ldr	r7, [pc, #36]	; (5df8 <generalFrameConstruct+0x90>)
    5dd2:	47b8      	blx	r7
    5dd4:	19a0      	adds	r0, r4, r6
    5dd6:	2208      	movs	r2, #8
    5dd8:	4908      	ldr	r1, [pc, #32]	; (5dfc <generalFrameConstruct+0x94>)
    5dda:	47b8      	blx	r7
    5ddc:	0028      	movs	r0, r5
    5dde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5de0:	2510      	movs	r5, #16
    5de2:	2608      	movs	r6, #8
    5de4:	2104      	movs	r1, #4
    5de6:	2703      	movs	r7, #3
    5de8:	2003      	movs	r0, #3
    5dea:	e7e2      	b.n	5db2 <generalFrameConstruct+0x4a>
    5dec:	200012c0 	.word	0x200012c0
    5df0:	200012a8 	.word	0x200012a8
    5df4:	20001328 	.word	0x20001328
    5df8:	000074d3 	.word	0x000074d3
    5dfc:	2000004c 	.word	0x2000004c

00005e00 <frameTransmit>:
    5e00:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e02:	4657      	mov	r7, sl
    5e04:	464e      	mov	r6, r9
    5e06:	46de      	mov	lr, fp
    5e08:	4645      	mov	r5, r8
    5e0a:	b5e0      	push	{r5, r6, r7, lr}
    5e0c:	b085      	sub	sp, #20
    5e0e:	4699      	mov	r9, r3
    5e10:	ab0e      	add	r3, sp, #56	; 0x38
    5e12:	781e      	ldrb	r6, [r3, #0]
    5e14:	ab10      	add	r3, sp, #64	; 0x40
    5e16:	781b      	ldrb	r3, [r3, #0]
    5e18:	0007      	movs	r7, r0
    5e1a:	469a      	mov	sl, r3
    5e1c:	2028      	movs	r0, #40	; 0x28
    5e1e:	4b45      	ldr	r3, [pc, #276]	; (5f34 <frameTransmit+0x134>)
    5e20:	4688      	mov	r8, r1
    5e22:	9203      	str	r2, [sp, #12]
    5e24:	4798      	blx	r3
    5e26:	1e04      	subs	r4, r0, #0
    5e28:	d100      	bne.n	5e2c <frameTransmit+0x2c>
    5e2a:	e081      	b.n	5f30 <frameTransmit+0x130>
    5e2c:	2300      	movs	r3, #0
    5e2e:	7603      	strb	r3, [r0, #24]
    5e30:	787b      	ldrb	r3, [r7, #1]
    5e32:	075b      	lsls	r3, r3, #29
    5e34:	d45b      	bmi.n	5eee <frameTransmit+0xee>
    5e36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5e38:	781a      	ldrb	r2, [r3, #0]
    5e3a:	785b      	ldrb	r3, [r3, #1]
    5e3c:	2e02      	cmp	r6, #2
    5e3e:	d06b      	beq.n	5f18 <frameTransmit+0x118>
    5e40:	2101      	movs	r1, #1
    5e42:	2200      	movs	r2, #0
    5e44:	2020      	movs	r0, #32
    5e46:	7e23      	ldrb	r3, [r4, #24]
    5e48:	0149      	lsls	r1, r1, #5
    5e4a:	4383      	bics	r3, r0
    5e4c:	430b      	orrs	r3, r1
    5e4e:	2104      	movs	r1, #4
    5e50:	0092      	lsls	r2, r2, #2
    5e52:	438b      	bics	r3, r1
    5e54:	4313      	orrs	r3, r2
    5e56:	2208      	movs	r2, #8
    5e58:	4393      	bics	r3, r2
    5e5a:	7623      	strb	r3, [r4, #24]
    5e5c:	4b36      	ldr	r3, [pc, #216]	; (5f38 <frameTransmit+0x138>)
    5e5e:	881a      	ldrh	r2, [r3, #0]
    5e60:	4b36      	ldr	r3, [pc, #216]	; (5f3c <frameTransmit+0x13c>)
    5e62:	429a      	cmp	r2, r3
    5e64:	d062      	beq.n	5f2c <frameTransmit+0x12c>
    5e66:	787a      	ldrb	r2, [r7, #1]
    5e68:	2301      	movs	r3, #1
    5e6a:	4211      	tst	r1, r2
    5e6c:	d136      	bne.n	5edc <frameTransmit+0xdc>
    5e6e:	2221      	movs	r2, #33	; 0x21
    5e70:	54a3      	strb	r3, [r4, r2]
    5e72:	1eb3      	subs	r3, r6, #2
    5e74:	425a      	negs	r2, r3
    5e76:	4153      	adcs	r3, r2
    5e78:	2220      	movs	r2, #32
    5e7a:	2101      	movs	r1, #1
    5e7c:	54a3      	strb	r3, [r4, r2]
    5e7e:	7e23      	ldrb	r3, [r4, #24]
    5e80:	089a      	lsrs	r2, r3, #2
    5e82:	4051      	eors	r1, r2
    5e84:	2201      	movs	r2, #1
    5e86:	400a      	ands	r2, r1
    5e88:	2140      	movs	r1, #64	; 0x40
    5e8a:	0192      	lsls	r2, r2, #6
    5e8c:	438b      	bics	r3, r1
    5e8e:	4313      	orrs	r3, r2
    5e90:	2280      	movs	r2, #128	; 0x80
    5e92:	4252      	negs	r2, r2
    5e94:	4313      	orrs	r3, r2
    5e96:	7623      	strb	r3, [r4, #24]
    5e98:	887b      	ldrh	r3, [r7, #2]
    5e9a:	0027      	movs	r7, r4
    5e9c:	8463      	strh	r3, [r4, #34]	; 0x22
    5e9e:	464b      	mov	r3, r9
    5ea0:	3708      	adds	r7, #8
    5ea2:	6163      	str	r3, [r4, #20]
    5ea4:	0032      	movs	r2, r6
    5ea6:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5ea8:	4b25      	ldr	r3, [pc, #148]	; (5f40 <frameTransmit+0x140>)
    5eaa:	0038      	movs	r0, r7
    5eac:	4798      	blx	r3
    5eae:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5eb0:	4652      	mov	r2, sl
    5eb2:	6123      	str	r3, [r4, #16]
    5eb4:	2325      	movs	r3, #37	; 0x25
    5eb6:	61e7      	str	r7, [r4, #28]
    5eb8:	54e2      	strb	r2, [r4, r3]
    5eba:	9b03      	ldr	r3, [sp, #12]
    5ebc:	4821      	ldr	r0, [pc, #132]	; (5f44 <frameTransmit+0x144>)
    5ebe:	4443      	add	r3, r8
    5ec0:	001d      	movs	r5, r3
    5ec2:	2324      	movs	r3, #36	; 0x24
    5ec4:	0021      	movs	r1, r4
    5ec6:	54e5      	strb	r5, [r4, r3]
    5ec8:	4b1f      	ldr	r3, [pc, #124]	; (5f48 <frameTransmit+0x148>)
    5eca:	4798      	blx	r3
    5ecc:	2001      	movs	r0, #1
    5ece:	b005      	add	sp, #20
    5ed0:	bc3c      	pop	{r2, r3, r4, r5}
    5ed2:	4690      	mov	r8, r2
    5ed4:	4699      	mov	r9, r3
    5ed6:	46a2      	mov	sl, r4
    5ed8:	46ab      	mov	fp, r5
    5eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5edc:	2100      	movs	r1, #0
    5ede:	4a1b      	ldr	r2, [pc, #108]	; (5f4c <frameTransmit+0x14c>)
    5ee0:	7812      	ldrb	r2, [r2, #0]
    5ee2:	3a06      	subs	r2, #6
    5ee4:	b2d2      	uxtb	r2, r2
    5ee6:	4293      	cmp	r3, r2
    5ee8:	4149      	adcs	r1, r1
    5eea:	b2cb      	uxtb	r3, r1
    5eec:	e7bf      	b.n	5e6e <frameTransmit+0x6e>
    5eee:	4b18      	ldr	r3, [pc, #96]	; (5f50 <frameTransmit+0x150>)
    5ef0:	0030      	movs	r0, r6
    5ef2:	4798      	blx	r3
    5ef4:	464b      	mov	r3, r9
    5ef6:	9000      	str	r0, [sp, #0]
    5ef8:	9a03      	ldr	r2, [sp, #12]
    5efa:	4641      	mov	r1, r8
    5efc:	0038      	movs	r0, r7
    5efe:	4d15      	ldr	r5, [pc, #84]	; (5f54 <frameTransmit+0x154>)
    5f00:	47a8      	blx	r5
    5f02:	28ff      	cmp	r0, #255	; 0xff
    5f04:	d014      	beq.n	5f30 <frameTransmit+0x130>
    5f06:	9b03      	ldr	r3, [sp, #12]
    5f08:	181d      	adds	r5, r3, r0
    5f0a:	b2eb      	uxtb	r3, r5
    5f0c:	9303      	str	r3, [sp, #12]
    5f0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5f10:	781a      	ldrb	r2, [r3, #0]
    5f12:	785b      	ldrb	r3, [r3, #1]
    5f14:	2e02      	cmp	r6, #2
    5f16:	d193      	bne.n	5e40 <frameTransmit+0x40>
    5f18:	021b      	lsls	r3, r3, #8
    5f1a:	189b      	adds	r3, r3, r2
    5f1c:	4a07      	ldr	r2, [pc, #28]	; (5f3c <frameTransmit+0x13c>)
    5f1e:	b29b      	uxth	r3, r3
    5f20:	4293      	cmp	r3, r2
    5f22:	d000      	beq.n	5f26 <frameTransmit+0x126>
    5f24:	e78c      	b.n	5e40 <frameTransmit+0x40>
    5f26:	2100      	movs	r1, #0
    5f28:	2201      	movs	r2, #1
    5f2a:	e78b      	b.n	5e44 <frameTransmit+0x44>
    5f2c:	2300      	movs	r3, #0
    5f2e:	e79e      	b.n	5e6e <frameTransmit+0x6e>
    5f30:	2000      	movs	r0, #0
    5f32:	e7cc      	b.n	5ece <frameTransmit+0xce>
    5f34:	00002bc9 	.word	0x00002bc9
    5f38:	200012ec 	.word	0x200012ec
    5f3c:	0000ffff 	.word	0x0000ffff
    5f40:	000074d3 	.word	0x000074d3
    5f44:	200012e0 	.word	0x200012e0
    5f48:	00002cf1 	.word	0x00002cf1
    5f4c:	20000294 	.word	0x20000294
    5f50:	00006f9d 	.word	0x00006f9d
    5f54:	00006fc1 	.word	0x00006fc1

00005f58 <frameParse>:
    5f58:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f5a:	464e      	mov	r6, r9
    5f5c:	4645      	mov	r5, r8
    5f5e:	46de      	mov	lr, fp
    5f60:	4657      	mov	r7, sl
    5f62:	b5e0      	push	{r5, r6, r7, lr}
    5f64:	6885      	ldr	r5, [r0, #8]
    5f66:	b09d      	sub	sp, #116	; 0x74
    5f68:	782b      	ldrb	r3, [r5, #0]
    5f6a:	ac0c      	add	r4, sp, #48	; 0x30
    5f6c:	7023      	strb	r3, [r4, #0]
    5f6e:	786b      	ldrb	r3, [r5, #1]
    5f70:	0006      	movs	r6, r0
    5f72:	7063      	strb	r3, [r4, #1]
    5f74:	78ab      	ldrb	r3, [r5, #2]
    5f76:	7223      	strb	r3, [r4, #8]
    5f78:	7bc3      	ldrb	r3, [r0, #15]
    5f7a:	2b00      	cmp	r3, #0
    5f7c:	d015      	beq.n	5faa <frameParse+0x52>
    5f7e:	7863      	ldrb	r3, [r4, #1]
    5f80:	069a      	lsls	r2, r3, #26
    5f82:	d400      	bmi.n	5f86 <frameParse+0x2e>
    5f84:	e0b5      	b.n	60f2 <frameParse+0x19a>
    5f86:	6873      	ldr	r3, [r6, #4]
    5f88:	4698      	mov	r8, r3
    5f8a:	8a33      	ldrh	r3, [r6, #16]
    5f8c:	8063      	strh	r3, [r4, #2]
    5f8e:	4643      	mov	r3, r8
    5f90:	785a      	ldrb	r2, [r3, #1]
    5f92:	781b      	ldrb	r3, [r3, #0]
    5f94:	0212      	lsls	r2, r2, #8
    5f96:	4313      	orrs	r3, r2
    5f98:	80e3      	strh	r3, [r4, #6]
    5f9a:	2302      	movs	r3, #2
    5f9c:	469a      	mov	sl, r3
    5f9e:	7833      	ldrb	r3, [r6, #0]
    5fa0:	075b      	lsls	r3, r3, #29
    5fa2:	d40f      	bmi.n	5fc4 <frameParse+0x6c>
    5fa4:	4b7f      	ldr	r3, [pc, #508]	; (61a4 <frameParse+0x24c>)
    5fa6:	881b      	ldrh	r3, [r3, #0]
    5fa8:	e00e      	b.n	5fc8 <frameParse+0x70>
    5faa:	7863      	ldrb	r3, [r4, #1]
    5fac:	069a      	lsls	r2, r3, #26
    5fae:	d400      	bmi.n	5fb2 <frameParse+0x5a>
    5fb0:	e07c      	b.n	60ac <frameParse+0x154>
    5fb2:	6873      	ldr	r3, [r6, #4]
    5fb4:	4698      	mov	r8, r3
    5fb6:	8a33      	ldrh	r3, [r6, #16]
    5fb8:	8063      	strh	r3, [r4, #2]
    5fba:	2308      	movs	r3, #8
    5fbc:	469a      	mov	sl, r3
    5fbe:	7833      	ldrb	r3, [r6, #0]
    5fc0:	075b      	lsls	r3, r3, #29
    5fc2:	d5ef      	bpl.n	5fa4 <frameParse+0x4c>
    5fc4:	2301      	movs	r3, #1
    5fc6:	425b      	negs	r3, r3
    5fc8:	2210      	movs	r2, #16
    5fca:	80a3      	strh	r3, [r4, #4]
    5fcc:	7863      	ldrb	r3, [r4, #1]
    5fce:	4691      	mov	r9, r2
    5fd0:	4693      	mov	fp, r2
    5fd2:	2708      	movs	r7, #8
    5fd4:	2104      	movs	r1, #4
    5fd6:	3a0d      	subs	r2, #13
    5fd8:	075b      	lsls	r3, r3, #29
    5fda:	d400      	bmi.n	5fde <frameParse+0x86>
    5fdc:	e082      	b.n	60e4 <frameParse+0x18c>
    5fde:	5cab      	ldrb	r3, [r5, r2]
    5fe0:	1869      	adds	r1, r5, r1
    5fe2:	7423      	strb	r3, [r4, #16]
    5fe4:	2204      	movs	r2, #4
    5fe6:	4b70      	ldr	r3, [pc, #448]	; (61a8 <frameParse+0x250>)
    5fe8:	a811      	add	r0, sp, #68	; 0x44
    5fea:	4798      	blx	r3
    5fec:	19e9      	adds	r1, r5, r7
    5fee:	2208      	movs	r2, #8
    5ff0:	4b6d      	ldr	r3, [pc, #436]	; (61a8 <frameParse+0x250>)
    5ff2:	a812      	add	r0, sp, #72	; 0x48
    5ff4:	4798      	blx	r3
    5ff6:	465a      	mov	r2, fp
    5ff8:	7b33      	ldrb	r3, [r6, #12]
    5ffa:	4650      	mov	r0, sl
    5ffc:	1a9b      	subs	r3, r3, r2
    5ffe:	b2db      	uxtb	r3, r3
    6000:	001f      	movs	r7, r3
    6002:	9306      	str	r3, [sp, #24]
    6004:	4b69      	ldr	r3, [pc, #420]	; (61ac <frameParse+0x254>)
    6006:	4798      	blx	r3
    6008:	9001      	str	r0, [sp, #4]
    600a:	68b3      	ldr	r3, [r6, #8]
    600c:	465a      	mov	r2, fp
    600e:	9300      	str	r3, [sp, #0]
    6010:	a912      	add	r1, sp, #72	; 0x48
    6012:	003b      	movs	r3, r7
    6014:	0020      	movs	r0, r4
    6016:	4f66      	ldr	r7, [pc, #408]	; (61b0 <frameParse+0x258>)
    6018:	47b8      	blx	r7
    601a:	9005      	str	r0, [sp, #20]
    601c:	28ff      	cmp	r0, #255	; 0xff
    601e:	d061      	beq.n	60e4 <frameParse+0x18c>
    6020:	88a2      	ldrh	r2, [r4, #4]
    6022:	4b64      	ldr	r3, [pc, #400]	; (61b4 <frameParse+0x25c>)
    6024:	429a      	cmp	r2, r3
    6026:	d967      	bls.n	60f8 <frameParse+0x1a0>
    6028:	2310      	movs	r3, #16
    602a:	7861      	ldrb	r1, [r4, #1]
    602c:	469b      	mov	fp, r3
    602e:	420b      	tst	r3, r1
    6030:	d004      	beq.n	603c <frameParse+0xe4>
    6032:	4b5c      	ldr	r3, [pc, #368]	; (61a4 <frameParse+0x24c>)
    6034:	881b      	ldrh	r3, [r3, #0]
    6036:	429a      	cmp	r2, r3
    6038:	d100      	bne.n	603c <frameParse+0xe4>
    603a:	e0cf      	b.n	61dc <frameParse+0x284>
    603c:	2303      	movs	r3, #3
    603e:	444d      	add	r5, r9
    6040:	400b      	ands	r3, r1
    6042:	2b01      	cmp	r3, #1
    6044:	d05d      	beq.n	6102 <frameParse+0x1aa>
    6046:	2b00      	cmp	r3, #0
    6048:	d14c      	bne.n	60e4 <frameParse+0x18c>
    604a:	4b5b      	ldr	r3, [pc, #364]	; (61b8 <frameParse+0x260>)
    604c:	781b      	ldrb	r3, [r3, #0]
    604e:	3b06      	subs	r3, #6
    6050:	2b01      	cmp	r3, #1
    6052:	d847      	bhi.n	60e4 <frameParse+0x18c>
    6054:	88a3      	ldrh	r3, [r4, #4]
    6056:	4a57      	ldr	r2, [pc, #348]	; (61b4 <frameParse+0x25c>)
    6058:	4293      	cmp	r3, r2
    605a:	d800      	bhi.n	605e <frameParse+0x106>
    605c:	e08d      	b.n	617a <frameParse+0x222>
    605e:	20ff      	movs	r0, #255	; 0xff
    6060:	4a50      	ldr	r2, [pc, #320]	; (61a4 <frameParse+0x24c>)
    6062:	8811      	ldrh	r1, [r2, #0]
    6064:	4208      	tst	r0, r1
    6066:	d100      	bne.n	606a <frameParse+0x112>
    6068:	e092      	b.n	6190 <frameParse+0x238>
    606a:	8811      	ldrh	r1, [r2, #0]
    606c:	0609      	lsls	r1, r1, #24
    606e:	d500      	bpl.n	6072 <frameParse+0x11a>
    6070:	e08e      	b.n	6190 <frameParse+0x238>
    6072:	4952      	ldr	r1, [pc, #328]	; (61bc <frameParse+0x264>)
    6074:	428b      	cmp	r3, r1
    6076:	d135      	bne.n	60e4 <frameParse+0x18c>
    6078:	8813      	ldrh	r3, [r2, #0]
    607a:	8813      	ldrh	r3, [r2, #0]
    607c:	061b      	lsls	r3, r3, #24
    607e:	d500      	bpl.n	6082 <frameParse+0x12a>
    6080:	e07b      	b.n	617a <frameParse+0x222>
    6082:	21ff      	movs	r1, #255	; 0xff
    6084:	8812      	ldrh	r2, [r2, #0]
    6086:	88e3      	ldrh	r3, [r4, #6]
    6088:	438a      	bics	r2, r1
    608a:	429a      	cmp	r2, r3
    608c:	d02a      	beq.n	60e4 <frameParse+0x18c>
    608e:	a814      	add	r0, sp, #80	; 0x50
    6090:	8003      	strh	r3, [r0, #0]
    6092:	9a05      	ldr	r2, [sp, #20]
    6094:	9b06      	ldr	r3, [sp, #24]
    6096:	6045      	str	r5, [r0, #4]
    6098:	1a9f      	subs	r7, r3, r2
    609a:	7207      	strb	r7, [r0, #8]
    609c:	7bb3      	ldrb	r3, [r6, #14]
    609e:	7283      	strb	r3, [r0, #10]
    60a0:	7b73      	ldrb	r3, [r6, #13]
    60a2:	7243      	strb	r3, [r0, #9]
    60a4:	4b46      	ldr	r3, [pc, #280]	; (61c0 <frameParse+0x268>)
    60a6:	681b      	ldr	r3, [r3, #0]
    60a8:	4798      	blx	r3
    60aa:	e01b      	b.n	60e4 <frameParse+0x18c>
    60ac:	2208      	movs	r2, #8
    60ae:	4692      	mov	sl, r2
    60b0:	6872      	ldr	r2, [r6, #4]
    60b2:	7929      	ldrb	r1, [r5, #4]
    60b4:	4690      	mov	r8, r2
    60b6:	78ea      	ldrb	r2, [r5, #3]
    60b8:	0209      	lsls	r1, r1, #8
    60ba:	430a      	orrs	r2, r1
    60bc:	79a9      	ldrb	r1, [r5, #6]
    60be:	8062      	strh	r2, [r4, #2]
    60c0:	796a      	ldrb	r2, [r5, #5]
    60c2:	0209      	lsls	r1, r1, #8
    60c4:	430a      	orrs	r2, r1
    60c6:	7a29      	ldrb	r1, [r5, #8]
    60c8:	80a2      	strh	r2, [r4, #4]
    60ca:	79ea      	ldrb	r2, [r5, #7]
    60cc:	0209      	lsls	r1, r1, #8
    60ce:	430a      	orrs	r2, r1
    60d0:	80e2      	strh	r2, [r4, #6]
    60d2:	2216      	movs	r2, #22
    60d4:	270e      	movs	r7, #14
    60d6:	4691      	mov	r9, r2
    60d8:	4693      	mov	fp, r2
    60da:	210a      	movs	r1, #10
    60dc:	3a0d      	subs	r2, #13
    60de:	075b      	lsls	r3, r3, #29
    60e0:	d500      	bpl.n	60e4 <frameParse+0x18c>
    60e2:	e77c      	b.n	5fde <frameParse+0x86>
    60e4:	b01d      	add	sp, #116	; 0x74
    60e6:	bc3c      	pop	{r2, r3, r4, r5}
    60e8:	4690      	mov	r8, r2
    60ea:	4699      	mov	r9, r3
    60ec:	46a2      	mov	sl, r4
    60ee:	46ab      	mov	fp, r5
    60f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    60f2:	2202      	movs	r2, #2
    60f4:	4692      	mov	sl, r2
    60f6:	e7db      	b.n	60b0 <frameParse+0x158>
    60f8:	4b2a      	ldr	r3, [pc, #168]	; (61a4 <frameParse+0x24c>)
    60fa:	881b      	ldrh	r3, [r3, #0]
    60fc:	429a      	cmp	r2, r3
    60fe:	d1f1      	bne.n	60e4 <frameParse+0x18c>
    6100:	e792      	b.n	6028 <frameParse+0xd0>
    6102:	782a      	ldrb	r2, [r5, #0]
    6104:	330e      	adds	r3, #14
    6106:	0011      	movs	r1, r2
    6108:	4399      	bics	r1, r3
    610a:	d038      	beq.n	617e <frameParse+0x226>
    610c:	2930      	cmp	r1, #48	; 0x30
    610e:	d1e9      	bne.n	60e4 <frameParse+0x18c>
    6110:	2a32      	cmp	r2, #50	; 0x32
    6112:	d1e7      	bne.n	60e4 <frameParse+0x18c>
    6114:	4b2b      	ldr	r3, [pc, #172]	; (61c4 <frameParse+0x26c>)
    6116:	4699      	mov	r9, r3
    6118:	7a1b      	ldrb	r3, [r3, #8]
    611a:	2b00      	cmp	r3, #0
    611c:	d0e2      	beq.n	60e4 <frameParse+0x18c>
    611e:	2300      	movs	r3, #0
    6120:	469b      	mov	fp, r3
    6122:	4b29      	ldr	r3, [pc, #164]	; (61c8 <frameParse+0x270>)
    6124:	46a8      	mov	r8, r5
    6126:	469a      	mov	sl, r3
    6128:	465d      	mov	r5, fp
    612a:	9f05      	ldr	r7, [sp, #20]
    612c:	46b3      	mov	fp, r6
    612e:	e00a      	b.n	6146 <frameParse+0x1ee>
    6130:	0031      	movs	r1, r6
    6132:	4648      	mov	r0, r9
    6134:	4b25      	ldr	r3, [pc, #148]	; (61cc <frameParse+0x274>)
    6136:	4798      	blx	r3
    6138:	464b      	mov	r3, r9
    613a:	3501      	adds	r5, #1
    613c:	7a1b      	ldrb	r3, [r3, #8]
    613e:	b2ed      	uxtb	r5, r5
    6140:	42ab      	cmp	r3, r5
    6142:	d800      	bhi.n	6146 <frameParse+0x1ee>
    6144:	e0e9      	b.n	631a <frameParse+0x3c2>
    6146:	2100      	movs	r1, #0
    6148:	4648      	mov	r0, r9
    614a:	47d0      	blx	sl
    614c:	1e06      	subs	r6, r0, #0
    614e:	d100      	bne.n	6152 <frameParse+0x1fa>
    6150:	e0e3      	b.n	631a <frameParse+0x3c2>
    6152:	2320      	movs	r3, #32
    6154:	7a22      	ldrb	r2, [r4, #8]
    6156:	5cc3      	ldrb	r3, [r0, r3]
    6158:	429a      	cmp	r2, r3
    615a:	d1e9      	bne.n	6130 <frameParse+0x1d8>
    615c:	88e2      	ldrh	r2, [r4, #6]
    615e:	8b83      	ldrh	r3, [r0, #28]
    6160:	429a      	cmp	r2, r3
    6162:	d1e5      	bne.n	6130 <frameParse+0x1d8>
    6164:	6883      	ldr	r3, [r0, #8]
    6166:	2b00      	cmp	r3, #0
    6168:	d003      	beq.n	6172 <frameParse+0x21a>
    616a:	7c80      	ldrb	r0, [r0, #18]
    616c:	0032      	movs	r2, r6
    616e:	2100      	movs	r1, #0
    6170:	4798      	blx	r3
    6172:	0030      	movs	r0, r6
    6174:	4b16      	ldr	r3, [pc, #88]	; (61d0 <frameParse+0x278>)
    6176:	4798      	blx	r3
    6178:	e7de      	b.n	6138 <frameParse+0x1e0>
    617a:	88e3      	ldrh	r3, [r4, #6]
    617c:	e787      	b.n	608e <frameParse+0x136>
    617e:	7bb3      	ldrb	r3, [r6, #14]
    6180:	0020      	movs	r0, r4
    6182:	9300      	str	r3, [sp, #0]
    6184:	4642      	mov	r2, r8
    6186:	002b      	movs	r3, r5
    6188:	4651      	mov	r1, sl
    618a:	4c12      	ldr	r4, [pc, #72]	; (61d4 <frameParse+0x27c>)
    618c:	47a0      	blx	r4
    618e:	e7a9      	b.n	60e4 <frameParse+0x18c>
    6190:	8811      	ldrh	r1, [r2, #0]
    6192:	0609      	lsls	r1, r1, #24
    6194:	d400      	bmi.n	6198 <frameParse+0x240>
    6196:	e770      	b.n	607a <frameParse+0x122>
    6198:	490f      	ldr	r1, [pc, #60]	; (61d8 <frameParse+0x280>)
    619a:	428b      	cmp	r3, r1
    619c:	d000      	beq.n	61a0 <frameParse+0x248>
    619e:	e76c      	b.n	607a <frameParse+0x122>
    61a0:	e7a0      	b.n	60e4 <frameParse+0x18c>
    61a2:	46c0      	nop			; (mov r8, r8)
    61a4:	200012ec 	.word	0x200012ec
    61a8:	000074d3 	.word	0x000074d3
    61ac:	00006f9d 	.word	0x00006f9d
    61b0:	000070c9 	.word	0x000070c9
    61b4:	0000fffc 	.word	0x0000fffc
    61b8:	20000294 	.word	0x20000294
    61bc:	0000ffff 	.word	0x0000ffff
    61c0:	200002ac 	.word	0x200002ac
    61c4:	200012ac 	.word	0x200012ac
    61c8:	00002d29 	.word	0x00002d29
    61cc:	00002cf1 	.word	0x00002cf1
    61d0:	00002c11 	.word	0x00002c11
    61d4:	00006ce1 	.word	0x00006ce1
    61d8:	0000fffd 	.word	0x0000fffd
    61dc:	88e3      	ldrh	r3, [r4, #6]
    61de:	2078      	movs	r0, #120	; 0x78
    61e0:	9308      	str	r3, [sp, #32]
    61e2:	7a23      	ldrb	r3, [r4, #8]
    61e4:	9309      	str	r3, [sp, #36]	; 0x24
    61e6:	4b55      	ldr	r3, [pc, #340]	; (633c <frameParse+0x3e4>)
    61e8:	4798      	blx	r3
    61ea:	1e07      	subs	r7, r0, #0
    61ec:	9007      	str	r0, [sp, #28]
    61ee:	d100      	bne.n	61f2 <frameParse+0x29a>
    61f0:	e08c      	b.n	630c <frameParse+0x3b4>
    61f2:	2330      	movs	r3, #48	; 0x30
    61f4:	a808      	add	r0, sp, #32
    61f6:	18c0      	adds	r0, r0, r3
    61f8:	33cf      	adds	r3, #207	; 0xcf
    61fa:	7003      	strb	r3, [r0, #0]
    61fc:	2331      	movs	r3, #49	; 0x31
    61fe:	a808      	add	r0, sp, #32
    6200:	18c0      	adds	r0, r0, r3
    6202:	7803      	ldrb	r3, [r0, #0]
    6204:	2003      	movs	r0, #3
    6206:	4383      	bics	r3, r0
    6208:	2001      	movs	r0, #1
    620a:	4318      	orrs	r0, r3
    620c:	23f7      	movs	r3, #247	; 0xf7
    620e:	4a4c      	ldr	r2, [pc, #304]	; (6340 <frameParse+0x3e8>)
    6210:	4003      	ands	r3, r0
    6212:	2004      	movs	r0, #4
    6214:	8811      	ldrh	r1, [r2, #0]
    6216:	2220      	movs	r2, #32
    6218:	4303      	orrs	r3, r0
    621a:	b2db      	uxtb	r3, r3
    621c:	4393      	bics	r3, r2
    621e:	325f      	adds	r2, #95	; 0x5f
    6220:	4013      	ands	r3, r2
    6222:	465a      	mov	r2, fp
    6224:	2031      	movs	r0, #49	; 0x31
    6226:	4393      	bics	r3, r2
    6228:	aa08      	add	r2, sp, #32
    622a:	1812      	adds	r2, r2, r0
    622c:	7013      	strb	r3, [r2, #0]
    622e:	4b45      	ldr	r3, [pc, #276]	; (6344 <frameParse+0x3ec>)
    6230:	aa08      	add	r2, sp, #32
    6232:	881b      	ldrh	r3, [r3, #0]
    6234:	86d1      	strh	r1, [r2, #54]	; 0x36
    6236:	8653      	strh	r3, [r2, #50]	; 0x32
    6238:	466b      	mov	r3, sp
    623a:	8c18      	ldrh	r0, [r3, #32]
    623c:	ab08      	add	r3, sp, #32
    623e:	8690      	strh	r0, [r2, #52]	; 0x34
    6240:	22ff      	movs	r2, #255	; 0xff
    6242:	703a      	strb	r2, [r7, #0]
    6244:	2231      	movs	r2, #49	; 0x31
    6246:	189b      	adds	r3, r3, r2
    6248:	781b      	ldrb	r3, [r3, #0]
    624a:	4a3f      	ldr	r2, [pc, #252]	; (6348 <frameParse+0x3f0>)
    624c:	707b      	strb	r3, [r7, #1]
    624e:	7813      	ldrb	r3, [r2, #0]
    6250:	3301      	adds	r3, #1
    6252:	b2db      	uxtb	r3, r3
    6254:	7013      	strb	r3, [r2, #0]
    6256:	2231      	movs	r2, #49	; 0x31
    6258:	70bb      	strb	r3, [r7, #2]
    625a:	ab08      	add	r3, sp, #32
    625c:	189b      	adds	r3, r3, r2
    625e:	781b      	ldrb	r3, [r3, #0]
    6260:	3a11      	subs	r2, #17
    6262:	421a      	tst	r2, r3
    6264:	d160      	bne.n	6328 <frameParse+0x3d0>
    6266:	aa08      	add	r2, sp, #32
    6268:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    626a:	200a      	movs	r0, #10
    626c:	70fa      	strb	r2, [r7, #3]
    626e:	aa08      	add	r2, sp, #32
    6270:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    6272:	0a12      	lsrs	r2, r2, #8
    6274:	713a      	strb	r2, [r7, #4]
    6276:	aa08      	add	r2, sp, #32
    6278:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    627a:	717a      	strb	r2, [r7, #5]
    627c:	aa08      	add	r2, sp, #32
    627e:	8e92      	ldrh	r2, [r2, #52]	; 0x34
    6280:	0a12      	lsrs	r2, r2, #8
    6282:	71ba      	strb	r2, [r7, #6]
    6284:	aa08      	add	r2, sp, #32
    6286:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
    6288:	71fa      	strb	r2, [r7, #7]
    628a:	aa08      	add	r2, sp, #32
    628c:	8ed2      	ldrh	r2, [r2, #54]	; 0x36
    628e:	0a12      	lsrs	r2, r2, #8
    6290:	723a      	strb	r2, [r7, #8]
    6292:	2216      	movs	r2, #22
    6294:	2709      	movs	r7, #9
    6296:	920a      	str	r2, [sp, #40]	; 0x28
    6298:	9208      	str	r2, [sp, #32]
    629a:	3a08      	subs	r2, #8
    629c:	4693      	mov	fp, r2
    629e:	3a05      	subs	r2, #5
    62a0:	075b      	lsls	r3, r3, #29
    62a2:	d51c      	bpl.n	62de <frameParse+0x386>
    62a4:	4b29      	ldr	r3, [pc, #164]	; (634c <frameParse+0x3f4>)
    62a6:	2740      	movs	r7, #64	; 0x40
    62a8:	6819      	ldr	r1, [r3, #0]
    62aa:	2320      	movs	r3, #32
    62ac:	5ccb      	ldrb	r3, [r1, r3]
    62ae:	a908      	add	r1, sp, #32
    62b0:	19c9      	adds	r1, r1, r7
    62b2:	9f07      	ldr	r7, [sp, #28]
    62b4:	700b      	strb	r3, [r1, #0]
    62b6:	46bc      	mov	ip, r7
    62b8:	4925      	ldr	r1, [pc, #148]	; (6350 <frameParse+0x3f8>)
    62ba:	4460      	add	r0, ip
    62bc:	6809      	ldr	r1, [r1, #0]
    62be:	9119      	str	r1, [sp, #100]	; 0x64
    62c0:	910b      	str	r1, [sp, #44]	; 0x2c
    62c2:	54bb      	strb	r3, [r7, r2]
    62c4:	a919      	add	r1, sp, #100	; 0x64
    62c6:	2204      	movs	r2, #4
    62c8:	4b22      	ldr	r3, [pc, #136]	; (6354 <frameParse+0x3fc>)
    62ca:	4798      	blx	r3
    62cc:	0039      	movs	r1, r7
    62ce:	4459      	add	r1, fp
    62d0:	0008      	movs	r0, r1
    62d2:	2208      	movs	r2, #8
    62d4:	4920      	ldr	r1, [pc, #128]	; (6358 <frameParse+0x400>)
    62d6:	4b1f      	ldr	r3, [pc, #124]	; (6354 <frameParse+0x3fc>)
    62d8:	4798      	blx	r3
    62da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    62dc:	9f08      	ldr	r7, [sp, #32]
    62de:	2324      	movs	r3, #36	; 0x24
    62e0:	4669      	mov	r1, sp
    62e2:	18c9      	adds	r1, r1, r3
    62e4:	7809      	ldrb	r1, [r1, #0]
    62e6:	9807      	ldr	r0, [sp, #28]
    62e8:	330e      	adds	r3, #14
    62ea:	7081      	strb	r1, [r0, #2]
    62ec:	5483      	strb	r3, [r0, r2]
    62ee:	2300      	movs	r3, #0
    62f0:	9303      	str	r3, [sp, #12]
    62f2:	9302      	str	r3, [sp, #8]
    62f4:	4643      	mov	r3, r8
    62f6:	9301      	str	r3, [sp, #4]
    62f8:	4653      	mov	r3, sl
    62fa:	0039      	movs	r1, r7
    62fc:	9300      	str	r3, [sp, #0]
    62fe:	2201      	movs	r2, #1
    6300:	0003      	movs	r3, r0
    6302:	4f16      	ldr	r7, [pc, #88]	; (635c <frameParse+0x404>)
    6304:	a814      	add	r0, sp, #80	; 0x50
    6306:	47b8      	blx	r7
    6308:	2800      	cmp	r0, #0
    630a:	d001      	beq.n	6310 <frameParse+0x3b8>
    630c:	7861      	ldrb	r1, [r4, #1]
    630e:	e695      	b.n	603c <frameParse+0xe4>
    6310:	9807      	ldr	r0, [sp, #28]
    6312:	4b13      	ldr	r3, [pc, #76]	; (6360 <frameParse+0x408>)
    6314:	4798      	blx	r3
    6316:	7861      	ldrb	r1, [r4, #1]
    6318:	e690      	b.n	603c <frameParse+0xe4>
    631a:	2303      	movs	r3, #3
    631c:	7862      	ldrb	r2, [r4, #1]
    631e:	4645      	mov	r5, r8
    6320:	465e      	mov	r6, fp
    6322:	9705      	str	r7, [sp, #20]
    6324:	4013      	ands	r3, r2
    6326:	e68e      	b.n	6046 <frameParse+0xee>
    6328:	2210      	movs	r2, #16
    632a:	920a      	str	r2, [sp, #40]	; 0x28
    632c:	9208      	str	r2, [sp, #32]
    632e:	3a08      	subs	r2, #8
    6330:	4693      	mov	fp, r2
    6332:	2004      	movs	r0, #4
    6334:	3a05      	subs	r2, #5
    6336:	2703      	movs	r7, #3
    6338:	e7b2      	b.n	62a0 <frameParse+0x348>
    633a:	46c0      	nop			; (mov r8, r8)
    633c:	00002bc9 	.word	0x00002bc9
    6340:	200012ec 	.word	0x200012ec
    6344:	200012d8 	.word	0x200012d8
    6348:	200012c0 	.word	0x200012c0
    634c:	200012a8 	.word	0x200012a8
    6350:	20001328 	.word	0x20001328
    6354:	000074d3 	.word	0x000074d3
    6358:	2000004c 	.word	0x2000004c
    635c:	00005e01 	.word	0x00005e01
    6360:	00002c11 	.word	0x00002c11

00006364 <sendDataFrame>:
    6364:	b5f0      	push	{r4, r5, r6, r7, lr}
    6366:	4657      	mov	r7, sl
    6368:	46de      	mov	lr, fp
    636a:	464e      	mov	r6, r9
    636c:	4645      	mov	r5, r8
    636e:	b5e0      	push	{r5, r6, r7, lr}
    6370:	b091      	sub	sp, #68	; 0x44
    6372:	ab04      	add	r3, sp, #16
    6374:	469c      	mov	ip, r3
    6376:	270e      	movs	r7, #14
    6378:	4b9a      	ldr	r3, [pc, #616]	; (65e4 <sendDataFrame+0x280>)
    637a:	4467      	add	r7, ip
    637c:	469a      	mov	sl, r3
    637e:	881b      	ldrh	r3, [r3, #0]
    6380:	4693      	mov	fp, r2
    6382:	b28a      	uxth	r2, r1
    6384:	0006      	movs	r6, r0
    6386:	9703      	str	r7, [sp, #12]
    6388:	8039      	strh	r1, [r7, #0]
    638a:	429a      	cmp	r2, r3
    638c:	d100      	bne.n	6390 <sendDataFrame+0x2c>
    638e:	e0c3      	b.n	6518 <sendDataFrame+0x1b4>
    6390:	2800      	cmp	r0, #0
    6392:	d100      	bne.n	6396 <sendDataFrame+0x32>
    6394:	e0c7      	b.n	6526 <sendDataFrame+0x1c2>
    6396:	2078      	movs	r0, #120	; 0x78
    6398:	4b93      	ldr	r3, [pc, #588]	; (65e8 <sendDataFrame+0x284>)
    639a:	4798      	blx	r3
    639c:	4680      	mov	r8, r0
    639e:	2800      	cmp	r0, #0
    63a0:	d100      	bne.n	63a4 <sendDataFrame+0x40>
    63a2:	e0bc      	b.n	651e <sendDataFrame+0x1ba>
    63a4:	2108      	movs	r1, #8
    63a6:	4b91      	ldr	r3, [pc, #580]	; (65ec <sendDataFrame+0x288>)
    63a8:	ac08      	add	r4, sp, #32
    63aa:	7862      	ldrb	r2, [r4, #1]
    63ac:	881b      	ldrh	r3, [r3, #0]
    63ae:	8bf5      	ldrh	r5, [r6, #30]
    63b0:	8bb7      	ldrh	r7, [r6, #28]
    63b2:	438a      	bics	r2, r1
    63b4:	8063      	strh	r3, [r4, #2]
    63b6:	2104      	movs	r1, #4
    63b8:	2303      	movs	r3, #3
    63ba:	80e5      	strh	r5, [r4, #6]
    63bc:	7e75      	ldrb	r5, [r6, #25]
    63be:	430a      	orrs	r2, r1
    63c0:	469c      	mov	ip, r3
    63c2:	2120      	movs	r1, #32
    63c4:	402b      	ands	r3, r5
    63c6:	4699      	mov	r9, r3
    63c8:	237f      	movs	r3, #127	; 0x7f
    63ca:	b2d2      	uxtb	r2, r2
    63cc:	438a      	bics	r2, r1
    63ce:	4013      	ands	r3, r2
    63d0:	4662      	mov	r2, ip
    63d2:	4393      	bics	r3, r2
    63d4:	320d      	adds	r2, #13
    63d6:	402a      	ands	r2, r5
    63d8:	464d      	mov	r5, r9
    63da:	431d      	orrs	r5, r3
    63dc:	2310      	movs	r3, #16
    63de:	20ff      	movs	r0, #255	; 0xff
    63e0:	439d      	bics	r5, r3
    63e2:	4643      	mov	r3, r8
    63e4:	4315      	orrs	r5, r2
    63e6:	4642      	mov	r2, r8
    63e8:	7065      	strb	r5, [r4, #1]
    63ea:	80a7      	strh	r7, [r4, #4]
    63ec:	7020      	strb	r0, [r4, #0]
    63ee:	7018      	strb	r0, [r3, #0]
    63f0:	7863      	ldrb	r3, [r4, #1]
    63f2:	4d7f      	ldr	r5, [pc, #508]	; (65f0 <sendDataFrame+0x28c>)
    63f4:	7053      	strb	r3, [r2, #1]
    63f6:	782b      	ldrb	r3, [r5, #0]
    63f8:	3301      	adds	r3, #1
    63fa:	b2db      	uxtb	r3, r3
    63fc:	7093      	strb	r3, [r2, #2]
    63fe:	702b      	strb	r3, [r5, #0]
    6400:	7863      	ldrb	r3, [r4, #1]
    6402:	4219      	tst	r1, r3
    6404:	d100      	bne.n	6408 <sendDataFrame+0xa4>
    6406:	e096      	b.n	6536 <sendDataFrame+0x1d2>
    6408:	2210      	movs	r2, #16
    640a:	2103      	movs	r1, #3
    640c:	0017      	movs	r7, r2
    640e:	9204      	str	r2, [sp, #16]
    6410:	3a08      	subs	r2, #8
    6412:	9206      	str	r2, [sp, #24]
    6414:	2003      	movs	r0, #3
    6416:	3a04      	subs	r2, #4
    6418:	9105      	str	r1, [sp, #20]
    641a:	075b      	lsls	r3, r3, #29
    641c:	d500      	bpl.n	6420 <sendDataFrame+0xbc>
    641e:	e0a6      	b.n	656e <sendDataFrame+0x20a>
    6420:	4b74      	ldr	r3, [pc, #464]	; (65f4 <sendDataFrame+0x290>)
    6422:	4699      	mov	r9, r3
    6424:	7cf3      	ldrb	r3, [r6, #19]
    6426:	2b00      	cmp	r3, #0
    6428:	d100      	bne.n	642c <sendDataFrame+0xc8>
    642a:	e0be      	b.n	65aa <sendDataFrame+0x246>
    642c:	2320      	movs	r3, #32
    642e:	4642      	mov	r2, r8
    6430:	5cf3      	ldrb	r3, [r6, r3]
    6432:	7093      	strb	r3, [r2, #2]
    6434:	782b      	ldrb	r3, [r5, #0]
    6436:	3b01      	subs	r3, #1
    6438:	702b      	strb	r3, [r5, #0]
    643a:	2538      	movs	r5, #56	; 0x38
    643c:	0031      	movs	r1, r6
    643e:	5d72      	ldrb	r2, [r6, r5]
    6440:	3139      	adds	r1, #57	; 0x39
    6442:	4440      	add	r0, r8
    6444:	47c8      	blx	r9
    6446:	5d73      	ldrb	r3, [r6, r5]
    6448:	2028      	movs	r0, #40	; 0x28
    644a:	9304      	str	r3, [sp, #16]
    644c:	7cb3      	ldrb	r3, [r6, #18]
    644e:	9306      	str	r3, [sp, #24]
    6450:	4b65      	ldr	r3, [pc, #404]	; (65e8 <sendDataFrame+0x284>)
    6452:	4798      	blx	r3
    6454:	1e05      	subs	r5, r0, #0
    6456:	d062      	beq.n	651e <sendDataFrame+0x1ba>
    6458:	2300      	movs	r3, #0
    645a:	7603      	strb	r3, [r0, #24]
    645c:	7863      	ldrb	r3, [r4, #1]
    645e:	075b      	lsls	r3, r3, #29
    6460:	d500      	bpl.n	6464 <sendDataFrame+0x100>
    6462:	e0a7      	b.n	65b4 <sendDataFrame+0x250>
    6464:	9b03      	ldr	r3, [sp, #12]
    6466:	785a      	ldrb	r2, [r3, #1]
    6468:	781b      	ldrb	r3, [r3, #0]
    646a:	0212      	lsls	r2, r2, #8
    646c:	189b      	adds	r3, r3, r2
    646e:	4a62      	ldr	r2, [pc, #392]	; (65f8 <sendDataFrame+0x294>)
    6470:	b29b      	uxth	r3, r3
    6472:	4293      	cmp	r3, r2
    6474:	d100      	bne.n	6478 <sendDataFrame+0x114>
    6476:	e0b1      	b.n	65dc <sendDataFrame+0x278>
    6478:	2201      	movs	r2, #1
    647a:	2100      	movs	r1, #0
    647c:	2020      	movs	r0, #32
    647e:	7e2b      	ldrb	r3, [r5, #24]
    6480:	0152      	lsls	r2, r2, #5
    6482:	4383      	bics	r3, r0
    6484:	4313      	orrs	r3, r2
    6486:	2204      	movs	r2, #4
    6488:	0089      	lsls	r1, r1, #2
    648a:	4393      	bics	r3, r2
    648c:	430b      	orrs	r3, r1
    648e:	2108      	movs	r1, #8
    6490:	438b      	bics	r3, r1
    6492:	762b      	strb	r3, [r5, #24]
    6494:	4653      	mov	r3, sl
    6496:	8819      	ldrh	r1, [r3, #0]
    6498:	4b57      	ldr	r3, [pc, #348]	; (65f8 <sendDataFrame+0x294>)
    649a:	4299      	cmp	r1, r3
    649c:	d100      	bne.n	64a0 <sendDataFrame+0x13c>
    649e:	e09b      	b.n	65d8 <sendDataFrame+0x274>
    64a0:	7861      	ldrb	r1, [r4, #1]
    64a2:	2301      	movs	r3, #1
    64a4:	420a      	tst	r2, r1
    64a6:	d007      	beq.n	64b8 <sendDataFrame+0x154>
    64a8:	2100      	movs	r1, #0
    64aa:	4a54      	ldr	r2, [pc, #336]	; (65fc <sendDataFrame+0x298>)
    64ac:	7812      	ldrb	r2, [r2, #0]
    64ae:	3a06      	subs	r2, #6
    64b0:	b2d2      	uxtb	r2, r2
    64b2:	4293      	cmp	r3, r2
    64b4:	4149      	adcs	r1, r1
    64b6:	b2cb      	uxtb	r3, r1
    64b8:	2221      	movs	r2, #33	; 0x21
    64ba:	54ab      	strb	r3, [r5, r2]
    64bc:	2320      	movs	r3, #32
    64be:	2001      	movs	r0, #1
    64c0:	3a20      	subs	r2, #32
    64c2:	54ea      	strb	r2, [r5, r3]
    64c4:	7e2b      	ldrb	r3, [r5, #24]
    64c6:	0899      	lsrs	r1, r3, #2
    64c8:	4041      	eors	r1, r0
    64ca:	400a      	ands	r2, r1
    64cc:	2140      	movs	r1, #64	; 0x40
    64ce:	0192      	lsls	r2, r2, #6
    64d0:	438b      	bics	r3, r1
    64d2:	4313      	orrs	r3, r2
    64d4:	2280      	movs	r2, #128	; 0x80
    64d6:	4252      	negs	r2, r2
    64d8:	4313      	orrs	r3, r2
    64da:	762b      	strb	r3, [r5, #24]
    64dc:	8863      	ldrh	r3, [r4, #2]
    64de:	002c      	movs	r4, r5
    64e0:	846b      	strh	r3, [r5, #34]	; 0x22
    64e2:	4643      	mov	r3, r8
    64e4:	3408      	adds	r4, #8
    64e6:	616b      	str	r3, [r5, #20]
    64e8:	3282      	adds	r2, #130	; 0x82
    64ea:	9903      	ldr	r1, [sp, #12]
    64ec:	0020      	movs	r0, r4
    64ee:	47c8      	blx	r9
    64f0:	465b      	mov	r3, fp
    64f2:	466a      	mov	r2, sp
    64f4:	612b      	str	r3, [r5, #16]
    64f6:	2325      	movs	r3, #37	; 0x25
    64f8:	7e12      	ldrb	r2, [r2, #24]
    64fa:	61ec      	str	r4, [r5, #28]
    64fc:	54ea      	strb	r2, [r5, r3]
    64fe:	9a04      	ldr	r2, [sp, #16]
    6500:	9b05      	ldr	r3, [sp, #20]
    6502:	4694      	mov	ip, r2
    6504:	4463      	add	r3, ip
    6506:	0018      	movs	r0, r3
    6508:	2324      	movs	r3, #36	; 0x24
    650a:	0029      	movs	r1, r5
    650c:	54e8      	strb	r0, [r5, r3]
    650e:	483c      	ldr	r0, [pc, #240]	; (6600 <sendDataFrame+0x29c>)
    6510:	4b3c      	ldr	r3, [pc, #240]	; (6604 <sendDataFrame+0x2a0>)
    6512:	4798      	blx	r3
    6514:	2001      	movs	r0, #1
    6516:	e007      	b.n	6528 <sendDataFrame+0x1c4>
    6518:	465b      	mov	r3, fp
    651a:	2b00      	cmp	r3, #0
    651c:	d003      	beq.n	6526 <sendDataFrame+0x1c2>
    651e:	7cb0      	ldrb	r0, [r6, #18]
    6520:	0032      	movs	r2, r6
    6522:	2101      	movs	r1, #1
    6524:	47d8      	blx	fp
    6526:	2000      	movs	r0, #0
    6528:	b011      	add	sp, #68	; 0x44
    652a:	bc3c      	pop	{r2, r3, r4, r5}
    652c:	4690      	mov	r8, r2
    652e:	4699      	mov	r9, r3
    6530:	46a2      	mov	sl, r4
    6532:	46ab      	mov	fp, r5
    6534:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6536:	4641      	mov	r1, r8
    6538:	8862      	ldrh	r2, [r4, #2]
    653a:	38f6      	subs	r0, #246	; 0xf6
    653c:	70ca      	strb	r2, [r1, #3]
    653e:	8862      	ldrh	r2, [r4, #2]
    6540:	0a12      	lsrs	r2, r2, #8
    6542:	710a      	strb	r2, [r1, #4]
    6544:	88a2      	ldrh	r2, [r4, #4]
    6546:	714a      	strb	r2, [r1, #5]
    6548:	88a2      	ldrh	r2, [r4, #4]
    654a:	0a12      	lsrs	r2, r2, #8
    654c:	718a      	strb	r2, [r1, #6]
    654e:	88e2      	ldrh	r2, [r4, #6]
    6550:	71ca      	strb	r2, [r1, #7]
    6552:	88e2      	ldrh	r2, [r4, #6]
    6554:	0a12      	lsrs	r2, r2, #8
    6556:	720a      	strb	r2, [r1, #8]
    6558:	2216      	movs	r2, #22
    655a:	2109      	movs	r1, #9
    655c:	0017      	movs	r7, r2
    655e:	9204      	str	r2, [sp, #16]
    6560:	3a08      	subs	r2, #8
    6562:	9206      	str	r2, [sp, #24]
    6564:	9105      	str	r1, [sp, #20]
    6566:	3a04      	subs	r2, #4
    6568:	075b      	lsls	r3, r3, #29
    656a:	d400      	bmi.n	656e <sendDataFrame+0x20a>
    656c:	e758      	b.n	6420 <sendDataFrame+0xbc>
    656e:	4b26      	ldr	r3, [pc, #152]	; (6608 <sendDataFrame+0x2a4>)
    6570:	4442      	add	r2, r8
    6572:	6819      	ldr	r1, [r3, #0]
    6574:	2320      	movs	r3, #32
    6576:	5ccb      	ldrb	r3, [r1, r3]
    6578:	4924      	ldr	r1, [pc, #144]	; (660c <sendDataFrame+0x2a8>)
    657a:	7423      	strb	r3, [r4, #16]
    657c:	6809      	ldr	r1, [r1, #0]
    657e:	6161      	str	r1, [r4, #20]
    6580:	4641      	mov	r1, r8
    6582:	540b      	strb	r3, [r1, r0]
    6584:	4b1b      	ldr	r3, [pc, #108]	; (65f4 <sendDataFrame+0x290>)
    6586:	0010      	movs	r0, r2
    6588:	a90d      	add	r1, sp, #52	; 0x34
    658a:	2204      	movs	r2, #4
    658c:	4699      	mov	r9, r3
    658e:	4798      	blx	r3
    6590:	9b06      	ldr	r3, [sp, #24]
    6592:	2208      	movs	r2, #8
    6594:	4443      	add	r3, r8
    6596:	0018      	movs	r0, r3
    6598:	491d      	ldr	r1, [pc, #116]	; (6610 <sendDataFrame+0x2ac>)
    659a:	47c8      	blx	r9
    659c:	9b04      	ldr	r3, [sp, #16]
    659e:	0038      	movs	r0, r7
    65a0:	9305      	str	r3, [sp, #20]
    65a2:	7cf3      	ldrb	r3, [r6, #19]
    65a4:	2b00      	cmp	r3, #0
    65a6:	d000      	beq.n	65aa <sendDataFrame+0x246>
    65a8:	e740      	b.n	642c <sendDataFrame+0xc8>
    65aa:	4643      	mov	r3, r8
    65ac:	789a      	ldrb	r2, [r3, #2]
    65ae:	2320      	movs	r3, #32
    65b0:	54f2      	strb	r2, [r6, r3]
    65b2:	e742      	b.n	643a <sendDataFrame+0xd6>
    65b4:	4b17      	ldr	r3, [pc, #92]	; (6614 <sendDataFrame+0x2b0>)
    65b6:	2002      	movs	r0, #2
    65b8:	4798      	blx	r3
    65ba:	4643      	mov	r3, r8
    65bc:	9000      	str	r0, [sp, #0]
    65be:	9a04      	ldr	r2, [sp, #16]
    65c0:	9905      	ldr	r1, [sp, #20]
    65c2:	0020      	movs	r0, r4
    65c4:	4f14      	ldr	r7, [pc, #80]	; (6618 <sendDataFrame+0x2b4>)
    65c6:	47b8      	blx	r7
    65c8:	28ff      	cmp	r0, #255	; 0xff
    65ca:	d0a8      	beq.n	651e <sendDataFrame+0x1ba>
    65cc:	9b04      	ldr	r3, [sp, #16]
    65ce:	469c      	mov	ip, r3
    65d0:	4460      	add	r0, ip
    65d2:	b2c3      	uxtb	r3, r0
    65d4:	9304      	str	r3, [sp, #16]
    65d6:	e745      	b.n	6464 <sendDataFrame+0x100>
    65d8:	2300      	movs	r3, #0
    65da:	e76d      	b.n	64b8 <sendDataFrame+0x154>
    65dc:	2200      	movs	r2, #0
    65de:	2101      	movs	r1, #1
    65e0:	e74c      	b.n	647c <sendDataFrame+0x118>
    65e2:	46c0      	nop			; (mov r8, r8)
    65e4:	200012ec 	.word	0x200012ec
    65e8:	00002bc9 	.word	0x00002bc9
    65ec:	200012d8 	.word	0x200012d8
    65f0:	200012c0 	.word	0x200012c0
    65f4:	000074d3 	.word	0x000074d3
    65f8:	0000ffff 	.word	0x0000ffff
    65fc:	20000294 	.word	0x20000294
    6600:	200012e0 	.word	0x200012e0
    6604:	00002cf1 	.word	0x00002cf1
    6608:	200012a8 	.word	0x200012a8
    660c:	20001328 	.word	0x20001328
    6610:	2000004c 	.word	0x2000004c
    6614:	00006f9d 	.word	0x00006f9d
    6618:	00006fc1 	.word	0x00006fc1

0000661c <establishTimerExpired>:
    661c:	2205      	movs	r2, #5
    661e:	b510      	push	{r4, lr}
    6620:	4b04      	ldr	r3, [pc, #16]	; (6634 <establishTimerExpired+0x18>)
    6622:	4c05      	ldr	r4, [pc, #20]	; (6638 <establishTimerExpired+0x1c>)
    6624:	701a      	strb	r2, [r3, #0]
    6626:	2004      	movs	r0, #4
    6628:	6823      	ldr	r3, [r4, #0]
    662a:	4798      	blx	r3
    662c:	2300      	movs	r3, #0
    662e:	6023      	str	r3, [r4, #0]
    6630:	bd10      	pop	{r4, pc}
    6632:	46c0      	nop			; (mov r8, r8)
    6634:	20000294 	.word	0x20000294
    6638:	200002b4 	.word	0x200002b4

0000663c <sendKeepAlive>:
    663c:	b570      	push	{r4, r5, r6, lr}
    663e:	2078      	movs	r0, #120	; 0x78
    6640:	b08c      	sub	sp, #48	; 0x30
    6642:	4b15      	ldr	r3, [pc, #84]	; (6698 <sendKeepAlive+0x5c>)
    6644:	4798      	blx	r3
    6646:	1e04      	subs	r4, r0, #0
    6648:	d023      	beq.n	6692 <sendKeepAlive+0x56>
    664a:	4b14      	ldr	r3, [pc, #80]	; (669c <sendKeepAlive+0x60>)
    664c:	4e14      	ldr	r6, [pc, #80]	; (66a0 <sendKeepAlive+0x64>)
    664e:	8819      	ldrh	r1, [r3, #0]
    6650:	8832      	ldrh	r2, [r6, #0]
    6652:	b289      	uxth	r1, r1
    6654:	ab04      	add	r3, sp, #16
    6656:	20ff      	movs	r0, #255	; 0xff
    6658:	4d12      	ldr	r5, [pc, #72]	; (66a4 <sendKeepAlive+0x68>)
    665a:	47a8      	blx	r5
    665c:	0021      	movs	r1, r4
    665e:	4b12      	ldr	r3, [pc, #72]	; (66a8 <sendKeepAlive+0x6c>)
    6660:	a804      	add	r0, sp, #16
    6662:	4798      	blx	r3
    6664:	2307      	movs	r3, #7
    6666:	0005      	movs	r5, r0
    6668:	5423      	strb	r3, [r4, r0]
    666a:	3001      	adds	r0, #1
    666c:	b2c0      	uxtb	r0, r0
    666e:	1820      	adds	r0, r4, r0
    6670:	2208      	movs	r2, #8
    6672:	490e      	ldr	r1, [pc, #56]	; (66ac <sendKeepAlive+0x70>)
    6674:	4b0e      	ldr	r3, [pc, #56]	; (66b0 <sendKeepAlive+0x74>)
    6676:	4798      	blx	r3
    6678:	4b0e      	ldr	r3, [pc, #56]	; (66b4 <sendKeepAlive+0x78>)
    667a:	9601      	str	r6, [sp, #4]
    667c:	9303      	str	r3, [sp, #12]
    667e:	2300      	movs	r3, #0
    6680:	9302      	str	r3, [sp, #8]
    6682:	3302      	adds	r3, #2
    6684:	9300      	str	r3, [sp, #0]
    6686:	2209      	movs	r2, #9
    6688:	0023      	movs	r3, r4
    668a:	0029      	movs	r1, r5
    668c:	a804      	add	r0, sp, #16
    668e:	4c0a      	ldr	r4, [pc, #40]	; (66b8 <sendKeepAlive+0x7c>)
    6690:	47a0      	blx	r4
    6692:	b00c      	add	sp, #48	; 0x30
    6694:	bd70      	pop	{r4, r5, r6, pc}
    6696:	46c0      	nop			; (mov r8, r8)
    6698:	00002bc9 	.word	0x00002bc9
    669c:	200012ec 	.word	0x200012ec
    66a0:	20000054 	.word	0x20000054
    66a4:	00005d3d 	.word	0x00005d3d
    66a8:	00005d69 	.word	0x00005d69
    66ac:	2000004c 	.word	0x2000004c
    66b0:	000074d3 	.word	0x000074d3
    66b4:	00006ae9 	.word	0x00006ae9
    66b8:	00005e01 	.word	0x00005e01

000066bc <ScanChannel>:
    66bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    66be:	46c6      	mov	lr, r8
    66c0:	b500      	push	{lr}
    66c2:	4c2d      	ldr	r4, [pc, #180]	; (6778 <ScanChannel+0xbc>)
    66c4:	b090      	sub	sp, #64	; 0x40
    66c6:	7823      	ldrb	r3, [r4, #0]
    66c8:	0005      	movs	r5, r0
    66ca:	2b1a      	cmp	r3, #26
    66cc:	d816      	bhi.n	66fc <ScanChannel+0x40>
    66ce:	2601      	movs	r6, #1
    66d0:	4f2a      	ldr	r7, [pc, #168]	; (677c <ScanChannel+0xc0>)
    66d2:	e004      	b.n	66de <ScanChannel+0x22>
    66d4:	3301      	adds	r3, #1
    66d6:	b2db      	uxtb	r3, r3
    66d8:	7023      	strb	r3, [r4, #0]
    66da:	2b1a      	cmp	r3, #26
    66dc:	d80e      	bhi.n	66fc <ScanChannel+0x40>
    66de:	686a      	ldr	r2, [r5, #4]
    66e0:	40da      	lsrs	r2, r3
    66e2:	4216      	tst	r6, r2
    66e4:	d0f6      	beq.n	66d4 <ScanChannel+0x18>
    66e6:	0021      	movs	r1, r4
    66e8:	2000      	movs	r0, #0
    66ea:	47b8      	blx	r7
    66ec:	2800      	cmp	r0, #0
    66ee:	d114      	bne.n	671a <ScanChannel+0x5e>
    66f0:	7823      	ldrb	r3, [r4, #0]
    66f2:	3301      	adds	r3, #1
    66f4:	b2db      	uxtb	r3, r3
    66f6:	7023      	strb	r3, [r4, #0]
    66f8:	2b1a      	cmp	r3, #26
    66fa:	d9f0      	bls.n	66de <ScanChannel+0x22>
    66fc:	2205      	movs	r2, #5
    66fe:	4b20      	ldr	r3, [pc, #128]	; (6780 <ScanChannel+0xc4>)
    6700:	4c20      	ldr	r4, [pc, #128]	; (6784 <ScanChannel+0xc8>)
    6702:	701a      	strb	r2, [r3, #0]
    6704:	7868      	ldrb	r0, [r5, #1]
    6706:	6823      	ldr	r3, [r4, #0]
    6708:	0029      	movs	r1, r5
    670a:	4798      	blx	r3
    670c:	2300      	movs	r3, #0
    670e:	2000      	movs	r0, #0
    6710:	6023      	str	r3, [r4, #0]
    6712:	b010      	add	sp, #64	; 0x40
    6714:	bc04      	pop	{r2}
    6716:	4690      	mov	r8, r2
    6718:	bdf0      	pop	{r4, r5, r6, r7, pc}
    671a:	ab02      	add	r3, sp, #8
    671c:	469c      	mov	ip, r3
    671e:	2516      	movs	r5, #22
    6720:	2301      	movs	r3, #1
    6722:	4465      	add	r5, ip
    6724:	425b      	negs	r3, r3
    6726:	802b      	strh	r3, [r5, #0]
    6728:	2078      	movs	r0, #120	; 0x78
    672a:	4b17      	ldr	r3, [pc, #92]	; (6788 <ScanChannel+0xcc>)
    672c:	4798      	blx	r3
    672e:	0004      	movs	r4, r0
    6730:	200a      	movs	r0, #10
    6732:	2c00      	cmp	r4, #0
    6734:	d0ed      	beq.n	6712 <ScanChannel+0x56>
    6736:	af08      	add	r7, sp, #32
    6738:	9505      	str	r5, [sp, #20]
    673a:	882a      	ldrh	r2, [r5, #0]
    673c:	003b      	movs	r3, r7
    673e:	4913      	ldr	r1, [pc, #76]	; (678c <ScanChannel+0xd0>)
    6740:	3809      	subs	r0, #9
    6742:	4d13      	ldr	r5, [pc, #76]	; (6790 <ScanChannel+0xd4>)
    6744:	47a8      	blx	r5
    6746:	2220      	movs	r2, #32
    6748:	787b      	ldrb	r3, [r7, #1]
    674a:	0021      	movs	r1, r4
    674c:	4313      	orrs	r3, r2
    674e:	707b      	strb	r3, [r7, #1]
    6750:	0038      	movs	r0, r7
    6752:	4b10      	ldr	r3, [pc, #64]	; (6794 <ScanChannel+0xd8>)
    6754:	4798      	blx	r3
    6756:	4b10      	ldr	r3, [pc, #64]	; (6798 <ScanChannel+0xdc>)
    6758:	5426      	strb	r6, [r4, r0]
    675a:	9303      	str	r3, [sp, #12]
    675c:	2300      	movs	r3, #0
    675e:	9302      	str	r3, [sp, #8]
    6760:	9b05      	ldr	r3, [sp, #20]
    6762:	0001      	movs	r1, r0
    6764:	9301      	str	r3, [sp, #4]
    6766:	2302      	movs	r3, #2
    6768:	2201      	movs	r2, #1
    676a:	9300      	str	r3, [sp, #0]
    676c:	0038      	movs	r0, r7
    676e:	0023      	movs	r3, r4
    6770:	4c0a      	ldr	r4, [pc, #40]	; (679c <ScanChannel+0xe0>)
    6772:	47a0      	blx	r4
    6774:	e7cd      	b.n	6712 <ScanChannel+0x56>
    6776:	46c0      	nop			; (mov r8, r8)
    6778:	200012b8 	.word	0x200012b8
    677c:	00004a19 	.word	0x00004a19
    6780:	20000294 	.word	0x20000294
    6784:	200002b8 	.word	0x200002b8
    6788:	00002bc9 	.word	0x00002bc9
    678c:	0000ffff 	.word	0x0000ffff
    6790:	00005d3d 	.word	0x00005d3d
    6794:	00005d69 	.word	0x00005d69
    6798:	00006959 	.word	0x00006959
    679c:	00005e01 	.word	0x00005e01

000067a0 <scanDurationExpired>:
    67a0:	b510      	push	{r4, lr}
    67a2:	4b0d      	ldr	r3, [pc, #52]	; (67d8 <scanDurationExpired+0x38>)
    67a4:	4c0d      	ldr	r4, [pc, #52]	; (67dc <scanDurationExpired+0x3c>)
    67a6:	781a      	ldrb	r2, [r3, #0]
    67a8:	2301      	movs	r3, #1
    67aa:	4093      	lsls	r3, r2
    67ac:	6820      	ldr	r0, [r4, #0]
    67ae:	6842      	ldr	r2, [r0, #4]
    67b0:	439a      	bics	r2, r3
    67b2:	6042      	str	r2, [r0, #4]
    67b4:	4b0a      	ldr	r3, [pc, #40]	; (67e0 <scanDurationExpired+0x40>)
    67b6:	4798      	blx	r3
    67b8:	2800      	cmp	r0, #0
    67ba:	d00b      	beq.n	67d4 <scanDurationExpired+0x34>
    67bc:	2205      	movs	r2, #5
    67be:	6823      	ldr	r3, [r4, #0]
    67c0:	7018      	strb	r0, [r3, #0]
    67c2:	4b08      	ldr	r3, [pc, #32]	; (67e4 <scanDurationExpired+0x44>)
    67c4:	6821      	ldr	r1, [r4, #0]
    67c6:	4c08      	ldr	r4, [pc, #32]	; (67e8 <scanDurationExpired+0x48>)
    67c8:	701a      	strb	r2, [r3, #0]
    67ca:	7848      	ldrb	r0, [r1, #1]
    67cc:	6823      	ldr	r3, [r4, #0]
    67ce:	4798      	blx	r3
    67d0:	2300      	movs	r3, #0
    67d2:	6023      	str	r3, [r4, #0]
    67d4:	bd10      	pop	{r4, pc}
    67d6:	46c0      	nop			; (mov r8, r8)
    67d8:	200012b8 	.word	0x200012b8
    67dc:	200002bc 	.word	0x200002bc
    67e0:	000066bd 	.word	0x000066bd
    67e4:	20000294 	.word	0x20000294
    67e8:	200002b8 	.word	0x200002b8

000067ec <rxOffEdKeepAliveTimerHandler>:
    67ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    67ee:	46ce      	mov	lr, r9
    67f0:	4647      	mov	r7, r8
    67f2:	22ff      	movs	r2, #255	; 0xff
    67f4:	2516      	movs	r5, #22
    67f6:	b580      	push	{r7, lr}
    67f8:	4b23      	ldr	r3, [pc, #140]	; (6888 <rxOffEdKeepAliveTimerHandler+0x9c>)
    67fa:	b08f      	sub	sp, #60	; 0x3c
    67fc:	4698      	mov	r8, r3
    67fe:	881b      	ldrh	r3, [r3, #0]
    6800:	446d      	add	r5, sp
    6802:	4393      	bics	r3, r2
    6804:	802b      	strh	r3, [r5, #0]
    6806:	2078      	movs	r0, #120	; 0x78
    6808:	4b20      	ldr	r3, [pc, #128]	; (688c <rxOffEdKeepAliveTimerHandler+0xa0>)
    680a:	4798      	blx	r3
    680c:	1e06      	subs	r6, r0, #0
    680e:	d035      	beq.n	687c <rxOffEdKeepAliveTimerHandler+0x90>
    6810:	4c1f      	ldr	r4, [pc, #124]	; (6890 <rxOffEdKeepAliveTimerHandler+0xa4>)
    6812:	4b20      	ldr	r3, [pc, #128]	; (6894 <rxOffEdKeepAliveTimerHandler+0xa8>)
    6814:	0020      	movs	r0, r4
    6816:	4798      	blx	r3
    6818:	4b1f      	ldr	r3, [pc, #124]	; (6898 <rxOffEdKeepAliveTimerHandler+0xac>)
    681a:	0020      	movs	r0, r4
    681c:	6123      	str	r3, [r4, #16]
    681e:	4b1f      	ldr	r3, [pc, #124]	; (689c <rxOffEdKeepAliveTimerHandler+0xb0>)
    6820:	681b      	ldr	r3, [r3, #0]
    6822:	7a1a      	ldrb	r2, [r3, #8]
    6824:	23fa      	movs	r3, #250	; 0xfa
    6826:	009b      	lsls	r3, r3, #2
    6828:	4353      	muls	r3, r2
    682a:	6063      	str	r3, [r4, #4]
    682c:	60a3      	str	r3, [r4, #8]
    682e:	2300      	movs	r3, #0
    6830:	7323      	strb	r3, [r4, #12]
    6832:	4699      	mov	r9, r3
    6834:	4b1a      	ldr	r3, [pc, #104]	; (68a0 <rxOffEdKeepAliveTimerHandler+0xb4>)
    6836:	4798      	blx	r3
    6838:	4643      	mov	r3, r8
    683a:	8819      	ldrh	r1, [r3, #0]
    683c:	ac06      	add	r4, sp, #24
    683e:	0023      	movs	r3, r4
    6840:	b289      	uxth	r1, r1
    6842:	882a      	ldrh	r2, [r5, #0]
    6844:	2001      	movs	r0, #1
    6846:	4f17      	ldr	r7, [pc, #92]	; (68a4 <rxOffEdKeepAliveTimerHandler+0xb8>)
    6848:	47b8      	blx	r7
    684a:	2220      	movs	r2, #32
    684c:	7863      	ldrb	r3, [r4, #1]
    684e:	0031      	movs	r1, r6
    6850:	4313      	orrs	r3, r2
    6852:	22ef      	movs	r2, #239	; 0xef
    6854:	4013      	ands	r3, r2
    6856:	7063      	strb	r3, [r4, #1]
    6858:	0020      	movs	r0, r4
    685a:	4b13      	ldr	r3, [pc, #76]	; (68a8 <rxOffEdKeepAliveTimerHandler+0xbc>)
    685c:	4798      	blx	r3
    685e:	2331      	movs	r3, #49	; 0x31
    6860:	5433      	strb	r3, [r6, r0]
    6862:	4b12      	ldr	r3, [pc, #72]	; (68ac <rxOffEdKeepAliveTimerHandler+0xc0>)
    6864:	0001      	movs	r1, r0
    6866:	9303      	str	r3, [sp, #12]
    6868:	464b      	mov	r3, r9
    686a:	9302      	str	r3, [sp, #8]
    686c:	3302      	adds	r3, #2
    686e:	9300      	str	r3, [sp, #0]
    6870:	0020      	movs	r0, r4
    6872:	9501      	str	r5, [sp, #4]
    6874:	0033      	movs	r3, r6
    6876:	2201      	movs	r2, #1
    6878:	4c0d      	ldr	r4, [pc, #52]	; (68b0 <rxOffEdKeepAliveTimerHandler+0xc4>)
    687a:	47a0      	blx	r4
    687c:	b00f      	add	sp, #60	; 0x3c
    687e:	bc0c      	pop	{r2, r3}
    6880:	4690      	mov	r8, r2
    6882:	4699      	mov	r9, r3
    6884:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6886:	46c0      	nop			; (mov r8, r8)
    6888:	200012ec 	.word	0x200012ec
    688c:	00002bc9 	.word	0x00002bc9
    6890:	200012f0 	.word	0x200012f0
    6894:	00002ded 	.word	0x00002ded
    6898:	000067ed 	.word	0x000067ed
    689c:	200012a4 	.word	0x200012a4
    68a0:	00002e59 	.word	0x00002e59
    68a4:	00005d3d 	.word	0x00005d3d
    68a8:	00005d69 	.word	0x00005d69
    68ac:	00006a15 	.word	0x00006a15
    68b0:	00005e01 	.word	0x00005e01

000068b4 <dataWaitIntervalTimerHandler>:
    68b4:	b570      	push	{r4, r5, r6, lr}
    68b6:	2500      	movs	r5, #0
    68b8:	4c0a      	ldr	r4, [pc, #40]	; (68e4 <dataWaitIntervalTimerHandler+0x30>)
    68ba:	4b0b      	ldr	r3, [pc, #44]	; (68e8 <dataWaitIntervalTimerHandler+0x34>)
    68bc:	0020      	movs	r0, r4
    68be:	701d      	strb	r5, [r3, #0]
    68c0:	4b0a      	ldr	r3, [pc, #40]	; (68ec <dataWaitIntervalTimerHandler+0x38>)
    68c2:	4798      	blx	r3
    68c4:	4b0a      	ldr	r3, [pc, #40]	; (68f0 <dataWaitIntervalTimerHandler+0x3c>)
    68c6:	0020      	movs	r0, r4
    68c8:	6123      	str	r3, [r4, #16]
    68ca:	4b0a      	ldr	r3, [pc, #40]	; (68f4 <dataWaitIntervalTimerHandler+0x40>)
    68cc:	681b      	ldr	r3, [r3, #0]
    68ce:	7a1a      	ldrb	r2, [r3, #8]
    68d0:	23fa      	movs	r3, #250	; 0xfa
    68d2:	009b      	lsls	r3, r3, #2
    68d4:	4353      	muls	r3, r2
    68d6:	6063      	str	r3, [r4, #4]
    68d8:	60a3      	str	r3, [r4, #8]
    68da:	4b07      	ldr	r3, [pc, #28]	; (68f8 <dataWaitIntervalTimerHandler+0x44>)
    68dc:	7325      	strb	r5, [r4, #12]
    68de:	4798      	blx	r3
    68e0:	bd70      	pop	{r4, r5, r6, pc}
    68e2:	46c0      	nop			; (mov r8, r8)
    68e4:	200012f0 	.word	0x200012f0
    68e8:	200002b0 	.word	0x200002b0
    68ec:	00002ded 	.word	0x00002ded
    68f0:	000067ed 	.word	0x000067ed
    68f4:	200012a4 	.word	0x200012a4
    68f8:	00002e59 	.word	0x00002e59

000068fc <EstcommandConfcb>:
    68fc:	b570      	push	{r4, r5, r6, lr}
    68fe:	0010      	movs	r0, r2
    6900:	4b0e      	ldr	r3, [pc, #56]	; (693c <EstcommandConfcb+0x40>)
    6902:	000c      	movs	r4, r1
    6904:	4798      	blx	r3
    6906:	2c00      	cmp	r4, #0
    6908:	d009      	beq.n	691e <EstcommandConfcb+0x22>
    690a:	2205      	movs	r2, #5
    690c:	4b0c      	ldr	r3, [pc, #48]	; (6940 <EstcommandConfcb+0x44>)
    690e:	4d0d      	ldr	r5, [pc, #52]	; (6944 <EstcommandConfcb+0x48>)
    6910:	701a      	strb	r2, [r3, #0]
    6912:	0020      	movs	r0, r4
    6914:	682b      	ldr	r3, [r5, #0]
    6916:	4798      	blx	r3
    6918:	2300      	movs	r3, #0
    691a:	602b      	str	r3, [r5, #0]
    691c:	bd70      	pop	{r4, r5, r6, pc}
    691e:	480a      	ldr	r0, [pc, #40]	; (6948 <EstcommandConfcb+0x4c>)
    6920:	4b0a      	ldr	r3, [pc, #40]	; (694c <EstcommandConfcb+0x50>)
    6922:	6103      	str	r3, [r0, #16]
    6924:	4b0a      	ldr	r3, [pc, #40]	; (6950 <EstcommandConfcb+0x54>)
    6926:	681b      	ldr	r3, [r3, #0]
    6928:	7a9a      	ldrb	r2, [r3, #10]
    692a:	23fa      	movs	r3, #250	; 0xfa
    692c:	009b      	lsls	r3, r3, #2
    692e:	4353      	muls	r3, r2
    6930:	6043      	str	r3, [r0, #4]
    6932:	6083      	str	r3, [r0, #8]
    6934:	4b07      	ldr	r3, [pc, #28]	; (6954 <EstcommandConfcb+0x58>)
    6936:	7304      	strb	r4, [r0, #12]
    6938:	4798      	blx	r3
    693a:	e7ef      	b.n	691c <EstcommandConfcb+0x20>
    693c:	00002c11 	.word	0x00002c11
    6940:	20000294 	.word	0x20000294
    6944:	200002b4 	.word	0x200002b4
    6948:	20001308 	.word	0x20001308
    694c:	0000661d 	.word	0x0000661d
    6950:	200012a4 	.word	0x200012a4
    6954:	00002e59 	.word	0x00002e59

00006958 <beaconReqConfcb>:
    6958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    695a:	46ce      	mov	lr, r9
    695c:	4647      	mov	r7, r8
    695e:	0010      	movs	r0, r2
    6960:	b580      	push	{r7, lr}
    6962:	4b21      	ldr	r3, [pc, #132]	; (69e8 <beaconReqConfcb+0x90>)
    6964:	000d      	movs	r5, r1
    6966:	4798      	blx	r3
    6968:	2d00      	cmp	r5, #0
    696a:	d016      	beq.n	699a <beaconReqConfcb+0x42>
    696c:	4c1f      	ldr	r4, [pc, #124]	; (69ec <beaconReqConfcb+0x94>)
    696e:	4b20      	ldr	r3, [pc, #128]	; (69f0 <beaconReqConfcb+0x98>)
    6970:	6820      	ldr	r0, [r4, #0]
    6972:	4798      	blx	r3
    6974:	2800      	cmp	r0, #0
    6976:	d103      	bne.n	6980 <beaconReqConfcb+0x28>
    6978:	bc0c      	pop	{r2, r3}
    697a:	4690      	mov	r8, r2
    697c:	4699      	mov	r9, r3
    697e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6980:	2205      	movs	r2, #5
    6982:	6823      	ldr	r3, [r4, #0]
    6984:	7018      	strb	r0, [r3, #0]
    6986:	4b1b      	ldr	r3, [pc, #108]	; (69f4 <beaconReqConfcb+0x9c>)
    6988:	6821      	ldr	r1, [r4, #0]
    698a:	4c1b      	ldr	r4, [pc, #108]	; (69f8 <beaconReqConfcb+0xa0>)
    698c:	701a      	strb	r2, [r3, #0]
    698e:	7848      	ldrb	r0, [r1, #1]
    6990:	6823      	ldr	r3, [r4, #0]
    6992:	4798      	blx	r3
    6994:	2300      	movs	r3, #0
    6996:	6023      	str	r3, [r4, #0]
    6998:	e7ee      	b.n	6978 <beaconReqConfcb+0x20>
    699a:	2401      	movs	r4, #1
    699c:	0022      	movs	r2, r4
    699e:	4e17      	ldr	r6, [pc, #92]	; (69fc <beaconReqConfcb+0xa4>)
    69a0:	4b17      	ldr	r3, [pc, #92]	; (6a00 <beaconReqConfcb+0xa8>)
    69a2:	6133      	str	r3, [r6, #16]
    69a4:	4b17      	ldr	r3, [pc, #92]	; (6a04 <beaconReqConfcb+0xac>)
    69a6:	4699      	mov	r9, r3
    69a8:	781b      	ldrb	r3, [r3, #0]
    69aa:	409a      	lsls	r2, r3
    69ac:	0013      	movs	r3, r2
    69ae:	3301      	adds	r3, #1
    69b0:	0118      	lsls	r0, r3, #4
    69b2:	1ac0      	subs	r0, r0, r3
    69b4:	4b14      	ldr	r3, [pc, #80]	; (6a08 <beaconReqConfcb+0xb0>)
    69b6:	0180      	lsls	r0, r0, #6
    69b8:	4698      	mov	r8, r3
    69ba:	4798      	blx	r3
    69bc:	21fa      	movs	r1, #250	; 0xfa
    69be:	4f13      	ldr	r7, [pc, #76]	; (6a0c <beaconReqConfcb+0xb4>)
    69c0:	0089      	lsls	r1, r1, #2
    69c2:	47b8      	blx	r7
    69c4:	464b      	mov	r3, r9
    69c6:	781b      	ldrb	r3, [r3, #0]
    69c8:	6070      	str	r0, [r6, #4]
    69ca:	409c      	lsls	r4, r3
    69cc:	3401      	adds	r4, #1
    69ce:	0120      	lsls	r0, r4, #4
    69d0:	1b00      	subs	r0, r0, r4
    69d2:	0180      	lsls	r0, r0, #6
    69d4:	47c0      	blx	r8
    69d6:	21fa      	movs	r1, #250	; 0xfa
    69d8:	0089      	lsls	r1, r1, #2
    69da:	47b8      	blx	r7
    69dc:	4b0c      	ldr	r3, [pc, #48]	; (6a10 <beaconReqConfcb+0xb8>)
    69de:	60b0      	str	r0, [r6, #8]
    69e0:	0030      	movs	r0, r6
    69e2:	7335      	strb	r5, [r6, #12]
    69e4:	4798      	blx	r3
    69e6:	e7c7      	b.n	6978 <beaconReqConfcb+0x20>
    69e8:	00002c11 	.word	0x00002c11
    69ec:	200002bc 	.word	0x200002bc
    69f0:	000066bd 	.word	0x000066bd
    69f4:	20000294 	.word	0x20000294
    69f8:	200002b8 	.word	0x200002b8
    69fc:	20001308 	.word	0x20001308
    6a00:	000067a1 	.word	0x000067a1
    6a04:	20001305 	.word	0x20001305
    6a08:	00002421 	.word	0x00002421
    6a0c:	00007181 	.word	0x00007181
    6a10:	00002e59 	.word	0x00002e59

00006a14 <dataReqConfcb>:
    6a14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6a16:	0010      	movs	r0, r2
    6a18:	4b26      	ldr	r3, [pc, #152]	; (6ab4 <dataReqConfcb+0xa0>)
    6a1a:	000c      	movs	r4, r1
    6a1c:	4798      	blx	r3
    6a1e:	2c00      	cmp	r4, #0
    6a20:	d11b      	bne.n	6a5a <dataReqConfcb+0x46>
    6a22:	4b25      	ldr	r3, [pc, #148]	; (6ab8 <dataReqConfcb+0xa4>)
    6a24:	2514      	movs	r5, #20
    6a26:	781b      	ldrb	r3, [r3, #0]
    6a28:	2b0a      	cmp	r3, #10
    6a2a:	d800      	bhi.n	6a2e <dataReqConfcb+0x1a>
    6a2c:	351e      	adds	r5, #30
    6a2e:	4c23      	ldr	r4, [pc, #140]	; (6abc <dataReqConfcb+0xa8>)
    6a30:	4b23      	ldr	r3, [pc, #140]	; (6ac0 <dataReqConfcb+0xac>)
    6a32:	0020      	movs	r0, r4
    6a34:	4798      	blx	r3
    6a36:	4b23      	ldr	r3, [pc, #140]	; (6ac4 <dataReqConfcb+0xb0>)
    6a38:	0020      	movs	r0, r4
    6a3a:	6123      	str	r3, [r4, #16]
    6a3c:	2300      	movs	r3, #0
    6a3e:	7323      	strb	r3, [r4, #12]
    6a40:	4b21      	ldr	r3, [pc, #132]	; (6ac8 <dataReqConfcb+0xb4>)
    6a42:	6065      	str	r5, [r4, #4]
    6a44:	60a5      	str	r5, [r4, #8]
    6a46:	4798      	blx	r3
    6a48:	2201      	movs	r2, #1
    6a4a:	4b20      	ldr	r3, [pc, #128]	; (6acc <dataReqConfcb+0xb8>)
    6a4c:	4e20      	ldr	r6, [pc, #128]	; (6ad0 <dataReqConfcb+0xbc>)
    6a4e:	701a      	strb	r2, [r3, #0]
    6a50:	6833      	ldr	r3, [r6, #0]
    6a52:	7a5a      	ldrb	r2, [r3, #9]
    6a54:	4b1f      	ldr	r3, [pc, #124]	; (6ad4 <dataReqConfcb+0xc0>)
    6a56:	701a      	strb	r2, [r3, #0]
    6a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a5a:	4d18      	ldr	r5, [pc, #96]	; (6abc <dataReqConfcb+0xa8>)
    6a5c:	4f18      	ldr	r7, [pc, #96]	; (6ac0 <dataReqConfcb+0xac>)
    6a5e:	0028      	movs	r0, r5
    6a60:	47b8      	blx	r7
    6a62:	4b1d      	ldr	r3, [pc, #116]	; (6ad8 <dataReqConfcb+0xc4>)
    6a64:	4e1a      	ldr	r6, [pc, #104]	; (6ad0 <dataReqConfcb+0xbc>)
    6a66:	612b      	str	r3, [r5, #16]
    6a68:	6833      	ldr	r3, [r6, #0]
    6a6a:	0028      	movs	r0, r5
    6a6c:	7a1a      	ldrb	r2, [r3, #8]
    6a6e:	23fa      	movs	r3, #250	; 0xfa
    6a70:	009b      	lsls	r3, r3, #2
    6a72:	4353      	muls	r3, r2
    6a74:	606b      	str	r3, [r5, #4]
    6a76:	60ab      	str	r3, [r5, #8]
    6a78:	2300      	movs	r3, #0
    6a7a:	732b      	strb	r3, [r5, #12]
    6a7c:	4b12      	ldr	r3, [pc, #72]	; (6ac8 <dataReqConfcb+0xb4>)
    6a7e:	4798      	blx	r3
    6a80:	2c03      	cmp	r4, #3
    6a82:	d1e5      	bne.n	6a50 <dataReqConfcb+0x3c>
    6a84:	4a13      	ldr	r2, [pc, #76]	; (6ad4 <dataReqConfcb+0xc0>)
    6a86:	7813      	ldrb	r3, [r2, #0]
    6a88:	2b00      	cmp	r3, #0
    6a8a:	d0e5      	beq.n	6a58 <dataReqConfcb+0x44>
    6a8c:	3b01      	subs	r3, #1
    6a8e:	b2db      	uxtb	r3, r3
    6a90:	7013      	strb	r3, [r2, #0]
    6a92:	2b00      	cmp	r3, #0
    6a94:	d1e0      	bne.n	6a58 <dataReqConfcb+0x44>
    6a96:	0028      	movs	r0, r5
    6a98:	47b8      	blx	r7
    6a9a:	2208      	movs	r2, #8
    6a9c:	4b0f      	ldr	r3, [pc, #60]	; (6adc <dataReqConfcb+0xc8>)
    6a9e:	701a      	strb	r2, [r3, #0]
    6aa0:	4b0f      	ldr	r3, [pc, #60]	; (6ae0 <dataReqConfcb+0xcc>)
    6aa2:	3a09      	subs	r2, #9
    6aa4:	801a      	strh	r2, [r3, #0]
    6aa6:	4b0f      	ldr	r3, [pc, #60]	; (6ae4 <dataReqConfcb+0xd0>)
    6aa8:	681b      	ldr	r3, [r3, #0]
    6aaa:	2b00      	cmp	r3, #0
    6aac:	d0d4      	beq.n	6a58 <dataReqConfcb+0x44>
    6aae:	4798      	blx	r3
    6ab0:	e7d2      	b.n	6a58 <dataReqConfcb+0x44>
    6ab2:	46c0      	nop			; (mov r8, r8)
    6ab4:	00002c11 	.word	0x00002c11
    6ab8:	200012b8 	.word	0x200012b8
    6abc:	200012f0 	.word	0x200012f0
    6ac0:	00002ded 	.word	0x00002ded
    6ac4:	000068b5 	.word	0x000068b5
    6ac8:	00002e59 	.word	0x00002e59
    6acc:	200002b0 	.word	0x200002b0
    6ad0:	200012a4 	.word	0x200012a4
    6ad4:	20001304 	.word	0x20001304
    6ad8:	000067ed 	.word	0x000067ed
    6adc:	20000294 	.word	0x20000294
    6ae0:	200012ec 	.word	0x200012ec
    6ae4:	20001324 	.word	0x20001324

00006ae8 <keepAliveReqConfcb>:
    6ae8:	b570      	push	{r4, r5, r6, lr}
    6aea:	0015      	movs	r5, r2
    6aec:	22ff      	movs	r2, #255	; 0xff
    6aee:	4c14      	ldr	r4, [pc, #80]	; (6b40 <keepAliveReqConfcb+0x58>)
    6af0:	8823      	ldrh	r3, [r4, #0]
    6af2:	421a      	tst	r2, r3
    6af4:	d103      	bne.n	6afe <keepAliveReqConfcb+0x16>
    6af6:	0028      	movs	r0, r5
    6af8:	4b12      	ldr	r3, [pc, #72]	; (6b44 <keepAliveReqConfcb+0x5c>)
    6afa:	4798      	blx	r3
    6afc:	bd70      	pop	{r4, r5, r6, pc}
    6afe:	2903      	cmp	r1, #3
    6b00:	d005      	beq.n	6b0e <keepAliveReqConfcb+0x26>
    6b02:	4b11      	ldr	r3, [pc, #68]	; (6b48 <keepAliveReqConfcb+0x60>)
    6b04:	681b      	ldr	r3, [r3, #0]
    6b06:	7a5a      	ldrb	r2, [r3, #9]
    6b08:	4b10      	ldr	r3, [pc, #64]	; (6b4c <keepAliveReqConfcb+0x64>)
    6b0a:	701a      	strb	r2, [r3, #0]
    6b0c:	e7f3      	b.n	6af6 <keepAliveReqConfcb+0xe>
    6b0e:	4a0f      	ldr	r2, [pc, #60]	; (6b4c <keepAliveReqConfcb+0x64>)
    6b10:	7813      	ldrb	r3, [r2, #0]
    6b12:	2b00      	cmp	r3, #0
    6b14:	d0ef      	beq.n	6af6 <keepAliveReqConfcb+0xe>
    6b16:	3b01      	subs	r3, #1
    6b18:	b2db      	uxtb	r3, r3
    6b1a:	7013      	strb	r3, [r2, #0]
    6b1c:	2b00      	cmp	r3, #0
    6b1e:	d1ea      	bne.n	6af6 <keepAliveReqConfcb+0xe>
    6b20:	4b0b      	ldr	r3, [pc, #44]	; (6b50 <keepAliveReqConfcb+0x68>)
    6b22:	480c      	ldr	r0, [pc, #48]	; (6b54 <keepAliveReqConfcb+0x6c>)
    6b24:	4798      	blx	r3
    6b26:	2208      	movs	r2, #8
    6b28:	4b0b      	ldr	r3, [pc, #44]	; (6b58 <keepAliveReqConfcb+0x70>)
    6b2a:	701a      	strb	r2, [r3, #0]
    6b2c:	2301      	movs	r3, #1
    6b2e:	425b      	negs	r3, r3
    6b30:	8023      	strh	r3, [r4, #0]
    6b32:	4b0a      	ldr	r3, [pc, #40]	; (6b5c <keepAliveReqConfcb+0x74>)
    6b34:	681b      	ldr	r3, [r3, #0]
    6b36:	2b00      	cmp	r3, #0
    6b38:	d0dd      	beq.n	6af6 <keepAliveReqConfcb+0xe>
    6b3a:	4798      	blx	r3
    6b3c:	e7db      	b.n	6af6 <keepAliveReqConfcb+0xe>
    6b3e:	46c0      	nop			; (mov r8, r8)
    6b40:	200012ec 	.word	0x200012ec
    6b44:	00002c11 	.word	0x00002c11
    6b48:	200012a4 	.word	0x200012a4
    6b4c:	20001304 	.word	0x20001304
    6b50:	00002ded 	.word	0x00002ded
    6b54:	200012f0 	.word	0x200012f0
    6b58:	20000294 	.word	0x20000294
    6b5c:	20001324 	.word	0x20001324

00006b60 <MiApp_EstablishConnection>:
    6b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b62:	46ce      	mov	lr, r9
    6b64:	4647      	mov	r7, r8
    6b66:	b580      	push	{r7, lr}
    6b68:	001e      	movs	r6, r3
    6b6a:	4b2e      	ldr	r3, [pc, #184]	; (6c24 <MiApp_EstablishConnection+0xc4>)
    6b6c:	b08f      	sub	sp, #60	; 0x3c
    6b6e:	681b      	ldr	r3, [r3, #0]
    6b70:	0004      	movs	r4, r0
    6b72:	681b      	ldr	r3, [r3, #0]
    6b74:	0015      	movs	r5, r2
    6b76:	9305      	str	r3, [sp, #20]
    6b78:	4b2b      	ldr	r3, [pc, #172]	; (6c28 <MiApp_EstablishConnection+0xc8>)
    6b7a:	4798      	blx	r3
    6b7c:	40e0      	lsrs	r0, r4
    6b7e:	2401      	movs	r4, #1
    6b80:	07c3      	lsls	r3, r0, #31
    6b82:	d507      	bpl.n	6b94 <MiApp_EstablishConnection+0x34>
    6b84:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6b86:	2b00      	cmp	r3, #0
    6b88:	d004      	beq.n	6b94 <MiApp_EstablishConnection+0x34>
    6b8a:	4f28      	ldr	r7, [pc, #160]	; (6c2c <MiApp_EstablishConnection+0xcc>)
    6b8c:	783b      	ldrb	r3, [r7, #0]
    6b8e:	2b00      	cmp	r3, #0
    6b90:	d106      	bne.n	6ba0 <MiApp_EstablishConnection+0x40>
    6b92:	2400      	movs	r4, #0
    6b94:	0020      	movs	r0, r4
    6b96:	b00f      	add	sp, #60	; 0x3c
    6b98:	bc0c      	pop	{r2, r3}
    6b9a:	4690      	mov	r8, r2
    6b9c:	4699      	mov	r9, r3
    6b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ba0:	2078      	movs	r0, #120	; 0x78
    6ba2:	4b23      	ldr	r3, [pc, #140]	; (6c30 <MiApp_EstablishConnection+0xd0>)
    6ba4:	4798      	blx	r3
    6ba6:	4680      	mov	r8, r0
    6ba8:	2800      	cmp	r0, #0
    6baa:	d0f2      	beq.n	6b92 <MiApp_EstablishConnection+0x32>
    6bac:	2304      	movs	r3, #4
    6bae:	703b      	strb	r3, [r7, #0]
    6bb0:	786b      	ldrb	r3, [r5, #1]
    6bb2:	782a      	ldrb	r2, [r5, #0]
    6bb4:	021b      	lsls	r3, r3, #8
    6bb6:	18d2      	adds	r2, r2, r3
    6bb8:	b292      	uxth	r2, r2
    6bba:	ab06      	add	r3, sp, #24
    6bbc:	491d      	ldr	r1, [pc, #116]	; (6c34 <MiApp_EstablishConnection+0xd4>)
    6bbe:	2001      	movs	r0, #1
    6bc0:	4f1d      	ldr	r7, [pc, #116]	; (6c38 <MiApp_EstablishConnection+0xd8>)
    6bc2:	47b8      	blx	r7
    6bc4:	466b      	mov	r3, sp
    6bc6:	2220      	movs	r2, #32
    6bc8:	7e5b      	ldrb	r3, [r3, #25]
    6bca:	4641      	mov	r1, r8
    6bcc:	4313      	orrs	r3, r2
    6bce:	466a      	mov	r2, sp
    6bd0:	a806      	add	r0, sp, #24
    6bd2:	7653      	strb	r3, [r2, #25]
    6bd4:	4b19      	ldr	r3, [pc, #100]	; (6c3c <MiApp_EstablishConnection+0xdc>)
    6bd6:	4798      	blx	r3
    6bd8:	4642      	mov	r2, r8
    6bda:	2303      	movs	r3, #3
    6bdc:	5413      	strb	r3, [r2, r0]
    6bde:	0003      	movs	r3, r0
    6be0:	3301      	adds	r3, #1
    6be2:	b2db      	uxtb	r3, r3
    6be4:	54d4      	strb	r4, [r2, r3]
    6be6:	0003      	movs	r3, r0
    6be8:	4681      	mov	r9, r0
    6bea:	3302      	adds	r3, #2
    6bec:	3003      	adds	r0, #3
    6bee:	b2db      	uxtb	r3, r3
    6bf0:	b2c0      	uxtb	r0, r0
    6bf2:	54d6      	strb	r6, [r2, r3]
    6bf4:	a905      	add	r1, sp, #20
    6bf6:	2204      	movs	r2, #4
    6bf8:	4b11      	ldr	r3, [pc, #68]	; (6c40 <MiApp_EstablishConnection+0xe0>)
    6bfa:	4440      	add	r0, r8
    6bfc:	4798      	blx	r3
    6bfe:	4b11      	ldr	r3, [pc, #68]	; (6c44 <MiApp_EstablishConnection+0xe4>)
    6c00:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6c02:	4c11      	ldr	r4, [pc, #68]	; (6c48 <MiApp_EstablishConnection+0xe8>)
    6c04:	601a      	str	r2, [r3, #0]
    6c06:	4b11      	ldr	r3, [pc, #68]	; (6c4c <MiApp_EstablishConnection+0xec>)
    6c08:	9501      	str	r5, [sp, #4]
    6c0a:	9303      	str	r3, [sp, #12]
    6c0c:	2300      	movs	r3, #0
    6c0e:	9302      	str	r3, [sp, #8]
    6c10:	3302      	adds	r3, #2
    6c12:	9300      	str	r3, [sp, #0]
    6c14:	2207      	movs	r2, #7
    6c16:	4643      	mov	r3, r8
    6c18:	4649      	mov	r1, r9
    6c1a:	a806      	add	r0, sp, #24
    6c1c:	47a0      	blx	r4
    6c1e:	0004      	movs	r4, r0
    6c20:	e7b8      	b.n	6b94 <MiApp_EstablishConnection+0x34>
    6c22:	46c0      	nop			; (mov r8, r8)
    6c24:	200012a4 	.word	0x200012a4
    6c28:	00002425 	.word	0x00002425
    6c2c:	20000294 	.word	0x20000294
    6c30:	00002bc9 	.word	0x00002bc9
    6c34:	0000ffff 	.word	0x0000ffff
    6c38:	00005d3d 	.word	0x00005d3d
    6c3c:	00005d69 	.word	0x00005d69
    6c40:	000074d3 	.word	0x000074d3
    6c44:	200002b4 	.word	0x200002b4
    6c48:	00005e01 	.word	0x00005e01
    6c4c:	000068fd 	.word	0x000068fd

00006c50 <MiApp_SearchConnection>:
    6c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c52:	0003      	movs	r3, r0
    6c54:	2001      	movs	r0, #1
    6c56:	2b0e      	cmp	r3, #14
    6c58:	d80a      	bhi.n	6c70 <MiApp_SearchConnection+0x20>
    6c5a:	2a00      	cmp	r2, #0
    6c5c:	d008      	beq.n	6c70 <MiApp_SearchConnection+0x20>
    6c5e:	4d18      	ldr	r5, [pc, #96]	; (6cc0 <MiApp_SearchConnection+0x70>)
    6c60:	2604      	movs	r6, #4
    6c62:	782c      	ldrb	r4, [r5, #0]
    6c64:	0027      	movs	r7, r4
    6c66:	43b7      	bics	r7, r6
    6c68:	2f01      	cmp	r7, #1
    6c6a:	d002      	beq.n	6c72 <MiApp_SearchConnection+0x22>
    6c6c:	2c08      	cmp	r4, #8
    6c6e:	d000      	beq.n	6c72 <MiApp_SearchConnection+0x22>
    6c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6c72:	2003      	movs	r0, #3
    6c74:	7028      	strb	r0, [r5, #0]
    6c76:	2500      	movs	r5, #0
    6c78:	4812      	ldr	r0, [pc, #72]	; (6cc4 <MiApp_SearchConnection+0x74>)
    6c7a:	4c13      	ldr	r4, [pc, #76]	; (6cc8 <MiApp_SearchConnection+0x78>)
    6c7c:	7003      	strb	r3, [r0, #0]
    6c7e:	4b13      	ldr	r3, [pc, #76]	; (6ccc <MiApp_SearchConnection+0x7c>)
    6c80:	681b      	ldr	r3, [r3, #0]
    6c82:	691b      	ldr	r3, [r3, #16]
    6c84:	6023      	str	r3, [r4, #0]
    6c86:	705d      	strb	r5, [r3, #1]
    6c88:	2308      	movs	r3, #8
    6c8a:	6820      	ldr	r0, [r4, #0]
    6c8c:	7003      	strb	r3, [r0, #0]
    6c8e:	6823      	ldr	r3, [r4, #0]
    6c90:	6059      	str	r1, [r3, #4]
    6c92:	4b0f      	ldr	r3, [pc, #60]	; (6cd0 <MiApp_SearchConnection+0x80>)
    6c94:	601a      	str	r2, [r3, #0]
    6c96:	4b0f      	ldr	r3, [pc, #60]	; (6cd4 <MiApp_SearchConnection+0x84>)
    6c98:	4798      	blx	r3
    6c9a:	4e0f      	ldr	r6, [pc, #60]	; (6cd8 <MiApp_SearchConnection+0x88>)
    6c9c:	2101      	movs	r1, #1
    6c9e:	7035      	strb	r5, [r6, #0]
    6ca0:	2201      	movs	r2, #1
    6ca2:	07c3      	lsls	r3, r0, #31
    6ca4:	d501      	bpl.n	6caa <MiApp_SearchConnection+0x5a>
    6ca6:	e006      	b.n	6cb6 <MiApp_SearchConnection+0x66>
    6ca8:	0019      	movs	r1, r3
    6caa:	1c4b      	adds	r3, r1, #1
    6cac:	0052      	lsls	r2, r2, #1
    6cae:	b2db      	uxtb	r3, r3
    6cb0:	4202      	tst	r2, r0
    6cb2:	d0f9      	beq.n	6ca8 <MiApp_SearchConnection+0x58>
    6cb4:	7031      	strb	r1, [r6, #0]
    6cb6:	6820      	ldr	r0, [r4, #0]
    6cb8:	4b08      	ldr	r3, [pc, #32]	; (6cdc <MiApp_SearchConnection+0x8c>)
    6cba:	4798      	blx	r3
    6cbc:	e7d8      	b.n	6c70 <MiApp_SearchConnection+0x20>
    6cbe:	46c0      	nop			; (mov r8, r8)
    6cc0:	20000294 	.word	0x20000294
    6cc4:	20001305 	.word	0x20001305
    6cc8:	200002bc 	.word	0x200002bc
    6ccc:	200012a4 	.word	0x200012a4
    6cd0:	200002b8 	.word	0x200002b8
    6cd4:	00002425 	.word	0x00002425
    6cd8:	200012b8 	.word	0x200012b8
    6cdc:	000066bd 	.word	0x000066bd

00006ce0 <handleJoinMessage>:
    6ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ce2:	4657      	mov	r7, sl
    6ce4:	464e      	mov	r6, r9
    6ce6:	4645      	mov	r5, r8
    6ce8:	46de      	mov	lr, fp
    6cea:	b5e0      	push	{r5, r6, r7, lr}
    6cec:	001d      	movs	r5, r3
    6cee:	782c      	ldrb	r4, [r5, #0]
    6cf0:	ab0a      	add	r3, sp, #40	; 0x28
    6cf2:	0006      	movs	r6, r0
    6cf4:	781f      	ldrb	r7, [r3, #0]
    6cf6:	2c04      	cmp	r4, #4
    6cf8:	d03a      	beq.n	6d70 <handleJoinMessage+0x90>
    6cfa:	2c08      	cmp	r4, #8
    6cfc:	d029      	beq.n	6d52 <handleJoinMessage+0x72>
    6cfe:	2c02      	cmp	r4, #2
    6d00:	d005      	beq.n	6d0e <handleJoinMessage+0x2e>
    6d02:	bc3c      	pop	{r2, r3, r4, r5}
    6d04:	4690      	mov	r8, r2
    6d06:	4699      	mov	r9, r3
    6d08:	46a2      	mov	sl, r4
    6d0a:	46ab      	mov	fp, r5
    6d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6d0e:	4c74      	ldr	r4, [pc, #464]	; (6ee0 <handleJoinMessage+0x200>)
    6d10:	7823      	ldrb	r3, [r4, #0]
    6d12:	2b03      	cmp	r3, #3
    6d14:	d1f5      	bne.n	6d02 <handleJoinMessage+0x22>
    6d16:	4b73      	ldr	r3, [pc, #460]	; (6ee4 <handleJoinMessage+0x204>)
    6d18:	4698      	mov	r8, r3
    6d1a:	681b      	ldr	r3, [r3, #0]
    6d1c:	785a      	ldrb	r2, [r3, #1]
    6d1e:	4b72      	ldr	r3, [pc, #456]	; (6ee8 <handleJoinMessage+0x208>)
    6d20:	4699      	mov	r9, r3
    6d22:	681b      	ldr	r3, [r3, #0]
    6d24:	7d1b      	ldrb	r3, [r3, #20]
    6d26:	429a      	cmp	r2, r3
    6d28:	d335      	bcc.n	6d96 <handleJoinMessage+0xb6>
    6d2a:	429a      	cmp	r2, r3
    6d2c:	d1e9      	bne.n	6d02 <handleJoinMessage+0x22>
    6d2e:	486f      	ldr	r0, [pc, #444]	; (6eec <handleJoinMessage+0x20c>)
    6d30:	4b6f      	ldr	r3, [pc, #444]	; (6ef0 <handleJoinMessage+0x210>)
    6d32:	4798      	blx	r3
    6d34:	4642      	mov	r2, r8
    6d36:	2309      	movs	r3, #9
    6d38:	6812      	ldr	r2, [r2, #0]
    6d3a:	7013      	strb	r3, [r2, #0]
    6d3c:	3b04      	subs	r3, #4
    6d3e:	7023      	strb	r3, [r4, #0]
    6d40:	4643      	mov	r3, r8
    6d42:	4c6c      	ldr	r4, [pc, #432]	; (6ef4 <handleJoinMessage+0x214>)
    6d44:	6819      	ldr	r1, [r3, #0]
    6d46:	6823      	ldr	r3, [r4, #0]
    6d48:	7848      	ldrb	r0, [r1, #1]
    6d4a:	4798      	blx	r3
    6d4c:	2300      	movs	r3, #0
    6d4e:	6023      	str	r3, [r4, #0]
    6d50:	e7d7      	b.n	6d02 <handleJoinMessage+0x22>
    6d52:	4b67      	ldr	r3, [pc, #412]	; (6ef0 <handleJoinMessage+0x210>)
    6d54:	4868      	ldr	r0, [pc, #416]	; (6ef8 <handleJoinMessage+0x218>)
    6d56:	4798      	blx	r3
    6d58:	2201      	movs	r2, #1
    6d5a:	4b61      	ldr	r3, [pc, #388]	; (6ee0 <handleJoinMessage+0x200>)
    6d5c:	4252      	negs	r2, r2
    6d5e:	701c      	strb	r4, [r3, #0]
    6d60:	4b66      	ldr	r3, [pc, #408]	; (6efc <handleJoinMessage+0x21c>)
    6d62:	801a      	strh	r2, [r3, #0]
    6d64:	4b66      	ldr	r3, [pc, #408]	; (6f00 <handleJoinMessage+0x220>)
    6d66:	681b      	ldr	r3, [r3, #0]
    6d68:	2b00      	cmp	r3, #0
    6d6a:	d0ca      	beq.n	6d02 <handleJoinMessage+0x22>
    6d6c:	4798      	blx	r3
    6d6e:	e7c8      	b.n	6d02 <handleJoinMessage+0x22>
    6d70:	4c5b      	ldr	r4, [pc, #364]	; (6ee0 <handleJoinMessage+0x200>)
    6d72:	7823      	ldrb	r3, [r4, #0]
    6d74:	2b04      	cmp	r3, #4
    6d76:	d1c4      	bne.n	6d02 <handleJoinMessage+0x22>
    6d78:	485c      	ldr	r0, [pc, #368]	; (6eec <handleJoinMessage+0x20c>)
    6d7a:	4b5d      	ldr	r3, [pc, #372]	; (6ef0 <handleJoinMessage+0x210>)
    6d7c:	4798      	blx	r3
    6d7e:	786f      	ldrb	r7, [r5, #1]
    6d80:	2f00      	cmp	r7, #0
    6d82:	d067      	beq.n	6e54 <handleJoinMessage+0x174>
    6d84:	2305      	movs	r3, #5
    6d86:	7023      	strb	r3, [r4, #0]
    6d88:	4c5e      	ldr	r4, [pc, #376]	; (6f04 <handleJoinMessage+0x224>)
    6d8a:	0038      	movs	r0, r7
    6d8c:	6823      	ldr	r3, [r4, #0]
    6d8e:	4798      	blx	r3
    6d90:	2300      	movs	r3, #0
    6d92:	6023      	str	r3, [r4, #0]
    6d94:	e7b5      	b.n	6d02 <handleJoinMessage+0x22>
    6d96:	1deb      	adds	r3, r5, #7
    6d98:	469a      	mov	sl, r3
    6d9a:	0018      	movs	r0, r3
    6d9c:	4a5a      	ldr	r2, [pc, #360]	; (6f08 <handleJoinMessage+0x228>)
    6d9e:	2108      	movs	r1, #8
    6da0:	4b5a      	ldr	r3, [pc, #360]	; (6f0c <handleJoinMessage+0x22c>)
    6da2:	4798      	blx	r3
    6da4:	2800      	cmp	r0, #0
    6da6:	d0ac      	beq.n	6d02 <handleJoinMessage+0x22>
    6da8:	4642      	mov	r2, r8
    6daa:	2300      	movs	r3, #0
    6dac:	6812      	ldr	r2, [r2, #0]
    6dae:	7013      	strb	r3, [r2, #0]
    6db0:	4643      	mov	r3, r8
    6db2:	681b      	ldr	r3, [r3, #0]
    6db4:	88f0      	ldrh	r0, [r6, #6]
    6db6:	469c      	mov	ip, r3
    6db8:	785b      	ldrb	r3, [r3, #1]
    6dba:	469b      	mov	fp, r3
    6dbc:	2b00      	cmp	r3, #0
    6dbe:	d017      	beq.n	6df0 <handleJoinMessage+0x110>
    6dc0:	4663      	mov	r3, ip
    6dc2:	8a1b      	ldrh	r3, [r3, #16]
    6dc4:	4283      	cmp	r3, r0
    6dc6:	d09c      	beq.n	6d02 <handleJoinMessage+0x22>
    6dc8:	465a      	mov	r2, fp
    6dca:	4663      	mov	r3, ip
    6dcc:	3a01      	subs	r2, #1
    6dce:	b2d2      	uxtb	r2, r2
    6dd0:	00d1      	lsls	r1, r2, #3
    6dd2:	1889      	adds	r1, r1, r2
    6dd4:	0049      	lsls	r1, r1, #1
    6dd6:	3122      	adds	r1, #34	; 0x22
    6dd8:	3322      	adds	r3, #34	; 0x22
    6dda:	4461      	add	r1, ip
    6ddc:	e006      	b.n	6dec <handleJoinMessage+0x10c>
    6dde:	3312      	adds	r3, #18
    6de0:	001a      	movs	r2, r3
    6de2:	3a12      	subs	r2, #18
    6de4:	8812      	ldrh	r2, [r2, #0]
    6de6:	4282      	cmp	r2, r0
    6de8:	d100      	bne.n	6dec <handleJoinMessage+0x10c>
    6dea:	e78a      	b.n	6d02 <handleJoinMessage+0x22>
    6dec:	4299      	cmp	r1, r3
    6dee:	d1f6      	bne.n	6dde <handleJoinMessage+0xfe>
    6df0:	465b      	mov	r3, fp
    6df2:	4a47      	ldr	r2, [pc, #284]	; (6f10 <handleJoinMessage+0x230>)
    6df4:	00db      	lsls	r3, r3, #3
    6df6:	445b      	add	r3, fp
    6df8:	7812      	ldrb	r2, [r2, #0]
    6dfa:	005b      	lsls	r3, r3, #1
    6dfc:	4463      	add	r3, ip
    6dfe:	8218      	strh	r0, [r3, #16]
    6e00:	731a      	strb	r2, [r3, #12]
    6e02:	8872      	ldrh	r2, [r6, #2]
    6e04:	1d69      	adds	r1, r5, #5
    6e06:	81da      	strh	r2, [r3, #14]
    6e08:	786a      	ldrb	r2, [r5, #1]
    6e0a:	721a      	strb	r2, [r3, #8]
    6e0c:	78aa      	ldrb	r2, [r5, #2]
    6e0e:	725a      	strb	r2, [r3, #9]
    6e10:	78ea      	ldrb	r2, [r5, #3]
    6e12:	729a      	strb	r2, [r3, #10]
    6e14:	792a      	ldrb	r2, [r5, #4]
    6e16:	4d3f      	ldr	r5, [pc, #252]	; (6f14 <handleJoinMessage+0x234>)
    6e18:	72da      	strb	r2, [r3, #11]
    6e1a:	465b      	mov	r3, fp
    6e1c:	3301      	adds	r3, #1
    6e1e:	00d8      	lsls	r0, r3, #3
    6e20:	18c0      	adds	r0, r0, r3
    6e22:	0040      	lsls	r0, r0, #1
    6e24:	4460      	add	r0, ip
    6e26:	2208      	movs	r2, #8
    6e28:	47a8      	blx	r5
    6e2a:	2208      	movs	r2, #8
    6e2c:	4651      	mov	r1, sl
    6e2e:	483a      	ldr	r0, [pc, #232]	; (6f18 <handleJoinMessage+0x238>)
    6e30:	47a8      	blx	r5
    6e32:	4643      	mov	r3, r8
    6e34:	681a      	ldr	r2, [r3, #0]
    6e36:	7851      	ldrb	r1, [r2, #1]
    6e38:	00cb      	lsls	r3, r1, #3
    6e3a:	185b      	adds	r3, r3, r1
    6e3c:	005b      	lsls	r3, r3, #1
    6e3e:	18d3      	adds	r3, r2, r3
    6e40:	735f      	strb	r7, [r3, #13]
    6e42:	4643      	mov	r3, r8
    6e44:	3101      	adds	r1, #1
    6e46:	7051      	strb	r1, [r2, #1]
    6e48:	681b      	ldr	r3, [r3, #0]
    6e4a:	785a      	ldrb	r2, [r3, #1]
    6e4c:	464b      	mov	r3, r9
    6e4e:	681b      	ldr	r3, [r3, #0]
    6e50:	7d1b      	ldrb	r3, [r3, #20]
    6e52:	e76a      	b.n	6d2a <handleJoinMessage+0x4a>
    6e54:	78ea      	ldrb	r2, [r5, #3]
    6e56:	78ab      	ldrb	r3, [r5, #2]
    6e58:	0212      	lsls	r2, r2, #8
    6e5a:	4313      	orrs	r3, r2
    6e5c:	4a27      	ldr	r2, [pc, #156]	; (6efc <handleJoinMessage+0x21c>)
    6e5e:	492f      	ldr	r1, [pc, #188]	; (6f1c <handleJoinMessage+0x23c>)
    6e60:	4690      	mov	r8, r2
    6e62:	8013      	strh	r3, [r2, #0]
    6e64:	88f2      	ldrh	r2, [r6, #6]
    6e66:	4b2e      	ldr	r3, [pc, #184]	; (6f20 <handleJoinMessage+0x240>)
    6e68:	4640      	mov	r0, r8
    6e6a:	801a      	strh	r2, [r3, #0]
    6e6c:	8873      	ldrh	r3, [r6, #2]
    6e6e:	800b      	strh	r3, [r1, #0]
    6e70:	4b2c      	ldr	r3, [pc, #176]	; (6f24 <handleJoinMessage+0x244>)
    6e72:	4798      	blx	r3
    6e74:	4b1c      	ldr	r3, [pc, #112]	; (6ee8 <handleJoinMessage+0x208>)
    6e76:	1d29      	adds	r1, r5, #4
    6e78:	681e      	ldr	r6, [r3, #0]
    6e7a:	4b2b      	ldr	r3, [pc, #172]	; (6f28 <handleJoinMessage+0x248>)
    6e7c:	7a72      	ldrb	r2, [r6, #9]
    6e7e:	701a      	strb	r2, [r3, #0]
    6e80:	4b2a      	ldr	r3, [pc, #168]	; (6f2c <handleJoinMessage+0x24c>)
    6e82:	2210      	movs	r2, #16
    6e84:	6818      	ldr	r0, [r3, #0]
    6e86:	4b23      	ldr	r3, [pc, #140]	; (6f14 <handleJoinMessage+0x234>)
    6e88:	3010      	adds	r0, #16
    6e8a:	4798      	blx	r3
    6e8c:	2306      	movs	r3, #6
    6e8e:	7023      	strb	r3, [r4, #0]
    6e90:	4643      	mov	r3, r8
    6e92:	22ff      	movs	r2, #255	; 0xff
    6e94:	881b      	ldrh	r3, [r3, #0]
    6e96:	421a      	tst	r2, r3
    6e98:	d012      	beq.n	6ec0 <handleJoinMessage+0x1e0>
    6e9a:	4643      	mov	r3, r8
    6e9c:	881b      	ldrh	r3, [r3, #0]
    6e9e:	4816      	ldr	r0, [pc, #88]	; (6ef8 <handleJoinMessage+0x218>)
    6ea0:	061b      	lsls	r3, r3, #24
    6ea2:	d50f      	bpl.n	6ec4 <handleJoinMessage+0x1e4>
    6ea4:	4b22      	ldr	r3, [pc, #136]	; (6f30 <handleJoinMessage+0x250>)
    6ea6:	6103      	str	r3, [r0, #16]
    6ea8:	23fa      	movs	r3, #250	; 0xfa
    6eaa:	88b2      	ldrh	r2, [r6, #4]
    6eac:	009b      	lsls	r3, r3, #2
    6eae:	435a      	muls	r2, r3
    6eb0:	6042      	str	r2, [r0, #4]
    6eb2:	88b2      	ldrh	r2, [r6, #4]
    6eb4:	4353      	muls	r3, r2
    6eb6:	6083      	str	r3, [r0, #8]
    6eb8:	2301      	movs	r3, #1
    6eba:	7303      	strb	r3, [r0, #12]
    6ebc:	4b1d      	ldr	r3, [pc, #116]	; (6f34 <handleJoinMessage+0x254>)
    6ebe:	4798      	blx	r3
    6ec0:	786f      	ldrb	r7, [r5, #1]
    6ec2:	e761      	b.n	6d88 <handleJoinMessage+0xa8>
    6ec4:	4b1c      	ldr	r3, [pc, #112]	; (6f38 <handleJoinMessage+0x258>)
    6ec6:	6103      	str	r3, [r0, #16]
    6ec8:	23fa      	movs	r3, #250	; 0xfa
    6eca:	7a32      	ldrb	r2, [r6, #8]
    6ecc:	009b      	lsls	r3, r3, #2
    6ece:	4353      	muls	r3, r2
    6ed0:	6043      	str	r3, [r0, #4]
    6ed2:	6083      	str	r3, [r0, #8]
    6ed4:	4b17      	ldr	r3, [pc, #92]	; (6f34 <handleJoinMessage+0x254>)
    6ed6:	7307      	strb	r7, [r0, #12]
    6ed8:	4798      	blx	r3
    6eda:	786f      	ldrb	r7, [r5, #1]
    6edc:	e754      	b.n	6d88 <handleJoinMessage+0xa8>
    6ede:	46c0      	nop			; (mov r8, r8)
    6ee0:	20000294 	.word	0x20000294
    6ee4:	200002bc 	.word	0x200002bc
    6ee8:	200012a4 	.word	0x200012a4
    6eec:	20001308 	.word	0x20001308
    6ef0:	00002ded 	.word	0x00002ded
    6ef4:	200002b8 	.word	0x200002b8
    6ef8:	200012f0 	.word	0x200012f0
    6efc:	200012ec 	.word	0x200012ec
    6f00:	20001324 	.word	0x20001324
    6f04:	200002b4 	.word	0x200002b4
    6f08:	2000004c 	.word	0x2000004c
    6f0c:	00004cbd 	.word	0x00004cbd
    6f10:	200012b8 	.word	0x200012b8
    6f14:	000074d3 	.word	0x000074d3
    6f18:	2000131c 	.word	0x2000131c
    6f1c:	200012d8 	.word	0x200012d8
    6f20:	20000054 	.word	0x20000054
    6f24:	00001d35 	.word	0x00001d35
    6f28:	20001304 	.word	0x20001304
    6f2c:	200012a8 	.word	0x200012a8
    6f30:	0000663d 	.word	0x0000663d
    6f34:	00002e59 	.word	0x00002e59
    6f38:	000067ed 	.word	0x000067ed

00006f3c <checkLinkFailureAtNoAck>:
    6f3c:	b510      	push	{r4, lr}
    6f3e:	2803      	cmp	r0, #3
    6f40:	d005      	beq.n	6f4e <checkLinkFailureAtNoAck+0x12>
    6f42:	4b0f      	ldr	r3, [pc, #60]	; (6f80 <checkLinkFailureAtNoAck+0x44>)
    6f44:	681b      	ldr	r3, [r3, #0]
    6f46:	7a5a      	ldrb	r2, [r3, #9]
    6f48:	4b0e      	ldr	r3, [pc, #56]	; (6f84 <checkLinkFailureAtNoAck+0x48>)
    6f4a:	701a      	strb	r2, [r3, #0]
    6f4c:	bd10      	pop	{r4, pc}
    6f4e:	4a0d      	ldr	r2, [pc, #52]	; (6f84 <checkLinkFailureAtNoAck+0x48>)
    6f50:	7813      	ldrb	r3, [r2, #0]
    6f52:	2b00      	cmp	r3, #0
    6f54:	d0fa      	beq.n	6f4c <checkLinkFailureAtNoAck+0x10>
    6f56:	3b01      	subs	r3, #1
    6f58:	b2db      	uxtb	r3, r3
    6f5a:	7013      	strb	r3, [r2, #0]
    6f5c:	2b00      	cmp	r3, #0
    6f5e:	d1f5      	bne.n	6f4c <checkLinkFailureAtNoAck+0x10>
    6f60:	4b09      	ldr	r3, [pc, #36]	; (6f88 <checkLinkFailureAtNoAck+0x4c>)
    6f62:	480a      	ldr	r0, [pc, #40]	; (6f8c <checkLinkFailureAtNoAck+0x50>)
    6f64:	4798      	blx	r3
    6f66:	2208      	movs	r2, #8
    6f68:	4b09      	ldr	r3, [pc, #36]	; (6f90 <checkLinkFailureAtNoAck+0x54>)
    6f6a:	701a      	strb	r2, [r3, #0]
    6f6c:	4b09      	ldr	r3, [pc, #36]	; (6f94 <checkLinkFailureAtNoAck+0x58>)
    6f6e:	3a09      	subs	r2, #9
    6f70:	801a      	strh	r2, [r3, #0]
    6f72:	4b09      	ldr	r3, [pc, #36]	; (6f98 <checkLinkFailureAtNoAck+0x5c>)
    6f74:	681b      	ldr	r3, [r3, #0]
    6f76:	2b00      	cmp	r3, #0
    6f78:	d0e8      	beq.n	6f4c <checkLinkFailureAtNoAck+0x10>
    6f7a:	4798      	blx	r3
    6f7c:	e7e6      	b.n	6f4c <checkLinkFailureAtNoAck+0x10>
    6f7e:	46c0      	nop			; (mov r8, r8)
    6f80:	200012a4 	.word	0x200012a4
    6f84:	20001304 	.word	0x20001304
    6f88:	00002ded 	.word	0x00002ded
    6f8c:	200012f0 	.word	0x200012f0
    6f90:	20000294 	.word	0x20000294
    6f94:	200012ec 	.word	0x200012ec
    6f98:	20001324 	.word	0x20001324

00006f9c <keyDetermineProcedure>:
    6f9c:	4b06      	ldr	r3, [pc, #24]	; (6fb8 <keyDetermineProcedure+0x1c>)
    6f9e:	781b      	ldrb	r3, [r3, #0]
    6fa0:	3b06      	subs	r3, #6
    6fa2:	2b01      	cmp	r3, #1
    6fa4:	d902      	bls.n	6fac <keyDetermineProcedure+0x10>
    6fa6:	4b05      	ldr	r3, [pc, #20]	; (6fbc <keyDetermineProcedure+0x20>)
    6fa8:	6818      	ldr	r0, [r3, #0]
    6faa:	4770      	bx	lr
    6fac:	2808      	cmp	r0, #8
    6fae:	d0fa      	beq.n	6fa6 <keyDetermineProcedure+0xa>
    6fb0:	4b02      	ldr	r3, [pc, #8]	; (6fbc <keyDetermineProcedure+0x20>)
    6fb2:	6818      	ldr	r0, [r3, #0]
    6fb4:	3010      	adds	r0, #16
    6fb6:	e7f8      	b.n	6faa <keyDetermineProcedure+0xe>
    6fb8:	20000294 	.word	0x20000294
    6fbc:	200012a8 	.word	0x200012a8

00006fc0 <secureFrame>:
    6fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fc2:	4657      	mov	r7, sl
    6fc4:	4645      	mov	r5, r8
    6fc6:	46de      	mov	lr, fp
    6fc8:	464e      	mov	r6, r9
    6fca:	b5e0      	push	{r5, r6, r7, lr}
    6fcc:	0005      	movs	r5, r0
    6fce:	b0af      	sub	sp, #188	; 0xbc
    6fd0:	ac06      	add	r4, sp, #24
    6fd2:	000e      	movs	r6, r1
    6fd4:	4690      	mov	r8, r2
    6fd6:	469a      	mov	sl, r3
    6fd8:	2210      	movs	r2, #16
    6fda:	2100      	movs	r1, #0
    6fdc:	0020      	movs	r0, r4
    6fde:	4b35      	ldr	r3, [pc, #212]	; (70b4 <secureFrame+0xf4>)
    6fe0:	4798      	blx	r3
    6fe2:	7c2f      	ldrb	r7, [r5, #16]
    6fe4:	2f07      	cmp	r7, #7
    6fe6:	d80e      	bhi.n	7006 <secureFrame+0x46>
    6fe8:	2301      	movs	r3, #1
    6fea:	2288      	movs	r2, #136	; 0x88
    6fec:	40bb      	lsls	r3, r7
    6fee:	421a      	tst	r2, r3
    6ff0:	d14e      	bne.n	7090 <secureFrame+0xd0>
    6ff2:	3a44      	subs	r2, #68	; 0x44
    6ff4:	421a      	tst	r2, r3
    6ff6:	d14f      	bne.n	7098 <secureFrame+0xd8>
    6ff8:	3a22      	subs	r2, #34	; 0x22
    6ffa:	421a      	tst	r2, r3
    6ffc:	d003      	beq.n	7006 <secureFrame+0x46>
    6ffe:	2304      	movs	r3, #4
    7000:	9305      	str	r3, [sp, #20]
    7002:	469b      	mov	fp, r3
    7004:	e002      	b.n	700c <secureFrame+0x4c>
    7006:	2300      	movs	r3, #0
    7008:	469b      	mov	fp, r3
    700a:	9305      	str	r3, [sp, #20]
    700c:	4b2a      	ldr	r3, [pc, #168]	; (70b8 <secureFrame+0xf8>)
    700e:	4d2b      	ldr	r5, [pc, #172]	; (70bc <secureFrame+0xfc>)
    7010:	79da      	ldrb	r2, [r3, #7]
    7012:	4651      	mov	r1, sl
    7014:	7062      	strb	r2, [r4, #1]
    7016:	799a      	ldrb	r2, [r3, #6]
    7018:	7367      	strb	r7, [r4, #13]
    701a:	70a2      	strb	r2, [r4, #2]
    701c:	795a      	ldrb	r2, [r3, #5]
    701e:	a80a      	add	r0, sp, #40	; 0x28
    7020:	70e2      	strb	r2, [r4, #3]
    7022:	791a      	ldrb	r2, [r3, #4]
    7024:	44b2      	add	sl, r6
    7026:	7122      	strb	r2, [r4, #4]
    7028:	78da      	ldrb	r2, [r3, #3]
    702a:	7162      	strb	r2, [r4, #5]
    702c:	789a      	ldrb	r2, [r3, #2]
    702e:	71a2      	strb	r2, [r4, #6]
    7030:	785a      	ldrb	r2, [r3, #1]
    7032:	781b      	ldrb	r3, [r3, #0]
    7034:	71e2      	strb	r2, [r4, #7]
    7036:	7223      	strb	r3, [r4, #8]
    7038:	78eb      	ldrb	r3, [r5, #3]
    703a:	0032      	movs	r2, r6
    703c:	7263      	strb	r3, [r4, #9]
    703e:	78ab      	ldrb	r3, [r5, #2]
    7040:	72a3      	strb	r3, [r4, #10]
    7042:	786b      	ldrb	r3, [r5, #1]
    7044:	72e3      	strb	r3, [r4, #11]
    7046:	782b      	ldrb	r3, [r5, #0]
    7048:	7323      	strb	r3, [r4, #12]
    704a:	4b1d      	ldr	r3, [pc, #116]	; (70c0 <secureFrame+0x100>)
    704c:	4699      	mov	r9, r3
    704e:	4798      	blx	r3
    7050:	ab0a      	add	r3, sp, #40	; 0x28
    7052:	469c      	mov	ip, r3
    7054:	44b4      	add	ip, r6
    7056:	4663      	mov	r3, ip
    7058:	4642      	mov	r2, r8
    705a:	4651      	mov	r1, sl
    705c:	4660      	mov	r0, ip
    705e:	9304      	str	r3, [sp, #16]
    7060:	47c8      	blx	r9
    7062:	2300      	movs	r3, #0
    7064:	9302      	str	r3, [sp, #8]
    7066:	4643      	mov	r3, r8
    7068:	0021      	movs	r1, r4
    706a:	9300      	str	r3, [sp, #0]
    706c:	9701      	str	r7, [sp, #4]
    706e:	0033      	movs	r3, r6
    7070:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7072:	a80a      	add	r0, sp, #40	; 0x28
    7074:	4c13      	ldr	r4, [pc, #76]	; (70c4 <secureFrame+0x104>)
    7076:	47a0      	blx	r4
    7078:	2800      	cmp	r0, #0
    707a:	d011      	beq.n	70a0 <secureFrame+0xe0>
    707c:	23ff      	movs	r3, #255	; 0xff
    707e:	469b      	mov	fp, r3
    7080:	4658      	mov	r0, fp
    7082:	b02f      	add	sp, #188	; 0xbc
    7084:	bc3c      	pop	{r2, r3, r4, r5}
    7086:	4690      	mov	r8, r2
    7088:	4699      	mov	r9, r3
    708a:	46a2      	mov	sl, r4
    708c:	46ab      	mov	fp, r5
    708e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7090:	2310      	movs	r3, #16
    7092:	9305      	str	r3, [sp, #20]
    7094:	469b      	mov	fp, r3
    7096:	e7b9      	b.n	700c <secureFrame+0x4c>
    7098:	2308      	movs	r3, #8
    709a:	9305      	str	r3, [sp, #20]
    709c:	469b      	mov	fp, r3
    709e:	e7b5      	b.n	700c <secureFrame+0x4c>
    70a0:	682b      	ldr	r3, [r5, #0]
    70a2:	9904      	ldr	r1, [sp, #16]
    70a4:	3301      	adds	r3, #1
    70a6:	602b      	str	r3, [r5, #0]
    70a8:	9b05      	ldr	r3, [sp, #20]
    70aa:	4650      	mov	r0, sl
    70ac:	4443      	add	r3, r8
    70ae:	001a      	movs	r2, r3
    70b0:	47c8      	blx	r9
    70b2:	e7e5      	b.n	7080 <secureFrame+0xc0>
    70b4:	000074e5 	.word	0x000074e5
    70b8:	2000004c 	.word	0x2000004c
    70bc:	20001328 	.word	0x20001328
    70c0:	000074d3 	.word	0x000074d3
    70c4:	000027b5 	.word	0x000027b5

000070c8 <unsecureFrame>:
    70c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    70ca:	46ce      	mov	lr, r9
    70cc:	4647      	mov	r7, r8
    70ce:	b580      	push	{r7, lr}
    70d0:	b089      	sub	sp, #36	; 0x24
    70d2:	0007      	movs	r7, r0
    70d4:	ac04      	add	r4, sp, #16
    70d6:	000d      	movs	r5, r1
    70d8:	4691      	mov	r9, r2
    70da:	001e      	movs	r6, r3
    70dc:	2210      	movs	r2, #16
    70de:	4b26      	ldr	r3, [pc, #152]	; (7178 <unsecureFrame+0xb0>)
    70e0:	2100      	movs	r1, #0
    70e2:	0020      	movs	r0, r4
    70e4:	4798      	blx	r3
    70e6:	2200      	movs	r2, #0
    70e8:	7c3b      	ldrb	r3, [r7, #16]
    70ea:	4690      	mov	r8, r2
    70ec:	2b07      	cmp	r3, #7
    70ee:	d806      	bhi.n	70fe <unsecureFrame+0x36>
    70f0:	3201      	adds	r2, #1
    70f2:	2010      	movs	r0, #16
    70f4:	409a      	lsls	r2, r3
    70f6:	2188      	movs	r1, #136	; 0x88
    70f8:	4680      	mov	r8, r0
    70fa:	4211      	tst	r1, r2
    70fc:	d02f      	beq.n	715e <unsecureFrame+0x96>
    70fe:	79ea      	ldrb	r2, [r5, #7]
    7100:	7363      	strb	r3, [r4, #13]
    7102:	7062      	strb	r2, [r4, #1]
    7104:	79aa      	ldrb	r2, [r5, #6]
    7106:	0021      	movs	r1, r4
    7108:	70a2      	strb	r2, [r4, #2]
    710a:	796a      	ldrb	r2, [r5, #5]
    710c:	9810      	ldr	r0, [sp, #64]	; 0x40
    710e:	70e2      	strb	r2, [r4, #3]
    7110:	792a      	ldrb	r2, [r5, #4]
    7112:	7122      	strb	r2, [r4, #4]
    7114:	78ea      	ldrb	r2, [r5, #3]
    7116:	7162      	strb	r2, [r4, #5]
    7118:	78aa      	ldrb	r2, [r5, #2]
    711a:	71a2      	strb	r2, [r4, #6]
    711c:	786a      	ldrb	r2, [r5, #1]
    711e:	71e2      	strb	r2, [r4, #7]
    7120:	782a      	ldrb	r2, [r5, #0]
    7122:	7222      	strb	r2, [r4, #8]
    7124:	7dfa      	ldrb	r2, [r7, #23]
    7126:	7262      	strb	r2, [r4, #9]
    7128:	7dba      	ldrb	r2, [r7, #22]
    712a:	72a2      	strb	r2, [r4, #10]
    712c:	7d7a      	ldrb	r2, [r7, #21]
    712e:	72e2      	strb	r2, [r4, #11]
    7130:	7d3a      	ldrb	r2, [r7, #20]
    7132:	7322      	strb	r2, [r4, #12]
    7134:	9301      	str	r3, [sp, #4]
    7136:	4643      	mov	r3, r8
    7138:	2201      	movs	r2, #1
    713a:	1af6      	subs	r6, r6, r3
    713c:	b2f6      	uxtb	r6, r6
    713e:	9202      	str	r2, [sp, #8]
    7140:	9600      	str	r6, [sp, #0]
    7142:	464b      	mov	r3, r9
    7144:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7146:	4c0d      	ldr	r4, [pc, #52]	; (717c <unsecureFrame+0xb4>)
    7148:	47a0      	blx	r4
    714a:	2800      	cmp	r0, #0
    714c:	d001      	beq.n	7152 <unsecureFrame+0x8a>
    714e:	23ff      	movs	r3, #255	; 0xff
    7150:	4698      	mov	r8, r3
    7152:	4640      	mov	r0, r8
    7154:	b009      	add	sp, #36	; 0x24
    7156:	bc0c      	pop	{r2, r3}
    7158:	4690      	mov	r8, r2
    715a:	4699      	mov	r9, r3
    715c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    715e:	3808      	subs	r0, #8
    7160:	3944      	subs	r1, #68	; 0x44
    7162:	4680      	mov	r8, r0
    7164:	4211      	tst	r1, r2
    7166:	d1ca      	bne.n	70fe <unsecureFrame+0x36>
    7168:	3922      	subs	r1, #34	; 0x22
    716a:	400a      	ands	r2, r1
    716c:	1e51      	subs	r1, r2, #1
    716e:	418a      	sbcs	r2, r1
    7170:	0092      	lsls	r2, r2, #2
    7172:	4690      	mov	r8, r2
    7174:	e7c3      	b.n	70fe <unsecureFrame+0x36>
    7176:	46c0      	nop			; (mov r8, r8)
    7178:	000074e5 	.word	0x000074e5
    717c:	000027b5 	.word	0x000027b5

00007180 <__udivsi3>:
    7180:	2200      	movs	r2, #0
    7182:	0843      	lsrs	r3, r0, #1
    7184:	428b      	cmp	r3, r1
    7186:	d374      	bcc.n	7272 <__udivsi3+0xf2>
    7188:	0903      	lsrs	r3, r0, #4
    718a:	428b      	cmp	r3, r1
    718c:	d35f      	bcc.n	724e <__udivsi3+0xce>
    718e:	0a03      	lsrs	r3, r0, #8
    7190:	428b      	cmp	r3, r1
    7192:	d344      	bcc.n	721e <__udivsi3+0x9e>
    7194:	0b03      	lsrs	r3, r0, #12
    7196:	428b      	cmp	r3, r1
    7198:	d328      	bcc.n	71ec <__udivsi3+0x6c>
    719a:	0c03      	lsrs	r3, r0, #16
    719c:	428b      	cmp	r3, r1
    719e:	d30d      	bcc.n	71bc <__udivsi3+0x3c>
    71a0:	22ff      	movs	r2, #255	; 0xff
    71a2:	0209      	lsls	r1, r1, #8
    71a4:	ba12      	rev	r2, r2
    71a6:	0c03      	lsrs	r3, r0, #16
    71a8:	428b      	cmp	r3, r1
    71aa:	d302      	bcc.n	71b2 <__udivsi3+0x32>
    71ac:	1212      	asrs	r2, r2, #8
    71ae:	0209      	lsls	r1, r1, #8
    71b0:	d065      	beq.n	727e <__udivsi3+0xfe>
    71b2:	0b03      	lsrs	r3, r0, #12
    71b4:	428b      	cmp	r3, r1
    71b6:	d319      	bcc.n	71ec <__udivsi3+0x6c>
    71b8:	e000      	b.n	71bc <__udivsi3+0x3c>
    71ba:	0a09      	lsrs	r1, r1, #8
    71bc:	0bc3      	lsrs	r3, r0, #15
    71be:	428b      	cmp	r3, r1
    71c0:	d301      	bcc.n	71c6 <__udivsi3+0x46>
    71c2:	03cb      	lsls	r3, r1, #15
    71c4:	1ac0      	subs	r0, r0, r3
    71c6:	4152      	adcs	r2, r2
    71c8:	0b83      	lsrs	r3, r0, #14
    71ca:	428b      	cmp	r3, r1
    71cc:	d301      	bcc.n	71d2 <__udivsi3+0x52>
    71ce:	038b      	lsls	r3, r1, #14
    71d0:	1ac0      	subs	r0, r0, r3
    71d2:	4152      	adcs	r2, r2
    71d4:	0b43      	lsrs	r3, r0, #13
    71d6:	428b      	cmp	r3, r1
    71d8:	d301      	bcc.n	71de <__udivsi3+0x5e>
    71da:	034b      	lsls	r3, r1, #13
    71dc:	1ac0      	subs	r0, r0, r3
    71de:	4152      	adcs	r2, r2
    71e0:	0b03      	lsrs	r3, r0, #12
    71e2:	428b      	cmp	r3, r1
    71e4:	d301      	bcc.n	71ea <__udivsi3+0x6a>
    71e6:	030b      	lsls	r3, r1, #12
    71e8:	1ac0      	subs	r0, r0, r3
    71ea:	4152      	adcs	r2, r2
    71ec:	0ac3      	lsrs	r3, r0, #11
    71ee:	428b      	cmp	r3, r1
    71f0:	d301      	bcc.n	71f6 <__udivsi3+0x76>
    71f2:	02cb      	lsls	r3, r1, #11
    71f4:	1ac0      	subs	r0, r0, r3
    71f6:	4152      	adcs	r2, r2
    71f8:	0a83      	lsrs	r3, r0, #10
    71fa:	428b      	cmp	r3, r1
    71fc:	d301      	bcc.n	7202 <__udivsi3+0x82>
    71fe:	028b      	lsls	r3, r1, #10
    7200:	1ac0      	subs	r0, r0, r3
    7202:	4152      	adcs	r2, r2
    7204:	0a43      	lsrs	r3, r0, #9
    7206:	428b      	cmp	r3, r1
    7208:	d301      	bcc.n	720e <__udivsi3+0x8e>
    720a:	024b      	lsls	r3, r1, #9
    720c:	1ac0      	subs	r0, r0, r3
    720e:	4152      	adcs	r2, r2
    7210:	0a03      	lsrs	r3, r0, #8
    7212:	428b      	cmp	r3, r1
    7214:	d301      	bcc.n	721a <__udivsi3+0x9a>
    7216:	020b      	lsls	r3, r1, #8
    7218:	1ac0      	subs	r0, r0, r3
    721a:	4152      	adcs	r2, r2
    721c:	d2cd      	bcs.n	71ba <__udivsi3+0x3a>
    721e:	09c3      	lsrs	r3, r0, #7
    7220:	428b      	cmp	r3, r1
    7222:	d301      	bcc.n	7228 <__udivsi3+0xa8>
    7224:	01cb      	lsls	r3, r1, #7
    7226:	1ac0      	subs	r0, r0, r3
    7228:	4152      	adcs	r2, r2
    722a:	0983      	lsrs	r3, r0, #6
    722c:	428b      	cmp	r3, r1
    722e:	d301      	bcc.n	7234 <__udivsi3+0xb4>
    7230:	018b      	lsls	r3, r1, #6
    7232:	1ac0      	subs	r0, r0, r3
    7234:	4152      	adcs	r2, r2
    7236:	0943      	lsrs	r3, r0, #5
    7238:	428b      	cmp	r3, r1
    723a:	d301      	bcc.n	7240 <__udivsi3+0xc0>
    723c:	014b      	lsls	r3, r1, #5
    723e:	1ac0      	subs	r0, r0, r3
    7240:	4152      	adcs	r2, r2
    7242:	0903      	lsrs	r3, r0, #4
    7244:	428b      	cmp	r3, r1
    7246:	d301      	bcc.n	724c <__udivsi3+0xcc>
    7248:	010b      	lsls	r3, r1, #4
    724a:	1ac0      	subs	r0, r0, r3
    724c:	4152      	adcs	r2, r2
    724e:	08c3      	lsrs	r3, r0, #3
    7250:	428b      	cmp	r3, r1
    7252:	d301      	bcc.n	7258 <__udivsi3+0xd8>
    7254:	00cb      	lsls	r3, r1, #3
    7256:	1ac0      	subs	r0, r0, r3
    7258:	4152      	adcs	r2, r2
    725a:	0883      	lsrs	r3, r0, #2
    725c:	428b      	cmp	r3, r1
    725e:	d301      	bcc.n	7264 <__udivsi3+0xe4>
    7260:	008b      	lsls	r3, r1, #2
    7262:	1ac0      	subs	r0, r0, r3
    7264:	4152      	adcs	r2, r2
    7266:	0843      	lsrs	r3, r0, #1
    7268:	428b      	cmp	r3, r1
    726a:	d301      	bcc.n	7270 <__udivsi3+0xf0>
    726c:	004b      	lsls	r3, r1, #1
    726e:	1ac0      	subs	r0, r0, r3
    7270:	4152      	adcs	r2, r2
    7272:	1a41      	subs	r1, r0, r1
    7274:	d200      	bcs.n	7278 <__udivsi3+0xf8>
    7276:	4601      	mov	r1, r0
    7278:	4152      	adcs	r2, r2
    727a:	4610      	mov	r0, r2
    727c:	4770      	bx	lr
    727e:	e7ff      	b.n	7280 <__udivsi3+0x100>
    7280:	b501      	push	{r0, lr}
    7282:	2000      	movs	r0, #0
    7284:	f000 f8f0 	bl	7468 <__aeabi_idiv0>
    7288:	bd02      	pop	{r1, pc}
    728a:	46c0      	nop			; (mov r8, r8)

0000728c <__aeabi_uidivmod>:
    728c:	2900      	cmp	r1, #0
    728e:	d0f7      	beq.n	7280 <__udivsi3+0x100>
    7290:	e776      	b.n	7180 <__udivsi3>
    7292:	4770      	bx	lr

00007294 <__divsi3>:
    7294:	4603      	mov	r3, r0
    7296:	430b      	orrs	r3, r1
    7298:	d47f      	bmi.n	739a <__divsi3+0x106>
    729a:	2200      	movs	r2, #0
    729c:	0843      	lsrs	r3, r0, #1
    729e:	428b      	cmp	r3, r1
    72a0:	d374      	bcc.n	738c <__divsi3+0xf8>
    72a2:	0903      	lsrs	r3, r0, #4
    72a4:	428b      	cmp	r3, r1
    72a6:	d35f      	bcc.n	7368 <__divsi3+0xd4>
    72a8:	0a03      	lsrs	r3, r0, #8
    72aa:	428b      	cmp	r3, r1
    72ac:	d344      	bcc.n	7338 <__divsi3+0xa4>
    72ae:	0b03      	lsrs	r3, r0, #12
    72b0:	428b      	cmp	r3, r1
    72b2:	d328      	bcc.n	7306 <__divsi3+0x72>
    72b4:	0c03      	lsrs	r3, r0, #16
    72b6:	428b      	cmp	r3, r1
    72b8:	d30d      	bcc.n	72d6 <__divsi3+0x42>
    72ba:	22ff      	movs	r2, #255	; 0xff
    72bc:	0209      	lsls	r1, r1, #8
    72be:	ba12      	rev	r2, r2
    72c0:	0c03      	lsrs	r3, r0, #16
    72c2:	428b      	cmp	r3, r1
    72c4:	d302      	bcc.n	72cc <__divsi3+0x38>
    72c6:	1212      	asrs	r2, r2, #8
    72c8:	0209      	lsls	r1, r1, #8
    72ca:	d065      	beq.n	7398 <__divsi3+0x104>
    72cc:	0b03      	lsrs	r3, r0, #12
    72ce:	428b      	cmp	r3, r1
    72d0:	d319      	bcc.n	7306 <__divsi3+0x72>
    72d2:	e000      	b.n	72d6 <__divsi3+0x42>
    72d4:	0a09      	lsrs	r1, r1, #8
    72d6:	0bc3      	lsrs	r3, r0, #15
    72d8:	428b      	cmp	r3, r1
    72da:	d301      	bcc.n	72e0 <__divsi3+0x4c>
    72dc:	03cb      	lsls	r3, r1, #15
    72de:	1ac0      	subs	r0, r0, r3
    72e0:	4152      	adcs	r2, r2
    72e2:	0b83      	lsrs	r3, r0, #14
    72e4:	428b      	cmp	r3, r1
    72e6:	d301      	bcc.n	72ec <__divsi3+0x58>
    72e8:	038b      	lsls	r3, r1, #14
    72ea:	1ac0      	subs	r0, r0, r3
    72ec:	4152      	adcs	r2, r2
    72ee:	0b43      	lsrs	r3, r0, #13
    72f0:	428b      	cmp	r3, r1
    72f2:	d301      	bcc.n	72f8 <__divsi3+0x64>
    72f4:	034b      	lsls	r3, r1, #13
    72f6:	1ac0      	subs	r0, r0, r3
    72f8:	4152      	adcs	r2, r2
    72fa:	0b03      	lsrs	r3, r0, #12
    72fc:	428b      	cmp	r3, r1
    72fe:	d301      	bcc.n	7304 <__divsi3+0x70>
    7300:	030b      	lsls	r3, r1, #12
    7302:	1ac0      	subs	r0, r0, r3
    7304:	4152      	adcs	r2, r2
    7306:	0ac3      	lsrs	r3, r0, #11
    7308:	428b      	cmp	r3, r1
    730a:	d301      	bcc.n	7310 <__divsi3+0x7c>
    730c:	02cb      	lsls	r3, r1, #11
    730e:	1ac0      	subs	r0, r0, r3
    7310:	4152      	adcs	r2, r2
    7312:	0a83      	lsrs	r3, r0, #10
    7314:	428b      	cmp	r3, r1
    7316:	d301      	bcc.n	731c <__divsi3+0x88>
    7318:	028b      	lsls	r3, r1, #10
    731a:	1ac0      	subs	r0, r0, r3
    731c:	4152      	adcs	r2, r2
    731e:	0a43      	lsrs	r3, r0, #9
    7320:	428b      	cmp	r3, r1
    7322:	d301      	bcc.n	7328 <__divsi3+0x94>
    7324:	024b      	lsls	r3, r1, #9
    7326:	1ac0      	subs	r0, r0, r3
    7328:	4152      	adcs	r2, r2
    732a:	0a03      	lsrs	r3, r0, #8
    732c:	428b      	cmp	r3, r1
    732e:	d301      	bcc.n	7334 <__divsi3+0xa0>
    7330:	020b      	lsls	r3, r1, #8
    7332:	1ac0      	subs	r0, r0, r3
    7334:	4152      	adcs	r2, r2
    7336:	d2cd      	bcs.n	72d4 <__divsi3+0x40>
    7338:	09c3      	lsrs	r3, r0, #7
    733a:	428b      	cmp	r3, r1
    733c:	d301      	bcc.n	7342 <__divsi3+0xae>
    733e:	01cb      	lsls	r3, r1, #7
    7340:	1ac0      	subs	r0, r0, r3
    7342:	4152      	adcs	r2, r2
    7344:	0983      	lsrs	r3, r0, #6
    7346:	428b      	cmp	r3, r1
    7348:	d301      	bcc.n	734e <__divsi3+0xba>
    734a:	018b      	lsls	r3, r1, #6
    734c:	1ac0      	subs	r0, r0, r3
    734e:	4152      	adcs	r2, r2
    7350:	0943      	lsrs	r3, r0, #5
    7352:	428b      	cmp	r3, r1
    7354:	d301      	bcc.n	735a <__divsi3+0xc6>
    7356:	014b      	lsls	r3, r1, #5
    7358:	1ac0      	subs	r0, r0, r3
    735a:	4152      	adcs	r2, r2
    735c:	0903      	lsrs	r3, r0, #4
    735e:	428b      	cmp	r3, r1
    7360:	d301      	bcc.n	7366 <__divsi3+0xd2>
    7362:	010b      	lsls	r3, r1, #4
    7364:	1ac0      	subs	r0, r0, r3
    7366:	4152      	adcs	r2, r2
    7368:	08c3      	lsrs	r3, r0, #3
    736a:	428b      	cmp	r3, r1
    736c:	d301      	bcc.n	7372 <__divsi3+0xde>
    736e:	00cb      	lsls	r3, r1, #3
    7370:	1ac0      	subs	r0, r0, r3
    7372:	4152      	adcs	r2, r2
    7374:	0883      	lsrs	r3, r0, #2
    7376:	428b      	cmp	r3, r1
    7378:	d301      	bcc.n	737e <__divsi3+0xea>
    737a:	008b      	lsls	r3, r1, #2
    737c:	1ac0      	subs	r0, r0, r3
    737e:	4152      	adcs	r2, r2
    7380:	0843      	lsrs	r3, r0, #1
    7382:	428b      	cmp	r3, r1
    7384:	d301      	bcc.n	738a <__divsi3+0xf6>
    7386:	004b      	lsls	r3, r1, #1
    7388:	1ac0      	subs	r0, r0, r3
    738a:	4152      	adcs	r2, r2
    738c:	1a41      	subs	r1, r0, r1
    738e:	d200      	bcs.n	7392 <__divsi3+0xfe>
    7390:	4601      	mov	r1, r0
    7392:	4152      	adcs	r2, r2
    7394:	4610      	mov	r0, r2
    7396:	4770      	bx	lr
    7398:	e05d      	b.n	7456 <__divsi3+0x1c2>
    739a:	0fca      	lsrs	r2, r1, #31
    739c:	d000      	beq.n	73a0 <__divsi3+0x10c>
    739e:	4249      	negs	r1, r1
    73a0:	1003      	asrs	r3, r0, #32
    73a2:	d300      	bcc.n	73a6 <__divsi3+0x112>
    73a4:	4240      	negs	r0, r0
    73a6:	4053      	eors	r3, r2
    73a8:	2200      	movs	r2, #0
    73aa:	469c      	mov	ip, r3
    73ac:	0903      	lsrs	r3, r0, #4
    73ae:	428b      	cmp	r3, r1
    73b0:	d32d      	bcc.n	740e <__divsi3+0x17a>
    73b2:	0a03      	lsrs	r3, r0, #8
    73b4:	428b      	cmp	r3, r1
    73b6:	d312      	bcc.n	73de <__divsi3+0x14a>
    73b8:	22fc      	movs	r2, #252	; 0xfc
    73ba:	0189      	lsls	r1, r1, #6
    73bc:	ba12      	rev	r2, r2
    73be:	0a03      	lsrs	r3, r0, #8
    73c0:	428b      	cmp	r3, r1
    73c2:	d30c      	bcc.n	73de <__divsi3+0x14a>
    73c4:	0189      	lsls	r1, r1, #6
    73c6:	1192      	asrs	r2, r2, #6
    73c8:	428b      	cmp	r3, r1
    73ca:	d308      	bcc.n	73de <__divsi3+0x14a>
    73cc:	0189      	lsls	r1, r1, #6
    73ce:	1192      	asrs	r2, r2, #6
    73d0:	428b      	cmp	r3, r1
    73d2:	d304      	bcc.n	73de <__divsi3+0x14a>
    73d4:	0189      	lsls	r1, r1, #6
    73d6:	d03a      	beq.n	744e <__divsi3+0x1ba>
    73d8:	1192      	asrs	r2, r2, #6
    73da:	e000      	b.n	73de <__divsi3+0x14a>
    73dc:	0989      	lsrs	r1, r1, #6
    73de:	09c3      	lsrs	r3, r0, #7
    73e0:	428b      	cmp	r3, r1
    73e2:	d301      	bcc.n	73e8 <__divsi3+0x154>
    73e4:	01cb      	lsls	r3, r1, #7
    73e6:	1ac0      	subs	r0, r0, r3
    73e8:	4152      	adcs	r2, r2
    73ea:	0983      	lsrs	r3, r0, #6
    73ec:	428b      	cmp	r3, r1
    73ee:	d301      	bcc.n	73f4 <__divsi3+0x160>
    73f0:	018b      	lsls	r3, r1, #6
    73f2:	1ac0      	subs	r0, r0, r3
    73f4:	4152      	adcs	r2, r2
    73f6:	0943      	lsrs	r3, r0, #5
    73f8:	428b      	cmp	r3, r1
    73fa:	d301      	bcc.n	7400 <__divsi3+0x16c>
    73fc:	014b      	lsls	r3, r1, #5
    73fe:	1ac0      	subs	r0, r0, r3
    7400:	4152      	adcs	r2, r2
    7402:	0903      	lsrs	r3, r0, #4
    7404:	428b      	cmp	r3, r1
    7406:	d301      	bcc.n	740c <__divsi3+0x178>
    7408:	010b      	lsls	r3, r1, #4
    740a:	1ac0      	subs	r0, r0, r3
    740c:	4152      	adcs	r2, r2
    740e:	08c3      	lsrs	r3, r0, #3
    7410:	428b      	cmp	r3, r1
    7412:	d301      	bcc.n	7418 <__divsi3+0x184>
    7414:	00cb      	lsls	r3, r1, #3
    7416:	1ac0      	subs	r0, r0, r3
    7418:	4152      	adcs	r2, r2
    741a:	0883      	lsrs	r3, r0, #2
    741c:	428b      	cmp	r3, r1
    741e:	d301      	bcc.n	7424 <__divsi3+0x190>
    7420:	008b      	lsls	r3, r1, #2
    7422:	1ac0      	subs	r0, r0, r3
    7424:	4152      	adcs	r2, r2
    7426:	d2d9      	bcs.n	73dc <__divsi3+0x148>
    7428:	0843      	lsrs	r3, r0, #1
    742a:	428b      	cmp	r3, r1
    742c:	d301      	bcc.n	7432 <__divsi3+0x19e>
    742e:	004b      	lsls	r3, r1, #1
    7430:	1ac0      	subs	r0, r0, r3
    7432:	4152      	adcs	r2, r2
    7434:	1a41      	subs	r1, r0, r1
    7436:	d200      	bcs.n	743a <__divsi3+0x1a6>
    7438:	4601      	mov	r1, r0
    743a:	4663      	mov	r3, ip
    743c:	4152      	adcs	r2, r2
    743e:	105b      	asrs	r3, r3, #1
    7440:	4610      	mov	r0, r2
    7442:	d301      	bcc.n	7448 <__divsi3+0x1b4>
    7444:	4240      	negs	r0, r0
    7446:	2b00      	cmp	r3, #0
    7448:	d500      	bpl.n	744c <__divsi3+0x1b8>
    744a:	4249      	negs	r1, r1
    744c:	4770      	bx	lr
    744e:	4663      	mov	r3, ip
    7450:	105b      	asrs	r3, r3, #1
    7452:	d300      	bcc.n	7456 <__divsi3+0x1c2>
    7454:	4240      	negs	r0, r0
    7456:	b501      	push	{r0, lr}
    7458:	2000      	movs	r0, #0
    745a:	f000 f805 	bl	7468 <__aeabi_idiv0>
    745e:	bd02      	pop	{r1, pc}

00007460 <__aeabi_idivmod>:
    7460:	2900      	cmp	r1, #0
    7462:	d0f8      	beq.n	7456 <__divsi3+0x1c2>
    7464:	e716      	b.n	7294 <__divsi3>
    7466:	4770      	bx	lr

00007468 <__aeabi_idiv0>:
    7468:	4770      	bx	lr
    746a:	46c0      	nop			; (mov r8, r8)

0000746c <__libc_init_array>:
    746c:	b570      	push	{r4, r5, r6, lr}
    746e:	2600      	movs	r6, #0
    7470:	4d0c      	ldr	r5, [pc, #48]	; (74a4 <__libc_init_array+0x38>)
    7472:	4c0d      	ldr	r4, [pc, #52]	; (74a8 <__libc_init_array+0x3c>)
    7474:	1b64      	subs	r4, r4, r5
    7476:	10a4      	asrs	r4, r4, #2
    7478:	42a6      	cmp	r6, r4
    747a:	d109      	bne.n	7490 <__libc_init_array+0x24>
    747c:	2600      	movs	r6, #0
    747e:	f000 fd7f 	bl	7f80 <_init>
    7482:	4d0a      	ldr	r5, [pc, #40]	; (74ac <__libc_init_array+0x40>)
    7484:	4c0a      	ldr	r4, [pc, #40]	; (74b0 <__libc_init_array+0x44>)
    7486:	1b64      	subs	r4, r4, r5
    7488:	10a4      	asrs	r4, r4, #2
    748a:	42a6      	cmp	r6, r4
    748c:	d105      	bne.n	749a <__libc_init_array+0x2e>
    748e:	bd70      	pop	{r4, r5, r6, pc}
    7490:	00b3      	lsls	r3, r6, #2
    7492:	58eb      	ldr	r3, [r5, r3]
    7494:	4798      	blx	r3
    7496:	3601      	adds	r6, #1
    7498:	e7ee      	b.n	7478 <__libc_init_array+0xc>
    749a:	00b3      	lsls	r3, r6, #2
    749c:	58eb      	ldr	r3, [r5, r3]
    749e:	4798      	blx	r3
    74a0:	3601      	adds	r6, #1
    74a2:	e7f2      	b.n	748a <__libc_init_array+0x1e>
    74a4:	00007f8c 	.word	0x00007f8c
    74a8:	00007f8c 	.word	0x00007f8c
    74ac:	00007f8c 	.word	0x00007f8c
    74b0:	00007f90 	.word	0x00007f90

000074b4 <memcmp>:
    74b4:	b530      	push	{r4, r5, lr}
    74b6:	2400      	movs	r4, #0
    74b8:	42a2      	cmp	r2, r4
    74ba:	d101      	bne.n	74c0 <memcmp+0xc>
    74bc:	2000      	movs	r0, #0
    74be:	e005      	b.n	74cc <memcmp+0x18>
    74c0:	5d03      	ldrb	r3, [r0, r4]
    74c2:	1c65      	adds	r5, r4, #1
    74c4:	5d0c      	ldrb	r4, [r1, r4]
    74c6:	42a3      	cmp	r3, r4
    74c8:	d001      	beq.n	74ce <memcmp+0x1a>
    74ca:	1b18      	subs	r0, r3, r4
    74cc:	bd30      	pop	{r4, r5, pc}
    74ce:	002c      	movs	r4, r5
    74d0:	e7f2      	b.n	74b8 <memcmp+0x4>

000074d2 <memcpy>:
    74d2:	2300      	movs	r3, #0
    74d4:	b510      	push	{r4, lr}
    74d6:	429a      	cmp	r2, r3
    74d8:	d100      	bne.n	74dc <memcpy+0xa>
    74da:	bd10      	pop	{r4, pc}
    74dc:	5ccc      	ldrb	r4, [r1, r3]
    74de:	54c4      	strb	r4, [r0, r3]
    74e0:	3301      	adds	r3, #1
    74e2:	e7f8      	b.n	74d6 <memcpy+0x4>

000074e4 <memset>:
    74e4:	0003      	movs	r3, r0
    74e6:	1882      	adds	r2, r0, r2
    74e8:	4293      	cmp	r3, r2
    74ea:	d100      	bne.n	74ee <memset+0xa>
    74ec:	4770      	bx	lr
    74ee:	7019      	strb	r1, [r3, #0]
    74f0:	3301      	adds	r3, #1
    74f2:	e7f9      	b.n	74e8 <memset+0x4>

000074f4 <siprintf>:
    74f4:	b40e      	push	{r1, r2, r3}
    74f6:	b510      	push	{r4, lr}
    74f8:	b09d      	sub	sp, #116	; 0x74
    74fa:	a902      	add	r1, sp, #8
    74fc:	9002      	str	r0, [sp, #8]
    74fe:	6108      	str	r0, [r1, #16]
    7500:	480b      	ldr	r0, [pc, #44]	; (7530 <siprintf+0x3c>)
    7502:	2482      	movs	r4, #130	; 0x82
    7504:	6088      	str	r0, [r1, #8]
    7506:	6148      	str	r0, [r1, #20]
    7508:	2001      	movs	r0, #1
    750a:	4240      	negs	r0, r0
    750c:	ab1f      	add	r3, sp, #124	; 0x7c
    750e:	81c8      	strh	r0, [r1, #14]
    7510:	4808      	ldr	r0, [pc, #32]	; (7534 <siprintf+0x40>)
    7512:	cb04      	ldmia	r3!, {r2}
    7514:	00a4      	lsls	r4, r4, #2
    7516:	6800      	ldr	r0, [r0, #0]
    7518:	9301      	str	r3, [sp, #4]
    751a:	818c      	strh	r4, [r1, #12]
    751c:	f000 f916 	bl	774c <_svfiprintf_r>
    7520:	2300      	movs	r3, #0
    7522:	9a02      	ldr	r2, [sp, #8]
    7524:	7013      	strb	r3, [r2, #0]
    7526:	b01d      	add	sp, #116	; 0x74
    7528:	bc10      	pop	{r4}
    752a:	bc08      	pop	{r3}
    752c:	b003      	add	sp, #12
    752e:	4718      	bx	r3
    7530:	7fffffff 	.word	0x7fffffff
    7534:	20000058 	.word	0x20000058

00007538 <_free_r>:
    7538:	b570      	push	{r4, r5, r6, lr}
    753a:	0005      	movs	r5, r0
    753c:	2900      	cmp	r1, #0
    753e:	d010      	beq.n	7562 <_free_r+0x2a>
    7540:	1f0c      	subs	r4, r1, #4
    7542:	6823      	ldr	r3, [r4, #0]
    7544:	2b00      	cmp	r3, #0
    7546:	da00      	bge.n	754a <_free_r+0x12>
    7548:	18e4      	adds	r4, r4, r3
    754a:	0028      	movs	r0, r5
    754c:	f000 fbb9 	bl	7cc2 <__malloc_lock>
    7550:	4a1d      	ldr	r2, [pc, #116]	; (75c8 <_free_r+0x90>)
    7552:	6813      	ldr	r3, [r2, #0]
    7554:	2b00      	cmp	r3, #0
    7556:	d105      	bne.n	7564 <_free_r+0x2c>
    7558:	6063      	str	r3, [r4, #4]
    755a:	6014      	str	r4, [r2, #0]
    755c:	0028      	movs	r0, r5
    755e:	f000 fbb1 	bl	7cc4 <__malloc_unlock>
    7562:	bd70      	pop	{r4, r5, r6, pc}
    7564:	42a3      	cmp	r3, r4
    7566:	d909      	bls.n	757c <_free_r+0x44>
    7568:	6821      	ldr	r1, [r4, #0]
    756a:	1860      	adds	r0, r4, r1
    756c:	4283      	cmp	r3, r0
    756e:	d1f3      	bne.n	7558 <_free_r+0x20>
    7570:	6818      	ldr	r0, [r3, #0]
    7572:	685b      	ldr	r3, [r3, #4]
    7574:	1841      	adds	r1, r0, r1
    7576:	6021      	str	r1, [r4, #0]
    7578:	e7ee      	b.n	7558 <_free_r+0x20>
    757a:	0013      	movs	r3, r2
    757c:	685a      	ldr	r2, [r3, #4]
    757e:	2a00      	cmp	r2, #0
    7580:	d001      	beq.n	7586 <_free_r+0x4e>
    7582:	42a2      	cmp	r2, r4
    7584:	d9f9      	bls.n	757a <_free_r+0x42>
    7586:	6819      	ldr	r1, [r3, #0]
    7588:	1858      	adds	r0, r3, r1
    758a:	42a0      	cmp	r0, r4
    758c:	d10b      	bne.n	75a6 <_free_r+0x6e>
    758e:	6820      	ldr	r0, [r4, #0]
    7590:	1809      	adds	r1, r1, r0
    7592:	1858      	adds	r0, r3, r1
    7594:	6019      	str	r1, [r3, #0]
    7596:	4282      	cmp	r2, r0
    7598:	d1e0      	bne.n	755c <_free_r+0x24>
    759a:	6810      	ldr	r0, [r2, #0]
    759c:	6852      	ldr	r2, [r2, #4]
    759e:	1841      	adds	r1, r0, r1
    75a0:	6019      	str	r1, [r3, #0]
    75a2:	605a      	str	r2, [r3, #4]
    75a4:	e7da      	b.n	755c <_free_r+0x24>
    75a6:	42a0      	cmp	r0, r4
    75a8:	d902      	bls.n	75b0 <_free_r+0x78>
    75aa:	230c      	movs	r3, #12
    75ac:	602b      	str	r3, [r5, #0]
    75ae:	e7d5      	b.n	755c <_free_r+0x24>
    75b0:	6821      	ldr	r1, [r4, #0]
    75b2:	1860      	adds	r0, r4, r1
    75b4:	4282      	cmp	r2, r0
    75b6:	d103      	bne.n	75c0 <_free_r+0x88>
    75b8:	6810      	ldr	r0, [r2, #0]
    75ba:	6852      	ldr	r2, [r2, #4]
    75bc:	1841      	adds	r1, r0, r1
    75be:	6021      	str	r1, [r4, #0]
    75c0:	6062      	str	r2, [r4, #4]
    75c2:	605c      	str	r4, [r3, #4]
    75c4:	e7ca      	b.n	755c <_free_r+0x24>
    75c6:	46c0      	nop			; (mov r8, r8)
    75c8:	200002c0 	.word	0x200002c0

000075cc <_malloc_r>:
    75cc:	2303      	movs	r3, #3
    75ce:	b570      	push	{r4, r5, r6, lr}
    75d0:	1ccd      	adds	r5, r1, #3
    75d2:	439d      	bics	r5, r3
    75d4:	3508      	adds	r5, #8
    75d6:	0006      	movs	r6, r0
    75d8:	2d0c      	cmp	r5, #12
    75da:	d21e      	bcs.n	761a <_malloc_r+0x4e>
    75dc:	250c      	movs	r5, #12
    75de:	42a9      	cmp	r1, r5
    75e0:	d81d      	bhi.n	761e <_malloc_r+0x52>
    75e2:	0030      	movs	r0, r6
    75e4:	f000 fb6d 	bl	7cc2 <__malloc_lock>
    75e8:	4a25      	ldr	r2, [pc, #148]	; (7680 <_malloc_r+0xb4>)
    75ea:	6814      	ldr	r4, [r2, #0]
    75ec:	0021      	movs	r1, r4
    75ee:	2900      	cmp	r1, #0
    75f0:	d119      	bne.n	7626 <_malloc_r+0x5a>
    75f2:	4c24      	ldr	r4, [pc, #144]	; (7684 <_malloc_r+0xb8>)
    75f4:	6823      	ldr	r3, [r4, #0]
    75f6:	2b00      	cmp	r3, #0
    75f8:	d103      	bne.n	7602 <_malloc_r+0x36>
    75fa:	0030      	movs	r0, r6
    75fc:	f000 fb32 	bl	7c64 <_sbrk_r>
    7600:	6020      	str	r0, [r4, #0]
    7602:	0029      	movs	r1, r5
    7604:	0030      	movs	r0, r6
    7606:	f000 fb2d 	bl	7c64 <_sbrk_r>
    760a:	1c43      	adds	r3, r0, #1
    760c:	d12c      	bne.n	7668 <_malloc_r+0x9c>
    760e:	230c      	movs	r3, #12
    7610:	0030      	movs	r0, r6
    7612:	6033      	str	r3, [r6, #0]
    7614:	f000 fb56 	bl	7cc4 <__malloc_unlock>
    7618:	e003      	b.n	7622 <_malloc_r+0x56>
    761a:	2d00      	cmp	r5, #0
    761c:	dadf      	bge.n	75de <_malloc_r+0x12>
    761e:	230c      	movs	r3, #12
    7620:	6033      	str	r3, [r6, #0]
    7622:	2000      	movs	r0, #0
    7624:	bd70      	pop	{r4, r5, r6, pc}
    7626:	680b      	ldr	r3, [r1, #0]
    7628:	1b5b      	subs	r3, r3, r5
    762a:	d41a      	bmi.n	7662 <_malloc_r+0x96>
    762c:	2b0b      	cmp	r3, #11
    762e:	d903      	bls.n	7638 <_malloc_r+0x6c>
    7630:	600b      	str	r3, [r1, #0]
    7632:	18cc      	adds	r4, r1, r3
    7634:	6025      	str	r5, [r4, #0]
    7636:	e003      	b.n	7640 <_malloc_r+0x74>
    7638:	428c      	cmp	r4, r1
    763a:	d10e      	bne.n	765a <_malloc_r+0x8e>
    763c:	6863      	ldr	r3, [r4, #4]
    763e:	6013      	str	r3, [r2, #0]
    7640:	0030      	movs	r0, r6
    7642:	f000 fb3f 	bl	7cc4 <__malloc_unlock>
    7646:	0020      	movs	r0, r4
    7648:	2207      	movs	r2, #7
    764a:	300b      	adds	r0, #11
    764c:	1d23      	adds	r3, r4, #4
    764e:	4390      	bics	r0, r2
    7650:	1ac3      	subs	r3, r0, r3
    7652:	d0e7      	beq.n	7624 <_malloc_r+0x58>
    7654:	425a      	negs	r2, r3
    7656:	50e2      	str	r2, [r4, r3]
    7658:	e7e4      	b.n	7624 <_malloc_r+0x58>
    765a:	684b      	ldr	r3, [r1, #4]
    765c:	6063      	str	r3, [r4, #4]
    765e:	000c      	movs	r4, r1
    7660:	e7ee      	b.n	7640 <_malloc_r+0x74>
    7662:	000c      	movs	r4, r1
    7664:	6849      	ldr	r1, [r1, #4]
    7666:	e7c2      	b.n	75ee <_malloc_r+0x22>
    7668:	2303      	movs	r3, #3
    766a:	1cc4      	adds	r4, r0, #3
    766c:	439c      	bics	r4, r3
    766e:	42a0      	cmp	r0, r4
    7670:	d0e0      	beq.n	7634 <_malloc_r+0x68>
    7672:	1a21      	subs	r1, r4, r0
    7674:	0030      	movs	r0, r6
    7676:	f000 faf5 	bl	7c64 <_sbrk_r>
    767a:	1c43      	adds	r3, r0, #1
    767c:	d1da      	bne.n	7634 <_malloc_r+0x68>
    767e:	e7c6      	b.n	760e <_malloc_r+0x42>
    7680:	200002c0 	.word	0x200002c0
    7684:	200002c4 	.word	0x200002c4

00007688 <__ssputs_r>:
    7688:	b5f0      	push	{r4, r5, r6, r7, lr}
    768a:	688e      	ldr	r6, [r1, #8]
    768c:	b085      	sub	sp, #20
    768e:	0007      	movs	r7, r0
    7690:	000c      	movs	r4, r1
    7692:	9203      	str	r2, [sp, #12]
    7694:	9301      	str	r3, [sp, #4]
    7696:	429e      	cmp	r6, r3
    7698:	d839      	bhi.n	770e <__ssputs_r+0x86>
    769a:	2390      	movs	r3, #144	; 0x90
    769c:	898a      	ldrh	r2, [r1, #12]
    769e:	00db      	lsls	r3, r3, #3
    76a0:	421a      	tst	r2, r3
    76a2:	d034      	beq.n	770e <__ssputs_r+0x86>
    76a4:	2503      	movs	r5, #3
    76a6:	6909      	ldr	r1, [r1, #16]
    76a8:	6823      	ldr	r3, [r4, #0]
    76aa:	1a5b      	subs	r3, r3, r1
    76ac:	9302      	str	r3, [sp, #8]
    76ae:	6963      	ldr	r3, [r4, #20]
    76b0:	9802      	ldr	r0, [sp, #8]
    76b2:	435d      	muls	r5, r3
    76b4:	0feb      	lsrs	r3, r5, #31
    76b6:	195d      	adds	r5, r3, r5
    76b8:	9b01      	ldr	r3, [sp, #4]
    76ba:	106d      	asrs	r5, r5, #1
    76bc:	3301      	adds	r3, #1
    76be:	181b      	adds	r3, r3, r0
    76c0:	42ab      	cmp	r3, r5
    76c2:	d900      	bls.n	76c6 <__ssputs_r+0x3e>
    76c4:	001d      	movs	r5, r3
    76c6:	0553      	lsls	r3, r2, #21
    76c8:	d532      	bpl.n	7730 <__ssputs_r+0xa8>
    76ca:	0029      	movs	r1, r5
    76cc:	0038      	movs	r0, r7
    76ce:	f7ff ff7d 	bl	75cc <_malloc_r>
    76d2:	1e06      	subs	r6, r0, #0
    76d4:	d109      	bne.n	76ea <__ssputs_r+0x62>
    76d6:	230c      	movs	r3, #12
    76d8:	603b      	str	r3, [r7, #0]
    76da:	2340      	movs	r3, #64	; 0x40
    76dc:	2001      	movs	r0, #1
    76de:	89a2      	ldrh	r2, [r4, #12]
    76e0:	4240      	negs	r0, r0
    76e2:	4313      	orrs	r3, r2
    76e4:	81a3      	strh	r3, [r4, #12]
    76e6:	b005      	add	sp, #20
    76e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76ea:	9a02      	ldr	r2, [sp, #8]
    76ec:	6921      	ldr	r1, [r4, #16]
    76ee:	f7ff fef0 	bl	74d2 <memcpy>
    76f2:	89a3      	ldrh	r3, [r4, #12]
    76f4:	4a14      	ldr	r2, [pc, #80]	; (7748 <__ssputs_r+0xc0>)
    76f6:	401a      	ands	r2, r3
    76f8:	2380      	movs	r3, #128	; 0x80
    76fa:	4313      	orrs	r3, r2
    76fc:	81a3      	strh	r3, [r4, #12]
    76fe:	9b02      	ldr	r3, [sp, #8]
    7700:	6126      	str	r6, [r4, #16]
    7702:	18f6      	adds	r6, r6, r3
    7704:	6026      	str	r6, [r4, #0]
    7706:	6165      	str	r5, [r4, #20]
    7708:	9e01      	ldr	r6, [sp, #4]
    770a:	1aed      	subs	r5, r5, r3
    770c:	60a5      	str	r5, [r4, #8]
    770e:	9b01      	ldr	r3, [sp, #4]
    7710:	42b3      	cmp	r3, r6
    7712:	d200      	bcs.n	7716 <__ssputs_r+0x8e>
    7714:	001e      	movs	r6, r3
    7716:	0032      	movs	r2, r6
    7718:	9903      	ldr	r1, [sp, #12]
    771a:	6820      	ldr	r0, [r4, #0]
    771c:	f000 fabf 	bl	7c9e <memmove>
    7720:	68a3      	ldr	r3, [r4, #8]
    7722:	2000      	movs	r0, #0
    7724:	1b9b      	subs	r3, r3, r6
    7726:	60a3      	str	r3, [r4, #8]
    7728:	6823      	ldr	r3, [r4, #0]
    772a:	199e      	adds	r6, r3, r6
    772c:	6026      	str	r6, [r4, #0]
    772e:	e7da      	b.n	76e6 <__ssputs_r+0x5e>
    7730:	002a      	movs	r2, r5
    7732:	0038      	movs	r0, r7
    7734:	f000 fac7 	bl	7cc6 <_realloc_r>
    7738:	1e06      	subs	r6, r0, #0
    773a:	d1e0      	bne.n	76fe <__ssputs_r+0x76>
    773c:	6921      	ldr	r1, [r4, #16]
    773e:	0038      	movs	r0, r7
    7740:	f7ff fefa 	bl	7538 <_free_r>
    7744:	e7c7      	b.n	76d6 <__ssputs_r+0x4e>
    7746:	46c0      	nop			; (mov r8, r8)
    7748:	fffffb7f 	.word	0xfffffb7f

0000774c <_svfiprintf_r>:
    774c:	b5f0      	push	{r4, r5, r6, r7, lr}
    774e:	b09f      	sub	sp, #124	; 0x7c
    7750:	9002      	str	r0, [sp, #8]
    7752:	9305      	str	r3, [sp, #20]
    7754:	898b      	ldrh	r3, [r1, #12]
    7756:	000f      	movs	r7, r1
    7758:	0016      	movs	r6, r2
    775a:	061b      	lsls	r3, r3, #24
    775c:	d511      	bpl.n	7782 <_svfiprintf_r+0x36>
    775e:	690b      	ldr	r3, [r1, #16]
    7760:	2b00      	cmp	r3, #0
    7762:	d10e      	bne.n	7782 <_svfiprintf_r+0x36>
    7764:	2140      	movs	r1, #64	; 0x40
    7766:	f7ff ff31 	bl	75cc <_malloc_r>
    776a:	6038      	str	r0, [r7, #0]
    776c:	6138      	str	r0, [r7, #16]
    776e:	2800      	cmp	r0, #0
    7770:	d105      	bne.n	777e <_svfiprintf_r+0x32>
    7772:	230c      	movs	r3, #12
    7774:	9a02      	ldr	r2, [sp, #8]
    7776:	3801      	subs	r0, #1
    7778:	6013      	str	r3, [r2, #0]
    777a:	b01f      	add	sp, #124	; 0x7c
    777c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    777e:	2340      	movs	r3, #64	; 0x40
    7780:	617b      	str	r3, [r7, #20]
    7782:	2300      	movs	r3, #0
    7784:	ad06      	add	r5, sp, #24
    7786:	616b      	str	r3, [r5, #20]
    7788:	3320      	adds	r3, #32
    778a:	766b      	strb	r3, [r5, #25]
    778c:	3310      	adds	r3, #16
    778e:	76ab      	strb	r3, [r5, #26]
    7790:	0034      	movs	r4, r6
    7792:	7823      	ldrb	r3, [r4, #0]
    7794:	2b00      	cmp	r3, #0
    7796:	d147      	bne.n	7828 <_svfiprintf_r+0xdc>
    7798:	1ba3      	subs	r3, r4, r6
    779a:	9304      	str	r3, [sp, #16]
    779c:	d00d      	beq.n	77ba <_svfiprintf_r+0x6e>
    779e:	1ba3      	subs	r3, r4, r6
    77a0:	0032      	movs	r2, r6
    77a2:	0039      	movs	r1, r7
    77a4:	9802      	ldr	r0, [sp, #8]
    77a6:	f7ff ff6f 	bl	7688 <__ssputs_r>
    77aa:	1c43      	adds	r3, r0, #1
    77ac:	d100      	bne.n	77b0 <_svfiprintf_r+0x64>
    77ae:	e0b5      	b.n	791c <_svfiprintf_r+0x1d0>
    77b0:	696a      	ldr	r2, [r5, #20]
    77b2:	9b04      	ldr	r3, [sp, #16]
    77b4:	4694      	mov	ip, r2
    77b6:	4463      	add	r3, ip
    77b8:	616b      	str	r3, [r5, #20]
    77ba:	7823      	ldrb	r3, [r4, #0]
    77bc:	2b00      	cmp	r3, #0
    77be:	d100      	bne.n	77c2 <_svfiprintf_r+0x76>
    77c0:	e0ac      	b.n	791c <_svfiprintf_r+0x1d0>
    77c2:	2201      	movs	r2, #1
    77c4:	2300      	movs	r3, #0
    77c6:	4252      	negs	r2, r2
    77c8:	606a      	str	r2, [r5, #4]
    77ca:	a902      	add	r1, sp, #8
    77cc:	3254      	adds	r2, #84	; 0x54
    77ce:	1852      	adds	r2, r2, r1
    77d0:	3401      	adds	r4, #1
    77d2:	602b      	str	r3, [r5, #0]
    77d4:	60eb      	str	r3, [r5, #12]
    77d6:	60ab      	str	r3, [r5, #8]
    77d8:	7013      	strb	r3, [r2, #0]
    77da:	65ab      	str	r3, [r5, #88]	; 0x58
    77dc:	4e58      	ldr	r6, [pc, #352]	; (7940 <_svfiprintf_r+0x1f4>)
    77de:	2205      	movs	r2, #5
    77e0:	7821      	ldrb	r1, [r4, #0]
    77e2:	0030      	movs	r0, r6
    77e4:	f000 fa50 	bl	7c88 <memchr>
    77e8:	1c62      	adds	r2, r4, #1
    77ea:	2800      	cmp	r0, #0
    77ec:	d120      	bne.n	7830 <_svfiprintf_r+0xe4>
    77ee:	6829      	ldr	r1, [r5, #0]
    77f0:	06cb      	lsls	r3, r1, #27
    77f2:	d504      	bpl.n	77fe <_svfiprintf_r+0xb2>
    77f4:	2353      	movs	r3, #83	; 0x53
    77f6:	ae02      	add	r6, sp, #8
    77f8:	3020      	adds	r0, #32
    77fa:	199b      	adds	r3, r3, r6
    77fc:	7018      	strb	r0, [r3, #0]
    77fe:	070b      	lsls	r3, r1, #28
    7800:	d504      	bpl.n	780c <_svfiprintf_r+0xc0>
    7802:	2353      	movs	r3, #83	; 0x53
    7804:	202b      	movs	r0, #43	; 0x2b
    7806:	ae02      	add	r6, sp, #8
    7808:	199b      	adds	r3, r3, r6
    780a:	7018      	strb	r0, [r3, #0]
    780c:	7823      	ldrb	r3, [r4, #0]
    780e:	2b2a      	cmp	r3, #42	; 0x2a
    7810:	d016      	beq.n	7840 <_svfiprintf_r+0xf4>
    7812:	2000      	movs	r0, #0
    7814:	210a      	movs	r1, #10
    7816:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7818:	7822      	ldrb	r2, [r4, #0]
    781a:	3a30      	subs	r2, #48	; 0x30
    781c:	2a09      	cmp	r2, #9
    781e:	d955      	bls.n	78cc <_svfiprintf_r+0x180>
    7820:	2800      	cmp	r0, #0
    7822:	d015      	beq.n	7850 <_svfiprintf_r+0x104>
    7824:	9309      	str	r3, [sp, #36]	; 0x24
    7826:	e013      	b.n	7850 <_svfiprintf_r+0x104>
    7828:	2b25      	cmp	r3, #37	; 0x25
    782a:	d0b5      	beq.n	7798 <_svfiprintf_r+0x4c>
    782c:	3401      	adds	r4, #1
    782e:	e7b0      	b.n	7792 <_svfiprintf_r+0x46>
    7830:	2301      	movs	r3, #1
    7832:	1b80      	subs	r0, r0, r6
    7834:	4083      	lsls	r3, r0
    7836:	6829      	ldr	r1, [r5, #0]
    7838:	0014      	movs	r4, r2
    783a:	430b      	orrs	r3, r1
    783c:	602b      	str	r3, [r5, #0]
    783e:	e7cd      	b.n	77dc <_svfiprintf_r+0x90>
    7840:	9b05      	ldr	r3, [sp, #20]
    7842:	1d18      	adds	r0, r3, #4
    7844:	681b      	ldr	r3, [r3, #0]
    7846:	9005      	str	r0, [sp, #20]
    7848:	2b00      	cmp	r3, #0
    784a:	db39      	blt.n	78c0 <_svfiprintf_r+0x174>
    784c:	9309      	str	r3, [sp, #36]	; 0x24
    784e:	0014      	movs	r4, r2
    7850:	7823      	ldrb	r3, [r4, #0]
    7852:	2b2e      	cmp	r3, #46	; 0x2e
    7854:	d10b      	bne.n	786e <_svfiprintf_r+0x122>
    7856:	7863      	ldrb	r3, [r4, #1]
    7858:	1c62      	adds	r2, r4, #1
    785a:	2b2a      	cmp	r3, #42	; 0x2a
    785c:	d13e      	bne.n	78dc <_svfiprintf_r+0x190>
    785e:	9b05      	ldr	r3, [sp, #20]
    7860:	3402      	adds	r4, #2
    7862:	1d1a      	adds	r2, r3, #4
    7864:	681b      	ldr	r3, [r3, #0]
    7866:	9205      	str	r2, [sp, #20]
    7868:	2b00      	cmp	r3, #0
    786a:	db34      	blt.n	78d6 <_svfiprintf_r+0x18a>
    786c:	9307      	str	r3, [sp, #28]
    786e:	4e35      	ldr	r6, [pc, #212]	; (7944 <_svfiprintf_r+0x1f8>)
    7870:	7821      	ldrb	r1, [r4, #0]
    7872:	2203      	movs	r2, #3
    7874:	0030      	movs	r0, r6
    7876:	f000 fa07 	bl	7c88 <memchr>
    787a:	2800      	cmp	r0, #0
    787c:	d006      	beq.n	788c <_svfiprintf_r+0x140>
    787e:	2340      	movs	r3, #64	; 0x40
    7880:	1b80      	subs	r0, r0, r6
    7882:	4083      	lsls	r3, r0
    7884:	682a      	ldr	r2, [r5, #0]
    7886:	3401      	adds	r4, #1
    7888:	4313      	orrs	r3, r2
    788a:	602b      	str	r3, [r5, #0]
    788c:	7821      	ldrb	r1, [r4, #0]
    788e:	2206      	movs	r2, #6
    7890:	482d      	ldr	r0, [pc, #180]	; (7948 <_svfiprintf_r+0x1fc>)
    7892:	1c66      	adds	r6, r4, #1
    7894:	7629      	strb	r1, [r5, #24]
    7896:	f000 f9f7 	bl	7c88 <memchr>
    789a:	2800      	cmp	r0, #0
    789c:	d046      	beq.n	792c <_svfiprintf_r+0x1e0>
    789e:	4b2b      	ldr	r3, [pc, #172]	; (794c <_svfiprintf_r+0x200>)
    78a0:	2b00      	cmp	r3, #0
    78a2:	d12f      	bne.n	7904 <_svfiprintf_r+0x1b8>
    78a4:	6829      	ldr	r1, [r5, #0]
    78a6:	9b05      	ldr	r3, [sp, #20]
    78a8:	2207      	movs	r2, #7
    78aa:	05c9      	lsls	r1, r1, #23
    78ac:	d528      	bpl.n	7900 <_svfiprintf_r+0x1b4>
    78ae:	189b      	adds	r3, r3, r2
    78b0:	4393      	bics	r3, r2
    78b2:	3308      	adds	r3, #8
    78b4:	9305      	str	r3, [sp, #20]
    78b6:	696b      	ldr	r3, [r5, #20]
    78b8:	9a03      	ldr	r2, [sp, #12]
    78ba:	189b      	adds	r3, r3, r2
    78bc:	616b      	str	r3, [r5, #20]
    78be:	e767      	b.n	7790 <_svfiprintf_r+0x44>
    78c0:	425b      	negs	r3, r3
    78c2:	60eb      	str	r3, [r5, #12]
    78c4:	2302      	movs	r3, #2
    78c6:	430b      	orrs	r3, r1
    78c8:	602b      	str	r3, [r5, #0]
    78ca:	e7c0      	b.n	784e <_svfiprintf_r+0x102>
    78cc:	434b      	muls	r3, r1
    78ce:	3401      	adds	r4, #1
    78d0:	189b      	adds	r3, r3, r2
    78d2:	2001      	movs	r0, #1
    78d4:	e7a0      	b.n	7818 <_svfiprintf_r+0xcc>
    78d6:	2301      	movs	r3, #1
    78d8:	425b      	negs	r3, r3
    78da:	e7c7      	b.n	786c <_svfiprintf_r+0x120>
    78dc:	2300      	movs	r3, #0
    78de:	0014      	movs	r4, r2
    78e0:	200a      	movs	r0, #10
    78e2:	001a      	movs	r2, r3
    78e4:	606b      	str	r3, [r5, #4]
    78e6:	7821      	ldrb	r1, [r4, #0]
    78e8:	3930      	subs	r1, #48	; 0x30
    78ea:	2909      	cmp	r1, #9
    78ec:	d903      	bls.n	78f6 <_svfiprintf_r+0x1aa>
    78ee:	2b00      	cmp	r3, #0
    78f0:	d0bd      	beq.n	786e <_svfiprintf_r+0x122>
    78f2:	9207      	str	r2, [sp, #28]
    78f4:	e7bb      	b.n	786e <_svfiprintf_r+0x122>
    78f6:	4342      	muls	r2, r0
    78f8:	3401      	adds	r4, #1
    78fa:	1852      	adds	r2, r2, r1
    78fc:	2301      	movs	r3, #1
    78fe:	e7f2      	b.n	78e6 <_svfiprintf_r+0x19a>
    7900:	3307      	adds	r3, #7
    7902:	e7d5      	b.n	78b0 <_svfiprintf_r+0x164>
    7904:	ab05      	add	r3, sp, #20
    7906:	9300      	str	r3, [sp, #0]
    7908:	003a      	movs	r2, r7
    790a:	4b11      	ldr	r3, [pc, #68]	; (7950 <_svfiprintf_r+0x204>)
    790c:	0029      	movs	r1, r5
    790e:	9802      	ldr	r0, [sp, #8]
    7910:	e000      	b.n	7914 <_svfiprintf_r+0x1c8>
    7912:	bf00      	nop
    7914:	9003      	str	r0, [sp, #12]
    7916:	9b03      	ldr	r3, [sp, #12]
    7918:	3301      	adds	r3, #1
    791a:	d1cc      	bne.n	78b6 <_svfiprintf_r+0x16a>
    791c:	89bb      	ldrh	r3, [r7, #12]
    791e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7920:	065b      	lsls	r3, r3, #25
    7922:	d400      	bmi.n	7926 <_svfiprintf_r+0x1da>
    7924:	e729      	b.n	777a <_svfiprintf_r+0x2e>
    7926:	2001      	movs	r0, #1
    7928:	4240      	negs	r0, r0
    792a:	e726      	b.n	777a <_svfiprintf_r+0x2e>
    792c:	ab05      	add	r3, sp, #20
    792e:	9300      	str	r3, [sp, #0]
    7930:	003a      	movs	r2, r7
    7932:	4b07      	ldr	r3, [pc, #28]	; (7950 <_svfiprintf_r+0x204>)
    7934:	0029      	movs	r1, r5
    7936:	9802      	ldr	r0, [sp, #8]
    7938:	f000 f87a 	bl	7a30 <_printf_i>
    793c:	e7ea      	b.n	7914 <_svfiprintf_r+0x1c8>
    793e:	46c0      	nop			; (mov r8, r8)
    7940:	00007f4c 	.word	0x00007f4c
    7944:	00007f52 	.word	0x00007f52
    7948:	00007f56 	.word	0x00007f56
    794c:	00000000 	.word	0x00000000
    7950:	00007689 	.word	0x00007689

00007954 <_printf_common>:
    7954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7956:	0015      	movs	r5, r2
    7958:	9301      	str	r3, [sp, #4]
    795a:	688a      	ldr	r2, [r1, #8]
    795c:	690b      	ldr	r3, [r1, #16]
    795e:	9000      	str	r0, [sp, #0]
    7960:	000c      	movs	r4, r1
    7962:	4293      	cmp	r3, r2
    7964:	da00      	bge.n	7968 <_printf_common+0x14>
    7966:	0013      	movs	r3, r2
    7968:	0022      	movs	r2, r4
    796a:	602b      	str	r3, [r5, #0]
    796c:	3243      	adds	r2, #67	; 0x43
    796e:	7812      	ldrb	r2, [r2, #0]
    7970:	2a00      	cmp	r2, #0
    7972:	d001      	beq.n	7978 <_printf_common+0x24>
    7974:	3301      	adds	r3, #1
    7976:	602b      	str	r3, [r5, #0]
    7978:	6823      	ldr	r3, [r4, #0]
    797a:	069b      	lsls	r3, r3, #26
    797c:	d502      	bpl.n	7984 <_printf_common+0x30>
    797e:	682b      	ldr	r3, [r5, #0]
    7980:	3302      	adds	r3, #2
    7982:	602b      	str	r3, [r5, #0]
    7984:	2706      	movs	r7, #6
    7986:	6823      	ldr	r3, [r4, #0]
    7988:	401f      	ands	r7, r3
    798a:	d027      	beq.n	79dc <_printf_common+0x88>
    798c:	0023      	movs	r3, r4
    798e:	3343      	adds	r3, #67	; 0x43
    7990:	781b      	ldrb	r3, [r3, #0]
    7992:	1e5a      	subs	r2, r3, #1
    7994:	4193      	sbcs	r3, r2
    7996:	6822      	ldr	r2, [r4, #0]
    7998:	0692      	lsls	r2, r2, #26
    799a:	d430      	bmi.n	79fe <_printf_common+0xaa>
    799c:	0022      	movs	r2, r4
    799e:	9901      	ldr	r1, [sp, #4]
    79a0:	3243      	adds	r2, #67	; 0x43
    79a2:	9800      	ldr	r0, [sp, #0]
    79a4:	9e08      	ldr	r6, [sp, #32]
    79a6:	47b0      	blx	r6
    79a8:	1c43      	adds	r3, r0, #1
    79aa:	d025      	beq.n	79f8 <_printf_common+0xa4>
    79ac:	2306      	movs	r3, #6
    79ae:	6820      	ldr	r0, [r4, #0]
    79b0:	682a      	ldr	r2, [r5, #0]
    79b2:	68e1      	ldr	r1, [r4, #12]
    79b4:	4003      	ands	r3, r0
    79b6:	2500      	movs	r5, #0
    79b8:	2b04      	cmp	r3, #4
    79ba:	d103      	bne.n	79c4 <_printf_common+0x70>
    79bc:	1a8d      	subs	r5, r1, r2
    79be:	43eb      	mvns	r3, r5
    79c0:	17db      	asrs	r3, r3, #31
    79c2:	401d      	ands	r5, r3
    79c4:	68a3      	ldr	r3, [r4, #8]
    79c6:	6922      	ldr	r2, [r4, #16]
    79c8:	4293      	cmp	r3, r2
    79ca:	dd01      	ble.n	79d0 <_printf_common+0x7c>
    79cc:	1a9b      	subs	r3, r3, r2
    79ce:	18ed      	adds	r5, r5, r3
    79d0:	2700      	movs	r7, #0
    79d2:	42bd      	cmp	r5, r7
    79d4:	d120      	bne.n	7a18 <_printf_common+0xc4>
    79d6:	2000      	movs	r0, #0
    79d8:	e010      	b.n	79fc <_printf_common+0xa8>
    79da:	3701      	adds	r7, #1
    79dc:	68e3      	ldr	r3, [r4, #12]
    79de:	682a      	ldr	r2, [r5, #0]
    79e0:	1a9b      	subs	r3, r3, r2
    79e2:	429f      	cmp	r7, r3
    79e4:	dad2      	bge.n	798c <_printf_common+0x38>
    79e6:	0022      	movs	r2, r4
    79e8:	2301      	movs	r3, #1
    79ea:	3219      	adds	r2, #25
    79ec:	9901      	ldr	r1, [sp, #4]
    79ee:	9800      	ldr	r0, [sp, #0]
    79f0:	9e08      	ldr	r6, [sp, #32]
    79f2:	47b0      	blx	r6
    79f4:	1c43      	adds	r3, r0, #1
    79f6:	d1f0      	bne.n	79da <_printf_common+0x86>
    79f8:	2001      	movs	r0, #1
    79fa:	4240      	negs	r0, r0
    79fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    79fe:	2030      	movs	r0, #48	; 0x30
    7a00:	18e1      	adds	r1, r4, r3
    7a02:	3143      	adds	r1, #67	; 0x43
    7a04:	7008      	strb	r0, [r1, #0]
    7a06:	0021      	movs	r1, r4
    7a08:	1c5a      	adds	r2, r3, #1
    7a0a:	3145      	adds	r1, #69	; 0x45
    7a0c:	7809      	ldrb	r1, [r1, #0]
    7a0e:	18a2      	adds	r2, r4, r2
    7a10:	3243      	adds	r2, #67	; 0x43
    7a12:	3302      	adds	r3, #2
    7a14:	7011      	strb	r1, [r2, #0]
    7a16:	e7c1      	b.n	799c <_printf_common+0x48>
    7a18:	0022      	movs	r2, r4
    7a1a:	2301      	movs	r3, #1
    7a1c:	321a      	adds	r2, #26
    7a1e:	9901      	ldr	r1, [sp, #4]
    7a20:	9800      	ldr	r0, [sp, #0]
    7a22:	9e08      	ldr	r6, [sp, #32]
    7a24:	47b0      	blx	r6
    7a26:	1c43      	adds	r3, r0, #1
    7a28:	d0e6      	beq.n	79f8 <_printf_common+0xa4>
    7a2a:	3701      	adds	r7, #1
    7a2c:	e7d1      	b.n	79d2 <_printf_common+0x7e>
	...

00007a30 <_printf_i>:
    7a30:	b5f0      	push	{r4, r5, r6, r7, lr}
    7a32:	b08b      	sub	sp, #44	; 0x2c
    7a34:	9206      	str	r2, [sp, #24]
    7a36:	000a      	movs	r2, r1
    7a38:	3243      	adds	r2, #67	; 0x43
    7a3a:	9307      	str	r3, [sp, #28]
    7a3c:	9005      	str	r0, [sp, #20]
    7a3e:	9204      	str	r2, [sp, #16]
    7a40:	7e0a      	ldrb	r2, [r1, #24]
    7a42:	000c      	movs	r4, r1
    7a44:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7a46:	2a6e      	cmp	r2, #110	; 0x6e
    7a48:	d100      	bne.n	7a4c <_printf_i+0x1c>
    7a4a:	e08f      	b.n	7b6c <_printf_i+0x13c>
    7a4c:	d817      	bhi.n	7a7e <_printf_i+0x4e>
    7a4e:	2a63      	cmp	r2, #99	; 0x63
    7a50:	d02c      	beq.n	7aac <_printf_i+0x7c>
    7a52:	d808      	bhi.n	7a66 <_printf_i+0x36>
    7a54:	2a00      	cmp	r2, #0
    7a56:	d100      	bne.n	7a5a <_printf_i+0x2a>
    7a58:	e099      	b.n	7b8e <_printf_i+0x15e>
    7a5a:	2a58      	cmp	r2, #88	; 0x58
    7a5c:	d054      	beq.n	7b08 <_printf_i+0xd8>
    7a5e:	0026      	movs	r6, r4
    7a60:	3642      	adds	r6, #66	; 0x42
    7a62:	7032      	strb	r2, [r6, #0]
    7a64:	e029      	b.n	7aba <_printf_i+0x8a>
    7a66:	2a64      	cmp	r2, #100	; 0x64
    7a68:	d001      	beq.n	7a6e <_printf_i+0x3e>
    7a6a:	2a69      	cmp	r2, #105	; 0x69
    7a6c:	d1f7      	bne.n	7a5e <_printf_i+0x2e>
    7a6e:	6821      	ldr	r1, [r4, #0]
    7a70:	681a      	ldr	r2, [r3, #0]
    7a72:	0608      	lsls	r0, r1, #24
    7a74:	d523      	bpl.n	7abe <_printf_i+0x8e>
    7a76:	1d11      	adds	r1, r2, #4
    7a78:	6019      	str	r1, [r3, #0]
    7a7a:	6815      	ldr	r5, [r2, #0]
    7a7c:	e025      	b.n	7aca <_printf_i+0x9a>
    7a7e:	2a73      	cmp	r2, #115	; 0x73
    7a80:	d100      	bne.n	7a84 <_printf_i+0x54>
    7a82:	e088      	b.n	7b96 <_printf_i+0x166>
    7a84:	d808      	bhi.n	7a98 <_printf_i+0x68>
    7a86:	2a6f      	cmp	r2, #111	; 0x6f
    7a88:	d029      	beq.n	7ade <_printf_i+0xae>
    7a8a:	2a70      	cmp	r2, #112	; 0x70
    7a8c:	d1e7      	bne.n	7a5e <_printf_i+0x2e>
    7a8e:	2220      	movs	r2, #32
    7a90:	6809      	ldr	r1, [r1, #0]
    7a92:	430a      	orrs	r2, r1
    7a94:	6022      	str	r2, [r4, #0]
    7a96:	e003      	b.n	7aa0 <_printf_i+0x70>
    7a98:	2a75      	cmp	r2, #117	; 0x75
    7a9a:	d020      	beq.n	7ade <_printf_i+0xae>
    7a9c:	2a78      	cmp	r2, #120	; 0x78
    7a9e:	d1de      	bne.n	7a5e <_printf_i+0x2e>
    7aa0:	0022      	movs	r2, r4
    7aa2:	2178      	movs	r1, #120	; 0x78
    7aa4:	3245      	adds	r2, #69	; 0x45
    7aa6:	7011      	strb	r1, [r2, #0]
    7aa8:	4a6c      	ldr	r2, [pc, #432]	; (7c5c <_printf_i+0x22c>)
    7aaa:	e030      	b.n	7b0e <_printf_i+0xde>
    7aac:	000e      	movs	r6, r1
    7aae:	681a      	ldr	r2, [r3, #0]
    7ab0:	3642      	adds	r6, #66	; 0x42
    7ab2:	1d11      	adds	r1, r2, #4
    7ab4:	6019      	str	r1, [r3, #0]
    7ab6:	6813      	ldr	r3, [r2, #0]
    7ab8:	7033      	strb	r3, [r6, #0]
    7aba:	2301      	movs	r3, #1
    7abc:	e079      	b.n	7bb2 <_printf_i+0x182>
    7abe:	0649      	lsls	r1, r1, #25
    7ac0:	d5d9      	bpl.n	7a76 <_printf_i+0x46>
    7ac2:	1d11      	adds	r1, r2, #4
    7ac4:	6019      	str	r1, [r3, #0]
    7ac6:	2300      	movs	r3, #0
    7ac8:	5ed5      	ldrsh	r5, [r2, r3]
    7aca:	2d00      	cmp	r5, #0
    7acc:	da03      	bge.n	7ad6 <_printf_i+0xa6>
    7ace:	232d      	movs	r3, #45	; 0x2d
    7ad0:	9a04      	ldr	r2, [sp, #16]
    7ad2:	426d      	negs	r5, r5
    7ad4:	7013      	strb	r3, [r2, #0]
    7ad6:	4b62      	ldr	r3, [pc, #392]	; (7c60 <_printf_i+0x230>)
    7ad8:	270a      	movs	r7, #10
    7ada:	9303      	str	r3, [sp, #12]
    7adc:	e02f      	b.n	7b3e <_printf_i+0x10e>
    7ade:	6820      	ldr	r0, [r4, #0]
    7ae0:	6819      	ldr	r1, [r3, #0]
    7ae2:	0605      	lsls	r5, r0, #24
    7ae4:	d503      	bpl.n	7aee <_printf_i+0xbe>
    7ae6:	1d08      	adds	r0, r1, #4
    7ae8:	6018      	str	r0, [r3, #0]
    7aea:	680d      	ldr	r5, [r1, #0]
    7aec:	e005      	b.n	7afa <_printf_i+0xca>
    7aee:	0640      	lsls	r0, r0, #25
    7af0:	d5f9      	bpl.n	7ae6 <_printf_i+0xb6>
    7af2:	680d      	ldr	r5, [r1, #0]
    7af4:	1d08      	adds	r0, r1, #4
    7af6:	6018      	str	r0, [r3, #0]
    7af8:	b2ad      	uxth	r5, r5
    7afa:	4b59      	ldr	r3, [pc, #356]	; (7c60 <_printf_i+0x230>)
    7afc:	2708      	movs	r7, #8
    7afe:	9303      	str	r3, [sp, #12]
    7b00:	2a6f      	cmp	r2, #111	; 0x6f
    7b02:	d018      	beq.n	7b36 <_printf_i+0x106>
    7b04:	270a      	movs	r7, #10
    7b06:	e016      	b.n	7b36 <_printf_i+0x106>
    7b08:	3145      	adds	r1, #69	; 0x45
    7b0a:	700a      	strb	r2, [r1, #0]
    7b0c:	4a54      	ldr	r2, [pc, #336]	; (7c60 <_printf_i+0x230>)
    7b0e:	9203      	str	r2, [sp, #12]
    7b10:	681a      	ldr	r2, [r3, #0]
    7b12:	6821      	ldr	r1, [r4, #0]
    7b14:	1d10      	adds	r0, r2, #4
    7b16:	6018      	str	r0, [r3, #0]
    7b18:	6815      	ldr	r5, [r2, #0]
    7b1a:	0608      	lsls	r0, r1, #24
    7b1c:	d522      	bpl.n	7b64 <_printf_i+0x134>
    7b1e:	07cb      	lsls	r3, r1, #31
    7b20:	d502      	bpl.n	7b28 <_printf_i+0xf8>
    7b22:	2320      	movs	r3, #32
    7b24:	4319      	orrs	r1, r3
    7b26:	6021      	str	r1, [r4, #0]
    7b28:	2710      	movs	r7, #16
    7b2a:	2d00      	cmp	r5, #0
    7b2c:	d103      	bne.n	7b36 <_printf_i+0x106>
    7b2e:	2320      	movs	r3, #32
    7b30:	6822      	ldr	r2, [r4, #0]
    7b32:	439a      	bics	r2, r3
    7b34:	6022      	str	r2, [r4, #0]
    7b36:	0023      	movs	r3, r4
    7b38:	2200      	movs	r2, #0
    7b3a:	3343      	adds	r3, #67	; 0x43
    7b3c:	701a      	strb	r2, [r3, #0]
    7b3e:	6863      	ldr	r3, [r4, #4]
    7b40:	60a3      	str	r3, [r4, #8]
    7b42:	2b00      	cmp	r3, #0
    7b44:	db5c      	blt.n	7c00 <_printf_i+0x1d0>
    7b46:	2204      	movs	r2, #4
    7b48:	6821      	ldr	r1, [r4, #0]
    7b4a:	4391      	bics	r1, r2
    7b4c:	6021      	str	r1, [r4, #0]
    7b4e:	2d00      	cmp	r5, #0
    7b50:	d158      	bne.n	7c04 <_printf_i+0x1d4>
    7b52:	9e04      	ldr	r6, [sp, #16]
    7b54:	2b00      	cmp	r3, #0
    7b56:	d064      	beq.n	7c22 <_printf_i+0x1f2>
    7b58:	0026      	movs	r6, r4
    7b5a:	9b03      	ldr	r3, [sp, #12]
    7b5c:	3642      	adds	r6, #66	; 0x42
    7b5e:	781b      	ldrb	r3, [r3, #0]
    7b60:	7033      	strb	r3, [r6, #0]
    7b62:	e05e      	b.n	7c22 <_printf_i+0x1f2>
    7b64:	0648      	lsls	r0, r1, #25
    7b66:	d5da      	bpl.n	7b1e <_printf_i+0xee>
    7b68:	b2ad      	uxth	r5, r5
    7b6a:	e7d8      	b.n	7b1e <_printf_i+0xee>
    7b6c:	6809      	ldr	r1, [r1, #0]
    7b6e:	681a      	ldr	r2, [r3, #0]
    7b70:	0608      	lsls	r0, r1, #24
    7b72:	d505      	bpl.n	7b80 <_printf_i+0x150>
    7b74:	1d11      	adds	r1, r2, #4
    7b76:	6019      	str	r1, [r3, #0]
    7b78:	6813      	ldr	r3, [r2, #0]
    7b7a:	6962      	ldr	r2, [r4, #20]
    7b7c:	601a      	str	r2, [r3, #0]
    7b7e:	e006      	b.n	7b8e <_printf_i+0x15e>
    7b80:	0649      	lsls	r1, r1, #25
    7b82:	d5f7      	bpl.n	7b74 <_printf_i+0x144>
    7b84:	1d11      	adds	r1, r2, #4
    7b86:	6019      	str	r1, [r3, #0]
    7b88:	6813      	ldr	r3, [r2, #0]
    7b8a:	8aa2      	ldrh	r2, [r4, #20]
    7b8c:	801a      	strh	r2, [r3, #0]
    7b8e:	2300      	movs	r3, #0
    7b90:	9e04      	ldr	r6, [sp, #16]
    7b92:	6123      	str	r3, [r4, #16]
    7b94:	e054      	b.n	7c40 <_printf_i+0x210>
    7b96:	681a      	ldr	r2, [r3, #0]
    7b98:	1d11      	adds	r1, r2, #4
    7b9a:	6019      	str	r1, [r3, #0]
    7b9c:	6816      	ldr	r6, [r2, #0]
    7b9e:	2100      	movs	r1, #0
    7ba0:	6862      	ldr	r2, [r4, #4]
    7ba2:	0030      	movs	r0, r6
    7ba4:	f000 f870 	bl	7c88 <memchr>
    7ba8:	2800      	cmp	r0, #0
    7baa:	d001      	beq.n	7bb0 <_printf_i+0x180>
    7bac:	1b80      	subs	r0, r0, r6
    7bae:	6060      	str	r0, [r4, #4]
    7bb0:	6863      	ldr	r3, [r4, #4]
    7bb2:	6123      	str	r3, [r4, #16]
    7bb4:	2300      	movs	r3, #0
    7bb6:	9a04      	ldr	r2, [sp, #16]
    7bb8:	7013      	strb	r3, [r2, #0]
    7bba:	e041      	b.n	7c40 <_printf_i+0x210>
    7bbc:	6923      	ldr	r3, [r4, #16]
    7bbe:	0032      	movs	r2, r6
    7bc0:	9906      	ldr	r1, [sp, #24]
    7bc2:	9805      	ldr	r0, [sp, #20]
    7bc4:	9d07      	ldr	r5, [sp, #28]
    7bc6:	47a8      	blx	r5
    7bc8:	1c43      	adds	r3, r0, #1
    7bca:	d043      	beq.n	7c54 <_printf_i+0x224>
    7bcc:	6823      	ldr	r3, [r4, #0]
    7bce:	2500      	movs	r5, #0
    7bd0:	079b      	lsls	r3, r3, #30
    7bd2:	d40f      	bmi.n	7bf4 <_printf_i+0x1c4>
    7bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    7bd6:	68e0      	ldr	r0, [r4, #12]
    7bd8:	4298      	cmp	r0, r3
    7bda:	da3d      	bge.n	7c58 <_printf_i+0x228>
    7bdc:	0018      	movs	r0, r3
    7bde:	e03b      	b.n	7c58 <_printf_i+0x228>
    7be0:	0022      	movs	r2, r4
    7be2:	2301      	movs	r3, #1
    7be4:	3219      	adds	r2, #25
    7be6:	9906      	ldr	r1, [sp, #24]
    7be8:	9805      	ldr	r0, [sp, #20]
    7bea:	9e07      	ldr	r6, [sp, #28]
    7bec:	47b0      	blx	r6
    7bee:	1c43      	adds	r3, r0, #1
    7bf0:	d030      	beq.n	7c54 <_printf_i+0x224>
    7bf2:	3501      	adds	r5, #1
    7bf4:	68e3      	ldr	r3, [r4, #12]
    7bf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    7bf8:	1a9b      	subs	r3, r3, r2
    7bfa:	429d      	cmp	r5, r3
    7bfc:	dbf0      	blt.n	7be0 <_printf_i+0x1b0>
    7bfe:	e7e9      	b.n	7bd4 <_printf_i+0x1a4>
    7c00:	2d00      	cmp	r5, #0
    7c02:	d0a9      	beq.n	7b58 <_printf_i+0x128>
    7c04:	9e04      	ldr	r6, [sp, #16]
    7c06:	0028      	movs	r0, r5
    7c08:	0039      	movs	r1, r7
    7c0a:	f7ff fb3f 	bl	728c <__aeabi_uidivmod>
    7c0e:	9b03      	ldr	r3, [sp, #12]
    7c10:	3e01      	subs	r6, #1
    7c12:	5c5b      	ldrb	r3, [r3, r1]
    7c14:	0028      	movs	r0, r5
    7c16:	7033      	strb	r3, [r6, #0]
    7c18:	0039      	movs	r1, r7
    7c1a:	f7ff fab1 	bl	7180 <__udivsi3>
    7c1e:	1e05      	subs	r5, r0, #0
    7c20:	d1f1      	bne.n	7c06 <_printf_i+0x1d6>
    7c22:	2f08      	cmp	r7, #8
    7c24:	d109      	bne.n	7c3a <_printf_i+0x20a>
    7c26:	6823      	ldr	r3, [r4, #0]
    7c28:	07db      	lsls	r3, r3, #31
    7c2a:	d506      	bpl.n	7c3a <_printf_i+0x20a>
    7c2c:	6863      	ldr	r3, [r4, #4]
    7c2e:	6922      	ldr	r2, [r4, #16]
    7c30:	4293      	cmp	r3, r2
    7c32:	dc02      	bgt.n	7c3a <_printf_i+0x20a>
    7c34:	2330      	movs	r3, #48	; 0x30
    7c36:	3e01      	subs	r6, #1
    7c38:	7033      	strb	r3, [r6, #0]
    7c3a:	9b04      	ldr	r3, [sp, #16]
    7c3c:	1b9b      	subs	r3, r3, r6
    7c3e:	6123      	str	r3, [r4, #16]
    7c40:	9b07      	ldr	r3, [sp, #28]
    7c42:	aa09      	add	r2, sp, #36	; 0x24
    7c44:	9300      	str	r3, [sp, #0]
    7c46:	0021      	movs	r1, r4
    7c48:	9b06      	ldr	r3, [sp, #24]
    7c4a:	9805      	ldr	r0, [sp, #20]
    7c4c:	f7ff fe82 	bl	7954 <_printf_common>
    7c50:	1c43      	adds	r3, r0, #1
    7c52:	d1b3      	bne.n	7bbc <_printf_i+0x18c>
    7c54:	2001      	movs	r0, #1
    7c56:	4240      	negs	r0, r0
    7c58:	b00b      	add	sp, #44	; 0x2c
    7c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c5c:	00007f6e 	.word	0x00007f6e
    7c60:	00007f5d 	.word	0x00007f5d

00007c64 <_sbrk_r>:
    7c64:	2300      	movs	r3, #0
    7c66:	b570      	push	{r4, r5, r6, lr}
    7c68:	4c06      	ldr	r4, [pc, #24]	; (7c84 <_sbrk_r+0x20>)
    7c6a:	0005      	movs	r5, r0
    7c6c:	0008      	movs	r0, r1
    7c6e:	6023      	str	r3, [r4, #0]
    7c70:	f7fa f84e 	bl	1d10 <_sbrk>
    7c74:	1c43      	adds	r3, r0, #1
    7c76:	d103      	bne.n	7c80 <_sbrk_r+0x1c>
    7c78:	6823      	ldr	r3, [r4, #0]
    7c7a:	2b00      	cmp	r3, #0
    7c7c:	d000      	beq.n	7c80 <_sbrk_r+0x1c>
    7c7e:	602b      	str	r3, [r5, #0]
    7c80:	bd70      	pop	{r4, r5, r6, pc}
    7c82:	46c0      	nop			; (mov r8, r8)
    7c84:	2000132c 	.word	0x2000132c

00007c88 <memchr>:
    7c88:	b2c9      	uxtb	r1, r1
    7c8a:	1882      	adds	r2, r0, r2
    7c8c:	4290      	cmp	r0, r2
    7c8e:	d101      	bne.n	7c94 <memchr+0xc>
    7c90:	2000      	movs	r0, #0
    7c92:	4770      	bx	lr
    7c94:	7803      	ldrb	r3, [r0, #0]
    7c96:	428b      	cmp	r3, r1
    7c98:	d0fb      	beq.n	7c92 <memchr+0xa>
    7c9a:	3001      	adds	r0, #1
    7c9c:	e7f6      	b.n	7c8c <memchr+0x4>

00007c9e <memmove>:
    7c9e:	b510      	push	{r4, lr}
    7ca0:	4288      	cmp	r0, r1
    7ca2:	d902      	bls.n	7caa <memmove+0xc>
    7ca4:	188b      	adds	r3, r1, r2
    7ca6:	4298      	cmp	r0, r3
    7ca8:	d308      	bcc.n	7cbc <memmove+0x1e>
    7caa:	2300      	movs	r3, #0
    7cac:	429a      	cmp	r2, r3
    7cae:	d007      	beq.n	7cc0 <memmove+0x22>
    7cb0:	5ccc      	ldrb	r4, [r1, r3]
    7cb2:	54c4      	strb	r4, [r0, r3]
    7cb4:	3301      	adds	r3, #1
    7cb6:	e7f9      	b.n	7cac <memmove+0xe>
    7cb8:	5c8b      	ldrb	r3, [r1, r2]
    7cba:	5483      	strb	r3, [r0, r2]
    7cbc:	3a01      	subs	r2, #1
    7cbe:	d2fb      	bcs.n	7cb8 <memmove+0x1a>
    7cc0:	bd10      	pop	{r4, pc}

00007cc2 <__malloc_lock>:
    7cc2:	4770      	bx	lr

00007cc4 <__malloc_unlock>:
    7cc4:	4770      	bx	lr

00007cc6 <_realloc_r>:
    7cc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7cc8:	0007      	movs	r7, r0
    7cca:	000d      	movs	r5, r1
    7ccc:	0016      	movs	r6, r2
    7cce:	2900      	cmp	r1, #0
    7cd0:	d105      	bne.n	7cde <_realloc_r+0x18>
    7cd2:	0011      	movs	r1, r2
    7cd4:	f7ff fc7a 	bl	75cc <_malloc_r>
    7cd8:	0004      	movs	r4, r0
    7cda:	0020      	movs	r0, r4
    7cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7cde:	2a00      	cmp	r2, #0
    7ce0:	d103      	bne.n	7cea <_realloc_r+0x24>
    7ce2:	f7ff fc29 	bl	7538 <_free_r>
    7ce6:	0034      	movs	r4, r6
    7ce8:	e7f7      	b.n	7cda <_realloc_r+0x14>
    7cea:	f000 f812 	bl	7d12 <_malloc_usable_size_r>
    7cee:	002c      	movs	r4, r5
    7cf0:	4286      	cmp	r6, r0
    7cf2:	d9f2      	bls.n	7cda <_realloc_r+0x14>
    7cf4:	0031      	movs	r1, r6
    7cf6:	0038      	movs	r0, r7
    7cf8:	f7ff fc68 	bl	75cc <_malloc_r>
    7cfc:	1e04      	subs	r4, r0, #0
    7cfe:	d0ec      	beq.n	7cda <_realloc_r+0x14>
    7d00:	0029      	movs	r1, r5
    7d02:	0032      	movs	r2, r6
    7d04:	f7ff fbe5 	bl	74d2 <memcpy>
    7d08:	0029      	movs	r1, r5
    7d0a:	0038      	movs	r0, r7
    7d0c:	f7ff fc14 	bl	7538 <_free_r>
    7d10:	e7e3      	b.n	7cda <_realloc_r+0x14>

00007d12 <_malloc_usable_size_r>:
    7d12:	1f0b      	subs	r3, r1, #4
    7d14:	681b      	ldr	r3, [r3, #0]
    7d16:	1f18      	subs	r0, r3, #4
    7d18:	2b00      	cmp	r3, #0
    7d1a:	da01      	bge.n	7d20 <_malloc_usable_size_r+0xe>
    7d1c:	580b      	ldr	r3, [r1, r0]
    7d1e:	18c0      	adds	r0, r0, r3
    7d20:	4770      	bx	lr
    7d22:	0000      	movs	r0, r0
    7d24:	0000044a 	.word	0x0000044a
    7d28:	00000690 	.word	0x00000690
    7d2c:	00000690 	.word	0x00000690
    7d30:	00000690 	.word	0x00000690
    7d34:	00000690 	.word	0x00000690
    7d38:	00000690 	.word	0x00000690
    7d3c:	00000690 	.word	0x00000690
    7d40:	00000690 	.word	0x00000690
    7d44:	00000690 	.word	0x00000690
    7d48:	00000690 	.word	0x00000690
    7d4c:	00000690 	.word	0x00000690
    7d50:	00000690 	.word	0x00000690
    7d54:	00000690 	.word	0x00000690
    7d58:	00000690 	.word	0x00000690
    7d5c:	00000690 	.word	0x00000690
    7d60:	00000690 	.word	0x00000690
    7d64:	00000432 	.word	0x00000432
    7d68:	00000690 	.word	0x00000690
    7d6c:	00000690 	.word	0x00000690
    7d70:	00000690 	.word	0x00000690
    7d74:	00000690 	.word	0x00000690
    7d78:	00000690 	.word	0x00000690
    7d7c:	00000690 	.word	0x00000690
    7d80:	00000690 	.word	0x00000690
    7d84:	00000690 	.word	0x00000690
    7d88:	00000690 	.word	0x00000690
    7d8c:	00000690 	.word	0x00000690
    7d90:	00000690 	.word	0x00000690
    7d94:	00000690 	.word	0x00000690
    7d98:	00000690 	.word	0x00000690
    7d9c:	00000690 	.word	0x00000690
    7da0:	00000690 	.word	0x00000690
    7da4:	00000442 	.word	0x00000442
    7da8:	00000690 	.word	0x00000690
    7dac:	00000690 	.word	0x00000690
    7db0:	00000690 	.word	0x00000690
    7db4:	00000690 	.word	0x00000690
    7db8:	00000690 	.word	0x00000690
    7dbc:	00000690 	.word	0x00000690
    7dc0:	00000690 	.word	0x00000690
    7dc4:	00000690 	.word	0x00000690
    7dc8:	00000690 	.word	0x00000690
    7dcc:	00000690 	.word	0x00000690
    7dd0:	00000690 	.word	0x00000690
    7dd4:	00000690 	.word	0x00000690
    7dd8:	00000690 	.word	0x00000690
    7ddc:	00000690 	.word	0x00000690
    7de0:	00000690 	.word	0x00000690
    7de4:	0000043a 	.word	0x0000043a
    7de8:	00000452 	.word	0x00000452
    7dec:	0000041a 	.word	0x0000041a
    7df0:	0000042a 	.word	0x0000042a
    7df4:	00000422 	.word	0x00000422
    7df8:	0000ffff 	.word	0x0000ffff
    7dfc:	0000ffff 	.word	0x0000ffff
    7e00:	0000ffff 	.word	0x0000ffff
    7e04:	0000ffff 	.word	0x0000ffff
    7e08:	0000ffff 	.word	0x0000ffff
    7e0c:	0000ffff 	.word	0x0000ffff
    7e10:	00000006 	.word	0x00000006
    7e14:	00000007 	.word	0x00000007
    7e18:	0000ffff 	.word	0x0000ffff
    7e1c:	0000ffff 	.word	0x0000ffff
    7e20:	0000ffff 	.word	0x0000ffff
    7e24:	0000ffff 	.word	0x0000ffff
    7e28:	0000ffff 	.word	0x0000ffff
    7e2c:	0000ffff 	.word	0x0000ffff
    7e30:	0000ffff 	.word	0x0000ffff
    7e34:	0000ffff 	.word	0x0000ffff
    7e38:	00000008 	.word	0x00000008
    7e3c:	00000009 	.word	0x00000009
    7e40:	0000ffff 	.word	0x0000ffff
    7e44:	0000ffff 	.word	0x0000ffff
    7e48:	42000800 	.word	0x42000800
    7e4c:	42000c00 	.word	0x42000c00
    7e50:	42001000 	.word	0x42001000
    7e54:	42001400 	.word	0x42001400
    7e58:	42001800 	.word	0x42001800
    7e5c:	42001c00 	.word	0x42001c00
    7e60:	000010f6 	.word	0x000010f6
    7e64:	000010f2 	.word	0x000010f2
    7e68:	000010f2 	.word	0x000010f2
    7e6c:	00001158 	.word	0x00001158
    7e70:	00001158 	.word	0x00001158
    7e74:	0000110a 	.word	0x0000110a
    7e78:	000010fc 	.word	0x000010fc
    7e7c:	00001110 	.word	0x00001110
    7e80:	00001146 	.word	0x00001146
    7e84:	000012dc 	.word	0x000012dc
    7e88:	000012bc 	.word	0x000012bc
    7e8c:	000012bc 	.word	0x000012bc
    7e90:	00001348 	.word	0x00001348
    7e94:	000012ce 	.word	0x000012ce
    7e98:	000012ea 	.word	0x000012ea
    7e9c:	000012c0 	.word	0x000012c0
    7ea0:	000012f8 	.word	0x000012f8
    7ea4:	00001338 	.word	0x00001338
    7ea8:	42002c00 	.word	0x42002c00
    7eac:	42003000 	.word	0x42003000
    7eb0:	42003400 	.word	0x42003400
    7eb4:	00002824 	.word	0x00002824
    7eb8:	0000296e 	.word	0x0000296e
    7ebc:	000027fc 	.word	0x000027fc
    7ec0:	00002976 	.word	0x00002976
    7ec4:	00002804 	.word	0x00002804
    7ec8:	0000280c 	.word	0x0000280c
    7ecc:	00002814 	.word	0x00002814
    7ed0:	0000281c 	.word	0x0000281c

00007ed4 <tc_interrupt_vectors.11908>:
    7ed4:	00141312 004e5553 254e5553 20643330     ....SUN.SUN%03d 
    7ee4:	2578302d 00783430                       -0x%04x.

00007eec <__sf_fake_stderr>:
	...

00007f0c <__sf_fake_stdin>:
	...

00007f2c <__sf_fake_stdout>:
	...
    7f4c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    7f5c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    7f6c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    7f7c:	00006665                                ef..

00007f80 <_init>:
    7f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f82:	46c0      	nop			; (mov r8, r8)
    7f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7f86:	bc08      	pop	{r3}
    7f88:	469e      	mov	lr, r3
    7f8a:	4770      	bx	lr

00007f8c <__init_array_start>:
    7f8c:	000000dd 	.word	0x000000dd

00007f90 <_fini>:
    7f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f92:	46c0      	nop			; (mov r8, r8)
    7f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7f96:	bc08      	pop	{r3}
    7f98:	469e      	mov	lr, r3
    7f9a:	4770      	bx	lr

00007f9c <__fini_array_start>:
    7f9c:	000000b5 	.word	0x000000b5
