$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:43:55 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module TopTester $end
   $var wire  1 # clock $end
   $var wire  1 % done_value $end
   $var wire  1 # dut_clock $end
   $var wire  1 $ dut_reset $end
   $var wire  1 $ reset $end
   $scope module dut $end
    $var wire  1 # clock $end
    $var wire  1 $ reset $end
    $var wire  4 ( sinks_0_out [3:0] $end
    $var wire  4 & sinks_1_out [3:0] $end
    $var wire  4 & sinks_1_x_1 [3:0] $end
    $var wire  4 & sinks_2_out [3:0] $end
    $var wire  4 & sinks_2_x_1 [3:0] $end
    $var wire  4 ' sinks_3_out [3:0] $end
    $var wire  4 ' sinks_3_x_1 [3:0] $end
    $var wire  4 ' sinks_4_out [3:0] $end
    $var wire  4 ' sinks_4_x_1 [3:0] $end
    $var wire  4 ' sinks_5_out [3:0] $end
    $var wire  4 ' sinks_5_x_1 [3:0] $end
    $var wire  4 & sources_1_x_1 [3:0] $end
    $var wire  4 ' sources_2_x_0 [3:0] $end
    $scope module sinks_0 $end
     $var wire  4 ( out [3:0] $end
     $var wire  4 ( x [3:0] $end
    $upscope $end
    $scope module sinks_1 $end
     $var wire  4 & out [3:0] $end
     $var wire  4 & x [3:0] $end
     $var wire  4 & x_1 [3:0] $end
    $upscope $end
    $scope module sinks_2 $end
     $var wire  4 & out [3:0] $end
     $var wire  4 & x [3:0] $end
     $var wire  4 & x_1 [3:0] $end
    $upscope $end
    $scope module sinks_3 $end
     $var wire  4 ' out [3:0] $end
     $var wire  4 ' x [3:0] $end
     $var wire  4 ' x_1 [3:0] $end
    $upscope $end
    $scope module sinks_4 $end
     $var wire  4 ' out [3:0] $end
     $var wire  4 ' x [3:0] $end
     $var wire  4 ' x_1 [3:0] $end
    $upscope $end
    $scope module sinks_5 $end
     $var wire  4 ' out [3:0] $end
     $var wire  4 ' x [3:0] $end
     $var wire  4 ' x_1 [3:0] $end
    $upscope $end
    $scope module sources_0 $end
     $var wire  4 ( x [3:0] $end
    $upscope $end
    $scope module sources_1 $end
     $var wire  4 & x [3:0] $end
     $var wire  4 & x_1 [3:0] $end
    $upscope $end
    $scope module sources_2 $end
     $var wire  4 ' x [3:0] $end
     $var wire  4 ' x_0 [3:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b0001 &
b0010 '
b0000 (
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
1%
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
