Warning: Design 'riscv' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Fri Mar  1 15:29:14 2019
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.00
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         36
  Leaf Cell Count:                 57
  Buf/Inv Cell Count:              16
  Buf Cell Count:                   0
  Inv Cell Count:                  16
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        57
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      100.641025
  Noncombinational Area:     0.000000
  Buf/Inv Area:             20.331520
  Total Buffer Area:             0.00
  Total Inverter Area:          20.33
  Macro/Black Box Area:      0.000000
  Net Area:                 16.040373
  -----------------------------------
  Cell Area:               100.641025
  Design Area:             116.681397


  Design Rules
  -----------------------------------
  Total Number of Nets:           108
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.05
  Mapping Optimization:                0.56
  -----------------------------------------
  Overall Compile Time:                3.73
  Overall Compile Wall Clock Time:     5.41

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
