verilog work "../src/rtl/modules/Register7Bit.v"
