// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel0_PE_7_19_s_HH_
#define _kernel0_PE_7_19_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1.h"
#include "kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "kernel0_kernel0_fdiv_32ns_32ns_32_12_1.h"

namespace ap_rtl {

struct kernel0_PE_7_19_s : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > fifo_V_in_V_dout;
    sc_in< sc_logic > fifo_V_in_V_empty_n;
    sc_out< sc_logic > fifo_V_in_V_read;
    sc_out< sc_lv<32> > fifo_V_out_V_din;
    sc_in< sc_logic > fifo_V_out_V_full_n;
    sc_out< sc_logic > fifo_V_out_V_write;
    sc_in< sc_lv<32> > fifo_U_tmp_1_in_V_dout;
    sc_in< sc_logic > fifo_U_tmp_1_in_V_empty_n;
    sc_out< sc_logic > fifo_U_tmp_1_in_V_read;
    sc_out< sc_lv<32> > fifo_L_drain_out_V_din;
    sc_in< sc_logic > fifo_L_drain_out_V_full_n;
    sc_out< sc_logic > fifo_L_drain_out_V_write;


    // Module declarations
    kernel0_PE_7_19_s(sc_module_name name);
    SC_HAS_PROCESS(kernel0_PE_7_19_s);

    ~kernel0_PE_7_19_s();

    sc_trace_file* mVcdFile;

    kernel0_kernel0_fsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U1745;
    kernel0_kernel0_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U1746;
    kernel0_kernel0_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* kernel0_fdiv_32ns_32ns_32_12_1_U1747;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_V_in_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095;
    sc_signal< sc_logic > fifo_V_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter25_reg;
    sc_signal< sc_logic > fifo_U_tmp_1_in_V_blk_n;
    sc_signal< sc_logic > fifo_L_drain_out_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter13_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_predicate_op122_write_state16;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter2_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter3_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter4_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter5_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter6_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter7_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter8_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter9_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter10_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter11_reg;
    sc_signal< sc_lv<5> > p_0403_0_reg_132_pp0_iter12_reg;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_0592_reg_144;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_0591_reg_155;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_0590_reg_166;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_0589_reg_177;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_0588_reg_188;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_0587_reg_199;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_0586_reg_210;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_0585_reg_221;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_0584_reg_232;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_0583_reg_243;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_0582_reg_254;
    sc_signal< sc_lv<32> > local_L_tmp_11_0_2_reg_305;
    sc_signal< sc_lv<32> > local_L_tmp_10_0_2_reg_351;
    sc_signal< sc_lv<32> > local_L_tmp_9_0_2_reg_397;
    sc_signal< sc_lv<32> > local_L_tmp_8_0_2_reg_443;
    sc_signal< sc_lv<32> > local_L_tmp_7_0_2_reg_489;
    sc_signal< sc_lv<32> > local_L_tmp_6_0_2_reg_535;
    sc_signal< sc_lv<32> > local_L_tmp_5_0_2_reg_581;
    sc_signal< sc_lv<32> > local_L_tmp_4_0_2_reg_627;
    sc_signal< sc_lv<32> > local_L_tmp_3_0_2_reg_673;
    sc_signal< sc_lv<32> > local_L_tmp_2_0_2_reg_719;
    sc_signal< sc_lv<32> > local_L_tmp_1_0_2_reg_765;
    sc_signal< sc_lv<1> > icmp_ln315_fu_823_p2;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln315_reg_1095_pp0_iter12_reg;
    sc_signal< sc_lv<5> > c2_V_fu_829_p2;
    sc_signal< sc_lv<5> > c2_V_reg_1099;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > tmp_561_reg_1104;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter14_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter15_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter16_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter17_reg;
    sc_signal< sc_lv<32> > tmp_561_reg_1104_pp0_iter18_reg;
    sc_signal< sc_lv<5> > add_ln323_fu_841_p2;
    sc_signal< sc_lv<5> > add_ln323_reg_1109;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter2_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter3_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter4_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter5_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter6_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter7_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter8_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter9_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter10_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter11_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter12_reg;
    sc_signal< sc_lv<5> > add_ln323_reg_1109_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln323_fu_847_p2;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln323_reg_1124_pp0_iter13_reg;
    sc_signal< sc_lv<32> > select_ln323_fu_853_p3;
    sc_signal< sc_lv<32> > select_ln323_reg_1129;
    sc_signal< sc_lv<32> > tmp_564_reg_1134;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter2_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter9_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter10_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter11_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_564_reg_1134_pp0_iter14_reg;
    sc_signal< sc_lv<32> > select_ln333_fu_861_p3;
    sc_signal< sc_lv<32> > select_ln333_reg_1139;
    sc_signal< sc_lv<1> > icmp_ln879_fu_869_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1144_pp0_iter12_reg;
    sc_signal< sc_lv<32> > grp_fu_819_p2;
    sc_signal< sc_lv<32> > tmp_58_reg_1153;
    sc_signal< sc_lv<1> > icmp_ln891_fu_908_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln891_reg_1158_pp0_iter24_reg;
    sc_signal< sc_lv<32> > select_ln343_233_fu_1062_p3;
    sc_signal< sc_lv<32> > select_ln343_233_reg_1162;
    sc_signal< sc_lv<32> > grp_fu_815_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_1167;
    sc_signal< sc_lv<32> > grp_fu_811_p2;
    sc_signal< sc_lv<32> > tmp_15_reg_1172;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter13_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_lv<5> > ap_phi_mux_p_0403_0_phi_fu_136_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_148_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_159_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_170_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_181_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_192_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_203_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_214_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_225_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_236_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_247_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_258_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_phi_ln341_phi_fu_268_p24;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_phi_ln341_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_351;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_397;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_443;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_489;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_535;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_581;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_627;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_673;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_719;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_765;
    sc_signal< sc_lv<32> > local_prev_V_0_0_0579_fu_90;
    sc_signal< sc_lv<32> > local_U_tmp_0_1_0580_fu_94;
    sc_signal< sc_lv<32> > tmp_fu_98;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_local_L_tmp_0_0_0581_load;
    sc_signal< sc_lv<32> > tmp_560_fu_102;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<2> > tmp_563_fu_898_p4;
    sc_signal< sc_lv<1> > icmp_ln343_fu_927_p2;
    sc_signal< sc_lv<32> > select_ln343_fu_920_p3;
    sc_signal< sc_lv<1> > icmp_ln343_200_fu_940_p2;
    sc_signal< sc_lv<32> > select_ln343_223_fu_932_p3;
    sc_signal< sc_lv<1> > icmp_ln343_201_fu_953_p2;
    sc_signal< sc_lv<32> > select_ln343_224_fu_945_p3;
    sc_signal< sc_lv<1> > icmp_ln343_202_fu_966_p2;
    sc_signal< sc_lv<32> > select_ln343_225_fu_958_p3;
    sc_signal< sc_lv<1> > icmp_ln343_203_fu_979_p2;
    sc_signal< sc_lv<32> > select_ln343_226_fu_971_p3;
    sc_signal< sc_lv<1> > icmp_ln343_204_fu_992_p2;
    sc_signal< sc_lv<32> > select_ln343_227_fu_984_p3;
    sc_signal< sc_lv<1> > icmp_ln343_205_fu_1005_p2;
    sc_signal< sc_lv<32> > select_ln343_228_fu_997_p3;
    sc_signal< sc_lv<1> > icmp_ln343_206_fu_1018_p2;
    sc_signal< sc_lv<32> > select_ln343_229_fu_1010_p3;
    sc_signal< sc_lv<1> > icmp_ln343_207_fu_1031_p2;
    sc_signal< sc_lv<32> > select_ln343_230_fu_1023_p3;
    sc_signal< sc_lv<1> > icmp_ln343_208_fu_1044_p2;
    sc_signal< sc_lv<32> > select_ln343_231_fu_1036_p3;
    sc_signal< sc_lv<1> > icmp_ln343_209_fu_1057_p2;
    sc_signal< sc_lv<32> > select_ln343_232_fu_1049_p3;
    sc_signal< sc_logic > grp_fu_811_ce;
    sc_signal< sc_logic > grp_fu_815_ce;
    sc_signal< sc_logic > grp_fu_819_ce;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1106;
    sc_signal< bool > ap_condition_565;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state29;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln323_fu_841_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state29();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_1106();
    void thread_ap_condition_565();
    void thread_ap_condition_pp0_exit_iter13_state15();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_159_p4();
    void thread_ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_148_p4();
    void thread_ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_258_p4();
    void thread_ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_247_p4();
    void thread_ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_236_p4();
    void thread_ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_225_p4();
    void thread_ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_214_p4();
    void thread_ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_203_p4();
    void thread_ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_192_p4();
    void thread_ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_181_p4();
    void thread_ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_170_p4();
    void thread_ap_phi_mux_p_0403_0_phi_fu_136_p4();
    void thread_ap_phi_mux_phi_ln341_phi_fu_268_p24();
    void thread_ap_phi_reg_pp0_iter0_phi_ln341_reg_265();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_10_0_2_reg_351();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_11_0_2_reg_305();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_1_0_2_reg_765();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_2_0_2_reg_719();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_3_0_2_reg_673();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_4_0_2_reg_627();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_5_0_2_reg_581();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_6_0_2_reg_535();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_7_0_2_reg_489();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_8_0_2_reg_443();
    void thread_ap_phi_reg_pp0_iter13_local_L_tmp_9_0_2_reg_397();
    void thread_ap_predicate_op122_write_state16();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_local_L_tmp_0_0_0581_load();
    void thread_c2_V_fu_829_p2();
    void thread_fifo_L_drain_out_V_blk_n();
    void thread_fifo_L_drain_out_V_din();
    void thread_fifo_L_drain_out_V_write();
    void thread_fifo_U_tmp_1_in_V_blk_n();
    void thread_fifo_U_tmp_1_in_V_read();
    void thread_fifo_V_in_V_blk_n();
    void thread_fifo_V_in_V_read();
    void thread_fifo_V_out_V_blk_n();
    void thread_fifo_V_out_V_din();
    void thread_fifo_V_out_V_write();
    void thread_grp_fu_811_ce();
    void thread_grp_fu_815_ce();
    void thread_grp_fu_819_ce();
    void thread_icmp_ln315_fu_823_p2();
    void thread_icmp_ln323_fu_847_p2();
    void thread_icmp_ln343_200_fu_940_p2();
    void thread_icmp_ln343_201_fu_953_p2();
    void thread_icmp_ln343_202_fu_966_p2();
    void thread_icmp_ln343_203_fu_979_p2();
    void thread_icmp_ln343_204_fu_992_p2();
    void thread_icmp_ln343_205_fu_1005_p2();
    void thread_icmp_ln343_206_fu_1018_p2();
    void thread_icmp_ln343_207_fu_1031_p2();
    void thread_icmp_ln343_208_fu_1044_p2();
    void thread_icmp_ln343_209_fu_1057_p2();
    void thread_icmp_ln343_fu_927_p2();
    void thread_icmp_ln879_fu_869_p2();
    void thread_icmp_ln891_fu_908_p2();
    void thread_select_ln323_fu_853_p3();
    void thread_select_ln333_fu_861_p3();
    void thread_select_ln343_223_fu_932_p3();
    void thread_select_ln343_224_fu_945_p3();
    void thread_select_ln343_225_fu_958_p3();
    void thread_select_ln343_226_fu_971_p3();
    void thread_select_ln343_227_fu_984_p3();
    void thread_select_ln343_228_fu_997_p3();
    void thread_select_ln343_229_fu_1010_p3();
    void thread_select_ln343_230_fu_1023_p3();
    void thread_select_ln343_231_fu_1036_p3();
    void thread_select_ln343_232_fu_1049_p3();
    void thread_select_ln343_233_fu_1062_p3();
    void thread_select_ln343_fu_920_p3();
    void thread_tmp_563_fu_898_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
