% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

To checkout the source and setup the example \href{https://github.com/IObundle/py2hwsw/tree/main/py2hwsw/lib/hardware/basic_tests/iob_and}{iob\_and} core:

\begin{lstlisting}[language=bash]
$ git clone --recursive git@github.com:IObundle/py2hwsw.git
$ cd py2hwsw/
$ nix-shell py2hwsw/lib/ # Optional step to install environment with necessary dependencies
$ py2hwsw iob_and setup --no_verilog_lint
\end{lstlisting}

To do a clean setup:

\begin{lstlisting}[language=bash]
$ py2hwsw iob_and clean
$ py2hwsw iob_and setup --no_verilog_lint
\end{lstlisting}

The setup process will generate a build directory containing the core's verilog sources and build files.
By default, the build directory is `../[core\_name]\_V[core\_version]`.

To build and run the core in simulation:
\begin{lstlisting}[language=bash]
$ make -C ../iob_and_V* sim-run
\end{lstlisting}
