vsim -voptargs=+acc work.RISC_V_Single_Cycle_tb
# vsim -voptargs="+acc" work.RISC_V_Single_Cycle_tb 
# Start time: 00:08:56 on Mar 30,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 127
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/clk \
sim:/RISC_V_Single_Cycle_tb/reset \
sim:/RISC_V_Single_Cycle_tb/tx \
sim:/RISC_V_Single_Cycle_tb/rx
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 99
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 127
# A time value could not be extracted from the current line
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Compile of PCH.v was successful.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v failed with 1 errors.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 1 failed with 1 error.
# Error opening A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/proj_modelsim/(vlog-13069) A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v
# Path name 'A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/proj_modelsim/(vlog-13069) A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v' doesn't exist.
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/programCounter.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/programCounter_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_PC File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_Branch File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_6 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP/ram
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP/ram
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/RegisterFile_TOP/ram
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/programCounter.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/programCounter_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_PC File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_Branch File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_6 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/programCounter_Output
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/programCounter.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/programCounter_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 38
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_PC File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 52
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Adder_param.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Adder_param_Branch File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 58
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_6 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 107
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/HRDATA
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Updated.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_decoded
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 87
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 111
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 119
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 139
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 120 ns ###############
#   Active process: /RISC_V_Single_Cycle_tb/UUT/PCH_TOP/#IMPLICIT-WIRE(enable_SWITCHES)#63 @ sub-iteration 0
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v:63
#   Active process: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP/#IMPLICIT-WIRE(Q)#88 @ sub-iteration 0
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v:88
#   Active process: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ControlUnit/#IMPLICIT-WIRE(RegWrite)#156 @ sub-iteration 1
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v:156
#   Active process: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4/#IMPLICIT-WIRE(Q)#146 @ sub-iteration 2
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v:146
#   Active process: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_5/#IMPLICIT-WIRE(Q)#84 @ sub-iteration 2
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v:84
#   Active process: /RISC_V_Single_Cycle_tb/UUT/PCH_TOP/#ALWAYS#52 @ sub-iteration 3
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v:63
#   Active process: /RISC_V_Single_Cycle_tb/UUT/PCH_TOP/#IMPLICIT-WIRE(enable_SWITCHES)#63 @ sub-iteration 4
#     Source: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v:63
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 120 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 120 ns.
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/HADDR_Sel
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v failed with 1 errors.
# Compile of RISC_V_Updated.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v(47): (vopt-2685) [TFMPC] - Too few port connections for 'RISC_V_TOP'.  Expected 7, found 6.
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v(47): (vopt-2718) [TFMPC] - Missing connection for port 'ALU_Result'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v failed with 1 errors.
# Compile of RISC_V_Single_Cycle.v was successful.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Compile of RISC_V_Single_Cycle.v was successful.
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ALU_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
# Break key hit
# Compile of ALU_Control.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Compile of ControlUnit_SC.v was successful.
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Break key hit
# Simulation stop requested.
# Break key hit
run
# Break key hit
# Simulation stop requested.
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP/A \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP/B \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP/ALU_Sel \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP/ALU_Out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP/shamt
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALUSrcA \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALUSrcB
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/RD2_Imm_mux_w \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/RD1_PC_mux_w
# Compile of ALU.v failed with 2 errors.
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Break key hit
# Simulation stop requested.
run
# Compile of ALU.v was successful.
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Compile of ALU.v was successful.
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HRDATA_OUT
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HADDR \
sim:/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'heard_bit_out'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'parity'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'clk_out'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'heard_bit_out'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'parity'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'clk_out'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'heard_bit_out'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'parity'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'clk_out'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_DataMem_mux
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/RegWrite
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=7.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ALU.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Break key hit
# Simulation stop requested.
# Break key hit
# Break key hit
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Compile of PCH.v was successful.
# Break key hit
# Break in Module ALU at A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v line 30
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of PCH.v was successful.
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Break key hit
# Simulation stop requested.
# Break key hit
# Compile of ALU.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/HADDR_Sel
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx
restart
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_decoded
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
# Compile of Instruction_Memory.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
# Compile of Instruction_Memory.v was successful.
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Simulation stop requested.
# Compile of PCH.v was successful.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ImmediateDecode.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ControlUnit_SC.v was successful.
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP/addr \
sim:/RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP/data \
sim:/RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP/RD
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v(47): (vopt-2912) Port 'programCounter_Output' not found in module 'RISC_V_Updated' (7th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v failed with 1 errors.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 1 failed with 1 error.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
# Break key hit
vsim -voptargs=+acc work.RISC_V_Single_Cycle_tb
# vsim -voptargs="+acc" work.RISC_V_Single_Cycle_tb 
# Start time: 00:08:56 on Mar 30,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM_UART_Tx(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "FSM_UART_Rx(fast)".
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_Tx.v(57): (vopt-2685) [TFMPC] - Too few port connections for 'BR_pulse'.  Expected 5, found 4.
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_Tx.v(57): (vopt-2718) [TFMPC] - Missing connection for port 'end_half_time'.
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_Tx.v(91): (vopt-2685) [TFMPC] - Too few port connections for 'Shifter'.  Expected 7, found 6.
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_Tx.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'shifter'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'heard_bit_out'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'parity'.
# ** Warning: A:\ITESO\Segundo_semestre\Micro_projects\RISC_V_Single_Cycle\src\RISC_V_Single_Cycle_tb.v(8): (vopt-2718) [TFMPC] - Missing connection for port 'clk_out'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=11.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'programCounter_Output'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 47
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'D'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_Instr \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_Data \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_Data_decoded \
sim:/RISC_V_Single_Cycle_tb/UUT/HADDR_Instr_decoded
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Address_decode.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instr_Address_decode_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 96
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v failed with 1 errors.
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP/addr \
sim:/RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP/RD
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Compile of ControlUnit_SC.v was successful.
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Compile of ControlUnit_SC.v was successful.
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Break in Module Mux_2in_1out at A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v line 16
run
# Compile of Mux_2in_1out.v was successful.
# Break key hit
# Break in Module PCH at A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/PCH.v line 57
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
# Compile of ControlUnit_SC.v was successful.
# Compile of ControlUnit_SC.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Mux_2in_1out.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Mux_2in_1out.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Mux_2in_1out.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Mux_2in_1out.v failed with 3 errors.
# Compile of Mux_2in_1out.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Break key hit
# Simulation stop requested.
run
# Compile of PCH.v failed with 2 errors.
# Break key hit
# Simulation stop requested.
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v failed with 2 errors.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 1 failed with 2 errors.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
# Break key hit
# Break in Module PCH at A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/PCH.v line 125
run
# Break key hit
# Simulation stop requested.
# Break key hit
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 120
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 140
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/HRDATA'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/HRDATA_OUT'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/PCH_TOP/HRDATA_OUT'. 
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/HRDATA_OUT_Data \
sim:/RISC_V_Single_Cycle_tb/UUT/HRDATA_OUT_Instr
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Single_Cycle.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ImmediateDecode.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v failed with 1 errors.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 1 failed with 1 error.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v(48): (vopt-2685) [TFMPC] - Too few port connections for 'RISC_V_TOP'.  Expected 9, found 8.
# ** Warning: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v(48): (vopt-2718) [TFMPC] - Missing connection for port 'ALU_Result'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/HADDR_Data'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/RISC_V_Single_Cycle_tb/UUT/HADDR_Data_decoded'. 
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of ControlUnit_SC.v failed with 1 errors.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v failed with 1 errors.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 1 failed with 1 error.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/MemtoReg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4/A \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4/B \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4/sel \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4/Q
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Result
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_2 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 74
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ALU_Out'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Mux_2in_1out.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Mux_2in_1out_4 File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 146
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
# Compile of ALU_Control.v was successful.
run
run
run
run
run
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/programCounter_Output
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ControlUnit/opCode \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ControlUnit/funct
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/zero
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/Branch
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/PCSrc
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Compile of Data_Memory.v was successful.
run
run
run
# Compile of debouncer.v was successful.
run
run
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
run
# Compile of programCounter.v was successful.
run
# Compile of programCounter_decode.v was successful.
run
run
# Compile of Reg_Param.v was successful.
run
# Compile of register.v was successful.
run
# Compile of RegisterFile.v was successful.
run
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
run
# Compile of Shift_Register_R_Param.v was successful.
run
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
run
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
run
# Compile of PCH.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/UART_Rx_TOP/count_bits_w
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 127
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
# Compile of PCH.v was successful.
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
# Break key hit
# Simulation stop requested.
run
# Break key hit
# Simulation stop requested.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/JalFunct
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
run
run
run
run
run
run
run
# Compile of Address_decode.v was successful.
# Compile of ALU.v was successful.
# Compile of ALU_TB.v was successful.
# Compile of ALUDecoder.v was successful.
# Compile of ascii_2_7_seg.v was successful.
# Compile of BinaryToHexadecimal.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of BranchAddress.v was successful.
# Compile of clk_1Hz.v was successful.
# Compile of clk_9600bauds.v was successful.
# Compile of controlUnit.v was successful.
# Compile of Counter.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of debouncer.v was successful.
# Compile of decoder_bin_hex_7seg.v was successful.
# Compile of Delayer.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_Debouncer.v was successful.
# Compile of FSM_UART_Rx.v was successful.
# Compile of FSM_UART_Tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Heard_Bit.v was successful.
# Compile of ImmediateDecode.v was successful.
# Compile of Instruction_Memory.v was successful.
# Compile of InstructionData_Memory.v was successful.
# Compile of memoryAddress_decode.v was successful.
# Compile of MIPS.v was successful.
# Compile of MIPS_tb.v was successful.
# Compile of Mux_2in_1out.v was successful.
# Compile of Mux_2in_1out_TB.v was successful.
# Compile of Mux_3in_1out.v was successful.
# Compile of Mux_4in_1out.v was successful.
# Compile of Mux_4in_1out_TB.v was successful.
# Compile of Mux_Tx.v was successful.
# Compile of parity.v was successful.
# Compile of PCH.v was successful.
# Compile of programCounter.v was successful.
# Compile of programCounter_decode.v was successful.
# Compile of Reg_Param.v was successful.
# Compile of register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Single_Cycle.v was successful.
# Compile of RISC_V_Single_Cycle_tb.v was successful.
# Compile of RISC_V_tb.v was successful.
# Compile of Shift_Register_R_Param.v was successful.
# Compile of Shift_Register_R_Param_Rx.v was successful.
# Compile of signExtend.v was successful.
# Compile of UART_Rx.v was successful.
# Compile of UART_Rx_TB.v was successful.
# Compile of UART_Tx.v was successful.
# Compile of UART_TxRx.v was successful.
# Compile of zeroExtend.v was successful.
# Compile of ControlUnit_SC.v was successful.
# Compile of RISC_V_Updated.v was successful.
# Compile of ALU_Control.v was successful.
# Compile of Adder_param.v was successful.
# 58 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Single_Cycle_tb(fast)
# Loading work.RISC_V_Single_Cycle(fast)
# Loading work.RISC_V_Updated(fast)
# Loading work.programCounter(fast)
# Loading work.ImmediateDecode(fast)
# Loading work.Adder_param(fast)
# Loading work.Mux_2in_1out(fast)
# Loading work.Mux_2in_1out(fast__1)
# Loading work.RegisterFile(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.ControlUnit_SC(fast)
# Loading work.PCH(fast)
# Loading work.Address_decode(fast)
# Loading work.Instruction_Memory(fast)
# Loading work.Data_Memory(fast)
# Loading work.GPIO(fast)
# Loading work.UART_TxRx(fast)
# Loading work.UART_Rx(fast)
# Loading work.register(fast)
# Loading work.Shift_Register_R_Param_Rx(fast)
# Loading work.Reg_Param(fast)
# Loading work.FF_D_enable(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_Rx(fast)
# Loading work.Counter_Param(fast)
# Loading work.Heard_Bit(fast)
# Loading work.ascii_2_7_seg(fast)
# Loading work.decoder_bin_hex_7seg(fast)
# Loading work.UART_Tx(fast)
# Loading work.register(fast__1)
# Loading work.Shift_Register_R_Param(fast)
# Loading work.parity(fast)
# Loading work.Counter_Param(fast__1)
# Loading work.Mux_Tx(fast)
# Loading work.FSM_UART_Tx(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (3) for port 'funct7'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/ALU_Control.v(5).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/RISC_V_TOP/ALU_Control_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Updated.v Line: 128
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 115
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'addr'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Data_Memory.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Data_Memory_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 123
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (8) for port 'Rx_SR'. The port definition is at: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/UART_TxRx.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/UART_TOP File: A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/RISC_V_Single_Cycle.v Line: 143
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "Instruction_set.txt". (Current address [64], address range [0:63])    : A:/ITESO/Segundo_semestre/Micro_projects/RISC_V_Single_Cycle/src/Instruction_Memory.v(12)
#    Time: 0 ns  Iteration: 0  Instance: /RISC_V_Single_Cycle_tb/UUT/Instruction_Memory_TOP
force -freeze sim:/RISC_V_Single_Cycle_tb/UUT/UART_TOP/enable_out_rx 1'h1 0
run
run
run
run
