<!--
  GitHub Profile README for Chandra Sekaran S
  A semiconductor, VLSI and Embedded Systems engineer with advanced training and projects.
-->

<h1 align="center">Hi ğŸ‘‹, I'm Chandra Sekaran S</h1>
<h3 align="center">Aspiring Semiconductor Engineer | VLSI & Embedded Systems Enthusiast | ISWDP Cohort 4 Top Performer</h3>

<p align="center">
  <a href="mailto:scsvr2004@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-scsvr2004@gmail.com-c14438?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/>
  </a>
  <a href="https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/>
  </a>
  <a href="https://github.com/iamvengeance018" target="_blank">
    <img src="https://img.shields.io/badge/-GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/>
  </a>
</p>

---

### ğŸ‘¨â€ğŸ’» About Me

- ğŸ“ Electronics & Communication Engineering student at St. Joseph's Institute of Technology (2022-2026)
- ğŸš€ Completed **India Semiconductor Workforce Development Program (ISWDP) Cohort 4**, certified in Levels 1, 2 & 3 by IISc, Synopsys, and Samsung Semiconductor India Research.
- ğŸ”§ Skilled in RTL design, TCAD simulations, device fabrication, and semiconductor process technology.
- ğŸ’» Experienced with Verilog/SystemVerilog, C/C++, Python, Embedded C, Cadence and Synopsys EDA tools.
- ğŸ† Winner of Infineon Launchpad Hackathon (SOC Tiny MCU challenge) and recognized as ISWDP Cohort 4 Top Performer.
- ğŸŒ± Passionate about VLSI design, semiconductor R&D, embedded systems, and digital/analog mixed-signal circuits.
- ğŸ” Actively looking for opportunities in semiconductor design, verification, and embedded engineering.

---

### ğŸš€ Skills & Tech Stack

<p align="center">
  <img alt="Verilog" src="https://img.shields.io/badge/Verilog-FF3B00?style=for-the-badge&logo=verilog&logoColor=white" />
  <img alt="SystemVerilog" src="https://img.shields.io/badge/SystemVerilog-Orange?style=for-the-badge" />
  <img alt="C++" src="https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white" />
  <img alt="Python" src="https://img.shields.io/badge/Python-FFD43B?style=for-the-badge&logo=python&logoColor=blue" />
  <img alt="Embedded C" src="https://img.shields.io/badge/Embedded_C-7A1C00?style=for-the-badge" />
  <img alt="Cadence" src="https://img.shields.io/badge/Cadence-FF9A00?style=for-the-badge" />
  <img alt="Synopsys" src="https://img.shields.io/badge/Synopsys-0094FF?style=for-the-badge" />
  <img alt="Linux" src="https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black" />
</p>

---

### ğŸ† Certifications & Achievements

- ![ISWDP](https://img.shields.io/badge/ISWDP_Cohort_4-Success?style=for-the-badge&logo=education&logoColor=white) India Semiconductor Workforce Development Program (Cohorts 1-4)  
- ![Samsung Fellowship](https://img.shields.io/badge/Samsung_Fellowship-0066FF?style=for-the-badge&logo=samsung&logoColor=white)
- ![NPTEL](https://img.shields.io/badge/NPTEL-CMOS_VLSI_Design-green?style=for-the-badge)
- ![Infineon Launchpad Winner](https://img.shields.io/badge/Infineon_Launchpad-Hackathon_Winner-brightgreen?style=for-the-badge)
- Embedded Linux, Digital Design & Verification (Coursera, Cadence)
- Arduino Developer (LinkedIn Learning)

---

### ğŸ“‚ Featured Projects

| Project Name | Description | Tech Stack | Link |
|--------------|-------------|------------|-------|
| ONE-WIRE-PROTOCOL | Custom I2C-like Single-Wire Communication Protocol with RTL Design & Simulations | Verilog, RTL | [GitHub Repo](https://github.com/iamvengeance018/ONE-WIRE-PROTOCOL) |
| AES-CRYPTO-ENGINE | Hardware AES-128 Encryption/Decryption Engine with Modular Design for FPGA | Verilog, FPGA | [GitHub Repo](https://github.com/iamvengeance018/AES-CRYPTO-ENGINE) |
| SRAM-and-DRAM | Dual RAM Architecture design mixing transistor-level DRAM and Verilog SRAM verified in Cadence | Verilog, Cadence | [GitHub Repo](https://github.com/iamvengeance018/SRAM-and-DRAM) |
| UART Protocol Project | Complete UART protocol design, simulation, and synthesis with testbench | Verilog, RTL | [GitHub Repo](https://github.com/iamvengeance018/UART-Protocol-Project) |
| URTOS-SCHEDULER | Custom real-time operating system scheduler in C and C++ | Embedded C, C++ | [GitHub Repo](https://github.com/iamvengeance018/URTOS-SCHEDULER) |

---

### ğŸ“ˆ GitHub Stats

<p align="center">
  <a href="https://github.com/iamvengeance018">
    <img height="150" src="https://github-readme-stats.vercel.app/api?username=iamvengeance018&show_icons=true&theme=tokyonight&hide_border=true" alt="Chandra Sekaran S GitHub Stats" />
  </a>
  <a href="https://github.com/iamvengeance018">
    <img height="150" src="https://github-readme-streak-stats.herokuapp.com/?user=iamvengeance018&theme=tokyonight&hide_border=true" alt="GitHub Streak"/>
  </a>
</p>

---

### ğŸ“« Letâ€™s Connect

<p align="center">
  <a href="mailto:scsvr2004@gmail.com">
    <img src="https://img.shields.io/badge/Email-cc0000?style=for-the-badge&logo=gmail&logoColor=white" alt="Email" />
  </a>
  <a href="https://www.linkedin.com/in/chandra-sekaran-s-1b44b3255/">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn" />
  </a>
  <a href="https://github.com/iamvengeance018">
    <img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub" />
  </a>
</p>

---

<p align="center"><em>â€œKnowledge is the ultimate semiconductor for the silicon age.â€</em></p>

---

<!-- Optional animated typing effect -->

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=24&pause=1000&color=007ACC&width=600&lines=Passionate+about+VLSI+and+Semiconductor+Design;Open+to+Exciting+Opportunities;Let's+Build+Innovations+Together%21" alt="Typing animation" />
</p>

