// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pcie_write_multiplexer,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.117000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5412,HLS_SYN_LUT=1627}" *)

module pcie_write_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        host_data_pcie_write_req_data_V_last_dout,
        host_data_pcie_write_req_data_V_last_empty_n,
        host_data_pcie_write_req_data_V_last_read,
        host_data_pcie_write_req_data_V_data_V_dout,
        host_data_pcie_write_req_data_V_data_V_empty_n,
        host_data_pcie_write_req_data_V_data_V_read,
        host_data_pcie_write_req_apply_V_num_dout,
        host_data_pcie_write_req_apply_V_num_empty_n,
        host_data_pcie_write_req_apply_V_num_read,
        host_data_pcie_write_req_apply_V_addr_dout,
        host_data_pcie_write_req_apply_V_addr_empty_n,
        host_data_pcie_write_req_apply_V_addr_read,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        host_fin_pcie_write_req_data_V_last_dout,
        host_fin_pcie_write_req_data_V_last_empty_n,
        host_fin_pcie_write_req_data_V_last_read,
        host_fin_pcie_write_req_data_V_data_V_dout,
        host_fin_pcie_write_req_data_V_data_V_empty_n,
        host_fin_pcie_write_req_data_V_data_V_read,
        host_fin_pcie_write_req_apply_V_num_dout,
        host_fin_pcie_write_req_apply_V_num_empty_n,
        host_fin_pcie_write_req_apply_V_num_read,
        host_fin_pcie_write_req_apply_V_addr_dout,
        host_fin_pcie_write_req_apply_V_addr_empty_n,
        host_fin_pcie_write_req_apply_V_addr_read,
        device_pcie_write_req_data_0_V_last_dout,
        device_pcie_write_req_data_0_V_last_empty_n,
        device_pcie_write_req_data_0_V_last_read,
        device_pcie_write_req_data_0_V_data_V_dout,
        device_pcie_write_req_data_0_V_data_V_empty_n,
        device_pcie_write_req_data_0_V_data_V_read,
        device_pcie_write_req_apply_0_V_num_dout,
        device_pcie_write_req_apply_0_V_num_empty_n,
        device_pcie_write_req_apply_0_V_num_read,
        device_pcie_write_req_apply_0_V_addr_dout,
        device_pcie_write_req_apply_0_V_addr_empty_n,
        device_pcie_write_req_apply_0_V_addr_read,
        device_pcie_write_req_data_1_V_last_dout,
        device_pcie_write_req_data_1_V_last_empty_n,
        device_pcie_write_req_data_1_V_last_read,
        device_pcie_write_req_data_1_V_data_V_dout,
        device_pcie_write_req_data_1_V_data_V_empty_n,
        device_pcie_write_req_data_1_V_data_V_read,
        device_pcie_write_req_apply_1_V_num_dout,
        device_pcie_write_req_apply_1_V_num_empty_n,
        device_pcie_write_req_apply_1_V_num_read,
        device_pcie_write_req_apply_1_V_addr_dout,
        device_pcie_write_req_apply_1_V_addr_empty_n,
        device_pcie_write_req_apply_1_V_addr_read,
        device_pcie_write_req_data_2_V_last_dout,
        device_pcie_write_req_data_2_V_last_empty_n,
        device_pcie_write_req_data_2_V_last_read,
        device_pcie_write_req_data_2_V_data_V_dout,
        device_pcie_write_req_data_2_V_data_V_empty_n,
        device_pcie_write_req_data_2_V_data_V_read,
        device_pcie_write_req_apply_2_V_num_dout,
        device_pcie_write_req_apply_2_V_num_empty_n,
        device_pcie_write_req_apply_2_V_num_read,
        device_pcie_write_req_apply_2_V_addr_dout,
        device_pcie_write_req_apply_2_V_addr_empty_n,
        device_pcie_write_req_apply_2_V_addr_read,
        cosim_dramA_write_req_data_V_last_dout,
        cosim_dramA_write_req_data_V_last_empty_n,
        cosim_dramA_write_req_data_V_last_read,
        cosim_dramA_write_req_data_V_data_V_dout,
        cosim_dramA_write_req_data_V_data_V_empty_n,
        cosim_dramA_write_req_data_V_data_V_read,
        cosim_dramA_write_req_apply_V_num_dout,
        cosim_dramA_write_req_apply_V_num_empty_n,
        cosim_dramA_write_req_apply_V_num_read,
        cosim_dramA_write_req_apply_V_addr_dout,
        cosim_dramA_write_req_apply_V_addr_empty_n,
        cosim_dramA_write_req_apply_V_addr_read,
        cosim_dramB_write_req_data_V_last_dout,
        cosim_dramB_write_req_data_V_last_empty_n,
        cosim_dramB_write_req_data_V_last_read,
        cosim_dramB_write_req_data_V_data_V_dout,
        cosim_dramB_write_req_data_V_data_V_empty_n,
        cosim_dramB_write_req_data_V_data_V_read,
        cosim_dramB_write_req_apply_V_num_dout,
        cosim_dramB_write_req_apply_V_num_empty_n,
        cosim_dramB_write_req_apply_V_num_read,
        cosim_dramB_write_req_apply_V_addr_dout,
        cosim_dramB_write_req_apply_V_addr_empty_n,
        cosim_dramB_write_req_apply_V_addr_read,
        cosim_dramC_write_req_data_V_last_dout,
        cosim_dramC_write_req_data_V_last_empty_n,
        cosim_dramC_write_req_data_V_last_read,
        cosim_dramC_write_req_data_V_data_V_dout,
        cosim_dramC_write_req_data_V_data_V_empty_n,
        cosim_dramC_write_req_data_V_data_V_read,
        cosim_dramC_write_req_apply_V_num_dout,
        cosim_dramC_write_req_apply_V_num_empty_n,
        cosim_dramC_write_req_apply_V_num_read,
        cosim_dramC_write_req_apply_V_addr_dout,
        cosim_dramC_write_req_apply_V_addr_empty_n,
        cosim_dramC_write_req_apply_V_addr_read,
        cosim_dramD_write_req_data_V_last_dout,
        cosim_dramD_write_req_data_V_last_empty_n,
        cosim_dramD_write_req_data_V_last_read,
        cosim_dramD_write_req_data_V_data_V_dout,
        cosim_dramD_write_req_data_V_data_V_empty_n,
        cosim_dramD_write_req_data_V_data_V_read,
        cosim_dramD_write_req_apply_V_num_dout,
        cosim_dramD_write_req_apply_V_num_empty_n,
        cosim_dramD_write_req_apply_V_num_read,
        cosim_dramD_write_req_apply_V_addr_dout,
        cosim_dramD_write_req_apply_V_addr_empty_n,
        cosim_dramD_write_req_apply_V_addr_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   host_data_pcie_write_req_data_V_last_dout;
input   host_data_pcie_write_req_data_V_last_empty_n;
output   host_data_pcie_write_req_data_V_last_read;
input  [511:0] host_data_pcie_write_req_data_V_data_V_dout;
input   host_data_pcie_write_req_data_V_data_V_empty_n;
output   host_data_pcie_write_req_data_V_data_V_read;
input  [7:0] host_data_pcie_write_req_apply_V_num_dout;
input   host_data_pcie_write_req_apply_V_num_empty_n;
output   host_data_pcie_write_req_apply_V_num_read;
input  [63:0] host_data_pcie_write_req_apply_V_addr_dout;
input   host_data_pcie_write_req_apply_V_addr_empty_n;
output   host_data_pcie_write_req_apply_V_addr_read;
output   pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
input   host_fin_pcie_write_req_data_V_last_dout;
input   host_fin_pcie_write_req_data_V_last_empty_n;
output   host_fin_pcie_write_req_data_V_last_read;
input  [511:0] host_fin_pcie_write_req_data_V_data_V_dout;
input   host_fin_pcie_write_req_data_V_data_V_empty_n;
output   host_fin_pcie_write_req_data_V_data_V_read;
input  [7:0] host_fin_pcie_write_req_apply_V_num_dout;
input   host_fin_pcie_write_req_apply_V_num_empty_n;
output   host_fin_pcie_write_req_apply_V_num_read;
input  [63:0] host_fin_pcie_write_req_apply_V_addr_dout;
input   host_fin_pcie_write_req_apply_V_addr_empty_n;
output   host_fin_pcie_write_req_apply_V_addr_read;
input   device_pcie_write_req_data_0_V_last_dout;
input   device_pcie_write_req_data_0_V_last_empty_n;
output   device_pcie_write_req_data_0_V_last_read;
input  [511:0] device_pcie_write_req_data_0_V_data_V_dout;
input   device_pcie_write_req_data_0_V_data_V_empty_n;
output   device_pcie_write_req_data_0_V_data_V_read;
input  [7:0] device_pcie_write_req_apply_0_V_num_dout;
input   device_pcie_write_req_apply_0_V_num_empty_n;
output   device_pcie_write_req_apply_0_V_num_read;
input  [63:0] device_pcie_write_req_apply_0_V_addr_dout;
input   device_pcie_write_req_apply_0_V_addr_empty_n;
output   device_pcie_write_req_apply_0_V_addr_read;
input   device_pcie_write_req_data_1_V_last_dout;
input   device_pcie_write_req_data_1_V_last_empty_n;
output   device_pcie_write_req_data_1_V_last_read;
input  [511:0] device_pcie_write_req_data_1_V_data_V_dout;
input   device_pcie_write_req_data_1_V_data_V_empty_n;
output   device_pcie_write_req_data_1_V_data_V_read;
input  [7:0] device_pcie_write_req_apply_1_V_num_dout;
input   device_pcie_write_req_apply_1_V_num_empty_n;
output   device_pcie_write_req_apply_1_V_num_read;
input  [63:0] device_pcie_write_req_apply_1_V_addr_dout;
input   device_pcie_write_req_apply_1_V_addr_empty_n;
output   device_pcie_write_req_apply_1_V_addr_read;
input   device_pcie_write_req_data_2_V_last_dout;
input   device_pcie_write_req_data_2_V_last_empty_n;
output   device_pcie_write_req_data_2_V_last_read;
input  [511:0] device_pcie_write_req_data_2_V_data_V_dout;
input   device_pcie_write_req_data_2_V_data_V_empty_n;
output   device_pcie_write_req_data_2_V_data_V_read;
input  [7:0] device_pcie_write_req_apply_2_V_num_dout;
input   device_pcie_write_req_apply_2_V_num_empty_n;
output   device_pcie_write_req_apply_2_V_num_read;
input  [63:0] device_pcie_write_req_apply_2_V_addr_dout;
input   device_pcie_write_req_apply_2_V_addr_empty_n;
output   device_pcie_write_req_apply_2_V_addr_read;
input   cosim_dramA_write_req_data_V_last_dout;
input   cosim_dramA_write_req_data_V_last_empty_n;
output   cosim_dramA_write_req_data_V_last_read;
input  [511:0] cosim_dramA_write_req_data_V_data_V_dout;
input   cosim_dramA_write_req_data_V_data_V_empty_n;
output   cosim_dramA_write_req_data_V_data_V_read;
input  [7:0] cosim_dramA_write_req_apply_V_num_dout;
input   cosim_dramA_write_req_apply_V_num_empty_n;
output   cosim_dramA_write_req_apply_V_num_read;
input  [63:0] cosim_dramA_write_req_apply_V_addr_dout;
input   cosim_dramA_write_req_apply_V_addr_empty_n;
output   cosim_dramA_write_req_apply_V_addr_read;
input   cosim_dramB_write_req_data_V_last_dout;
input   cosim_dramB_write_req_data_V_last_empty_n;
output   cosim_dramB_write_req_data_V_last_read;
input  [511:0] cosim_dramB_write_req_data_V_data_V_dout;
input   cosim_dramB_write_req_data_V_data_V_empty_n;
output   cosim_dramB_write_req_data_V_data_V_read;
input  [7:0] cosim_dramB_write_req_apply_V_num_dout;
input   cosim_dramB_write_req_apply_V_num_empty_n;
output   cosim_dramB_write_req_apply_V_num_read;
input  [63:0] cosim_dramB_write_req_apply_V_addr_dout;
input   cosim_dramB_write_req_apply_V_addr_empty_n;
output   cosim_dramB_write_req_apply_V_addr_read;
input   cosim_dramC_write_req_data_V_last_dout;
input   cosim_dramC_write_req_data_V_last_empty_n;
output   cosim_dramC_write_req_data_V_last_read;
input  [511:0] cosim_dramC_write_req_data_V_data_V_dout;
input   cosim_dramC_write_req_data_V_data_V_empty_n;
output   cosim_dramC_write_req_data_V_data_V_read;
input  [7:0] cosim_dramC_write_req_apply_V_num_dout;
input   cosim_dramC_write_req_apply_V_num_empty_n;
output   cosim_dramC_write_req_apply_V_num_read;
input  [63:0] cosim_dramC_write_req_apply_V_addr_dout;
input   cosim_dramC_write_req_apply_V_addr_empty_n;
output   cosim_dramC_write_req_apply_V_addr_read;
input   cosim_dramD_write_req_data_V_last_dout;
input   cosim_dramD_write_req_data_V_last_empty_n;
output   cosim_dramD_write_req_data_V_last_read;
input  [511:0] cosim_dramD_write_req_data_V_data_V_dout;
input   cosim_dramD_write_req_data_V_data_V_empty_n;
output   cosim_dramD_write_req_data_V_data_V_read;
input  [7:0] cosim_dramD_write_req_apply_V_num_dout;
input   cosim_dramD_write_req_apply_V_num_empty_n;
output   cosim_dramD_write_req_apply_V_num_read;
input  [63:0] cosim_dramD_write_req_apply_V_addr_dout;
input   cosim_dramD_write_req_apply_V_addr_empty_n;
output   cosim_dramD_write_req_apply_V_addr_read;

reg ap_idle;
reg pcie_write_req_data_V_last_din;
reg[511:0] pcie_write_req_data_V_data_V_din;
reg[7:0] pcie_write_req_apply_V_num_din;
reg[63:0] pcie_write_req_apply_V_addr_din;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pcie_write_req_data_V_last_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_s_reg_1563;
reg   [0:0] empty_n_27_reg_1731;
reg   [0:0] tmp_1_reg_1567;
reg   [0:0] empty_n_28_reg_1716;
reg   [0:0] tmp_2_reg_1571;
reg   [0:0] empty_n_29_reg_1697;
reg   [0:0] tmp_3_reg_1575;
reg   [0:0] empty_n_30_reg_1678;
reg   [0:0] tmp_5_reg_1579;
reg   [0:0] empty_n_31_reg_1659;
reg   [0:0] tmp_7_reg_1583;
reg   [0:0] empty_n_32_reg_1644;
reg   [0:0] tmp_9_reg_1587;
reg   [0:0] empty_n_33_reg_1629;
reg   [0:0] tmp_10_reg_1591;
reg   [0:0] empty_n_34_reg_1614;
reg   [0:0] tmp_11_reg_1595;
reg   [0:0] empty_n_35_reg_1599;
reg    pcie_write_req_data_V_data_V_blk_n;
reg    pcie_write_req_apply_V_num_blk_n;
reg   [0:0] tmp_reg_1433;
reg   [0:0] empty_n_18_reg_1437;
reg   [0:0] empty_n_19_reg_1451;
reg   [0:0] empty_n_20_reg_1465;
reg   [0:0] empty_n_21_reg_1479;
reg   [0:0] empty_n_22_reg_1493;
reg   [0:0] empty_n_23_reg_1507;
reg   [0:0] empty_n_24_reg_1521;
reg   [0:0] empty_n_25_reg_1535;
reg   [0:0] empty_n_26_reg_1549;
reg    pcie_write_req_apply_V_addr_blk_n;
reg   [7:0] state_reg_794;
reg   [31:0] device_pcie_write_req_lefting_num_reg_805;
reg   [7:0] state_s_reg_816;
reg   [31:0] device_pcie_write_req_lefting_num_6_reg_855;
wire   [31:0] grp_fu_1007_p2;
reg   [31:0] reg_1019;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op211_write_state3;
reg    ap_predicate_op213_write_state3;
reg    ap_predicate_op215_write_state3;
reg    ap_predicate_op217_write_state3;
reg    ap_predicate_op218_write_state3;
reg    ap_predicate_op219_write_state3;
reg    ap_predicate_op220_write_state3;
reg    ap_predicate_op221_write_state3;
reg    ap_predicate_op222_write_state3;
wire    pcie_write_req_data_V_last1_status;
reg    ap_predicate_op225_write_state3;
reg    ap_predicate_op229_write_state3;
reg    ap_predicate_op233_write_state3;
reg    ap_predicate_op237_write_state3;
reg    ap_predicate_op242_write_state3;
reg    ap_predicate_op247_write_state3;
reg    ap_predicate_op252_write_state3;
reg    ap_predicate_op256_write_state3;
reg    ap_predicate_op260_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_s_fu_1155_p2;
wire   [0:0] tmp_1_fu_1161_p2;
wire   [0:0] tmp_2_fu_1167_p2;
wire   [0:0] tmp_3_fu_1173_p2;
wire   [0:0] tmp_5_fu_1179_p2;
wire   [0:0] empty_n_31_fu_1257_p1;
wire   [0:0] empty_n_30_fu_1269_p1;
wire   [0:0] empty_n_29_fu_1281_p1;
wire   [0:0] tmp_fu_1026_p2;
wire   [0:0] empty_n_18_fu_1032_p1;
reg   [7:0] tmp_num_reg_1441;
reg   [63:0] tmp_addr_reg_1446;
wire   [0:0] empty_n_19_fu_1044_p1;
reg   [7:0] tmp_num_2_reg_1455;
reg   [63:0] tmp_addr_2_reg_1460;
wire   [0:0] empty_n_20_fu_1056_p1;
reg   [7:0] tmp_num_4_reg_1469;
reg   [63:0] tmp_addr_4_reg_1474;
wire   [0:0] empty_n_21_fu_1068_p1;
reg   [7:0] tmp_num_6_reg_1483;
reg   [63:0] tmp_addr_6_reg_1488;
wire   [0:0] empty_n_22_fu_1080_p1;
reg   [7:0] tmp_num_8_reg_1497;
reg   [63:0] tmp_addr_8_reg_1502;
wire   [0:0] empty_n_23_fu_1092_p1;
reg   [7:0] tmp_num_10_reg_1511;
reg   [63:0] tmp_addr_17_reg_1516;
wire   [0:0] empty_n_24_fu_1104_p1;
reg   [7:0] tmp_num_12_reg_1525;
reg   [63:0] tmp_addr_18_reg_1530;
wire   [0:0] empty_n_25_fu_1116_p1;
reg   [7:0] tmp_num_14_reg_1539;
reg   [63:0] tmp_addr_19_reg_1544;
wire   [0:0] empty_n_26_fu_1128_p1;
reg   [7:0] tmp_num_16_reg_1553;
reg   [63:0] tmp_addr_20_reg_1558;
wire   [0:0] tmp_7_fu_1185_p2;
wire   [0:0] tmp_9_fu_1191_p2;
wire   [0:0] tmp_10_fu_1197_p2;
wire   [0:0] tmp_11_fu_1203_p2;
reg   [0:0] tmp_last_16_reg_1603;
reg   [511:0] tmp_data_V_16_reg_1609;
reg   [0:0] tmp_last_14_reg_1618;
reg   [511:0] tmp_data_V_14_reg_1624;
reg   [0:0] tmp_last_12_reg_1633;
reg   [511:0] tmp_data_V_12_reg_1639;
reg   [0:0] tmp_last_10_reg_1648;
reg   [511:0] tmp_data_V_10_reg_1654;
reg   [0:0] tmp_last_19_reg_1663;
reg   [511:0] tmp_data_V_8_reg_1668;
wire   [0:0] grp_fu_1013_p2;
reg   [0:0] tmp_8_reg_1673;
reg   [0:0] tmp_last_18_reg_1682;
reg   [511:0] tmp_data_V_6_reg_1687;
reg   [0:0] tmp_6_reg_1692;
reg   [0:0] tmp_last_17_reg_1701;
reg   [511:0] tmp_data_V_4_reg_1706;
reg   [0:0] tmp_4_reg_1711;
reg   [0:0] tmp_last_2_reg_1720;
reg   [511:0] tmp_data_V_2_reg_1726;
reg   [0:0] tmp_last_reg_1735;
reg   [511:0] tmp_data_V_reg_1741;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] state_phi_fu_798_p4;
reg   [7:0] state_1_phi_fu_895_p38;
reg   [31:0] device_pcie_write_req_lefting_num_s_phi_fu_950_p38;
reg   [31:0] device_pcie_write_req_lefting_num_phi_fu_809_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_state_s_reg_816;
reg   [7:0] state_s_phi_fu_819_p22;
wire   [31:0] ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_6_reg_855;
reg   [31:0] device_pcie_write_req_lefting_num_6_phi_fu_858_p22;
wire   [31:0] device_pcie_write_req_lefting_num_1_fu_1150_p1;
wire   [31:0] device_pcie_write_req_lefting_num_2_fu_1145_p1;
wire   [31:0] device_pcie_write_req_lefting_num_3_fu_1140_p1;
wire   [7:0] p_state_cast_fu_1428_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_1_reg_891;
wire   [7:0] p_state_1_cast_cast_fu_1415_p3;
wire   [7:0] p_state_2_cast_cast_fu_1406_p3;
wire   [7:0] p_state_3_cast_cast_fu_1392_p3;
wire   [7:0] p_state_4_cast_cast_fu_1378_p3;
wire   [7:0] p_state_5_cast_cast_fu_1365_p3;
wire   [7:0] p_state_6_cast_cast_fu_1357_p3;
wire   [7:0] p_state_7_cast_cast_fu_1349_p3;
wire   [7:0] p_state_8_cast_cast_fu_1341_p3;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_s_reg_946;
reg    host_fin_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_nbread_fu_630_p3_0;
reg    host_data_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_1_nbread_fu_638_p3_0;
reg    device_pcie_write_req_apply_0_V_num0_update;
wire   [0:0] empty_n_2_nbread_fu_646_p3_0;
reg    device_pcie_write_req_apply_1_V_num0_update;
wire   [0:0] empty_n_3_nbread_fu_654_p3_0;
reg    device_pcie_write_req_apply_2_V_num0_update;
wire   [0:0] empty_n_4_nbread_fu_662_p3_0;
reg    cosim_dramA_write_req_apply_V_num0_update;
wire   [0:0] empty_n_5_nbread_fu_670_p3_0;
reg    cosim_dramB_write_req_apply_V_num0_update;
wire   [0:0] empty_n_6_nbread_fu_678_p3_0;
reg    cosim_dramC_write_req_apply_V_num0_update;
wire   [0:0] empty_n_7_nbread_fu_686_p3_0;
reg    cosim_dramD_write_req_apply_V_num0_update;
wire   [0:0] empty_n_8_nbread_fu_694_p3_0;
reg    cosim_dramD_write_req_data_V_last0_update;
wire   [0:0] empty_n_17_nbread_fu_702_p3_0;
reg    cosim_dramC_write_req_data_V_last0_update;
wire   [0:0] empty_n_16_nbread_fu_710_p3_0;
reg    cosim_dramB_write_req_data_V_last0_update;
wire   [0:0] empty_n_15_nbread_fu_718_p3_0;
reg    cosim_dramA_write_req_data_V_last0_update;
wire   [0:0] empty_n_14_nbread_fu_726_p3_0;
reg    device_pcie_write_req_data_2_V_last0_update;
wire   [0:0] empty_n_13_nbread_fu_734_p3_0;
reg    device_pcie_write_req_data_1_V_last0_update;
wire   [0:0] empty_n_12_nbread_fu_742_p3_0;
reg    device_pcie_write_req_data_0_V_last0_update;
wire   [0:0] empty_n_11_nbread_fu_750_p3_0;
reg    host_fin_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_10_nbread_fu_758_p3_0;
reg    host_data_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_9_nbread_fu_766_p3_0;
reg    pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] req_apply_addr_3_fu_1317_p2;
wire   [63:0] req_apply_addr_2_fu_1323_p2;
wire   [63:0] req_apply_addr_1_fu_1329_p2;
wire   [63:0] req_apply_addr_fu_1335_p2;
reg    pcie_write_req_data_V_last1_update;
wire   [0:0] tmp_last_8_fu_1373_p2;
wire   [0:0] tmp_last_6_fu_1387_p2;
wire   [0:0] tmp_last_4_fu_1401_p2;
wire   [0:0] not_write_data_last_s_fu_1423_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1051;
reg    ap_condition_210;
reg    ap_condition_220;
reg    ap_condition_230;
reg    ap_condition_240;
reg    ap_condition_250;
reg    ap_condition_260;
reg    ap_condition_270;
reg    ap_condition_280;
reg    ap_condition_756;
reg    ap_condition_762;
reg    ap_condition_769;
reg    ap_condition_777;
reg    ap_condition_786;
reg    ap_condition_796;
reg    ap_condition_807;
reg    ap_condition_818;
reg    ap_condition_830;
reg    ap_condition_195;
reg    ap_condition_659;
reg    ap_condition_664;
reg    ap_condition_669;
reg    ap_condition_674;
reg    ap_condition_679;
reg    ap_condition_684;
reg    ap_condition_689;
reg    ap_condition_694;
reg    ap_condition_709;
reg    ap_condition_655;
reg    ap_condition_446;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd1 == empty_n_22_fu_1080_p1))) begin
        device_pcie_write_req_lefting_num_6_reg_855 <= device_pcie_write_req_lefting_num_3_fu_1140_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd1 == empty_n_21_fu_1068_p1))) begin
        device_pcie_write_req_lefting_num_6_reg_855 <= device_pcie_write_req_lefting_num_2_fu_1145_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd1 == empty_n_20_fu_1056_p1))) begin
        device_pcie_write_req_lefting_num_6_reg_855 <= device_pcie_write_req_lefting_num_1_fu_1150_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd1 == empty_n_18_fu_1032_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd1 == empty_n_19_fu_1044_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd1 == empty_n_23_fu_1092_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd1 == empty_n_24_fu_1104_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd1 == empty_n_25_fu_1116_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd1 == empty_n_26_fu_1128_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_fu_1026_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd0 == empty_n_26_fu_1128_p1)))) begin
        device_pcie_write_req_lefting_num_6_reg_855 <= device_pcie_write_req_lefting_num_phi_fu_809_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        device_pcie_write_req_lefting_num_6_reg_855 <= ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_6_reg_855;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        state_reg_794 <= state_1_phi_fu_895_p38;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        state_reg_794 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_446 == 1'b1)) begin
        if ((ap_condition_709 == 1'b1)) begin
            state_s_reg_816 <= 8'd0;
        end else if ((1'd0 == tmp_fu_1026_p2)) begin
            state_s_reg_816 <= state_phi_fu_798_p4;
        end else if ((ap_condition_694 == 1'b1)) begin
            state_s_reg_816 <= 8'd9;
        end else if ((ap_condition_689 == 1'b1)) begin
            state_s_reg_816 <= 8'd8;
        end else if ((ap_condition_684 == 1'b1)) begin
            state_s_reg_816 <= 8'd7;
        end else if ((ap_condition_679 == 1'b1)) begin
            state_s_reg_816 <= 8'd6;
        end else if ((ap_condition_674 == 1'b1)) begin
            state_s_reg_816 <= 8'd5;
        end else if ((ap_condition_669 == 1'b1)) begin
            state_s_reg_816 <= 8'd4;
        end else if ((ap_condition_664 == 1'b1)) begin
            state_s_reg_816 <= 8'd3;
        end else if ((ap_condition_659 == 1'b1)) begin
            state_s_reg_816 <= 8'd1;
        end else if (((1'd1 == tmp_fu_1026_p2) & (1'd1 == empty_n_18_fu_1032_p1))) begin
            state_s_reg_816 <= 8'd2;
        end else if ((1'b1 == 1'b1)) begin
            state_s_reg_816 <= ap_phi_precharge_reg_pp0_iter0_state_s_reg_816;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        device_pcie_write_req_lefting_num_reg_805 <= device_pcie_write_req_lefting_num_s_phi_fu_950_p38;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2))) begin
        empty_n_18_reg_1437 <= empty_n_nbread_fu_630_p3_0;
        tmp_addr_reg_1446 <= host_fin_pcie_write_req_apply_V_addr_dout;
        tmp_num_reg_1441 <= host_fin_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1))) begin
        empty_n_19_reg_1451 <= empty_n_1_nbread_fu_638_p3_0;
        tmp_addr_2_reg_1460 <= host_data_pcie_write_req_apply_V_addr_dout;
        tmp_num_2_reg_1455 <= host_data_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1))) begin
        empty_n_20_reg_1465 <= empty_n_2_nbread_fu_646_p3_0;
        tmp_addr_4_reg_1474 <= device_pcie_write_req_apply_0_V_addr_dout;
        tmp_num_4_reg_1469 <= device_pcie_write_req_apply_0_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1))) begin
        empty_n_21_reg_1479 <= empty_n_3_nbread_fu_654_p3_0;
        tmp_addr_6_reg_1488 <= device_pcie_write_req_apply_1_V_addr_dout;
        tmp_num_6_reg_1483 <= device_pcie_write_req_apply_1_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1))) begin
        empty_n_22_reg_1493 <= empty_n_4_nbread_fu_662_p3_0;
        tmp_addr_8_reg_1502 <= device_pcie_write_req_apply_2_V_addr_dout;
        tmp_num_8_reg_1497 <= device_pcie_write_req_apply_2_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1))) begin
        empty_n_23_reg_1507 <= empty_n_5_nbread_fu_670_p3_0;
        tmp_addr_17_reg_1516 <= cosim_dramA_write_req_apply_V_addr_dout;
        tmp_num_10_reg_1511 <= cosim_dramA_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1))) begin
        empty_n_24_reg_1521 <= empty_n_6_nbread_fu_678_p3_0;
        tmp_addr_18_reg_1530 <= cosim_dramB_write_req_apply_V_addr_dout;
        tmp_num_12_reg_1525 <= cosim_dramB_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1))) begin
        empty_n_25_reg_1535 <= empty_n_7_nbread_fu_686_p3_0;
        tmp_addr_19_reg_1544 <= cosim_dramC_write_req_apply_V_addr_dout;
        tmp_num_14_reg_1539 <= cosim_dramC_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1))) begin
        empty_n_26_reg_1549 <= empty_n_8_nbread_fu_694_p3_0;
        tmp_addr_20_reg_1558 <= cosim_dramD_write_req_apply_V_addr_dout;
        tmp_num_16_reg_1553 <= cosim_dramD_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_s_fu_1155_p2))) begin
        empty_n_27_reg_1731 <= empty_n_9_nbread_fu_766_p3_0;
        tmp_data_V_reg_1741 <= host_data_pcie_write_req_data_V_data_V_dout;
        tmp_last_reg_1735 <= host_data_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd1 == tmp_1_fu_1161_p2))) begin
        empty_n_28_reg_1716 <= empty_n_10_nbread_fu_758_p3_0;
        tmp_data_V_2_reg_1726 <= host_fin_pcie_write_req_data_V_data_V_dout;
        tmp_last_2_reg_1720 <= host_fin_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd1 == tmp_2_fu_1167_p2))) begin
        empty_n_29_reg_1697 <= empty_n_11_nbread_fu_750_p3_0;
        tmp_data_V_4_reg_1706 <= device_pcie_write_req_data_0_V_data_V_dout;
        tmp_last_17_reg_1701 <= device_pcie_write_req_data_0_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd1 == tmp_3_fu_1173_p2))) begin
        empty_n_30_reg_1678 <= empty_n_12_nbread_fu_742_p3_0;
        tmp_data_V_6_reg_1687 <= device_pcie_write_req_data_1_V_data_V_dout;
        tmp_last_18_reg_1682 <= device_pcie_write_req_data_1_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd1 == tmp_5_fu_1179_p2))) begin
        empty_n_31_reg_1659 <= empty_n_13_nbread_fu_734_p3_0;
        tmp_data_V_8_reg_1668 <= device_pcie_write_req_data_2_V_data_V_dout;
        tmp_last_19_reg_1663 <= device_pcie_write_req_data_2_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd1 == tmp_7_fu_1185_p2))) begin
        empty_n_32_reg_1644 <= empty_n_14_nbread_fu_726_p3_0;
        tmp_data_V_10_reg_1654 <= cosim_dramA_write_req_data_V_data_V_dout;
        tmp_last_10_reg_1648 <= cosim_dramA_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd1 == tmp_9_fu_1191_p2))) begin
        empty_n_33_reg_1629 <= empty_n_15_nbread_fu_718_p3_0;
        tmp_data_V_12_reg_1639 <= cosim_dramB_write_req_data_V_data_V_dout;
        tmp_last_12_reg_1633 <= cosim_dramB_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2) & (1'd1 == tmp_10_fu_1197_p2))) begin
        empty_n_34_reg_1614 <= empty_n_16_nbread_fu_710_p3_0;
        tmp_data_V_14_reg_1624 <= cosim_dramC_write_req_data_V_data_V_dout;
        tmp_last_14_reg_1618 <= cosim_dramC_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2) & (1'd0 == tmp_10_fu_1197_p2) & (1'd1 == tmp_11_fu_1203_p2))) begin
        empty_n_35_reg_1599 <= empty_n_17_nbread_fu_702_p3_0;
        tmp_data_V_16_reg_1609 <= cosim_dramD_write_req_data_V_data_V_dout;
        tmp_last_16_reg_1603 <= cosim_dramD_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd1 == tmp_5_fu_1179_p2) & (1'd1 == empty_n_31_fu_1257_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd1 == tmp_3_fu_1173_p2) & (1'd1 == empty_n_30_fu_1269_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd1 == tmp_2_fu_1167_p2) & (1'd1 == empty_n_29_fu_1281_p1)))) begin
        reg_1019 <= grp_fu_1007_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2))) begin
        tmp_10_reg_1591 <= tmp_10_fu_1197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2) & (1'd0 == tmp_10_fu_1197_p2))) begin
        tmp_11_reg_1595 <= tmp_11_fu_1203_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2))) begin
        tmp_1_reg_1567 <= tmp_1_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2))) begin
        tmp_2_reg_1571 <= tmp_2_fu_1167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2))) begin
        tmp_3_reg_1575 <= tmp_3_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd1 == tmp_2_fu_1167_p2) & (1'd1 == empty_n_29_fu_1281_p1))) begin
        tmp_4_reg_1711 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2))) begin
        tmp_5_reg_1579 <= tmp_5_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd1 == tmp_3_fu_1173_p2) & (1'd1 == empty_n_30_fu_1269_p1))) begin
        tmp_6_reg_1692 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2))) begin
        tmp_7_reg_1583 <= tmp_7_fu_1185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd1 == tmp_5_fu_1179_p2) & (1'd1 == empty_n_31_fu_1257_p1))) begin
        tmp_8_reg_1673 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2))) begin
        tmp_9_reg_1587 <= tmp_9_fu_1191_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        tmp_reg_1433 <= tmp_fu_1026_p2;
        tmp_s_reg_1563 <= tmp_s_fu_1155_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'b1 == (cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd1 == tmp_7_fu_1185_p2) & (1'b1 == (cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramA_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'b1 == (cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd1 == tmp_9_fu_1191_p2) & (1'b1 == (cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramB_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'b1 == (cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2) & (1'd1 == tmp_10_fu_1197_p2) & (1'b1 == (cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramC_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'b1 == (cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n)))) begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd0 == tmp_5_fu_1179_p2) & (1'd0 == tmp_7_fu_1185_p2) & (1'd0 == tmp_9_fu_1191_p2) & (1'd0 == tmp_10_fu_1197_p2) & (1'd1 == tmp_11_fu_1203_p2) & (1'b1 == (cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n)))) begin
        cosim_dramD_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'b1 == (device_pcie_write_req_apply_0_V_num_empty_n & device_pcie_write_req_apply_0_V_addr_empty_n)))) begin
        device_pcie_write_req_apply_0_V_num0_update = 1'b1;
    end else begin
        device_pcie_write_req_apply_0_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'b1 == (device_pcie_write_req_apply_1_V_num_empty_n & device_pcie_write_req_apply_1_V_addr_empty_n)))) begin
        device_pcie_write_req_apply_1_V_num0_update = 1'b1;
    end else begin
        device_pcie_write_req_apply_1_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'b1 == (device_pcie_write_req_apply_2_V_num_empty_n & device_pcie_write_req_apply_2_V_addr_empty_n)))) begin
        device_pcie_write_req_apply_2_V_num0_update = 1'b1;
    end else begin
        device_pcie_write_req_apply_2_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd1 == tmp_2_fu_1167_p2) & (1'b1 == (device_pcie_write_req_data_0_V_last_empty_n & device_pcie_write_req_data_0_V_data_V_empty_n)))) begin
        device_pcie_write_req_data_0_V_last0_update = 1'b1;
    end else begin
        device_pcie_write_req_data_0_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd1 == tmp_3_fu_1173_p2) & (1'b1 == (device_pcie_write_req_data_1_V_last_empty_n & device_pcie_write_req_data_1_V_data_V_empty_n)))) begin
        device_pcie_write_req_data_1_V_last0_update = 1'b1;
    end else begin
        device_pcie_write_req_data_1_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd0 == tmp_1_fu_1161_p2) & (1'd0 == tmp_2_fu_1167_p2) & (1'd0 == tmp_3_fu_1173_p2) & (1'd1 == tmp_5_fu_1179_p2) & (1'b1 == (device_pcie_write_req_data_2_V_last_empty_n & device_pcie_write_req_data_2_V_data_V_empty_n)))) begin
        device_pcie_write_req_data_2_V_last0_update = 1'b1;
    end else begin
        device_pcie_write_req_data_2_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd1 == empty_n_22_fu_1080_p1))) begin
        device_pcie_write_req_lefting_num_6_phi_fu_858_p22 = device_pcie_write_req_lefting_num_3_fu_1140_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd1 == empty_n_21_fu_1068_p1))) begin
        device_pcie_write_req_lefting_num_6_phi_fu_858_p22 = device_pcie_write_req_lefting_num_2_fu_1145_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd1 == empty_n_20_fu_1056_p1))) begin
        device_pcie_write_req_lefting_num_6_phi_fu_858_p22 = device_pcie_write_req_lefting_num_1_fu_1150_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd1 == empty_n_18_fu_1032_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd1 == empty_n_19_fu_1044_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd1 == empty_n_23_fu_1092_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd1 == empty_n_24_fu_1104_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd1 == empty_n_25_fu_1116_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd1 == empty_n_26_fu_1128_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == tmp_fu_1026_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd0 == empty_n_26_fu_1128_p1)))) begin
        device_pcie_write_req_lefting_num_6_phi_fu_858_p22 = device_pcie_write_req_lefting_num_phi_fu_809_p4;
    end else begin
        device_pcie_write_req_lefting_num_6_phi_fu_858_p22 = ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_6_reg_855;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        device_pcie_write_req_lefting_num_phi_fu_809_p4 = device_pcie_write_req_lefting_num_s_phi_fu_950_p38;
    end else begin
        device_pcie_write_req_lefting_num_phi_fu_809_p4 = device_pcie_write_req_lefting_num_reg_805;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd1 == empty_n_29_reg_1697)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd1 == empty_n_30_reg_1678)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd1 == empty_n_31_reg_1659)))) begin
        device_pcie_write_req_lefting_num_s_phi_fu_950_p38 = reg_1019;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd1) & (1'd1 == empty_n_27_reg_1731)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd1 == empty_n_28_reg_1716)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd1 == empty_n_32_reg_1644)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd1 == empty_n_33_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd1 == empty_n_34_reg_1614)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd1 == empty_n_35_reg_1599)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd1) & (empty_n_27_reg_1731 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd0 == empty_n_28_reg_1716)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd0 == empty_n_29_reg_1697)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd0 == empty_n_30_reg_1678)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd0 == empty_n_31_reg_1659)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd0 == empty_n_32_reg_1644)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd0 == empty_n_33_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd0 == empty_n_34_reg_1614)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd0 == tmp_11_reg_1595)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd0 == empty_n_35_reg_1599)))) begin
        device_pcie_write_req_lefting_num_s_phi_fu_950_p38 = device_pcie_write_req_lefting_num_6_reg_855;
    end else begin
        device_pcie_write_req_lefting_num_s_phi_fu_950_p38 = ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_s_reg_946;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'b1 == (host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n)))) begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_s_fu_1155_p2) & (1'b1 == (host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n)))) begin
        host_data_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == tmp_fu_1026_p2) & (1'b1 == (host_fin_pcie_write_req_apply_V_num_empty_n & host_fin_pcie_write_req_apply_V_addr_empty_n)))) begin
        host_fin_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_fin_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == tmp_s_fu_1155_p2) & (1'd1 == tmp_1_fu_1161_p2) & (1'b1 == (host_fin_pcie_write_req_data_V_last_empty_n & host_fin_pcie_write_req_data_V_data_V_empty_n)))) begin
        host_fin_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_fin_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd1 == empty_n_18_reg_1437)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd1 == empty_n_19_reg_1451)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd1 == empty_n_20_reg_1465)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd1 == empty_n_21_reg_1479)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd1 == empty_n_22_reg_1493)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd1 == empty_n_23_reg_1507)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd1 == empty_n_24_reg_1521)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd1 == empty_n_25_reg_1535)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd0 == empty_n_25_reg_1535) & (1'd1 == empty_n_26_reg_1549)))) begin
        pcie_write_req_apply_V_addr_blk_n = pcie_write_req_apply_V_addr_full_n;
    end else begin
        pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_1051 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op222_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_reg_1446;
        end else if ((1'b1 == ap_predicate_op221_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_2_reg_1460;
        end else if ((1'b1 == ap_predicate_op220_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_4_reg_1474;
        end else if ((1'b1 == ap_predicate_op219_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_6_reg_1488;
        end else if ((1'b1 == ap_predicate_op218_write_state3)) begin
            pcie_write_req_apply_V_addr_din = tmp_addr_8_reg_1502;
        end else if ((1'b1 == ap_predicate_op217_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_fu_1335_p2;
        end else if ((1'b1 == ap_predicate_op215_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_1_fu_1329_p2;
        end else if ((1'b1 == ap_predicate_op213_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_2_fu_1323_p2;
        end else if ((1'b1 == ap_predicate_op211_write_state3)) begin
            pcie_write_req_apply_V_addr_din = req_apply_addr_3_fu_1317_p2;
        end else begin
            pcie_write_req_apply_V_addr_din = 'bx;
        end
    end else begin
        pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op211_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op213_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op215_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op217_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op218_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op219_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op220_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op221_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op222_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd1 == empty_n_18_reg_1437)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd1 == empty_n_19_reg_1451)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd1 == empty_n_20_reg_1465)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd1 == empty_n_21_reg_1479)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd1 == empty_n_22_reg_1493)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd1 == empty_n_23_reg_1507)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd1 == empty_n_24_reg_1521)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd1 == empty_n_25_reg_1535)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd0 == empty_n_25_reg_1535) & (1'd1 == empty_n_26_reg_1549)))) begin
        pcie_write_req_apply_V_num_blk_n = pcie_write_req_apply_V_num_full_n;
    end else begin
        pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_1051 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op222_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_reg_1441;
        end else if ((1'b1 == ap_predicate_op221_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_2_reg_1455;
        end else if ((1'b1 == ap_predicate_op220_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_4_reg_1469;
        end else if ((1'b1 == ap_predicate_op219_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_6_reg_1483;
        end else if ((1'b1 == ap_predicate_op218_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_8_reg_1497;
        end else if ((1'b1 == ap_predicate_op217_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_10_reg_1511;
        end else if ((1'b1 == ap_predicate_op215_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_12_reg_1525;
        end else if ((1'b1 == ap_predicate_op213_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_14_reg_1539;
        end else if ((1'b1 == ap_predicate_op211_write_state3)) begin
            pcie_write_req_apply_V_num_din = tmp_num_16_reg_1553;
        end else begin
            pcie_write_req_apply_V_num_din = 'bx;
        end
    end else begin
        pcie_write_req_apply_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd1) & (1'd1 == empty_n_27_reg_1731)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd1 == empty_n_28_reg_1716)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd1 == empty_n_29_reg_1697)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd1 == empty_n_30_reg_1678)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd1 == empty_n_31_reg_1659)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd1 == empty_n_32_reg_1644)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd1 == empty_n_33_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd1 == empty_n_34_reg_1614)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd1 == empty_n_35_reg_1599)))) begin
        pcie_write_req_data_V_data_V_blk_n = pcie_write_req_data_V_data_V_full_n;
    end else begin
        pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_1051 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op260_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_reg_1741;
        end else if ((1'b1 == ap_predicate_op256_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_2_reg_1726;
        end else if ((1'b1 == ap_predicate_op252_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_4_reg_1706;
        end else if ((1'b1 == ap_predicate_op247_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_6_reg_1687;
        end else if ((1'b1 == ap_predicate_op242_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_8_reg_1668;
        end else if ((1'b1 == ap_predicate_op237_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_10_reg_1654;
        end else if ((1'b1 == ap_predicate_op233_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_12_reg_1639;
        end else if ((1'b1 == ap_predicate_op229_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_14_reg_1624;
        end else if ((1'b1 == ap_predicate_op225_write_state3)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_16_reg_1609;
        end else begin
            pcie_write_req_data_V_data_V_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op225_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op229_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op233_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op237_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op242_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op247_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op252_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op256_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_predicate_op260_write_state3) & (ap_block_pp0_stage0_11001 == 1'b0)))) begin
        pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd1) & (1'd1 == empty_n_27_reg_1731)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd1 == empty_n_28_reg_1716)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd1 == empty_n_29_reg_1697)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd1 == empty_n_30_reg_1678)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd1 == empty_n_31_reg_1659)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd1 == empty_n_32_reg_1644)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd1 == empty_n_33_reg_1629)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd1 == empty_n_34_reg_1614)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0) & (tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd1 == empty_n_35_reg_1599)))) begin
        pcie_write_req_data_V_last_blk_n = pcie_write_req_data_V_last_full_n;
    end else begin
        pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_1051 == 1'b1)) begin
        if ((1'b1 == ap_predicate_op260_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_reg_1735;
        end else if ((1'b1 == ap_predicate_op256_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_2_reg_1720;
        end else if ((1'b1 == ap_predicate_op252_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_4_fu_1401_p2;
        end else if ((1'b1 == ap_predicate_op247_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_6_fu_1387_p2;
        end else if ((1'b1 == ap_predicate_op242_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_8_fu_1373_p2;
        end else if ((1'b1 == ap_predicate_op237_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_10_reg_1648;
        end else if ((1'b1 == ap_predicate_op233_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_12_reg_1633;
        end else if ((1'b1 == ap_predicate_op229_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_14_reg_1618;
        end else if ((1'b1 == ap_predicate_op225_write_state3)) begin
            pcie_write_req_data_V_last_din = tmp_last_16_reg_1603;
        end else begin
            pcie_write_req_data_V_last_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_last_din = 'bx;
    end
end

always @ (*) begin
    if ((ap_condition_195 == 1'b1)) begin
        if ((ap_condition_830 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd9;
        end else if ((ap_condition_818 == 1'b1)) begin
            state_1_phi_fu_895_p38 = state_s_reg_816;
        end else if ((ap_condition_807 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd8;
        end else if ((ap_condition_796 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd7;
        end else if ((ap_condition_786 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd6;
        end else if ((ap_condition_777 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd5;
        end else if ((ap_condition_769 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd4;
        end else if ((ap_condition_762 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd3;
        end else if ((ap_condition_756 == 1'b1)) begin
            state_1_phi_fu_895_p38 = 8'd2;
        end else if (((tmp_s_reg_1563 == 1'd1) & (empty_n_27_reg_1731 == 1'd0))) begin
            state_1_phi_fu_895_p38 = 8'd1;
        end else if ((ap_condition_280 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_8_cast_cast_fu_1341_p3;
        end else if ((ap_condition_270 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_7_cast_cast_fu_1349_p3;
        end else if ((ap_condition_260 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_6_cast_cast_fu_1357_p3;
        end else if ((ap_condition_250 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_5_cast_cast_fu_1365_p3;
        end else if ((ap_condition_240 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_4_cast_cast_fu_1378_p3;
        end else if ((ap_condition_230 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_3_cast_cast_fu_1392_p3;
        end else if ((ap_condition_220 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_2_cast_cast_fu_1406_p3;
        end else if ((ap_condition_210 == 1'b1)) begin
            state_1_phi_fu_895_p38 = p_state_1_cast_cast_fu_1415_p3;
        end else if (((tmp_s_reg_1563 == 1'd1) & (1'd1 == empty_n_27_reg_1731))) begin
            state_1_phi_fu_895_p38 = p_state_cast_fu_1428_p1;
        end else begin
            state_1_phi_fu_895_p38 = ap_phi_precharge_reg_pp0_iter1_state_1_reg_891;
        end
    end else begin
        state_1_phi_fu_895_p38 = ap_phi_precharge_reg_pp0_iter1_state_1_reg_891;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        state_phi_fu_798_p4 = state_1_phi_fu_895_p38;
    end else begin
        state_phi_fu_798_p4 = state_reg_794;
    end
end

always @ (*) begin
    if ((ap_condition_655 == 1'b1)) begin
        if ((ap_condition_709 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd0;
        end else if ((1'd0 == tmp_fu_1026_p2)) begin
            state_s_phi_fu_819_p22 = state_phi_fu_798_p4;
        end else if ((ap_condition_694 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd9;
        end else if ((ap_condition_689 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd8;
        end else if ((ap_condition_684 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd7;
        end else if ((ap_condition_679 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd6;
        end else if ((ap_condition_674 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd5;
        end else if ((ap_condition_669 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd4;
        end else if ((ap_condition_664 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd3;
        end else if ((ap_condition_659 == 1'b1)) begin
            state_s_phi_fu_819_p22 = 8'd1;
        end else if (((1'd1 == tmp_fu_1026_p2) & (1'd1 == empty_n_18_fu_1032_p1))) begin
            state_s_phi_fu_819_p22 = 8'd2;
        end else begin
            state_s_phi_fu_819_p22 = ap_phi_precharge_reg_pp0_iter0_state_s_reg_816;
        end
    end else begin
        state_s_phi_fu_819_p22 = ap_phi_precharge_reg_pp0_iter0_state_s_reg_816;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op211_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op213_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op215_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op217_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op218_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op219_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op220_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op221_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op222_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op225_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op229_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op233_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op237_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op242_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op247_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op252_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op256_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op260_write_state3))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op211_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op213_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op215_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op217_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op218_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op219_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op220_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op221_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op222_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op225_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op229_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op233_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op237_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op242_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op247_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op252_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op256_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op260_write_state3))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter1) & (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op211_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op213_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op215_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op217_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op218_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op219_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op220_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op221_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op222_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op225_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op229_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op233_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op237_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op242_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op247_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op252_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op256_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op260_write_state3))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op211_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op213_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op215_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op217_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op218_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op219_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op220_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op221_write_state3)) | ((1'b0 == pcie_write_req_apply_V_num1_status) & (1'b1 == ap_predicate_op222_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op225_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op229_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op233_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op237_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op242_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op247_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op252_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op256_write_state3)) | ((1'b0 == pcie_write_req_data_V_last1_status) & (1'b1 == ap_predicate_op260_write_state3)));
end

always @ (*) begin
    ap_condition_1051 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_01001 == 1'b0));
end

always @ (*) begin
    ap_condition_195 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0));
end

always @ (*) begin
    ap_condition_210 = ((tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd1 == empty_n_28_reg_1716));
end

always @ (*) begin
    ap_condition_220 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd1 == empty_n_29_reg_1697));
end

always @ (*) begin
    ap_condition_230 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd1 == empty_n_30_reg_1678));
end

always @ (*) begin
    ap_condition_240 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd1 == empty_n_31_reg_1659));
end

always @ (*) begin
    ap_condition_250 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd1 == empty_n_32_reg_1644));
end

always @ (*) begin
    ap_condition_260 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd1 == empty_n_33_reg_1629));
end

always @ (*) begin
    ap_condition_270 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd1 == empty_n_34_reg_1614));
end

always @ (*) begin
    ap_condition_280 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd1 == empty_n_35_reg_1599));
end

always @ (*) begin
    ap_condition_446 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_11001 == 1'b0));
end

always @ (*) begin
    ap_condition_655 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_659 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd1 == empty_n_19_fu_1044_p1));
end

always @ (*) begin
    ap_condition_664 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd1 == empty_n_20_fu_1056_p1));
end

always @ (*) begin
    ap_condition_669 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd1 == empty_n_21_fu_1068_p1));
end

always @ (*) begin
    ap_condition_674 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd1 == empty_n_22_fu_1080_p1));
end

always @ (*) begin
    ap_condition_679 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd1 == empty_n_23_fu_1092_p1));
end

always @ (*) begin
    ap_condition_684 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd1 == empty_n_24_fu_1104_p1));
end

always @ (*) begin
    ap_condition_689 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd1 == empty_n_25_fu_1116_p1));
end

always @ (*) begin
    ap_condition_694 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd1 == empty_n_26_fu_1128_p1));
end

always @ (*) begin
    ap_condition_709 = ((1'd1 == tmp_fu_1026_p2) & (1'd0 == empty_n_18_fu_1032_p1) & (1'd0 == empty_n_19_fu_1044_p1) & (1'd0 == empty_n_20_fu_1056_p1) & (1'd0 == empty_n_21_fu_1068_p1) & (1'd0 == empty_n_22_fu_1080_p1) & (1'd0 == empty_n_23_fu_1092_p1) & (1'd0 == empty_n_24_fu_1104_p1) & (1'd0 == empty_n_25_fu_1116_p1) & (1'd0 == empty_n_26_fu_1128_p1));
end

always @ (*) begin
    ap_condition_756 = ((tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd0 == empty_n_28_reg_1716));
end

always @ (*) begin
    ap_condition_762 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd0 == empty_n_29_reg_1697));
end

always @ (*) begin
    ap_condition_769 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd0 == empty_n_30_reg_1678));
end

always @ (*) begin
    ap_condition_777 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd0 == empty_n_31_reg_1659));
end

always @ (*) begin
    ap_condition_786 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd0 == empty_n_32_reg_1644));
end

always @ (*) begin
    ap_condition_796 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd0 == empty_n_33_reg_1629));
end

always @ (*) begin
    ap_condition_807 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd0 == empty_n_34_reg_1614));
end

always @ (*) begin
    ap_condition_818 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd0 == tmp_11_reg_1595));
end

always @ (*) begin
    ap_condition_830 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd0 == empty_n_35_reg_1599));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_device_pcie_write_req_lefting_num_6_reg_855 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_state_s_reg_816 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_device_pcie_write_req_lefting_num_s_reg_946 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_1_reg_891 = 'bx;

always @ (*) begin
    ap_predicate_op211_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd0 == empty_n_25_reg_1535) & (1'd1 == empty_n_26_reg_1549));
end

always @ (*) begin
    ap_predicate_op213_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd0 == empty_n_24_reg_1521) & (1'd1 == empty_n_25_reg_1535));
end

always @ (*) begin
    ap_predicate_op215_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd0 == empty_n_23_reg_1507) & (1'd1 == empty_n_24_reg_1521));
end

always @ (*) begin
    ap_predicate_op217_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd0 == empty_n_22_reg_1493) & (1'd1 == empty_n_23_reg_1507));
end

always @ (*) begin
    ap_predicate_op218_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd0 == empty_n_21_reg_1479) & (1'd1 == empty_n_22_reg_1493));
end

always @ (*) begin
    ap_predicate_op219_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd0 == empty_n_20_reg_1465) & (1'd1 == empty_n_21_reg_1479));
end

always @ (*) begin
    ap_predicate_op220_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd0 == empty_n_19_reg_1451) & (1'd1 == empty_n_20_reg_1465));
end

always @ (*) begin
    ap_predicate_op221_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd0 == empty_n_18_reg_1437) & (1'd1 == empty_n_19_reg_1451));
end

always @ (*) begin
    ap_predicate_op222_write_state3 = ((1'd1 == tmp_reg_1433) & (1'd1 == empty_n_18_reg_1437));
end

always @ (*) begin
    ap_predicate_op225_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd0 == tmp_10_reg_1591) & (1'd1 == tmp_11_reg_1595) & (1'd1 == empty_n_35_reg_1599));
end

always @ (*) begin
    ap_predicate_op229_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd0 == tmp_9_reg_1587) & (1'd1 == tmp_10_reg_1591) & (1'd1 == empty_n_34_reg_1614));
end

always @ (*) begin
    ap_predicate_op233_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd0 == tmp_7_reg_1583) & (1'd1 == tmp_9_reg_1587) & (1'd1 == empty_n_33_reg_1629));
end

always @ (*) begin
    ap_predicate_op237_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd0 == tmp_5_reg_1579) & (1'd1 == tmp_7_reg_1583) & (1'd1 == empty_n_32_reg_1644));
end

always @ (*) begin
    ap_predicate_op242_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd0 == tmp_3_reg_1575) & (1'd1 == tmp_5_reg_1579) & (1'd1 == empty_n_31_reg_1659));
end

always @ (*) begin
    ap_predicate_op247_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd0 == tmp_2_reg_1571) & (1'd1 == tmp_3_reg_1575) & (1'd1 == empty_n_30_reg_1678));
end

always @ (*) begin
    ap_predicate_op252_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd0 == tmp_1_reg_1567) & (1'd1 == tmp_2_reg_1571) & (1'd1 == empty_n_29_reg_1697));
end

always @ (*) begin
    ap_predicate_op256_write_state3 = ((tmp_s_reg_1563 == 1'd0) & (1'd1 == tmp_1_reg_1567) & (1'd1 == empty_n_28_reg_1716));
end

always @ (*) begin
    ap_predicate_op260_write_state3 = ((tmp_s_reg_1563 == 1'd1) & (1'd1 == empty_n_27_reg_1731));
end

assign ap_ready = 1'b0;

assign cosim_dramA_write_req_apply_V_addr_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_apply_V_num_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_data_V_data_V_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramA_write_req_data_V_last_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramB_write_req_apply_V_addr_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_apply_V_num_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_data_V_data_V_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramB_write_req_data_V_last_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramC_write_req_apply_V_addr_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_apply_V_num_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_data_V_data_V_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramC_write_req_data_V_last_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramD_write_req_apply_V_addr_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_apply_V_num_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_data_V_data_V_read = cosim_dramD_write_req_data_V_last0_update;

assign cosim_dramD_write_req_data_V_last_read = cosim_dramD_write_req_data_V_last0_update;

assign device_pcie_write_req_apply_0_V_addr_read = device_pcie_write_req_apply_0_V_num0_update;

assign device_pcie_write_req_apply_0_V_num_read = device_pcie_write_req_apply_0_V_num0_update;

assign device_pcie_write_req_apply_1_V_addr_read = device_pcie_write_req_apply_1_V_num0_update;

assign device_pcie_write_req_apply_1_V_num_read = device_pcie_write_req_apply_1_V_num0_update;

assign device_pcie_write_req_apply_2_V_addr_read = device_pcie_write_req_apply_2_V_num0_update;

assign device_pcie_write_req_apply_2_V_num_read = device_pcie_write_req_apply_2_V_num0_update;

assign device_pcie_write_req_data_0_V_data_V_read = device_pcie_write_req_data_0_V_last0_update;

assign device_pcie_write_req_data_0_V_last_read = device_pcie_write_req_data_0_V_last0_update;

assign device_pcie_write_req_data_1_V_data_V_read = device_pcie_write_req_data_1_V_last0_update;

assign device_pcie_write_req_data_1_V_last_read = device_pcie_write_req_data_1_V_last0_update;

assign device_pcie_write_req_data_2_V_data_V_read = device_pcie_write_req_data_2_V_last0_update;

assign device_pcie_write_req_data_2_V_last_read = device_pcie_write_req_data_2_V_last0_update;

assign device_pcie_write_req_lefting_num_1_fu_1150_p1 = device_pcie_write_req_apply_0_V_num_dout;

assign device_pcie_write_req_lefting_num_2_fu_1145_p1 = device_pcie_write_req_apply_1_V_num_dout;

assign device_pcie_write_req_lefting_num_3_fu_1140_p1 = device_pcie_write_req_apply_2_V_num_dout;

assign empty_n_10_nbread_fu_758_p3_0 = (host_fin_pcie_write_req_data_V_last_empty_n & host_fin_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_11_nbread_fu_750_p3_0 = (device_pcie_write_req_data_0_V_last_empty_n & device_pcie_write_req_data_0_V_data_V_empty_n);

assign empty_n_12_nbread_fu_742_p3_0 = (device_pcie_write_req_data_1_V_last_empty_n & device_pcie_write_req_data_1_V_data_V_empty_n);

assign empty_n_13_nbread_fu_734_p3_0 = (device_pcie_write_req_data_2_V_last_empty_n & device_pcie_write_req_data_2_V_data_V_empty_n);

assign empty_n_14_nbread_fu_726_p3_0 = (cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n);

assign empty_n_15_nbread_fu_718_p3_0 = (cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n);

assign empty_n_16_nbread_fu_710_p3_0 = (cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n);

assign empty_n_17_nbread_fu_702_p3_0 = (cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n);

assign empty_n_18_fu_1032_p1 = empty_n_nbread_fu_630_p3_0;

assign empty_n_19_fu_1044_p1 = empty_n_1_nbread_fu_638_p3_0;

assign empty_n_1_nbread_fu_638_p3_0 = (host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_20_fu_1056_p1 = empty_n_2_nbread_fu_646_p3_0;

assign empty_n_21_fu_1068_p1 = empty_n_3_nbread_fu_654_p3_0;

assign empty_n_22_fu_1080_p1 = empty_n_4_nbread_fu_662_p3_0;

assign empty_n_23_fu_1092_p1 = empty_n_5_nbread_fu_670_p3_0;

assign empty_n_24_fu_1104_p1 = empty_n_6_nbread_fu_678_p3_0;

assign empty_n_25_fu_1116_p1 = empty_n_7_nbread_fu_686_p3_0;

assign empty_n_26_fu_1128_p1 = empty_n_8_nbread_fu_694_p3_0;

assign empty_n_29_fu_1281_p1 = empty_n_11_nbread_fu_750_p3_0;

assign empty_n_2_nbread_fu_646_p3_0 = (device_pcie_write_req_apply_0_V_num_empty_n & device_pcie_write_req_apply_0_V_addr_empty_n);

assign empty_n_30_fu_1269_p1 = empty_n_12_nbread_fu_742_p3_0;

assign empty_n_31_fu_1257_p1 = empty_n_13_nbread_fu_734_p3_0;

assign empty_n_3_nbread_fu_654_p3_0 = (device_pcie_write_req_apply_1_V_num_empty_n & device_pcie_write_req_apply_1_V_addr_empty_n);

assign empty_n_4_nbread_fu_662_p3_0 = (device_pcie_write_req_apply_2_V_num_empty_n & device_pcie_write_req_apply_2_V_addr_empty_n);

assign empty_n_5_nbread_fu_670_p3_0 = (cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n);

assign empty_n_6_nbread_fu_678_p3_0 = (cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n);

assign empty_n_7_nbread_fu_686_p3_0 = (cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n);

assign empty_n_8_nbread_fu_694_p3_0 = (cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n);

assign empty_n_9_nbread_fu_766_p3_0 = (host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_nbread_fu_630_p3_0 = (host_fin_pcie_write_req_apply_V_num_empty_n & host_fin_pcie_write_req_apply_V_addr_empty_n);

assign grp_fu_1007_p2 = ($signed(device_pcie_write_req_lefting_num_6_phi_fu_858_p22) + $signed(32'd4294967295));

assign grp_fu_1013_p2 = ((grp_fu_1007_p2 == 32'd0) ? 1'b1 : 1'b0);

assign host_data_pcie_write_req_apply_V_addr_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_apply_V_num_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_data_V_data_V_read = host_data_pcie_write_req_data_V_last0_update;

assign host_data_pcie_write_req_data_V_last_read = host_data_pcie_write_req_data_V_last0_update;

assign host_fin_pcie_write_req_apply_V_addr_read = host_fin_pcie_write_req_apply_V_num0_update;

assign host_fin_pcie_write_req_apply_V_num_read = host_fin_pcie_write_req_apply_V_num0_update;

assign host_fin_pcie_write_req_data_V_data_V_read = host_fin_pcie_write_req_data_V_last0_update;

assign host_fin_pcie_write_req_data_V_last_read = host_fin_pcie_write_req_data_V_last0_update;

assign not_write_data_last_s_fu_1423_p2 = (tmp_last_reg_1735 ^ 1'd1);

assign p_state_1_cast_cast_fu_1415_p3 = ((tmp_last_2_reg_1720[0:0] === 1'b1) ? 8'd0 : 8'd2);

assign p_state_2_cast_cast_fu_1406_p3 = ((tmp_last_4_fu_1401_p2[0:0] === 1'b1) ? 8'd0 : 8'd3);

assign p_state_3_cast_cast_fu_1392_p3 = ((tmp_last_6_fu_1387_p2[0:0] === 1'b1) ? 8'd0 : 8'd4);

assign p_state_4_cast_cast_fu_1378_p3 = ((tmp_last_8_fu_1373_p2[0:0] === 1'b1) ? 8'd0 : 8'd5);

assign p_state_5_cast_cast_fu_1365_p3 = ((tmp_last_10_reg_1648[0:0] === 1'b1) ? 8'd0 : 8'd6);

assign p_state_6_cast_cast_fu_1357_p3 = ((tmp_last_12_reg_1633[0:0] === 1'b1) ? 8'd0 : 8'd7);

assign p_state_7_cast_cast_fu_1349_p3 = ((tmp_last_14_reg_1618[0:0] === 1'b1) ? 8'd0 : 8'd8);

assign p_state_8_cast_cast_fu_1341_p3 = ((tmp_last_16_reg_1603[0:0] === 1'b1) ? 8'd0 : 8'd9);

assign p_state_cast_fu_1428_p1 = not_write_data_last_s_fu_1423_p2;

assign pcie_write_req_apply_V_addr_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_apply_V_num1_status = (pcie_write_req_apply_V_num_full_n & pcie_write_req_apply_V_addr_full_n);

assign pcie_write_req_apply_V_num_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_data_V_data_V_write = pcie_write_req_data_V_last1_update;

assign pcie_write_req_data_V_last1_status = (pcie_write_req_data_V_last_full_n & pcie_write_req_data_V_data_V_full_n);

assign pcie_write_req_data_V_last_write = pcie_write_req_data_V_last1_update;

assign req_apply_addr_1_fu_1329_p2 = (tmp_addr_18_reg_1530 + 64'd34359738368);

assign req_apply_addr_2_fu_1323_p2 = (tmp_addr_19_reg_1544 + 64'd51539607552);

assign req_apply_addr_3_fu_1317_p2 = (tmp_addr_20_reg_1558 + 64'd68719476736);

assign req_apply_addr_fu_1335_p2 = (tmp_addr_17_reg_1516 + 64'd17179869184);

assign tmp_10_fu_1197_p2 = ((state_s_phi_fu_819_p22 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_11_fu_1203_p2 = ((state_s_phi_fu_819_p22 == 8'd9) ? 1'b1 : 1'b0);

assign tmp_1_fu_1161_p2 = ((state_s_phi_fu_819_p22 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_2_fu_1167_p2 = ((state_s_phi_fu_819_p22 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_3_fu_1173_p2 = ((state_s_phi_fu_819_p22 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_5_fu_1179_p2 = ((state_s_phi_fu_819_p22 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_7_fu_1185_p2 = ((state_s_phi_fu_819_p22 == 8'd6) ? 1'b1 : 1'b0);

assign tmp_9_fu_1191_p2 = ((state_s_phi_fu_819_p22 == 8'd7) ? 1'b1 : 1'b0);

assign tmp_fu_1026_p2 = ((state_phi_fu_798_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_last_4_fu_1401_p2 = (tmp_last_17_reg_1701 | tmp_4_reg_1711);

assign tmp_last_6_fu_1387_p2 = (tmp_last_18_reg_1682 | tmp_6_reg_1692);

assign tmp_last_8_fu_1373_p2 = (tmp_last_19_reg_1663 | tmp_8_reg_1673);

assign tmp_s_fu_1155_p2 = ((state_s_phi_fu_819_p22 == 8'd1) ? 1'b1 : 1'b0);

endmodule //pcie_write_multiplexer
