--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
--	Grupo de Apoio ao Projeto de Hardware  - GAPH
--	Projeto X10GiGA - FINEP/PUCRS/TERACOM
--
--	Módulo:	Memória - Gerador de Frames - Prototipação
--	Autor:	Jeferson Camargo de Oliveira
--
-- 	FRAME:	0004
-- 	RAMB:	00
-- 	CONJ:	B
--
--	Módulo gerado em 17 de July de 2008 às 16h55min pelo
--	programa gerador de frames OTN do projeto X10GiGA.
--++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

----Pragma translate_off
library unisim ;
use unisim.vcomponents.all ;
----Pragma translate_on

entity FRAME0004_B0 is
port(
		addr	: in  std_logic_vector(9 downto 0);	-- Barramento de endereços da porta
		clk		: in  std_logic;					-- Entrada de clock para a porta
		dout	: out std_logic_vector(15 downto 0)	-- Saída de dados da porta
	);
end FRAME0004_B0;

architecture FRAME0004_B0 of FRAME0004_B0 is

	signal addrin	: std_logic_vector(9 downto 0);
	signal clkin	: std_logic;
	signal doutout	: std_logic_vector(15 downto 0);

	component RAMB16_S18 is
	generic(
		WRITE_MODE : string;
		INIT_00,INIT_01,INIT_02,INIT_03,INIT_04,INIT_05,INIT_06,INIT_07,
		INIT_08,INIT_09,INIT_0A,INIT_0B,INIT_0C,INIT_0D,INIT_0E,INIT_0F,
		INIT_10,INIT_11,INIT_12,INIT_13,INIT_14,INIT_15,INIT_16,INIT_17,
		INIT_18,INIT_19,INIT_1A,INIT_1B,INIT_1C,INIT_1D,INIT_1E,INIT_1F,
		INIT_20,INIT_21,INIT_22,INIT_23,INIT_24,INIT_25,INIT_26,INIT_27,
		INIT_28,INIT_29,INIT_2A,INIT_2B,INIT_2C,INIT_2D,INIT_2E,INIT_2F,
		INIT_30,INIT_31,INIT_32,INIT_33,INIT_34,INIT_35,INIT_36,INIT_37,
		INIT_38,INIT_39,INIT_3A,INIT_3B,INIT_3C,INIT_3D,INIT_3E,INIT_3F : bit_vector
	);
	port(
		DO   : out std_logic_vector(15 downto 0);	-- Port 16-bit Data Output
		DOP  : out std_logic_vector(1  downto 0);	-- Port 2-bit Parity Output
		ADDR : in  std_logic_vector(9  downto 0); 	-- Port 10-bit Address Input
		CLK  : in  std_logic;			 			-- Port Clock
		DI   : in  std_logic_vector(15 downto 0); 	-- Port 16-bit Data Input
		DIP  : in  std_logic_vector(1  downto 0); 	-- Port 2-bit parity Input
		EN   : in  std_logic;			 			-- Port RAM Enable Input
		SSR  : in  std_logic;			 			-- Port Synchronous Set/Reset Input
		WE   : in  std_logic			 			-- Port Write Enable Input
	);
	end component;

begin

	addrin <= addr;
	clkin  <= clk;
	dout   <= doutout;

	-- FRAME0004_RAMB04 instantiation
	FRAME0004_RAMB04 : RAMB16_S18
	generic map (

		-- The following generics are only necessary if you wish to change the default behavior.
		WRITE_MODE => "NO_CHANGE", 	-- WRITE_FIRST, READ_FIRST or NO_CHANGE

		-- The following generic INIT_xx declarations are only necessary
		-- if you wish to change the initial contents of the RAM to anything
		-- other than all zero's.
		INIT_00 => x"0F1E99689007CA6BF53325BE75B9485CCA3594867760BFD60912CB6D6F2CDEFE",
		INIT_01 => x"1871DF3871C22991A9C744E07A06D67A987ED50DBEE35F23D0797B5DDAEFE058",
		INIT_02 => x"A9F786759E0273741E38EFE2AC28F97FEAF9F06447F49C37D388858F8FD03035",
		INIT_03 => x"F0D355A43403D61F817B53F94EF371D6C43272250A36CBD316470D8D23E5AC66",
		INIT_04 => x"5E63037D156C7386238E0321C9F6C6EC743E26AF44CD030BB3D7896DAAF2D5E5",
		INIT_05 => x"C525144FA937F6AADE87F4CC5AF66B741686F2E38A2487C5355E6F4C6DDEC9B7",
		INIT_06 => x"508A5675BD9E0ABAA72B2A1C9325EC499CF4212A2A245819A1289C27B2EC68DD",
		INIT_07 => x"3D00CE0F270D2438088259CBAEA6807E2B46F4F01EF17E8DA1E60D93C0E745DA",
		INIT_08 => x"9C99D432B49D5F80F265827B7B4200EE969641C46AF964BD0BCD6ED282A8D64A",
		INIT_09 => x"0BFB0059AC0B0CFD9308B628A519384CDB797112CE6D0E6DDA8FAAE425684BA0",
		INIT_0A => x"55A1F94B2A31C94FE37184F0CC904C7FA93DD7AB0E2CA51A6D36C6B09CE6A997",
		INIT_0B => x"82A6916AE94076CE4FA87C72F20A59F299F0D3B2AD6FA1077896CD2F144B578C",
		INIT_0C => x"C77436042C403058F585C694B095A9C8804FEE967F1208FA51C982AF577A4621",
		INIT_0D => x"8B68CB0E8A406D21022651119CABB1722160F477B24683AACD63358B5F5FC182",
		INIT_0E => x"D02FCEB7612AEC684D90BC373E04E98E1BBED8963DCE46D6ECD2BB9B5D5E4E1C",
		INIT_0F => x"DD4D91B76224FAF0739F88601A1198F734C920A573644D0E25357399BEA91356",
		INIT_10 => x"5DACB224B870BEA1C19EC71C7F020CD15F905D35111EC5F090BE5E98FE841E44",
		INIT_11 => x"969A5A7EF1B5A6C372E65DECCF96D62EB0DFF12DAF6B83BB8D9F227260E8FFE8",
		INIT_12 => x"A97EADC7DB80B957FBDDCF0ED829E78C8C783B99E8BB54733E88B614694EFB5D",
		INIT_13 => x"5F52181080DA21B4743ADA012FA0A31BD614B0392AB79311DFE664DAD4DE75A6",
		INIT_14 => x"E66247C7D7A7E05910C4E5D7B6CF66453CE228FE87D157935E7F0ABB6D087199",
		INIT_15 => x"44A8B3AE13001A5C87571CC132B6F478A407150B5ED452A24D3B6341879BAC89",
		INIT_16 => x"E17721D0B4F6DDA5F8DD1E658BA8FCD2FFE3D0A500C33EC203678EBEF7891946",
		INIT_17 => x"9C706A3E1CDF9496AD3F113C01E8C500EDE46DECE9F78004FA786692A7EC8A3E",
		INIT_18 => x"FD1DF72B2BCB2B13A6FD5B26B2F172B13EF1A0083CDFA52A6397215F727F0C6B",
		INIT_19 => x"C180A42E5814B373F718EA7649A9654B739D2965573E246684D69671DF83FF15",
		INIT_1A => x"0F11DFC002164AACDA82FF1A429012773772DF71F3137BC25195971B09B63246",
		INIT_1B => x"C110AF62F3B664320C47E4B6362ABB73C78E6683DC1E21AA013C6515EE9F29FE",
		INIT_1C => x"8D4B662FA2C4EC40F4416D8D508AA47907D727DB37759DD051D4C14AFFCA1F11",
		INIT_1D => x"36FD953F160E8EA06DEA9272D0A2CE05F5FDBF05B554F92F202EC097B63037AA",
		INIT_1E => x"71C926EBD5957977D90A158D0E94260560FAC7556EDB2867C7BDD86538FB905B",
		INIT_1F => x"3E886DADAF1A631BDB7446E168D7AC8D9C30842AE7A23C5C53C6CC53B66EC886",
		INIT_20 => x"D30571F2C0E6287908D8DE867C6C30BBD99E7703CA1B94C9115B4BFFEAB0AEF6",
		INIT_21 => x"3C5F7E6618D438541611F82804E6E53129BD99BF55E6064E6E4BD102FA3D39D8",
		INIT_22 => x"AFB779D47AA29A387B485CDA2D0C18C86A312BC3B60DC68EF51055EC73908C0D",
		INIT_23 => x"498762DE97BB7425BAB504CC7079A23FC2460C485ACD38AED72298A89625A86D",
		INIT_24 => x"2CAC16D43E0F696D910A23A6D240A0C1B3A4CE6EDD57FC73ABCD7179F983CF3B",
		INIT_25 => x"9E383292DAF0A5436A8C561F2838C87F0D5CE0BBB32292E198DECC8ECDD450C0",
		INIT_26 => x"687748A650036DC4205A36960FA42CBE76E3E99D478FFED12C4654BCDDD79440",
		INIT_27 => x"ECDD339EBE9203B9F2D3ACE411D970D576FA1B33A6E7D27BC57C1F9C4B98DC1D",
		INIT_28 => x"B30F4028CEF38AAE36A84611E8438D5F1B23B99953EC484E6A0816969CC784BC",
		INIT_29 => x"B1B0C90E1AB47D8BB1A4F52CB0580BE7643DD4D5AE79A1886BDCC02559E70C47",
		INIT_2A => x"1FC54A82DAD6F82F682CA17732F09D0BE6E434EEB9BA1AEB10BC8EC93EE99BCE",
		INIT_2B => x"F34C4E8B5A4F09D9D29DACCA36CEE768762EDAF7C42850EB381072CFEEAA48CE",
		INIT_2C => x"9D4DF6669B4CDD639FFADB555896DE3D37D33FFBDCADFE47C2BD56E983A83046",
		INIT_2D => x"3825892F48C5D67D9D9B779F841954F4CC5CFA64AACDF29C6E785E31F83B02A2",
		INIT_2E => x"37059F79CEFC6307CA4B757BD8D8A8D6E4B1CAB3D67B130344B2899987DA0856",
		INIT_2F => x"651693B8E9AABD37E6A8101F30153D4B856FF2FD5F098AEA6740ACEAF33C8924",
		INIT_30 => x"BA0DE7C4B0D25F92E9FC588474C56BD43EEFBDAE3318D67C9A027F38EF570FDF",
		INIT_31 => x"72CE3EEAA3DDEF3F453843208353138C3D8EEBF81B49E60F11BDCA84539EC22E",
		INIT_32 => x"6CCB9A99396BF40D236EADF2D854F86FD98FDDFA0665F00548946B6D0ADD28F1",
		INIT_33 => x"ACCD4E3E1A3D15AC35D8B5DC08CDFC9EA4E68BB2E21FB8896C6B92703FFB72C8",
		INIT_34 => x"9195258D7164751BFD13228475831227750E058F2D43D2759C5B276DCDB293F3",
		INIT_35 => x"11A669003645839621617D4E7778D2DBC5EF0D44CABAFFA03BD85310C6CC206F",
		INIT_36 => x"7F7600572871D7B11201BD5F4CC7099FDBB6B2D92BDD61BF145063B1F56D48C4",
		INIT_37 => x"51BD643C0C1F7E53C0CB43116212B7B6CA395537F47BC0D3145F21F26DA37939",
		INIT_38 => x"3FB45E623D2D2F925F690BA692890A698453D589DC13CDE4B9843833AC6827B3",
		INIT_39 => x"7B4A30EB4A7E6763C53B71B476C3727E952D7184873814E21F6157AF7C6889B1",
		INIT_3A => x"52416542E1D9A03DB4D08A9ED20F5D2E669BF480C441A69DA8BAA58025CFBC0D",
		INIT_3B => x"1CC42E2E40752CC68F3B23517C6938EA61DFACED9CAE292BADE88E7D3EB482C7",
		INIT_3C => x"EDE4AD4178B7B4F165AE962594E87B4495CDE6474490A74DC95226A9A1C4B5DC",
		INIT_3D => x"729C632B1B3072555D1DA352E9C161DB430538E68681C13EE8020606FE2CC90E",
		INIT_3E => x"EBF51A9BEFBE02E413064E9B6A5DA6453A16301225316880FDDBA5E6C7B099BB",
		INIT_3F => x"1111111111111111111111111111111109E74BC00895957D92222D5FA283B4C9"
	)port map (
		DO   => doutout,			-- Port 16-bit Data Output
		DOP  => open,				-- Port 2-bit Parity Output
		ADDR => addrin,				-- Port 10-bit Address Input
		CLK  => clkin, 				-- Port Clock
		DI   => (others => '0'),	-- Port 16-bit Data Input
		DIP  => (others => '0'),	-- Port 2-bit parity Input
		EN   => '1',				-- Port RAM Enable Input
		SSR  => '0',				-- Port Synchronous Set/Reset Input
		WE   => '0'					-- Port Write Enable Input
	);
	-- End of FRAME0004_RAMB04 instantiation

end FRAME0004_B0;