{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569861119416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569861119416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 11:31:59 2019 " "Processing started: Mon Sep 30 11:31:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569861119416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861119416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861119417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569861119960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130037 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.bdf" "" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4-Behavioral " "Found design unit 1: register4-Behavioral" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130045 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rTrans4nin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rTrans4nin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rTrans4nin-Behavioral " "Found design unit 1: rTrans4nin-Behavioral" {  } { { "rTrans4nin.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/rTrans4nin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130061 ""} { "Info" "ISGN_ENTITY_NAME" "1 rTrans4nin " "Found entity 1: rTrans4nin" {  } { { "rTrans4nin.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/rTrans4nin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rInt4nin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rInt4nin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rInt4nin-Behavioral " "Found design unit 1: rInt4nin-Behavioral" {  } { { "rInt4nin.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/rInt4nin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130076 ""} { "Info" "ISGN_ENTITY_NAME" "1 rInt4nin " "Found entity 1: rInt4nin" {  } { { "rInt4nin.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/rInt4nin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130091 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-Behavioral " "Found design unit 1: register2-Behavioral" {  } { { "register2.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130101 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-Behavioral " "Found design unit 1: register1-Behavioral" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130121 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/register1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130133 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x4-Behavioral " "Found design unit 1: mux2x4-Behavioral" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/mux2x4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130135 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x4 " "Found entity 1: mux2x4" {  } { { "mux2x4.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/mux2x4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/incrementador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130144 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/incrementador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaInterna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaInterna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaInterna-Behavioral " "Found design unit 1: logicaInterna-Behavioral" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130160 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaInterna " "Found entity 1: logicaInterna" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ligaReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ligaReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ligaReg-Behavioral " "Found design unit 1: ligaReg-Behavioral" {  } { { "ligaReg.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/ligaReg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130179 ""} { "Info" "ISGN_ENTITY_NAME" "1 ligaReg " "Found entity 1: ligaReg" {  } { { "ligaReg.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/ligaReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tri3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri3-Behavioral " "Found design unit 1: tri3-Behavioral" {  } { { "tri3.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/tri3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130196 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri3 " "Found entity 1: tri3" {  } { { "tri3.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/tri3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regmux-Behavioral " "Found design unit 1: regmux-Behavioral" {  } { { "regmux.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/regmux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130198 ""} { "Info" "ISGN_ENTITY_NAME" "1 regmux " "Found entity 1: regmux" {  } { { "regmux.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/regmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/sensa_boton.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130200 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/sensa_boton.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569861130200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica4 " "Elaborating entity \"Practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569861130361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x4 mux2x4:inst18 " "Elaborating entity \"mux2x4\" for hierarchy \"mux2x4:inst18\"" {  } { { "Practica4.bdf" "inst18" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 264 640 816 376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaInterna logicaInterna:inst19 " "Elaborating entity \"logicaInterna\" for hierarchy \"logicaInterna:inst19\"" {  } { { "Practica4.bdf" "inst19" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 424 624 800 536 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130381 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel logicaInterna.vhd(18) " "VHDL Process Statement warning at logicaInterna.vhd(18): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL_SIG logicaInterna.vhd(18) " "VHDL Process Statement warning at logicaInterna.vhd(18): inferring latch(es) for signal or variable \"PL_SIG\", which holds its previous value in one or more paths through the process" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAP_SIG logicaInterna.vhd(18) " "VHDL Process Statement warning at logicaInterna.vhd(18): inferring latch(es) for signal or variable \"MAP_SIG\", which holds its previous value in one or more paths through the process" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT_SIG logicaInterna.vhd(18) " "VHDL Process Statement warning at logicaInterna.vhd(18): inferring latch(es) for signal or variable \"VECT_SIG\", which holds its previous value in one or more paths through the process" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT_SIG logicaInterna.vhd(18) " "Inferred latch for \"VECT_SIG\" at logicaInterna.vhd(18)" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAP_SIG logicaInterna.vhd(18) " "Inferred latch for \"MAP_SIG\" at logicaInterna.vhd(18)" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL_SIG logicaInterna.vhd(18) " "Inferred latch for \"PL_SIG\" at logicaInterna.vhd(18)" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel logicaInterna.vhd(18) " "Inferred latch for \"sel\" at logicaInterna.vhd(18)" {  } { { "logicaInterna.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/logicaInterna.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130383 "|Practica4|logicaInterna:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:inst13 " "Elaborating entity \"mux4\" for hierarchy \"mux4:inst13\"" {  } { { "Practica4.bdf" "inst13" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 624 480 616 736 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register2 register2:inst10 " "Elaborating entity \"register2\" for hierarchy \"register2:inst10\"" {  } { { "Practica4.bdf" "inst10" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 392 960 1112 504 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst2 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst2\"" {  } { { "Practica4.bdf" "inst2" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 40 120 280 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130396 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensa_boton.vhd(18) " "VHDL Process Statement warning at sensa_boton.vhd(18): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/sensa_boton.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1569861130410 "|Practica4|sensa_boton:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst7 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst7\"" {  } { { "Practica4.bdf" "inst7" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { -56 944 1144 88 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130411 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "liga memoria.vhd(19) " "VHDL Process Statement warning at memoria.vhd(19): inferring latch(es) for signal or variable \"liga\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130414 "|Practica4|memoria:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr memoria.vhd(19) " "VHDL Process Statement warning at memoria.vhd(19): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130414 "|Practica4|memoria:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prueba memoria.vhd(19) " "VHDL Process Statement warning at memoria.vhd(19): inferring latch(es) for signal or variable \"prueba\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130414 "|Practica4|memoria:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vf memoria.vhd(19) " "VHDL Process Statement warning at memoria.vhd(19): inferring latch(es) for signal or variable \"vf\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130414 "|Practica4|memoria:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salidas memoria.vhd(19) " "VHDL Process Statement warning at memoria.vhd(19): inferring latch(es) for signal or variable \"salidas\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidas\[0\] memoria.vhd(19) " "Inferred latch for \"salidas\[0\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidas\[1\] memoria.vhd(19) " "Inferred latch for \"salidas\[1\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidas\[2\] memoria.vhd(19) " "Inferred latch for \"salidas\[2\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salidas\[3\] memoria.vhd(19) " "Inferred latch for \"salidas\[3\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vf memoria.vhd(19) " "Inferred latch for \"vf\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prueba\[0\] memoria.vhd(19) " "Inferred latch for \"prueba\[0\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prueba\[1\] memoria.vhd(19) " "Inferred latch for \"prueba\[1\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] memoria.vhd(19) " "Inferred latch for \"instr\[0\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] memoria.vhd(19) " "Inferred latch for \"instr\[1\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130415 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[0\] memoria.vhd(19) " "Inferred latch for \"liga\[0\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130416 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[1\] memoria.vhd(19) " "Inferred latch for \"liga\[1\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130416 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[2\] memoria.vhd(19) " "Inferred latch for \"liga\[2\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130416 "|Practica4|memoria:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "liga\[3\] memoria.vhd(19) " "Inferred latch for \"liga\[3\]\" at memoria.vhd(19)" {  } { { "memoria.vhd" "" { Text "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/memoria.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861130416 "|Practica4|memoria:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:inst11 " "Elaborating entity \"register1\" for hierarchy \"register1:inst11\"" {  } { { "Practica4.bdf" "inst11" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 528 960 1088 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmux regmux:inst1 " "Elaborating entity \"regmux\" for hierarchy \"regmux:inst1\"" {  } { { "Practica4.bdf" "inst1" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { -256 392 600 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rInt4nin rInt4nin:inst22 " "Elaborating entity \"rInt4nin\" for hierarchy \"rInt4nin:inst22\"" {  } { { "Practica4.bdf" "inst22" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 144 408 560 224 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ligaReg ligaReg:inst20 " "Elaborating entity \"ligaReg\" for hierarchy \"ligaReg:inst20\"" {  } { { "Practica4.bdf" "inst20" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 104 976 1136 216 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rTrans4nin rTrans4nin:inst23 " "Elaborating entity \"rTrans4nin\" for hierarchy \"rTrans4nin:inst23\"" {  } { { "Practica4.bdf" "inst23" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 8 392 544 88 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 register4:inst16 " "Elaborating entity \"register4\" for hierarchy \"register4:inst16\"" {  } { { "Practica4.bdf" "inst16" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 80 632 792 192 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst17 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst17\"" {  } { { "Practica4.bdf" "inst17" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { -32 632 856 48 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst " "Elaborating entity \"divider\" for hierarchy \"divider:inst\"" {  } { { "Practica4.bdf" "inst" { Schematic "/home/sirivasv/Documents/MCC/MCC-AC/Practica4/Practica4.bdf" { { 128 48 192 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861130465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1569861131734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569861132809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569861132809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569861133915 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569861133915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1569861133915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569861133915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569861133940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 11:32:13 2019 " "Processing ended: Mon Sep 30 11:32:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569861133940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569861133940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569861133940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569861133940 ""}
