Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5304fe32ce0949feac6400e1d85d8589 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot HoloRiscV_TB_behav xil_defaultlib.HoloRiscV_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'WEA' [C:/Users/Holonium/Documents/HoloRiscV/Vivado/HoloRiscV/HoloRiscV.srcs/sources_1/new/ram.v:226]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFGCE
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.HoloRiscV
Compiling module xil_defaultlib.HoloRiscV_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot HoloRiscV_TB_behav
