{"sha": "018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDE4YTQ1YmRmM2UzY2JlZDVmYmRkNmRiMTk0NTdjNjNmZWE1ZjdiZg==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:20:28Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:20:28Z"}, "message": "i386: Emulate MMX mmx_psadbw with SSE\n\nEmulate MMX mmx_psadbw with SSE.  Only SSE register source operand is\nallowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_psadbw): Add SSE emulation.\n\nFrom-SVN: r271237", "tree": {"sha": "e79f04c346f7117f55997b8ebfd7383be285c18a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e79f04c346f7117f55997b8ebfd7383be285c18a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d9d6e621ff522a0bdcfac90f8e9bda1a8b9f4577"}], "stats": {"total": 24, "additions": 17, "deletions": 7}, "files": [{"sha": "84cf0aabff1f0985dd4e63c7f4bd38bc488b0a72", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "patch": "@@ -1,3 +1,8 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_psadbw): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "15fd355eeb2a1589d328a9ed8157ada23d3dfeb6", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 12, "deletions": 7, "changes": 19, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=018a45bdf3e3cbed5fbdd6db19457c63fea5f7bf", "patch": "@@ -1796,14 +1796,19 @@\n    (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"mmx_psadbw\"\n-  [(set (match_operand:V1DI 0 \"register_operand\" \"=y\")\n-        (unspec:V1DI [(match_operand:V8QI 1 \"register_operand\" \"0\")\n-\t\t      (match_operand:V8QI 2 \"nonimmediate_operand\" \"ym\")]\n+  [(set (match_operand:V1DI 0 \"register_operand\" \"=y,x,Yv\")\n+        (unspec:V1DI [(match_operand:V8QI 1 \"register_operand\" \"0,0,Yv\")\n+\t\t      (match_operand:V8QI 2 \"register_mmxmem_operand\" \"ym,x,Yv\")]\n \t\t     UNSPEC_PSADBW))]\n-  \"TARGET_SSE || TARGET_3DNOW_A\"\n-  \"psadbw\\t{%2, %0|%0, %2}\"\n-  [(set_attr \"type\" \"mmxshft\")\n-   (set_attr \"mode\" \"DI\")])\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\"\n+  \"@\n+   psadbw\\t{%2, %0|%0, %2}\n+   psadbw\\t{%2, %0|%0, %2}\n+   vpsadbw\\t{%2, %1, %0|%0, %1, %2}\"\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"mmxshft,sseiadd,sseiadd\")\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn_and_split \"mmx_pmovmskb\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")"}]}