// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=55,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4262,HLS_SYN_LUT=7720,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state17;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state24;
wire   [31:0] grp_fu_406_p2;
reg   [31:0] reg_432;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state14;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_done;
reg   [61:0] trunc_ln22_1_reg_1856;
reg   [61:0] trunc_ln115_1_reg_1862;
wire   [30:0] empty_21_fu_484_p1;
reg   [30:0] empty_21_reg_1885;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_22_fu_496_p1;
reg   [30:0] empty_22_reg_1896;
wire   [30:0] empty_23_fu_512_p1;
reg   [30:0] empty_23_reg_1910;
wire   [30:0] empty_24_fu_516_p1;
reg   [30:0] empty_24_reg_1915;
wire   [30:0] trunc_ln60_fu_520_p1;
reg   [30:0] trunc_ln60_reg_1920;
wire   [63:0] grp_fu_326_p2;
reg   [63:0] arr_18_reg_1925;
wire   [31:0] mul_ln79_fu_412_p2;
reg   [31:0] mul_ln79_reg_1930;
wire   [31:0] mul_ln83_fu_417_p2;
reg   [31:0] mul_ln83_reg_1936;
wire   [31:0] mul_ln93_fu_422_p2;
reg   [31:0] mul_ln93_reg_1942;
wire   [63:0] arr_fu_562_p2;
reg   [63:0] arr_reg_1953;
wire    ap_CS_fsm_state15;
wire   [62:0] zext_ln50_6_fu_573_p1;
reg   [62:0] zext_ln50_6_reg_1958;
wire   [63:0] arr_13_fu_598_p2;
reg   [63:0] arr_13_reg_1964;
wire   [62:0] zext_ln50_8_fu_633_p1;
reg   [62:0] zext_ln50_8_reg_1969;
wire   [63:0] zext_ln50_5_fu_674_p1;
reg   [63:0] zext_ln50_5_reg_1974;
wire   [62:0] grp_fu_298_p2;
reg   [62:0] mul_ln50_2_reg_1980;
wire   [62:0] mul_ln50_4_fu_302_p2;
reg   [62:0] mul_ln50_4_reg_1985;
wire   [62:0] mul_ln86_fu_310_p2;
reg   [62:0] mul_ln86_reg_1990;
wire   [25:0] add_ln102_10_fu_911_p2;
reg   [25:0] add_ln102_10_reg_1995;
wire   [63:0] add_ln88_fu_953_p2;
reg   [63:0] add_ln88_reg_2001;
wire   [23:0] trunc_ln89_fu_959_p1;
reg   [23:0] trunc_ln89_reg_2006;
wire   [24:0] trunc_ln90_fu_969_p1;
reg   [24:0] trunc_ln90_reg_2011;
wire   [63:0] add_ln102_14_fu_983_p2;
reg   [63:0] add_ln102_14_reg_2016;
wire   [63:0] add_ln83_fu_995_p2;
reg   [63:0] add_ln83_reg_2021;
wire   [24:0] trunc_ln84_fu_1001_p1;
reg   [24:0] trunc_ln84_reg_2026;
wire   [25:0] trunc_ln84_1_fu_1005_p1;
reg   [25:0] trunc_ln84_1_reg_2031;
wire   [24:0] trunc_ln85_fu_1009_p1;
reg   [24:0] trunc_ln85_reg_2036;
wire   [63:0] add_ln79_fu_1019_p2;
reg   [63:0] add_ln79_reg_2041;
wire   [24:0] trunc_ln80_1_fu_1025_p1;
reg   [24:0] trunc_ln80_1_reg_2046;
wire   [63:0] add_ln98_fu_1049_p2;
reg   [63:0] add_ln98_reg_2051;
wire   [25:0] add_ln99_fu_1055_p2;
reg   [25:0] add_ln99_reg_2056;
wire   [63:0] add_ln60_fu_1061_p2;
reg   [63:0] add_ln60_reg_2061;
wire   [63:0] add_ln60_2_fu_1073_p2;
reg   [63:0] add_ln60_2_reg_2066;
wire   [24:0] trunc_ln60_1_fu_1079_p1;
reg   [24:0] trunc_ln60_1_reg_2071;
wire   [24:0] trunc_ln60_2_fu_1083_p1;
reg   [24:0] trunc_ln60_2_reg_2076;
wire   [24:0] add_ln103_3_fu_1087_p2;
reg   [24:0] add_ln103_3_reg_2081;
reg   [37:0] lshr_ln102_4_reg_2086;
wire    ap_CS_fsm_state16;
reg   [24:0] trunc_ln102_5_reg_2091;
wire   [24:0] add_ln103_2_fu_1364_p2;
reg   [24:0] add_ln103_2_reg_2096;
wire   [25:0] add_ln104_1_fu_1386_p2;
reg   [25:0] add_ln104_1_reg_2102;
wire   [24:0] out1_w_3_fu_1403_p2;
reg   [24:0] out1_w_3_reg_2107;
wire   [25:0] out1_w_4_fu_1420_p2;
reg   [25:0] out1_w_4_reg_2112;
reg   [38:0] trunc_ln102_11_reg_2117;
wire   [24:0] out1_w_5_fu_1607_p2;
reg   [24:0] out1_w_5_reg_2122;
wire   [25:0] out1_w_6_fu_1612_p2;
reg   [25:0] out1_w_6_reg_2127;
wire   [24:0] out1_w_7_fu_1618_p2;
reg   [24:0] out1_w_7_reg_2132;
wire   [25:0] out1_w_8_fu_1624_p2;
reg   [25:0] out1_w_8_reg_2137;
wire   [24:0] out1_w_9_fu_1630_p2;
reg   [24:0] out1_w_9_reg_2142;
wire   [25:0] out1_w_fu_1654_p2;
reg   [25:0] out1_w_reg_2152;
wire    ap_CS_fsm_state18;
wire   [24:0] out1_w_1_fu_1687_p2;
reg   [24:0] out1_w_1_reg_2157;
wire   [26:0] out1_w_2_fu_1717_p2;
reg   [26:0] out1_w_2_reg_2162;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add143_111_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add143_111_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg;
wire    ap_CS_fsm_state19;
wire  signed [63:0] sext_ln22_fu_458_p1;
wire  signed [63:0] sext_ln115_fu_1636_p1;
reg   [31:0] grp_fu_294_p0;
reg   [31:0] grp_fu_294_p1;
wire   [62:0] zext_ln50_7_fu_581_p1;
reg   [31:0] grp_fu_298_p0;
reg   [31:0] grp_fu_298_p1;
wire   [62:0] zext_ln50_9_fu_679_p1;
wire   [62:0] zext_ln50_10_fu_1117_p1;
wire   [31:0] mul_ln50_4_fu_302_p0;
wire   [31:0] mul_ln50_4_fu_302_p1;
wire   [62:0] zext_ln50_11_fu_702_p1;
wire   [31:0] mul_ln50_5_fu_306_p0;
wire   [31:0] mul_ln50_5_fu_306_p1;
wire   [31:0] mul_ln86_fu_310_p0;
wire   [62:0] zext_ln86_fu_761_p1;
wire   [31:0] mul_ln86_fu_310_p1;
wire   [31:0] mul_ln88_fu_314_p0;
wire   [62:0] zext_ln88_fu_766_p1;
wire   [31:0] mul_ln88_fu_314_p1;
wire   [31:0] mul_ln92_fu_318_p0;
wire   [31:0] mul_ln92_fu_318_p1;
wire   [31:0] mul_ln95_fu_322_p0;
wire   [31:0] mul_ln95_fu_322_p1;
reg   [31:0] grp_fu_326_p0;
wire   [63:0] zext_ln27_fu_524_p1;
wire   [63:0] zext_ln42_1_fu_557_p1;
reg   [31:0] grp_fu_326_p1;
wire   [63:0] zext_ln27_1_fu_529_p1;
wire   [63:0] zext_ln42_fu_553_p1;
wire   [31:0] mul_ln60_fu_330_p0;
wire   [31:0] mul_ln60_fu_330_p1;
wire   [63:0] zext_ln60_4_fu_684_p1;
wire   [31:0] mul_ln60_1_fu_334_p0;
wire   [31:0] mul_ln60_1_fu_334_p1;
wire   [63:0] zext_ln50_3_fu_638_p1;
wire   [31:0] mul_ln60_2_fu_338_p0;
wire   [31:0] mul_ln60_2_fu_338_p1;
wire   [31:0] mul_ln60_3_fu_342_p0;
wire   [31:0] mul_ln60_3_fu_342_p1;
wire   [31:0] mul_ln41_fu_346_p0;
wire   [31:0] mul_ln41_fu_346_p1;
wire   [63:0] zext_ln41_1_fu_691_p1;
wire   [31:0] mul_ln79_1_fu_350_p0;
wire   [63:0] zext_ln79_fu_719_p1;
wire   [31:0] mul_ln79_1_fu_350_p1;
wire   [63:0] zext_ln50_4_fu_669_p1;
wire   [31:0] mul_ln80_fu_354_p0;
wire   [31:0] mul_ln80_fu_354_p1;
wire   [31:0] mul_ln81_fu_358_p0;
wire   [63:0] zext_ln81_fu_740_p1;
wire   [31:0] mul_ln81_fu_358_p1;
wire   [31:0] mul_ln83_1_fu_362_p0;
wire   [31:0] mul_ln83_1_fu_362_p1;
wire   [31:0] mul_ln84_fu_366_p0;
wire   [31:0] mul_ln84_fu_366_p1;
wire   [31:0] mul_ln85_fu_370_p0;
wire   [63:0] zext_ln85_fu_755_p1;
wire   [31:0] mul_ln85_fu_370_p1;
wire   [31:0] mul_ln89_fu_374_p0;
wire   [31:0] mul_ln89_fu_374_p1;
wire   [31:0] mul_ln90_fu_378_p0;
wire   [31:0] mul_ln90_fu_378_p1;
wire   [31:0] mul_ln93_1_fu_382_p0;
wire   [31:0] mul_ln93_1_fu_382_p1;
wire   [31:0] mul_ln94_fu_386_p0;
wire   [31:0] mul_ln94_fu_386_p1;
wire   [31:0] mul_ln97_fu_390_p0;
wire   [31:0] mul_ln97_fu_390_p1;
wire   [31:0] mul_ln98_fu_394_p0;
wire   [31:0] mul_ln98_fu_394_p1;
wire   [31:0] mul_ln99_fu_398_p0;
wire   [31:0] mul_ln99_fu_398_p1;
wire   [31:0] mul_ln100_fu_402_p0;
wire   [31:0] mul_ln100_fu_402_p1;
reg  signed [31:0] grp_fu_406_p0;
reg   [6:0] grp_fu_406_p1;
wire   [6:0] mul_ln79_fu_412_p1;
wire   [5:0] mul_ln83_fu_417_p1;
wire   [6:0] mul_ln93_fu_422_p1;
wire   [38:0] mul_ln102_fu_427_p0;
wire   [5:0] mul_ln102_fu_427_p1;
wire  signed [31:0] empty_21_fu_484_p0;
wire  signed [31:0] empty_23_fu_512_p0;
wire  signed [31:0] empty_24_fu_516_p0;
wire  signed [31:0] trunc_ln60_fu_520_p0;
wire  signed [31:0] zext_ln27_1_fu_529_p0;
wire  signed [31:0] zext_ln42_fu_553_p0;
wire  signed [31:0] zext_ln50_fu_569_p0;
wire  signed [31:0] zext_ln50_7_fu_581_p0;
wire   [62:0] grp_fu_294_p2;
wire  signed [31:0] shl_ln60_fu_593_p0;
wire   [63:0] shl_ln1_fu_585_p3;
wire  signed [31:0] zext_ln50_1_fu_605_p0;
wire  signed [31:0] shl_ln60_1_fu_609_p0;
wire  signed [31:0] shl_ln60_2_fu_618_p0;
wire  signed [31:0] shl_ln60_3_fu_623_p0;
wire  signed [31:0] shl_ln41_fu_628_p0;
wire  signed [31:0] zext_ln50_8_fu_633_p0;
wire   [31:0] shl_ln60_fu_593_p2;
wire   [31:0] shl_ln60_2_fu_618_p2;
wire   [31:0] shl_ln60_1_fu_609_p2;
wire   [31:0] shl_ln60_3_fu_623_p2;
wire   [31:0] shl_ln41_fu_628_p2;
wire  signed [31:0] zext_ln50_4_fu_669_p0;
wire   [62:0] mul_ln50_5_fu_306_p2;
wire   [31:0] shl_ln80_fu_725_p2;
wire   [31:0] shl_ln81_fu_735_p2;
wire   [31:0] shl_ln85_fu_750_p2;
wire   [62:0] mul_ln88_fu_314_p2;
wire   [62:0] mul_ln92_fu_318_p2;
wire   [62:0] mul_ln95_fu_322_p2;
wire   [63:0] mul_ln93_1_fu_382_p2;
wire   [63:0] mul_ln94_fu_386_p2;
wire   [24:0] trunc_ln92_fu_805_p1;
wire   [63:0] arr_19_fu_799_p2;
wire   [24:0] trunc_ln93_fu_821_p1;
wire   [24:0] trunc_ln94_fu_833_p1;
wire   [63:0] shl_ln3_fu_779_p3;
wire   [63:0] shl_ln50_5_fu_711_p3;
wire   [63:0] add_ln95_1_fu_855_p2;
wire   [63:0] shl_ln4_fu_791_p3;
wire   [63:0] add_ln95_2_fu_861_p2;
wire   [63:0] add_ln95_fu_849_p2;
wire   [31:0] shl_ln97_fu_873_p2;
wire   [31:0] shl_ln98_fu_883_p2;
wire   [25:0] trunc_ln2_fu_825_p3;
wire   [25:0] trunc_ln3_fu_837_p3;
wire   [25:0] trunc_ln92_1_fu_817_p1;
wire   [25:0] trunc_ln95_fu_845_p1;
wire   [25:0] add_ln102_11_fu_899_p2;
wire   [25:0] trunc_ln1_fu_809_p3;
wire   [25:0] add_ln102_12_fu_905_p2;
wire   [25:0] add_ln102_9_fu_893_p2;
wire   [63:0] arr_17_fu_867_p2;
wire   [37:0] lshr_ln_fu_917_p4;
wire   [63:0] mul_ln89_fu_374_p2;
wire   [63:0] mul_ln90_fu_378_p2;
wire   [23:0] trunc_ln88_fu_937_p1;
wire   [63:0] add_ln88_1_fu_931_p2;
wire   [63:0] shl_ln2_fu_771_p3;
wire   [24:0] trunc_ln88_1_fu_949_p1;
wire   [24:0] trunc_ln5_fu_941_p3;
wire   [63:0] zext_ln102_1_fu_927_p1;
wire   [63:0] mul_ln85_fu_370_p2;
wire   [63:0] mul_ln83_1_fu_362_p2;
wire   [63:0] add_ln83_1_fu_989_p2;
wire   [63:0] mul_ln84_fu_366_p2;
wire   [63:0] mul_ln81_fu_358_p2;
wire   [63:0] mul_ln79_1_fu_350_p2;
wire   [63:0] add_ln79_1_fu_1013_p2;
wire   [63:0] mul_ln80_fu_354_p2;
wire   [63:0] mul_ln99_fu_398_p2;
wire   [63:0] mul_ln97_fu_390_p2;
wire   [63:0] mul_ln98_fu_394_p2;
wire   [63:0] mul_ln100_fu_402_p2;
wire   [63:0] add_ln98_1_fu_1029_p2;
wire   [63:0] add_ln98_2_fu_1035_p2;
wire   [25:0] trunc_ln98_1_fu_1045_p1;
wire   [25:0] trunc_ln98_fu_1041_p1;
wire   [63:0] mul_ln60_1_fu_334_p2;
wire   [63:0] mul_ln60_fu_330_p2;
wire   [63:0] mul_ln60_2_fu_338_p2;
wire   [63:0] mul_ln41_fu_346_p2;
wire   [63:0] add_ln60_1_fu_1067_p2;
wire   [63:0] mul_ln60_3_fu_342_p2;
wire   [24:0] add_ln89_fu_963_p2;
wire   [24:0] trunc_ln8_fu_973_p4;
wire  signed [31:0] zext_ln50_10_fu_1117_p0;
wire   [63:0] shl_ln50_2_fu_1110_p3;
wire   [63:0] add_ln102_13_fu_1150_p2;
wire   [63:0] add_ln102_fu_1155_p2;
wire   [38:0] lshr_ln102_1_fu_1160_p4;
wire   [63:0] shl_ln_fu_1136_p3;
wire   [63:0] zext_ln102_2_fu_1170_p1;
wire   [63:0] add_ln102_16_fu_1207_p2;
wire   [63:0] shl_ln50_4_fu_1129_p3;
wire   [63:0] add_ln102_17_fu_1213_p2;
wire   [63:0] add_ln102_15_fu_1202_p2;
wire   [63:0] add_ln102_1_fu_1219_p2;
wire   [37:0] lshr_ln102_2_fu_1225_p4;
wire   [23:0] trunc_ln80_fu_1239_p1;
wire   [63:0] shl_ln50_1_fu_1102_p3;
wire   [63:0] zext_ln102_3_fu_1235_p1;
wire   [63:0] add_ln102_19_fu_1270_p2;
wire   [63:0] add_ln102_18_fu_1265_p2;
wire   [63:0] add_ln102_2_fu_1276_p2;
wire   [38:0] lshr_ln102_3_fu_1282_p4;
wire   [24:0] trunc_ln99_fu_1296_p1;
wire   [63:0] shl_ln50_3_fu_1121_p3;
wire   [63:0] zext_ln102_4_fu_1292_p1;
wire   [63:0] add_ln102_21_fu_1327_p2;
wire   [63:0] add_ln102_20_fu_1322_p2;
wire   [63:0] add_ln102_3_fu_1333_p2;
wire   [24:0] trunc_ln6_fu_1143_p3;
wire   [24:0] add_ln103_1_fu_1359_p2;
wire   [25:0] trunc_ln9_fu_1174_p3;
wire   [25:0] trunc_ln86_fu_1188_p1;
wire   [25:0] trunc_ln102_2_fu_1192_p4;
wire   [25:0] add_ln104_3_fu_1374_p2;
wire   [25:0] trunc_ln_fu_1181_p3;
wire   [25:0] add_ln104_4_fu_1380_p2;
wire   [25:0] add_ln104_2_fu_1369_p2;
wire   [24:0] trunc_ln4_fu_1243_p3;
wire   [24:0] trunc_ln81_fu_1251_p1;
wire   [24:0] trunc_ln102_3_fu_1255_p4;
wire   [24:0] add_ln105_1_fu_1397_p2;
wire   [24:0] add_ln105_fu_1392_p2;
wire   [25:0] trunc_ln7_fu_1300_p3;
wire   [25:0] trunc_ln100_fu_1308_p1;
wire   [25:0] trunc_ln102_4_fu_1312_p4;
wire   [25:0] add_ln106_1_fu_1414_p2;
wire   [25:0] add_ln106_fu_1409_p2;
wire   [63:0] zext_ln102_5_fu_1438_p1;
wire   [63:0] add_ln102_4_fu_1445_p2;
wire   [38:0] lshr_ln102_5_fu_1451_p4;
wire   [63:0] zext_ln102_6_fu_1461_p1;
wire   [63:0] add_ln102_5_fu_1479_p2;
wire   [37:0] lshr_ln102_6_fu_1485_p4;
wire   [63:0] zext_ln102_7_fu_1495_p1;
wire   [63:0] add_ln102_6_fu_1513_p2;
wire   [38:0] lshr_ln102_7_fu_1519_p4;
wire   [63:0] arr_21_fu_1533_p2;
wire   [63:0] zext_ln102_8_fu_1529_p1;
wire   [63:0] add_ln102_7_fu_1553_p2;
wire   [37:0] lshr_ln102_8_fu_1559_p4;
wire   [63:0] arr_20_fu_1573_p2;
wire   [63:0] zext_ln102_9_fu_1569_p1;
wire   [63:0] add_ln102_8_fu_1591_p2;
wire   [24:0] trunc_ln102_fu_1441_p1;
wire   [25:0] trunc_ln102_8_fu_1469_p4;
wire   [25:0] trunc_ln102_1_fu_1465_p1;
wire   [24:0] trunc_ln102_s_fu_1503_p4;
wire   [24:0] trunc_ln102_6_fu_1499_p1;
wire   [25:0] trunc_ln102_9_fu_1549_p1;
wire   [25:0] trunc_ln102_7_fu_1539_p4;
wire   [24:0] add_ln102_22_fu_1587_p2;
wire   [24:0] trunc_ln102_10_fu_1577_p4;
wire   [43:0] mul_ln102_fu_427_p2;
wire   [25:0] trunc_ln102_12_fu_1650_p1;
wire   [43:0] zext_ln103_fu_1660_p1;
wire   [43:0] add_ln103_fu_1663_p2;
wire   [17:0] tmp_s_fu_1669_p4;
wire   [24:0] zext_ln103_2_fu_1683_p1;
wire   [25:0] zext_ln103_1_fu_1679_p1;
wire   [25:0] zext_ln104_fu_1693_p1;
wire   [25:0] add_ln104_fu_1696_p2;
wire   [0:0] tmp_fu_1702_p3;
wire   [26:0] zext_ln104_2_fu_1714_p1;
wire   [26:0] zext_ln104_1_fu_1710_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire   [63:0] mul_ln100_fu_402_p10;
wire   [43:0] mul_ln102_fu_427_p00;
wire   [63:0] mul_ln41_fu_346_p00;
wire   [62:0] mul_ln50_5_fu_306_p10;
wire   [63:0] mul_ln60_1_fu_334_p00;
wire   [63:0] mul_ln60_2_fu_338_p00;
wire   [63:0] mul_ln60_2_fu_338_p10;
wire   [63:0] mul_ln60_3_fu_342_p00;
wire   [63:0] mul_ln60_fu_330_p00;
wire   [63:0] mul_ln80_fu_354_p00;
wire   [63:0] mul_ln83_1_fu_362_p00;
wire   [63:0] mul_ln93_1_fu_382_p00;
wire   [63:0] mul_ln93_1_fu_382_p10;
wire   [62:0] mul_ln95_fu_322_p10;
wire   [63:0] mul_ln97_fu_390_p00;
wire   [63:0] mul_ln98_fu_394_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1856),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_ready),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out),
    .zext_ln27(reg_432),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out),
    .zext_ln37_2(reg_432),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out_ap_vld),
    .arr_3_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out),
    .arr_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out_ap_vld),
    .arr_2_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out),
    .arr_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out_ap_vld),
    .arr_1_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out),
    .arr_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_ready),
    .arr_10(arr_13_reg_1964),
    .arr(arr_reg_1953),
    .arr_8_reload(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_8_out),
    .arr_27(arr_18_reg_1925),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out),
    .arg1_r_6_reload(empty_21_reg_1885),
    .tmp_10(trunc_ln60_reg_1920),
    .arg1_r_7_cast(empty_24_reg_1915),
    .arg1_r_5_cast(empty_23_reg_1910),
    .arg1_r_4_reload(empty_22_reg_1896),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out),
    .add193_114_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out),
    .add193_114_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out_ap_vld),
    .add176_113_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out),
    .add176_113_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out_ap_vld),
    .add156_112_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out),
    .add156_112_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out_ap_vld),
    .add143_111_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add143_111_out),
    .add143_111_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add143_111_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln115(trunc_ln115_1_reg_1862),
    .zext_ln103(out1_w_reg_2152),
    .zext_ln104(out1_w_1_reg_2157),
    .out1_w_2(out1_w_2_reg_2162),
    .zext_ln106(out1_w_3_reg_2107),
    .zext_ln107(out1_w_4_reg_2112),
    .zext_ln108(out1_w_5_reg_2122),
    .zext_ln109(out1_w_6_reg_2127),
    .zext_ln110(out1_w_7_reg_2132),
    .zext_ln111(out1_w_8_reg_2137),
    .zext_ln13(out1_w_9_reg_2142)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U93(
    .din0(grp_fu_294_p0),
    .din1(grp_fu_294_p1),
    .dout(grp_fu_294_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U94(
    .din0(grp_fu_298_p0),
    .din1(grp_fu_298_p1),
    .dout(grp_fu_298_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U95(
    .din0(mul_ln50_4_fu_302_p0),
    .din1(mul_ln50_4_fu_302_p1),
    .dout(mul_ln50_4_fu_302_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U96(
    .din0(mul_ln50_5_fu_306_p0),
    .din1(mul_ln50_5_fu_306_p1),
    .dout(mul_ln50_5_fu_306_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U97(
    .din0(mul_ln86_fu_310_p0),
    .din1(mul_ln86_fu_310_p1),
    .dout(mul_ln86_fu_310_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U98(
    .din0(mul_ln88_fu_314_p0),
    .din1(mul_ln88_fu_314_p1),
    .dout(mul_ln88_fu_314_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U99(
    .din0(mul_ln92_fu_318_p0),
    .din1(mul_ln92_fu_318_p1),
    .dout(mul_ln92_fu_318_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U100(
    .din0(mul_ln95_fu_322_p0),
    .din1(mul_ln95_fu_322_p1),
    .dout(mul_ln95_fu_322_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U101(
    .din0(grp_fu_326_p0),
    .din1(grp_fu_326_p1),
    .dout(grp_fu_326_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U102(
    .din0(mul_ln60_fu_330_p0),
    .din1(mul_ln60_fu_330_p1),
    .dout(mul_ln60_fu_330_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(mul_ln60_1_fu_334_p0),
    .din1(mul_ln60_1_fu_334_p1),
    .dout(mul_ln60_1_fu_334_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln60_2_fu_338_p0),
    .din1(mul_ln60_2_fu_338_p1),
    .dout(mul_ln60_2_fu_338_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln60_3_fu_342_p0),
    .din1(mul_ln60_3_fu_342_p1),
    .dout(mul_ln60_3_fu_342_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul_ln41_fu_346_p0),
    .din1(mul_ln41_fu_346_p1),
    .dout(mul_ln41_fu_346_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul_ln79_1_fu_350_p0),
    .din1(mul_ln79_1_fu_350_p1),
    .dout(mul_ln79_1_fu_350_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul_ln80_fu_354_p0),
    .din1(mul_ln80_fu_354_p1),
    .dout(mul_ln80_fu_354_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul_ln81_fu_358_p0),
    .din1(mul_ln81_fu_358_p1),
    .dout(mul_ln81_fu_358_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul_ln83_1_fu_362_p0),
    .din1(mul_ln83_1_fu_362_p1),
    .dout(mul_ln83_1_fu_362_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul_ln84_fu_366_p0),
    .din1(mul_ln84_fu_366_p1),
    .dout(mul_ln84_fu_366_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul_ln85_fu_370_p0),
    .din1(mul_ln85_fu_370_p1),
    .dout(mul_ln85_fu_370_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul_ln89_fu_374_p0),
    .din1(mul_ln89_fu_374_p1),
    .dout(mul_ln89_fu_374_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul_ln90_fu_378_p0),
    .din1(mul_ln90_fu_378_p1),
    .dout(mul_ln90_fu_378_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul_ln93_1_fu_382_p0),
    .din1(mul_ln93_1_fu_382_p1),
    .dout(mul_ln93_1_fu_382_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul_ln94_fu_386_p0),
    .din1(mul_ln94_fu_386_p1),
    .dout(mul_ln94_fu_386_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul_ln97_fu_390_p0),
    .din1(mul_ln97_fu_390_p1),
    .dout(mul_ln97_fu_390_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul_ln98_fu_394_p0),
    .din1(mul_ln98_fu_394_p1),
    .dout(mul_ln98_fu_394_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul_ln99_fu_398_p0),
    .din1(mul_ln99_fu_398_p1),
    .dout(mul_ln99_fu_398_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul_ln100_fu_402_p0),
    .din1(mul_ln100_fu_402_p1),
    .dout(mul_ln100_fu_402_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U121(
    .din0(grp_fu_406_p0),
    .din1(grp_fu_406_p1),
    .dout(grp_fu_406_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U122(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out),
    .din1(mul_ln79_fu_412_p1),
    .dout(mul_ln79_fu_412_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U123(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out),
    .din1(mul_ln83_fu_417_p1),
    .dout(mul_ln83_fu_417_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U124(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out),
    .din1(mul_ln93_fu_422_p1),
    .dout(mul_ln93_fu_422_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U125(
    .din0(mul_ln102_fu_427_p0),
    .din1(mul_ln102_fu_427_p1),
    .dout(mul_ln102_fu_427_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln102_10_reg_1995 <= add_ln102_10_fu_911_p2;
        add_ln102_14_reg_2016 <= add_ln102_14_fu_983_p2;
        add_ln103_3_reg_2081 <= add_ln103_3_fu_1087_p2;
        add_ln60_2_reg_2066 <= add_ln60_2_fu_1073_p2;
        add_ln60_reg_2061 <= add_ln60_fu_1061_p2;
        add_ln79_reg_2041 <= add_ln79_fu_1019_p2;
        add_ln83_reg_2021 <= add_ln83_fu_995_p2;
        add_ln88_reg_2001 <= add_ln88_fu_953_p2;
        add_ln98_reg_2051 <= add_ln98_fu_1049_p2;
        add_ln99_reg_2056 <= add_ln99_fu_1055_p2;
        arr_13_reg_1964 <= arr_13_fu_598_p2;
        arr_reg_1953 <= arr_fu_562_p2;
        mul_ln50_2_reg_1980 <= grp_fu_298_p2;
        mul_ln50_4_reg_1985 <= mul_ln50_4_fu_302_p2;
        mul_ln86_reg_1990 <= mul_ln86_fu_310_p2;
        trunc_ln60_1_reg_2071 <= trunc_ln60_1_fu_1079_p1;
        trunc_ln60_2_reg_2076 <= trunc_ln60_2_fu_1083_p1;
        trunc_ln80_1_reg_2046 <= trunc_ln80_1_fu_1025_p1;
        trunc_ln84_1_reg_2031 <= trunc_ln84_1_fu_1005_p1;
        trunc_ln84_reg_2026 <= trunc_ln84_fu_1001_p1;
        trunc_ln85_reg_2036 <= trunc_ln85_fu_1009_p1;
        trunc_ln89_reg_2006 <= trunc_ln89_fu_959_p1;
        trunc_ln90_reg_2011 <= trunc_ln90_fu_969_p1;
        zext_ln50_5_reg_1974[31 : 0] <= zext_ln50_5_fu_674_p1[31 : 0];
        zext_ln50_6_reg_1958[31 : 0] <= zext_ln50_6_fu_573_p1[31 : 0];
        zext_ln50_8_reg_1969[31 : 0] <= zext_ln50_8_fu_633_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln103_2_reg_2096 <= add_ln103_2_fu_1364_p2;
        add_ln104_1_reg_2102 <= add_ln104_1_fu_1386_p2;
        lshr_ln102_4_reg_2086 <= {{add_ln102_3_fu_1333_p2[63:26]}};
        out1_w_3_reg_2107 <= out1_w_3_fu_1403_p2;
        out1_w_4_reg_2112 <= out1_w_4_fu_1420_p2;
        trunc_ln102_5_reg_2091 <= {{add_ln102_3_fu_1333_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_18_reg_1925 <= grp_fu_326_p2;
        mul_ln79_reg_1930 <= mul_ln79_fu_412_p2;
        mul_ln83_reg_1936 <= mul_ln83_fu_417_p2;
        mul_ln93_reg_1942 <= mul_ln93_fu_422_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_21_reg_1885 <= empty_21_fu_484_p1;
        empty_22_reg_1896 <= empty_22_fu_496_p1;
        empty_23_reg_1910 <= empty_23_fu_512_p1;
        empty_24_reg_1915 <= empty_24_fu_516_p1;
        trunc_ln60_reg_1920 <= trunc_ln60_fu_520_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out1_w_1_reg_2157 <= out1_w_1_fu_1687_p2;
        out1_w_2_reg_2162 <= out1_w_2_fu_1717_p2;
        out1_w_reg_2152 <= out1_w_fu_1654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out1_w_5_reg_2122 <= out1_w_5_fu_1607_p2;
        out1_w_6_reg_2127 <= out1_w_6_fu_1612_p2;
        out1_w_7_reg_2132 <= out1_w_7_fu_1618_p2;
        out1_w_8_reg_2137 <= out1_w_8_fu_1624_p2;
        out1_w_9_reg_2142 <= out1_w_9_fu_1630_p2;
        trunc_ln102_11_reg_2117 <= {{add_ln102_8_fu_1591_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_done == 1'b1)))) begin
        reg_432 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln115_1_reg_1862 <= {{out1[63:2]}};
        trunc_ln22_1_reg_1856 <= {{arg1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_294_p0 = zext_ln50_6_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_294_p0 = zext_ln50_6_fu_573_p1;
    end else begin
        grp_fu_294_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_294_p1 = zext_ln50_8_reg_1969;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_294_p1 = zext_ln50_7_fu_581_p1;
    end else begin
        grp_fu_294_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_298_p0 = zext_ln50_6_reg_1958;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_298_p0 = zext_ln50_6_fu_573_p1;
    end else begin
        grp_fu_298_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_298_p1 = zext_ln50_10_fu_1117_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_298_p1 = zext_ln50_9_fu_679_p1;
    end else begin
        grp_fu_298_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_326_p0 = zext_ln50_5_reg_1974;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_326_p0 = zext_ln42_1_fu_557_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_326_p0 = zext_ln27_fu_524_p1;
    end else begin
        grp_fu_326_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_326_p1 = zext_ln50_5_reg_1974;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_326_p1 = zext_ln42_fu_553_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_326_p1 = zext_ln27_1_fu_529_p1;
    end else begin
        grp_fu_326_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_406_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_406_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out;
    end else begin
        grp_fu_406_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_406_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_406_p1 = 32'd38;
    end else begin
        grp_fu_406_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_458_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWADDR = sext_ln115_fu_1636_p1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_10_fu_911_p2 = (add_ln102_12_fu_905_p2 + add_ln102_9_fu_893_p2);

assign add_ln102_11_fu_899_p2 = (trunc_ln92_1_fu_817_p1 + trunc_ln95_fu_845_p1);

assign add_ln102_12_fu_905_p2 = (add_ln102_11_fu_899_p2 + trunc_ln1_fu_809_p3);

assign add_ln102_13_fu_1150_p2 = (add_ln88_reg_2001 + shl_ln50_2_fu_1110_p3);

assign add_ln102_14_fu_983_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out + zext_ln102_1_fu_927_p1);

assign add_ln102_15_fu_1202_p2 = (add_ln83_reg_2021 + shl_ln_fu_1136_p3);

assign add_ln102_16_fu_1207_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out + zext_ln102_2_fu_1170_p1);

assign add_ln102_17_fu_1213_p2 = (add_ln102_16_fu_1207_p2 + shl_ln50_4_fu_1129_p3);

assign add_ln102_18_fu_1265_p2 = (add_ln79_reg_2041 + shl_ln50_1_fu_1102_p3);

assign add_ln102_19_fu_1270_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out + zext_ln102_3_fu_1235_p1);

assign add_ln102_1_fu_1219_p2 = (add_ln102_17_fu_1213_p2 + add_ln102_15_fu_1202_p2);

assign add_ln102_20_fu_1322_p2 = (add_ln98_reg_2051 + shl_ln50_3_fu_1121_p3);

assign add_ln102_21_fu_1327_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out + zext_ln102_4_fu_1292_p1);

assign add_ln102_22_fu_1587_p2 = (trunc_ln60_2_reg_2076 + trunc_ln60_1_reg_2071);

assign add_ln102_2_fu_1276_p2 = (add_ln102_19_fu_1270_p2 + add_ln102_18_fu_1265_p2);

assign add_ln102_3_fu_1333_p2 = (add_ln102_21_fu_1327_p2 + add_ln102_20_fu_1322_p2);

assign add_ln102_4_fu_1445_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out + zext_ln102_5_fu_1438_p1);

assign add_ln102_5_fu_1479_p2 = (zext_ln102_6_fu_1461_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out);

assign add_ln102_6_fu_1513_p2 = (zext_ln102_7_fu_1495_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out);

assign add_ln102_7_fu_1553_p2 = (arr_21_fu_1533_p2 + zext_ln102_8_fu_1529_p1);

assign add_ln102_8_fu_1591_p2 = (arr_20_fu_1573_p2 + zext_ln102_9_fu_1569_p1);

assign add_ln102_9_fu_893_p2 = (trunc_ln2_fu_825_p3 + trunc_ln3_fu_837_p3);

assign add_ln102_fu_1155_p2 = (add_ln102_14_reg_2016 + add_ln102_13_fu_1150_p2);

assign add_ln103_1_fu_1359_p2 = (trunc_ln6_fu_1143_p3 + trunc_ln90_reg_2011);

assign add_ln103_2_fu_1364_p2 = (add_ln103_3_reg_2081 + add_ln103_1_fu_1359_p2);

assign add_ln103_3_fu_1087_p2 = (add_ln89_fu_963_p2 + trunc_ln8_fu_973_p4);

assign add_ln103_fu_1663_p2 = (mul_ln102_fu_427_p2 + zext_ln103_fu_1660_p1);

assign add_ln104_1_fu_1386_p2 = (add_ln104_4_fu_1380_p2 + add_ln104_2_fu_1369_p2);

assign add_ln104_2_fu_1369_p2 = (trunc_ln84_1_reg_2031 + trunc_ln9_fu_1174_p3);

assign add_ln104_3_fu_1374_p2 = (trunc_ln86_fu_1188_p1 + trunc_ln102_2_fu_1192_p4);

assign add_ln104_4_fu_1380_p2 = (add_ln104_3_fu_1374_p2 + trunc_ln_fu_1181_p3);

assign add_ln104_fu_1696_p2 = (zext_ln103_1_fu_1679_p1 + zext_ln104_fu_1693_p1);

assign add_ln105_1_fu_1397_p2 = (trunc_ln81_fu_1251_p1 + trunc_ln102_3_fu_1255_p4);

assign add_ln105_fu_1392_p2 = (trunc_ln80_1_reg_2046 + trunc_ln4_fu_1243_p3);

assign add_ln106_1_fu_1414_p2 = (trunc_ln100_fu_1308_p1 + trunc_ln102_4_fu_1312_p4);

assign add_ln106_fu_1409_p2 = (add_ln99_reg_2056 + trunc_ln7_fu_1300_p3);

assign add_ln60_1_fu_1067_p2 = (mul_ln60_2_fu_338_p2 + mul_ln41_fu_346_p2);

assign add_ln60_2_fu_1073_p2 = (add_ln60_1_fu_1067_p2 + mul_ln60_3_fu_342_p2);

assign add_ln60_fu_1061_p2 = (mul_ln60_1_fu_334_p2 + mul_ln60_fu_330_p2);

assign add_ln79_1_fu_1013_p2 = (mul_ln81_fu_358_p2 + mul_ln79_1_fu_350_p2);

assign add_ln79_fu_1019_p2 = (add_ln79_1_fu_1013_p2 + mul_ln80_fu_354_p2);

assign add_ln83_1_fu_989_p2 = (mul_ln85_fu_370_p2 + mul_ln83_1_fu_362_p2);

assign add_ln83_fu_995_p2 = (add_ln83_1_fu_989_p2 + mul_ln84_fu_366_p2);

assign add_ln88_1_fu_931_p2 = (mul_ln89_fu_374_p2 + mul_ln90_fu_378_p2);

assign add_ln88_fu_953_p2 = (add_ln88_1_fu_931_p2 + shl_ln2_fu_771_p3);

assign add_ln89_fu_963_p2 = (trunc_ln88_1_fu_949_p1 + trunc_ln5_fu_941_p3);

assign add_ln95_1_fu_855_p2 = (shl_ln50_5_fu_711_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out);

assign add_ln95_2_fu_861_p2 = (add_ln95_1_fu_855_p2 + shl_ln4_fu_791_p3);

assign add_ln95_fu_849_p2 = (arr_19_fu_799_p2 + shl_ln3_fu_779_p3);

assign add_ln98_1_fu_1029_p2 = (mul_ln99_fu_398_p2 + mul_ln97_fu_390_p2);

assign add_ln98_2_fu_1035_p2 = (mul_ln98_fu_394_p2 + mul_ln100_fu_402_p2);

assign add_ln98_fu_1049_p2 = (add_ln98_2_fu_1035_p2 + add_ln98_1_fu_1029_p2);

assign add_ln99_fu_1055_p2 = (trunc_ln98_1_fu_1045_p1 + trunc_ln98_fu_1041_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_13_fu_598_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_6_out + shl_ln1_fu_585_p3);

assign arr_17_fu_867_p2 = (add_ln95_2_fu_861_p2 + add_ln95_fu_849_p2);

assign arr_19_fu_799_p2 = (mul_ln93_1_fu_382_p2 + mul_ln94_fu_386_p2);

assign arr_20_fu_1573_p2 = (add_ln60_2_reg_2066 + add_ln60_reg_2061);

assign arr_21_fu_1533_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add143_111_out + grp_fu_326_p2);

assign arr_fu_562_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_7_out + grp_fu_326_p2);

assign empty_21_fu_484_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out;

assign empty_21_fu_484_p1 = empty_21_fu_484_p0[30:0];

assign empty_22_fu_496_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out[30:0];

assign empty_23_fu_512_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out;

assign empty_23_fu_512_p1 = empty_23_fu_512_p0[30:0];

assign empty_24_fu_516_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out;

assign empty_24_fu_516_p1 = empty_24_fu_516_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_277_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_ap_start_reg;

assign lshr_ln102_1_fu_1160_p4 = {{add_ln102_fu_1155_p2[63:25]}};

assign lshr_ln102_2_fu_1225_p4 = {{add_ln102_1_fu_1219_p2[63:26]}};

assign lshr_ln102_3_fu_1282_p4 = {{add_ln102_2_fu_1276_p2[63:25]}};

assign lshr_ln102_5_fu_1451_p4 = {{add_ln102_4_fu_1445_p2[63:25]}};

assign lshr_ln102_6_fu_1485_p4 = {{add_ln102_5_fu_1479_p2[63:26]}};

assign lshr_ln102_7_fu_1519_p4 = {{add_ln102_6_fu_1513_p2[63:25]}};

assign lshr_ln102_8_fu_1559_p4 = {{add_ln102_7_fu_1553_p2[63:26]}};

assign lshr_ln_fu_917_p4 = {{arr_17_fu_867_p2[63:26]}};

assign mul_ln100_fu_402_p0 = zext_ln79_fu_719_p1;

assign mul_ln100_fu_402_p1 = mul_ln100_fu_402_p10;

assign mul_ln100_fu_402_p10 = $unsigned(zext_ln50_fu_569_p0);

assign mul_ln102_fu_427_p0 = mul_ln102_fu_427_p00;

assign mul_ln102_fu_427_p00 = trunc_ln102_11_reg_2117;

assign mul_ln102_fu_427_p1 = 44'd19;

assign mul_ln41_fu_346_p0 = mul_ln41_fu_346_p00;

assign mul_ln41_fu_346_p00 = shl_ln41_fu_628_p2;

assign mul_ln41_fu_346_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln50_4_fu_302_p0 = zext_ln50_6_fu_573_p1;

assign mul_ln50_4_fu_302_p1 = zext_ln50_11_fu_702_p1;

assign mul_ln50_5_fu_306_p0 = zext_ln50_6_fu_573_p1;

assign mul_ln50_5_fu_306_p1 = mul_ln50_5_fu_306_p10;

assign mul_ln50_5_fu_306_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out;

assign mul_ln60_1_fu_334_p0 = mul_ln60_1_fu_334_p00;

assign mul_ln60_1_fu_334_p00 = shl_ln60_2_fu_618_p2;

assign mul_ln60_1_fu_334_p1 = zext_ln50_3_fu_638_p1;

assign mul_ln60_2_fu_338_p0 = mul_ln60_2_fu_338_p00;

assign mul_ln60_2_fu_338_p00 = shl_ln60_1_fu_609_p2;

assign mul_ln60_2_fu_338_p1 = mul_ln60_2_fu_338_p10;

assign mul_ln60_2_fu_338_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out;

assign mul_ln60_3_fu_342_p0 = mul_ln60_3_fu_342_p00;

assign mul_ln60_3_fu_342_p00 = shl_ln60_3_fu_623_p2;

assign mul_ln60_3_fu_342_p1 = zext_ln50_5_fu_674_p1;

assign mul_ln60_fu_330_p0 = mul_ln60_fu_330_p00;

assign mul_ln60_fu_330_p00 = shl_ln60_fu_593_p2;

assign mul_ln60_fu_330_p1 = zext_ln60_4_fu_684_p1;

assign mul_ln79_1_fu_350_p0 = zext_ln79_fu_719_p1;

assign mul_ln79_1_fu_350_p1 = zext_ln50_4_fu_669_p1;

assign mul_ln79_fu_412_p1 = 32'd38;

assign mul_ln80_fu_354_p0 = mul_ln80_fu_354_p00;

assign mul_ln80_fu_354_p00 = shl_ln80_fu_725_p2;

assign mul_ln80_fu_354_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln81_fu_358_p0 = zext_ln81_fu_740_p1;

assign mul_ln81_fu_358_p1 = zext_ln60_4_fu_684_p1;

assign mul_ln83_1_fu_362_p0 = mul_ln83_1_fu_362_p00;

assign mul_ln83_1_fu_362_p00 = mul_ln83_reg_1936;

assign mul_ln83_1_fu_362_p1 = zext_ln50_4_fu_669_p1;

assign mul_ln83_fu_417_p1 = 32'd19;

assign mul_ln84_fu_366_p0 = zext_ln81_fu_740_p1;

assign mul_ln84_fu_366_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln85_fu_370_p0 = zext_ln85_fu_755_p1;

assign mul_ln85_fu_370_p1 = zext_ln60_4_fu_684_p1;

assign mul_ln86_fu_310_p0 = zext_ln86_fu_761_p1;

assign mul_ln86_fu_310_p1 = zext_ln50_8_fu_633_p1;

assign mul_ln88_fu_314_p0 = zext_ln88_fu_766_p1;

assign mul_ln88_fu_314_p1 = zext_ln50_8_fu_633_p1;

assign mul_ln89_fu_374_p0 = zext_ln85_fu_755_p1;

assign mul_ln89_fu_374_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln90_fu_378_p0 = zext_ln79_fu_719_p1;

assign mul_ln90_fu_378_p1 = zext_ln50_5_fu_674_p1;

assign mul_ln92_fu_318_p0 = zext_ln88_fu_766_p1;

assign mul_ln92_fu_318_p1 = zext_ln50_11_fu_702_p1;

assign mul_ln93_1_fu_382_p0 = mul_ln93_1_fu_382_p00;

assign mul_ln93_1_fu_382_p00 = mul_ln93_reg_1942;

assign mul_ln93_1_fu_382_p1 = mul_ln93_1_fu_382_p10;

assign mul_ln93_1_fu_382_p10 = $unsigned(zext_ln50_1_fu_605_p0);

assign mul_ln93_fu_422_p1 = 32'd38;

assign mul_ln94_fu_386_p0 = zext_ln41_1_fu_691_p1;

assign mul_ln94_fu_386_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln95_fu_322_p0 = zext_ln86_fu_761_p1;

assign mul_ln95_fu_322_p1 = mul_ln95_fu_322_p10;

assign mul_ln95_fu_322_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out;

assign mul_ln97_fu_390_p0 = mul_ln97_fu_390_p00;

assign mul_ln97_fu_390_p00 = shl_ln97_fu_873_p2;

assign mul_ln97_fu_390_p1 = zext_ln41_1_fu_691_p1;

assign mul_ln98_fu_394_p0 = mul_ln98_fu_394_p00;

assign mul_ln98_fu_394_p00 = shl_ln98_fu_883_p2;

assign mul_ln98_fu_394_p1 = zext_ln60_4_fu_684_p1;

assign mul_ln99_fu_398_p0 = zext_ln50_3_fu_638_p1;

assign mul_ln99_fu_398_p1 = zext_ln50_3_fu_638_p1;

assign out1_w_1_fu_1687_p2 = (zext_ln103_2_fu_1683_p1 + add_ln103_2_reg_2096);

assign out1_w_2_fu_1717_p2 = (zext_ln104_2_fu_1714_p1 + zext_ln104_1_fu_1710_p1);

assign out1_w_3_fu_1403_p2 = (add_ln105_1_fu_1397_p2 + add_ln105_fu_1392_p2);

assign out1_w_4_fu_1420_p2 = (add_ln106_1_fu_1414_p2 + add_ln106_fu_1409_p2);

assign out1_w_5_fu_1607_p2 = (trunc_ln102_fu_1441_p1 + trunc_ln102_5_reg_2091);

assign out1_w_6_fu_1612_p2 = (trunc_ln102_8_fu_1469_p4 + trunc_ln102_1_fu_1465_p1);

assign out1_w_7_fu_1618_p2 = (trunc_ln102_s_fu_1503_p4 + trunc_ln102_6_fu_1499_p1);

assign out1_w_8_fu_1624_p2 = (trunc_ln102_9_fu_1549_p1 + trunc_ln102_7_fu_1539_p4);

assign out1_w_9_fu_1630_p2 = (add_ln102_22_fu_1587_p2 + trunc_ln102_10_fu_1577_p4);

assign out1_w_fu_1654_p2 = (trunc_ln102_12_fu_1650_p1 + add_ln102_10_reg_1995);

assign sext_ln115_fu_1636_p1 = $signed(trunc_ln115_1_reg_1862);

assign sext_ln22_fu_458_p1 = $signed(trunc_ln22_1_reg_1856);

assign shl_ln1_fu_585_p3 = {{grp_fu_294_p2}, {1'd0}};

assign shl_ln2_fu_771_p3 = {{mul_ln88_fu_314_p2}, {1'd0}};

assign shl_ln3_fu_779_p3 = {{mul_ln92_fu_318_p2}, {1'd0}};

assign shl_ln41_fu_628_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out;

assign shl_ln41_fu_628_p2 = shl_ln41_fu_628_p0 << 32'd1;

assign shl_ln4_fu_791_p3 = {{mul_ln95_fu_322_p2}, {1'd0}};

assign shl_ln50_1_fu_1102_p3 = {{grp_fu_294_p2}, {1'd0}};

assign shl_ln50_2_fu_1110_p3 = {{mul_ln50_2_reg_1980}, {1'd0}};

assign shl_ln50_3_fu_1121_p3 = {{grp_fu_298_p2}, {1'd0}};

assign shl_ln50_4_fu_1129_p3 = {{mul_ln50_4_reg_1985}, {1'd0}};

assign shl_ln50_5_fu_711_p3 = {{mul_ln50_5_fu_306_p2}, {1'd0}};

assign shl_ln60_1_fu_609_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out;

assign shl_ln60_1_fu_609_p2 = shl_ln60_1_fu_609_p0 << 32'd1;

assign shl_ln60_2_fu_618_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out;

assign shl_ln60_2_fu_618_p2 = shl_ln60_2_fu_618_p0 << 32'd1;

assign shl_ln60_3_fu_623_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out;

assign shl_ln60_3_fu_623_p2 = shl_ln60_3_fu_623_p0 << 32'd1;

assign shl_ln60_fu_593_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out;

assign shl_ln60_fu_593_p2 = shl_ln60_fu_593_p0 << 32'd1;

assign shl_ln80_fu_725_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out << 32'd1;

assign shl_ln81_fu_735_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out << 32'd1;

assign shl_ln85_fu_750_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out << 32'd1;

assign shl_ln97_fu_873_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out << 32'd1;

assign shl_ln98_fu_883_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out << 32'd2;

assign shl_ln_fu_1136_p3 = {{mul_ln86_reg_1990}, {1'd0}};

assign tmp_fu_1702_p3 = add_ln104_fu_1696_p2[32'd25];

assign tmp_s_fu_1669_p4 = {{add_ln103_fu_1663_p2[43:26]}};

assign trunc_ln100_fu_1308_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_5_out[25:0];

assign trunc_ln102_10_fu_1577_p4 = {{add_ln102_7_fu_1553_p2[50:26]}};

assign trunc_ln102_12_fu_1650_p1 = mul_ln102_fu_427_p2[25:0];

assign trunc_ln102_1_fu_1465_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add176_113_out[25:0];

assign trunc_ln102_2_fu_1192_p4 = {{add_ln102_fu_1155_p2[50:25]}};

assign trunc_ln102_3_fu_1255_p4 = {{add_ln102_1_fu_1219_p2[50:26]}};

assign trunc_ln102_4_fu_1312_p4 = {{add_ln102_2_fu_1276_p2[50:25]}};

assign trunc_ln102_6_fu_1499_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add156_112_out[24:0];

assign trunc_ln102_7_fu_1539_p4 = {{add_ln102_6_fu_1513_p2[50:25]}};

assign trunc_ln102_8_fu_1469_p4 = {{add_ln102_4_fu_1445_p2[50:25]}};

assign trunc_ln102_9_fu_1549_p1 = arr_21_fu_1533_p2[25:0];

assign trunc_ln102_fu_1441_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7_fu_256_add193_114_out[24:0];

assign trunc_ln102_s_fu_1503_p4 = {{add_ln102_5_fu_1479_p2[50:26]}};

assign trunc_ln1_fu_809_p3 = {{trunc_ln92_fu_805_p1}, {1'd0}};

assign trunc_ln2_fu_825_p3 = {{trunc_ln93_fu_821_p1}, {1'd0}};

assign trunc_ln3_fu_837_p3 = {{trunc_ln94_fu_833_p1}, {1'd0}};

assign trunc_ln4_fu_1243_p3 = {{trunc_ln80_fu_1239_p1}, {1'd0}};

assign trunc_ln5_fu_941_p3 = {{trunc_ln88_fu_937_p1}, {1'd0}};

assign trunc_ln60_1_fu_1079_p1 = add_ln60_fu_1061_p2[24:0];

assign trunc_ln60_2_fu_1083_p1 = add_ln60_2_fu_1073_p2[24:0];

assign trunc_ln60_fu_520_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out;

assign trunc_ln60_fu_520_p1 = trunc_ln60_fu_520_p0[30:0];

assign trunc_ln6_fu_1143_p3 = {{trunc_ln89_reg_2006}, {1'd0}};

assign trunc_ln7_fu_1300_p3 = {{trunc_ln99_fu_1296_p1}, {1'd0}};

assign trunc_ln80_1_fu_1025_p1 = add_ln79_fu_1019_p2[24:0];

assign trunc_ln80_fu_1239_p1 = grp_fu_294_p2[23:0];

assign trunc_ln81_fu_1251_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_4_out[24:0];

assign trunc_ln84_1_fu_1005_p1 = add_ln83_fu_995_p2[25:0];

assign trunc_ln84_fu_1001_p1 = mul_ln86_fu_310_p2[24:0];

assign trunc_ln85_fu_1009_p1 = mul_ln50_4_fu_302_p2[24:0];

assign trunc_ln86_fu_1188_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_3_out[25:0];

assign trunc_ln88_1_fu_949_p1 = add_ln88_1_fu_931_p2[24:0];

assign trunc_ln88_fu_937_p1 = mul_ln88_fu_314_p2[23:0];

assign trunc_ln89_fu_959_p1 = grp_fu_298_p2[23:0];

assign trunc_ln8_fu_973_p4 = {{arr_17_fu_867_p2[50:26]}};

assign trunc_ln90_fu_969_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_2_out[24:0];

assign trunc_ln92_1_fu_817_p1 = arr_19_fu_799_p2[25:0];

assign trunc_ln92_fu_805_p1 = mul_ln92_fu_318_p2[24:0];

assign trunc_ln93_fu_821_p1 = mul_ln95_fu_322_p2[24:0];

assign trunc_ln94_fu_833_p1 = mul_ln50_5_fu_306_p2[24:0];

assign trunc_ln95_fu_845_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1_fu_234_arr_1_out[25:0];

assign trunc_ln98_1_fu_1045_p1 = add_ln98_2_fu_1035_p2[25:0];

assign trunc_ln98_fu_1041_p1 = add_ln98_1_fu_1029_p2[25:0];

assign trunc_ln99_fu_1296_p1 = grp_fu_298_p2[24:0];

assign trunc_ln9_fu_1174_p3 = {{trunc_ln84_reg_2026}, {1'd0}};

assign trunc_ln_fu_1181_p3 = {{trunc_ln85_reg_2036}, {1'd0}};

assign zext_ln102_1_fu_927_p1 = lshr_ln_fu_917_p4;

assign zext_ln102_2_fu_1170_p1 = lshr_ln102_1_fu_1160_p4;

assign zext_ln102_3_fu_1235_p1 = lshr_ln102_2_fu_1225_p4;

assign zext_ln102_4_fu_1292_p1 = lshr_ln102_3_fu_1282_p4;

assign zext_ln102_5_fu_1438_p1 = lshr_ln102_4_reg_2086;

assign zext_ln102_6_fu_1461_p1 = lshr_ln102_5_fu_1451_p4;

assign zext_ln102_7_fu_1495_p1 = lshr_ln102_6_fu_1485_p4;

assign zext_ln102_8_fu_1529_p1 = lshr_ln102_7_fu_1519_p4;

assign zext_ln102_9_fu_1569_p1 = lshr_ln102_8_fu_1559_p4;

assign zext_ln103_1_fu_1679_p1 = tmp_s_fu_1669_p4;

assign zext_ln103_2_fu_1683_p1 = tmp_s_fu_1669_p4;

assign zext_ln103_fu_1660_p1 = add_ln102_10_reg_1995;

assign zext_ln104_1_fu_1710_p1 = tmp_fu_1702_p3;

assign zext_ln104_2_fu_1714_p1 = add_ln104_1_reg_2102;

assign zext_ln104_fu_1693_p1 = add_ln103_2_reg_2096;

assign zext_ln27_1_fu_529_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_9_out;

assign zext_ln27_1_fu_529_p1 = $unsigned(zext_ln27_1_fu_529_p0);

assign zext_ln27_fu_524_p1 = reg_432;

assign zext_ln41_1_fu_691_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_out;

assign zext_ln42_1_fu_557_p1 = reg_432;

assign zext_ln42_fu_553_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_8_out;

assign zext_ln42_fu_553_p1 = $unsigned(zext_ln42_fu_553_p0);

assign zext_ln50_10_fu_1117_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out;

assign zext_ln50_10_fu_1117_p1 = $unsigned(zext_ln50_10_fu_1117_p0);

assign zext_ln50_11_fu_702_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out;

assign zext_ln50_1_fu_605_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out;

assign zext_ln50_3_fu_638_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_2_out;

assign zext_ln50_4_fu_669_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_6_out;

assign zext_ln50_4_fu_669_p1 = $unsigned(zext_ln50_4_fu_669_p0);

assign zext_ln50_5_fu_674_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_4_out;

assign zext_ln50_6_fu_573_p1 = reg_432;

assign zext_ln50_7_fu_581_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out;

assign zext_ln50_7_fu_581_p1 = $unsigned(zext_ln50_7_fu_581_p0);

assign zext_ln50_8_fu_633_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_5_out;

assign zext_ln50_8_fu_633_p1 = $unsigned(zext_ln50_8_fu_633_p0);

assign zext_ln50_9_fu_679_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_3_out;

assign zext_ln50_fu_569_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_7_out;

assign zext_ln60_4_fu_684_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_217_arg1_r_1_out;

assign zext_ln79_fu_719_p1 = mul_ln79_reg_1930;

assign zext_ln81_fu_740_p1 = shl_ln81_fu_735_p2;

assign zext_ln85_fu_755_p1 = shl_ln85_fu_750_p2;

assign zext_ln86_fu_761_p1 = mul_ln79_reg_1930;

assign zext_ln88_fu_766_p1 = mul_ln83_reg_1936;

always @ (posedge ap_clk) begin
    zext_ln50_6_reg_1958[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln50_8_reg_1969[62:32] <= 31'b0000000000000000000000000000000;
    zext_ln50_5_reg_1974[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
