INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:23:13 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 2.108 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.128 sec.
Command         ap_source done; 0.129 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.243 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.491 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.574 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.447 sec.
Command ap_source done; error code: 1; 5.03 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:26:25 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.907 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.114 sec.
Command         ap_source done; 0.114 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.206 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.239 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.315 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.776 sec.
Command ap_source done; 5.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:38:47 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.961 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.114 sec.
Command         ap_source done; 0.115 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.207 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.312 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.392 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.343 sec.
Command ap_source done; 4.744 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:45:51 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.822 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.123 sec.
Command         ap_source done; 0.123 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.229 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.201 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.276 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.354 sec.
Command ap_source done; 4.638 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:47:30 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.887 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.116 sec.
Command         ap_source done; 0.116 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.217 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.236 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.333 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.355 sec.
Command ap_source done; 4.697 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:52:03 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.905 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.116 sec.
Command         ap_source done; 0.116 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.214 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.257 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.331 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.304 sec.
Command ap_source done; 4.644 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/solution1 opened at Mon Nov 30 22:52:25 -0600 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2019.2/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
Execute     set_part xc7vx485tffg1157-1 
Execute       ap_part_info -name xc7vx485tffg1157-1 -data single -quiet 
Command       ap_part_info done; 1.784 sec.
Execute       ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute       add_library xilinx/virtex7/virtex7:xc7vx485t:-ffg1157:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/dsp48e1.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.114 sec.
Command         ap_source done; 0.115 sec.
Execute         ap_part_info -data single -name xc7vx485t-ffg1157-1 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data resources 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute         ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.208 sec.
Execute       add_library xilinx/virtex7/virtex7_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/virtex7/virtex7_fpv6.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
Execute       ap_part_info -name xc7vx485t-ffg1157-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.118 sec.
Execute     ap_part_info -data single -name xc7vx485tffg1157-1 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data resources 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 75900} {LUT 303600} {FF 607200} {DSP48E 2800} {BRAM 2060} {URAM 0} 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.189 sec.
Execute   csim_design -clean -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1_input.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv1x1_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/conv3x3_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/other_weights.bin 
Execute     is_encrypted C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     is_xip C:/Users/Aperture/Git/FracNetHLS-ImageNet-pg-alt/tb.cc 
Execute     ap_part_info -name xc7vx485tffg1157-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 2.354 sec.
Command ap_source done; 4.553 sec.
Execute cleanup_all 
