<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIInstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('SIInstrInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">SIInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIInstrInfo.h - SI Instruction Info Interface -----------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for SIInstrInfo.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef SIINSTRINFO_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define SIINSTRINFO_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html">   24</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> RI;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectIndexLoop(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                             <span class="keywordtype">unsigned</span> OffsetVGPR,</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                             <span class="keywordtype">unsigned</span> MovRelOp,</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;                                             <span class="keywordtype">unsigned</span> Dst,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;                                             <span class="keywordtype">unsigned</span> Src0) <span class="keyword">const</span>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="comment">// If you add or remove instructions from this function, you will</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9c589a3b7d50b18129d2cda86155b0c1">SIInstrInfo</a>(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm);</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a97ba2dd3245ce2115ef2145fe41a74fd">getRegisterInfo</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae0d61886f6b4cf283d64bae1d40965fe">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                           <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const</span>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a1acf975eb7dd7c24ecc8ac247c9d272d">commuteInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                           <span class="keywordtype">bool</span> NewMI=<span class="keyword">false</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">   51</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">getIEQOpcode</a>()<span class="keyword"> const </span>{ assert(!<span class="stringliteral">&quot;Implement&quot;</span>); <span class="keywordflow">return</span> 0;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a75ce0431dc632b99a833925d5b2969fb">buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a00d0f1f7e05042073a744333cdf1d942">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a83316161f352156673aeff396ba73c63">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">isMIMG</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">isSMRD</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">isVOP1</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">isVOP2</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">isVOP3</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">isVOPC</a>(uint16_t Opcode) <span class="keyword">const</span>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">isLiteralConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae3089a20037b4521800fdb69f3461e2c">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const</span>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">isSALUInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">getVALUOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">isSALUOpSupportedOnVALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// \brief Return the correct register class for \p OpNo.  For target-specific</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// instructions, this will return the register class that has been defined</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// the register class of its machine operand.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// to infer the correct register class base on the other operands.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">getOpRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                           <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;\</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// \returns true if it is legal for the operand at index \p OpNo</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// to read a VGPR.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">canReadVGPR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// \brief Legalize the \p OpIndex operand of this instruction by inserting</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// a MOV.  For example:</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, 15</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// to</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// MOV VGPR1, 15</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, VGPR1</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// If the operand being legalized is a register, then a COPY will be used</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// instead of MOV.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">legalizeOpWithMove</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> OpIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// \brief Legalize all operands in this instruction.  This function may</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// create new instruction and insert them before \p MI.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">legalizeOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// \brief Replace this instruction&#39;s opcode with the equivalent VALU</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// opcode.  This function will also move the users of \p MI to the</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// VALU if necessary.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">moveToVALU</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a441cbbdf1f77a40c52825db46fc99411">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#af04e255abab6dafead34ab7886661afb">getIndirectAddrRegClass</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad7d2e08a418e596640ee29107c1a7da4">buildIndirectWrite</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                                 <span class="keywordtype">unsigned</span> ValueReg,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                                 <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                                 <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a652553606f86b407975fce511e32a2cd">buildIndirectRead</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                                <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                                <span class="keywordtype">unsigned</span> ValueReg,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                                <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                                <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">LoadM0</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MoveRel, <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;              <span class="keywordtype">unsigned</span> SavReg, <span class="keywordtype">unsigned</span> IndexReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;};</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">getVOPe64</a>(uint16_t Opcode);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">getCommuteRev</a>(uint16_t Opcode);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">getCommuteOrig</a>(uint16_t Opcode);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <span class="comment">// End namespace AMDGPU</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;} <span class="comment">// End namespace llvm</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceSIInstrFlags.html">SIInstrFlags</a> {</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">  140</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a> {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// First 4 bits are the instruction encoding</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">  142</a></span>&#160;    <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">VM_CNT</a> = 1 &lt;&lt; 0,</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">  143</a></span>&#160;    <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">EXP_CNT</a> = 1 &lt;&lt; 1,</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">  144</a></span>&#160;    <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">LGKM_CNT</a> = 1 &lt;&lt; 2</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  };</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#endif //SIINSTRINFO_H</span></div><div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00140">SIInstrInfo.h:140</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00028">AMDGPUTargetMachine.h:28</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a174a22e4761efae879317ddbdaa599b8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a174a22e4761efae879317ddbdaa599b8">llvm::AMDGPU::getVOPe64</a></div><div class="ttdeci">int getVOPe64(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a29e2398e9297cb8e3a5e4e99214a345e">SIInstrFlags::LGKM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00144">SIInstrInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a259d7fe8dc4a8d1892c9be17114323d5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a259d7fe8dc4a8d1892c9be17114323d5">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">void moveToVALU(MachineInstr &amp;MI) const </div><div class="ttdoc">Replace this instruction&amp;#39;s opcode with the equivalent VALU opcode. This function will also move the u...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00554">SIInstrInfo.cpp:554</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a83316161f352156673aeff396ba73c63"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a83316161f352156673aeff396ba73c63">llvm::SIInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00248">SIInstrInfo.cpp:248</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html"><div class="ttname"><a href="namespaceSIInstrFlags.html">SIInstrFlags</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00014">SIDefines.h:14</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5e0d86f7f0d629a21e602979c971d30d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5e0d86f7f0d629a21e602979c971d30d">llvm::SIInstrInfo::isLiteralConstant</a></div><div class="ttdeci">bool isLiteralConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00298">SIInstrInfo.cpp:298</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a35bedd9cf2e24c4ce1540474663f32f3">SIInstrFlags::EXP_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00143">SIInstrInfo.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a652553606f86b407975fce511e32a2cd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a652553606f86b407975fce511e32a2cd">llvm::SIInstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register read. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00663">SIInstrInfo.cpp:663</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a02284451a0c9745add36a0016d9e52e4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a02284451a0c9745add36a0016d9e52e4">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a9c589a3b7d50b18129d2cda86155b0c1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9c589a3b7d50b18129d2cda86155b0c1">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(AMDGPUTargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00025">SIInstrInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5db7456450ec4eed8bdc27da5e011aa5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5db7456450ec4eed8bdc27da5e011aa5">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">int isMIMG(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00252">SIInstrInfo.cpp:252</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a718bf1c6b53c22f17db3c2cb3abd0c3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a718bf1c6b53c22f17db3c2cb3abd0c3d">llvm::SIInstrInfo::canReadVGPR</a></div><div class="ttdeci">bool canReadVGPR(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00405">SIInstrInfo.cpp:405</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae0d61886f6b4cf283d64bae1d40965fe"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae0d61886f6b4cf283d64bae1d40965fe">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00039">SIInstrInfo.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae3089a20037b4521800fdb69f3461e2c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae3089a20037b4521800fdb69f3461e2c">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr *MI, StringRef &amp;ErrInfo) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00302">SIInstrInfo.cpp:302</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a1acf975eb7dd7c24ecc8ac247c9d272d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1acf975eb7dd7c24ecc8ac247c9d272d">llvm::SIInstrInfo::commuteInstruction</a></div><div class="ttdeci">virtual MachineInstr * commuteInstruction(MachineInstr *MI, bool NewMI=false) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00188">SIInstrInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ab72ed628900277d4eae139a4161d70f7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab72ed628900277d4eae139a4161d70f7">llvm::SIInstrInfo::isSALUInstr</a></div><div class="ttdeci">bool isSALUInstr(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00276">SIInstrInfo.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af04e255abab6dafead34ab7886661afb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af04e255abab6dafead34ab7886661afb">llvm::SIInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00641">SIInstrInfo.cpp:641</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a441cbbdf1f77a40c52825db46fc99411"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a441cbbdf1f77a40c52825db46fc99411">llvm::SIInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const </div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00635">SIInstrInfo.cpp:635</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00025">SIRegisterInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00024">SIInstrInfo.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_aa21d1855687750f06e5e5bdff5d67247"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa21d1855687750f06e5e5bdff5d67247">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr *MI, unsigned OpIdx) const </div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV. For example: ADD_I32_e32 VGPR0...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00415">SIInstrInfo.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a00d0f1f7e05042073a744333cdf1d942"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a00d0f1f7e05042073a744333cdf1d942">llvm::SIInstrInfo::isMov</a></div><div class="ttdeci">virtual bool isMov(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00236">SIInstrInfo.cpp:236</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a75ce0431dc632b99a833925d5b2969fb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75ce0431dc632b99a833925d5b2969fb">llvm::SIInstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const </div><div class="ttdoc">Build a MOV instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00228">SIInstrInfo.cpp:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a58af63308c1e1b1ee4394c859089c094"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a58af63308c1e1b1ee4394c859089c094">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00260">SIInstrInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af40b6ac84bacfee1f9931e209430204b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af40b6ac84bacfee1f9931e209430204b">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00268">SIInstrInfo.cpp:268</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5ccfdb916891b5fce915dff1696d45b9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5ccfdb916891b5fce915dff1696d45b9">llvm::SIInstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00681">SIInstrInfo.cpp:681</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5688899bb1f9258d2db67789b16af659"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5688899bb1f9258d2db67789b16af659">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">unsigned commuteOpcode(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00174">SIInstrInfo.cpp:174</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a3cc088d5e3a4b6d296b2ef36a9d95d06"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3cc088d5e3a4b6d296b2ef36a9d95d06">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00272">SIInstrInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a5794295c069a603481612709cd0ca2f6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5794295c069a603481612709cd0ca2f6">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">void legalizeOperands(MachineInstr *MI) const </div><div class="ttdoc">Legalize all operands in this instruction. This function may create new instruction and insert them b...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00435">SIInstrInfo.cpp:435</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a6e12da455f5ce0c4a83b4267f82ae366"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6e12da455f5ce0c4a83b4267f82ae366">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4309c326e6f682370ddacac61d9eb65a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4309c326e6f682370ddacac61d9eb65a">llvm::SIInstrInfo::LoadM0</a></div><div class="ttdeci">void LoadM0(MachineInstr *MoveRel, MachineBasicBlock::iterator I, unsigned SavReg, unsigned IndexReg) const </div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54a8f93c8eea72256aa958f98153c3357bc">SIInstrFlags::VM_CNT</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00142">SIInstrInfo.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a97ba2dd3245ce2115ef2145fe41a74fd"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a97ba2dd3245ce2115ef2145fe41a74fd">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00030">SIInstrInfo.cpp:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_af6e3a10ca630025140331583f44397a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af6e3a10ca630025140331583f44397a2">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">static unsigned getVALUOp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00370">SIInstrInfo.cpp:370</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc08b763d5745201b28d7262ceb5d3c1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc08b763d5745201b28d7262ceb5d3c1">llvm::SIInstrInfo::isSALUOpSupportedOnVALU</a></div><div class="ttdeci">bool isSALUOpSupportedOnVALU(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00389">SIInstrInfo.cpp:389</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ad7d2e08a418e596640ee29107c1a7da4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad7d2e08a418e596640ee29107c1a7da4">llvm::SIInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register write. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00645">SIInstrInfo.cpp:645</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a4e21a93c1fc7008c240f0d89aa6cb375"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4e21a93c1fc7008c240f0d89aa6cb375">llvm::SIInstrInfo::getIEQOpcode</a></div><div class="ttdeci">virtual unsigned getIEQOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00051">SIInstrInfo.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a72710d857492f2adee54d353ad26cf99"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72710d857492f2adee54d353ad26cf99">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineOperand &amp;MO) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00280">SIInstrInfo.cpp:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a6808004fdc3693e924e77120164223ff"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6808004fdc3693e924e77120164223ff">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const </div><div class="ttdoc">Return the correct register class for OpNo. For target-specific instructions, this will return the re...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00393">SIInstrInfo.cpp:393</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a80262bdbfe4009f1bba367e053721daa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a80262bdbfe4009f1bba367e053721daa">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">int isSMRD(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00256">SIInstrInfo.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ae34f68aab9ec9e67b9d7cb611a0b39e0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae34f68aab9ec9e67b9d7cb611a0b39e0">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00264">SIInstrInfo.cpp:264</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:02:02 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
