\hypertarget{core__cm7_8h_source}{}\doxysection{core\+\_\+cm7.\+h}
\label{core__cm7_8h_source}\index{Drivers/CMSIS/Include/core\_cm7.h@{Drivers/CMSIS/Include/core\_cm7.h}}
\mbox{\hyperlink{core__cm7_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2009-\/2019 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM7\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_CM7\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64 }
\DoxyCodeLine{65 \textcolor{comment}{/* CMSIS CM7 definitions */}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define \_\_CM7\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                  }}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_CM7\_CMSIS\_VERSION\_SUB   ( \_\_CM\_CMSIS\_VERSION\_SUB)                  }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_CM7\_CMSIS\_VERSION       ((\_\_CM7\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{69 \textcolor{preprocessor}{                                    \_\_CM7\_CMSIS\_VERSION\_SUB           )      }}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                (7U)                                       }}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{77 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{78 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{79 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{80 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{81 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{82 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{83 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{84 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{85 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{86 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{87 }
\DoxyCodeLine{88 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#if defined \_\_ARM\_FP}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{91 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{92 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{93 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{94 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{95 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{97 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{98 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{99 }
\DoxyCodeLine{100 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{102 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{103 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{104 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{105 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{106 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{107 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{109 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{110 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{111 }
\DoxyCodeLine{112 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{113 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{114 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{115 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{116 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{117 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{118 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{119 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{120 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{121 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{122 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{123 }
\DoxyCodeLine{124 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{125 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{126 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{127 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{128 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{129 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{130 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{131 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{132 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{133 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{134 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{135 }
\DoxyCodeLine{136 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{137 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{138 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{139 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{140 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{141 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{142 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{143 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{144 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{145 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{146 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{147 }
\DoxyCodeLine{148 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{149 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{150 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{151 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{152 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{153 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{154 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{155 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{156 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{157 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{158 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{159 }
\DoxyCodeLine{160 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{161 }
\DoxyCodeLine{162 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{163 }
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{166 \}}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{168 }
\DoxyCodeLine{169 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM7\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{170 }
\DoxyCodeLine{171 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{172 }
\DoxyCodeLine{173 \textcolor{preprocessor}{\#ifndef \_\_CORE\_CM7\_H\_DEPENDANT}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define \_\_CORE\_CM7\_H\_DEPENDANT}}
\DoxyCodeLine{175 }
\DoxyCodeLine{176 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{177  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{179 }
\DoxyCodeLine{180 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{182 \textcolor{preprocessor}{  \#ifndef \_\_CM7\_REV}}
\DoxyCodeLine{183 \textcolor{preprocessor}{    \#define \_\_CM7\_REV               0x0000U}}
\DoxyCodeLine{184 \textcolor{preprocessor}{    \#warning "{}\_\_CM7\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{185 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{186 }
\DoxyCodeLine{187 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{188 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{189 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{190 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{191 }
\DoxyCodeLine{192 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{193 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{194 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{195 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{196 }
\DoxyCodeLine{197 \textcolor{preprocessor}{  \#ifndef \_\_ICACHE\_PRESENT}}
\DoxyCodeLine{198 \textcolor{preprocessor}{    \#define \_\_ICACHE\_PRESENT          0U}}
\DoxyCodeLine{199 \textcolor{preprocessor}{    \#warning "{}\_\_ICACHE\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{200 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{201 }
\DoxyCodeLine{202 \textcolor{preprocessor}{  \#ifndef \_\_DCACHE\_PRESENT}}
\DoxyCodeLine{203 \textcolor{preprocessor}{    \#define \_\_DCACHE\_PRESENT          0U}}
\DoxyCodeLine{204 \textcolor{preprocessor}{    \#warning "{}\_\_DCACHE\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{205 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{206 }
\DoxyCodeLine{207 \textcolor{preprocessor}{  \#ifndef \_\_DTCM\_PRESENT}}
\DoxyCodeLine{208 \textcolor{preprocessor}{    \#define \_\_DTCM\_PRESENT            0U}}
\DoxyCodeLine{209 \textcolor{preprocessor}{    \#warning "{}\_\_DTCM\_PRESENT        not defined in device header file; using default!"{}}}
\DoxyCodeLine{210 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{211 }
\DoxyCodeLine{212 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{213 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          3U}}
\DoxyCodeLine{214 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{215 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{216 }
\DoxyCodeLine{217 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{218 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{219 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{220 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{222 }
\DoxyCodeLine{223 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{232 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{234 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{239 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{248 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{249 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{250 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{251 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{252 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{253 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{254 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{255 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{256 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{257 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{258 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{274 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{275 \{}
\DoxyCodeLine{276   \textcolor{keyword}{struct}}
\DoxyCodeLine{277   \{}
\DoxyCodeLine{278     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacba66693c03af3a63cf45676aacc9731}{\_reserved0}}:16;              }
\DoxyCodeLine{279     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaea1ed18b5ed93039bdfad66429bb0b3c}{GE}}:4;                       }
\DoxyCodeLine{280     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac377f5ee60f657f6b43bfd8c9fdd0378}{\_reserved1}}:7;               }
\DoxyCodeLine{281     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad608977d166c8fe189d3cdca2f8ea133}{Q}}:1;                        }
\DoxyCodeLine{282     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6c01e250cf9fffd62828313887a8d7d5}{V}}:1;                        }
\DoxyCodeLine{283     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gace9c728a37b059d9a19e87d3f34f7d5f}{C}}:1;                        }
\DoxyCodeLine{284     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaceff34e5a7f8449bb50fdaaf6ee0a650}{Z}}:1;                        }
\DoxyCodeLine{285     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbfa1cc8d2577e3076e01bad8cd25a1d}{N}}:1;                        }
\DoxyCodeLine{286   \} b;                                   }
\DoxyCodeLine{287   uint32\_t w;                            }
\DoxyCodeLine{288 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{289 }
\DoxyCodeLine{290 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define APSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define APSR\_Q\_Msk                         (1UL << APSR\_Q\_Pos)                            }}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#define APSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#define APSR\_GE\_Msk                        (0xFUL << APSR\_GE\_Pos)                         }}
\DoxyCodeLine{313 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{314 \{}
\DoxyCodeLine{315   \textcolor{keyword}{struct}}
\DoxyCodeLine{316   \{}
\DoxyCodeLine{317     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5a0697b28dc92ee8b3b290b10f3e70bc}{ISR}}:9;                      }
\DoxyCodeLine{318     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc6a211efc133fcea598533257123713}{\_reserved0}}:23;              }
\DoxyCodeLine{319   \} b;                                   }
\DoxyCodeLine{320   uint32\_t w;                            }
\DoxyCodeLine{321 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{322 }
\DoxyCodeLine{323 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{331 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{332 \{}
\DoxyCodeLine{333   \textcolor{keyword}{struct}}
\DoxyCodeLine{334   \{}
\DoxyCodeLine{335     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga00a4d053b2678937d5eff24bbed4502c}{ISR}}:9;                      }
\DoxyCodeLine{336     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6dde7094d813f2cf1f15a074e8a5bc84}{\_reserved0}}:1;               }
\DoxyCodeLine{337     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8056a8330aac830bc717f8f0c711f22}{ICI\_IT\_1}}:6;                 }
\DoxyCodeLine{338     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3500325e2df72683cf6e154497631266}{GE}}:4;                       }
\DoxyCodeLine{339     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga58578dce9df4c8c2be2cea7777522777}{\_reserved1}}:4;               }
\DoxyCodeLine{340     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga560f9d1d4195ead7b39048c838bc3dbb}{T}}:1;                        }
\DoxyCodeLine{341     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85dc6df36a34c2330ea4f31bd5885895}{ICI\_IT\_2}}:2;                 }
\DoxyCodeLine{342     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1ef3767adcaba5c18df11d8677b770b5}{Q}}:1;                        }
\DoxyCodeLine{343     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga045c265f808c50ca55dbfbbb79cb217b}{V}}:1;                        }
\DoxyCodeLine{344     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8293cd5eb16fbbfef49561ab5ef154a8}{C}}:1;                        }
\DoxyCodeLine{345     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaff06bd5e19650a55ea32c331ce57e8a8}{Z}}:1;                        }
\DoxyCodeLine{346     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga062d551e6bacb1336015c9c0ad5e4613}{N}}:1;                        }
\DoxyCodeLine{347   \} b;                                   }
\DoxyCodeLine{348   uint32\_t w;                            }
\DoxyCodeLine{349 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{350 }
\DoxyCodeLine{351 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{352 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{353 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define xPSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define xPSR\_Q\_Msk                         (1UL << xPSR\_Q\_Pos)                            }}
\DoxyCodeLine{367 \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_2\_Pos                  25U                                            }}
\DoxyCodeLine{368 \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_2\_Msk                  (3UL << xPSR\_ICI\_IT\_2\_Pos)                     }}
\DoxyCodeLine{370 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{371 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{373 \textcolor{preprocessor}{\#define xPSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#define xPSR\_GE\_Msk                        (0xFUL << xPSR\_GE\_Pos)                         }}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_1\_Pos                  10U                                            }}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define xPSR\_ICI\_IT\_1\_Msk                  (0x3FUL << xPSR\_ICI\_IT\_1\_Pos)                  }}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{386 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{387 \{}
\DoxyCodeLine{388   \textcolor{keyword}{struct}}
\DoxyCodeLine{389   \{}
\DoxyCodeLine{390     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabaaabc099eaabf0771f4837f7c5a999b}{nPRIV}}:1;                    }
\DoxyCodeLine{391     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1203538c380054c403125c957c1a8dfd}{SPSEL}}:1;                    }
\DoxyCodeLine{392     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacbc51b4f9a2628cfcd3b5208a4784b6c}{FPCA}}:1;                     }
\DoxyCodeLine{393     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6f73ec47a9837c30f4825120add64fa0}{\_reserved0}}:29;              }
\DoxyCodeLine{394   \} b;                                   }
\DoxyCodeLine{395   uint32\_t w;                            }
\DoxyCodeLine{396 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{397 }
\DoxyCodeLine{398 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Pos                    2U                                            }}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Msk                   (1UL << CONTROL\_FPCA\_Pos)                      }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{406 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{421 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{422 \{}
\DoxyCodeLine{423   \_\_IOM uint32\_t ISER[8U];               }
\DoxyCodeLine{424         uint32\_t RESERVED0[24U];}
\DoxyCodeLine{425   \_\_IOM uint32\_t ICER[8U];               }
\DoxyCodeLine{426         uint32\_t RESERVED1[24U];}
\DoxyCodeLine{427   \_\_IOM uint32\_t ISPR[8U];               }
\DoxyCodeLine{428         uint32\_t RESERVED2[24U];}
\DoxyCodeLine{429   \_\_IOM uint32\_t ICPR[8U];               }
\DoxyCodeLine{430         uint32\_t RESERVED3[24U];}
\DoxyCodeLine{431   \_\_IOM uint32\_t IABR[8U];               }
\DoxyCodeLine{432         uint32\_t RESERVED4[56U];}
\DoxyCodeLine{433   \_\_IOM uint8\_t  IP[240U];               }
\DoxyCodeLine{434         uint32\_t RESERVED5[644U];}
\DoxyCodeLine{435   \_\_OM  uint32\_t STIR;                   }
\DoxyCodeLine{436 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{437 }
\DoxyCodeLine{438 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0U                                         }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL }\textcolor{comment}{/*<< NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{455 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{456 \{}
\DoxyCodeLine{457   \_\_IM  uint32\_t CPUID;                  }
\DoxyCodeLine{458   \_\_IOM uint32\_t ICSR;                   }
\DoxyCodeLine{459   \_\_IOM uint32\_t VTOR;                   }
\DoxyCodeLine{460   \_\_IOM uint32\_t AIRCR;                  }
\DoxyCodeLine{461   \_\_IOM uint32\_t SCR;                    }
\DoxyCodeLine{462   \_\_IOM uint32\_t CCR;                    }
\DoxyCodeLine{463   \_\_IOM uint8\_t  SHPR[12U];              }
\DoxyCodeLine{464   \_\_IOM uint32\_t SHCSR;                  }
\DoxyCodeLine{465   \_\_IOM uint32\_t CFSR;                   }
\DoxyCodeLine{466   \_\_IOM uint32\_t HFSR;                   }
\DoxyCodeLine{467   \_\_IOM uint32\_t DFSR;                   }
\DoxyCodeLine{468   \_\_IOM uint32\_t MMFAR;                  }
\DoxyCodeLine{469   \_\_IOM uint32\_t BFAR;                   }
\DoxyCodeLine{470   \_\_IOM uint32\_t AFSR;                   }
\DoxyCodeLine{471   \_\_IM  uint32\_t ID\_PFR[2U];             }
\DoxyCodeLine{472   \_\_IM  uint32\_t ID\_DFR;                 }
\DoxyCodeLine{473   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9c9a1d805f8e99b9fd3ab4f455b6333a}{ID\_AFR}};                 }
\DoxyCodeLine{474   \_\_IM  uint32\_t ID\_MFR[4U];             }
\DoxyCodeLine{475   \_\_IM  uint32\_t ID\_ISAR[5U];            }
\DoxyCodeLine{476         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{477   \_\_IM  uint32\_t CLIDR;                  }
\DoxyCodeLine{478   \_\_IM  uint32\_t CTR;                    }
\DoxyCodeLine{479   \_\_IM  uint32\_t CCSIDR;                 }
\DoxyCodeLine{480   \_\_IOM uint32\_t CSSELR;                 }
\DoxyCodeLine{481   \_\_IOM uint32\_t CPACR;                  }
\DoxyCodeLine{482         uint32\_t RESERVED3[93U];}
\DoxyCodeLine{483   \_\_OM  uint32\_t STIR;                   }
\DoxyCodeLine{484         uint32\_t RESERVED4[15U];}
\DoxyCodeLine{485   \_\_IM  uint32\_t MVFR0;                  }
\DoxyCodeLine{486   \_\_IM  uint32\_t MVFR1;                  }
\DoxyCodeLine{487   \_\_IM  uint32\_t MVFR2;                  }
\DoxyCodeLine{488         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{489   \_\_OM  uint32\_t ICIALLU;                }
\DoxyCodeLine{490         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{491   \_\_OM  uint32\_t ICIMVAU;                }
\DoxyCodeLine{492   \_\_OM  uint32\_t DCIMVAC;                }
\DoxyCodeLine{493   \_\_OM  uint32\_t DCISW;                  }
\DoxyCodeLine{494   \_\_OM  uint32\_t DCCMVAU;                }
\DoxyCodeLine{495   \_\_OM  uint32\_t DCCMVAC;                }
\DoxyCodeLine{496   \_\_OM  uint32\_t DCCSW;                  }
\DoxyCodeLine{497   \_\_OM  uint32\_t DCCIMVAC;               }
\DoxyCodeLine{498   \_\_OM  uint32\_t DCCISW;                 }
\DoxyCodeLine{499         uint32\_t RESERVED7[6U];}
\DoxyCodeLine{500   \_\_IOM uint32\_t ITCMCR;                 }
\DoxyCodeLine{501   \_\_IOM uint32\_t DTCMCR;                 }
\DoxyCodeLine{502   \_\_IOM uint32\_t AHBPCR;                 }
\DoxyCodeLine{503   \_\_IOM uint32\_t CACR;                   }
\DoxyCodeLine{504   \_\_IOM uint32\_t AHBSCR;                 }
\DoxyCodeLine{505         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{506   \_\_IOM uint32\_t ABFSR;                  }
\DoxyCodeLine{507 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{508 }
\DoxyCodeLine{509 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{513 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{514 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{516 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{517 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{519 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{525 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            31U                                            }}
\DoxyCodeLine{527 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)               }}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{535 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{542 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{550 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{556 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{560 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8U                                            }}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Pos             0U                                            }}
\DoxyCodeLine{580 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTRESET\_Msk            (1UL }\textcolor{comment}{/*<< SCB\_AIRCR\_VECTRESET\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{582 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{583 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{586 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{592 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                      18U                                           }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                      17U                                           }}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                      16U                                           }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Pos                9U                                            }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define SCB\_CCR\_STKALIGN\_Msk               (1UL << SCB\_CCR\_STKALIGN\_Pos)                  }}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{608 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Pos          0U                                            }}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define SCB\_CCR\_NONBASETHRDENA\_Msk         (1UL }\textcolor{comment}{/*<< SCB\_CCR\_NONBASETHRDENA\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{620 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18U                                            }}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17U                                            }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16U                                            }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{630 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14U                                            }}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13U                                            }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12U                                            }}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8U                                            }}
\DoxyCodeLine{649 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{652 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3U                                            }}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1U                                            }}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0U                                            }}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL }\textcolor{comment}{/*<< SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)         }}
\DoxyCodeLine{663 \textcolor{comment}{/* SCB Configurable Fault Status Register Definitions */}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16U                                            }}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8U                                            }}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0U                                            }}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL }\textcolor{comment}{/*<< SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{673 \textcolor{comment}{/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 7U)               }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Msk             (1UL << SCB\_CFSR\_MMARVALID\_Pos)                }}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 5U)               }}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Msk               (1UL << SCB\_CFSR\_MLSPERR\_Pos)                  }}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 4U)               }}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Msk               (1UL << SCB\_CFSR\_MSTKERR\_Pos)                  }}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 3U)               }}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Msk             (1UL << SCB\_CFSR\_MUNSTKERR\_Pos)                }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 1U)               }}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Msk              (1UL << SCB\_CFSR\_DACCVIOL\_Pos)                 }}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 0U)               }}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Msk              (1UL }\textcolor{comment}{/*<< SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{692 \textcolor{comment}{/* BusFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 7U)                  }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Msk            (1UL << SCB\_CFSR\_BFARVALID\_Pos)                 }}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 5U)                  }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Msk               (1UL << SCB\_CFSR\_LSPERR\_Pos)                    }}
\DoxyCodeLine{699 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Msk               (1UL << SCB\_CFSR\_STKERR\_Pos)                    }}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Pos             (SCB\_CFSR\_BUSFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Msk             (1UL << SCB\_CFSR\_UNSTKERR\_Pos)                  }}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Pos          (SCB\_CFSR\_BUSFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Msk          (1UL << SCB\_CFSR\_IMPRECISERR\_Pos)               }}
\DoxyCodeLine{708 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Msk            (1UL << SCB\_CFSR\_PRECISERR\_Pos)                 }}
\DoxyCodeLine{711 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Pos              (SCB\_CFSR\_BUSFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Msk              (1UL << SCB\_CFSR\_IBUSERR\_Pos)                   }}
\DoxyCodeLine{714 \textcolor{comment}{/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 9U)                  }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Msk            (1UL << SCB\_CFSR\_DIVBYZERO\_Pos)                 }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 8U)                  }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Msk            (1UL << SCB\_CFSR\_UNALIGNED\_Pos)                 }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Pos                 (SCB\_CFSR\_USGFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Msk                 (1UL << SCB\_CFSR\_NOCP\_Pos)                      }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Msk                (1UL << SCB\_CFSR\_INVPC\_Pos)                     }}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Pos             (SCB\_CFSR\_USGFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Msk             (1UL << SCB\_CFSR\_INVSTATE\_Pos)                  }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Pos           (SCB\_CFSR\_USGFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Msk           (1UL << SCB\_CFSR\_UNDEFINSTR\_Pos)                }}
\DoxyCodeLine{733 \textcolor{comment}{/* SCB Hard Fault Status Register Definitions */}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31U                                            }}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30U                                            }}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1U                                            }}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{743 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4U                                            }}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3U                                            }}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2U                                            }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1U                                            }}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0U                                            }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL }\textcolor{comment}{/*<< SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{759 \textcolor{comment}{/* SCB Cache Level ID Register Definitions */}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Pos                 27U                                            }}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Msk                 (7UL << SCB\_CLIDR\_LOUU\_Pos)                    }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Pos                  24U                                            }}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Msk                  (7UL << SCB\_CLIDR\_LOC\_Pos)                     }}
\DoxyCodeLine{766 \textcolor{comment}{/* SCB Cache Type Register Definitions */}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Pos                 29U                                            }}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Msk                 (7UL << SCB\_CTR\_FORMAT\_Pos)                    }}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Pos                    24U                                            }}
\DoxyCodeLine{771 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Msk                    (0xFUL << SCB\_CTR\_CWG\_Pos)                     }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Pos                    20U                                            }}
\DoxyCodeLine{774 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Msk                    (0xFUL << SCB\_CTR\_ERG\_Pos)                     }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Pos               16U                                            }}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Msk               (0xFUL << SCB\_CTR\_DMINLINE\_Pos)                }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Pos                0U                                            }}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Msk               (0xFUL }\textcolor{comment}{/*<< SCB\_CTR\_IMINLINE\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{782 \textcolor{comment}{/* SCB Cache Size ID Register Definitions */}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Pos                  31U                                            }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Msk                  (1UL << SCB\_CCSIDR\_WT\_Pos)                     }}
\DoxyCodeLine{786 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Pos                  30U                                            }}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Msk                  (1UL << SCB\_CCSIDR\_WB\_Pos)                     }}
\DoxyCodeLine{789 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Pos                  29U                                            }}
\DoxyCodeLine{790 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Msk                  (1UL << SCB\_CCSIDR\_RA\_Pos)                     }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Pos                  28U                                            }}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Msk                  (1UL << SCB\_CCSIDR\_WA\_Pos)                     }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Pos             13U                                            }}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Msk             (0x7FFFUL << SCB\_CCSIDR\_NUMSETS\_Pos)           }}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Pos        3U                                            }}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Msk       (0x3FFUL << SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)      }}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Pos             0U                                            }}
\DoxyCodeLine{802 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Msk            (7UL }\textcolor{comment}{/*<< SCB\_CCSIDR\_LINESIZE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{804 \textcolor{comment}{/* SCB Cache Size Selection Register Definitions */}}
\DoxyCodeLine{805 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Pos                1U                                            }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Msk               (7UL << SCB\_CSSELR\_LEVEL\_Pos)                  }}
\DoxyCodeLine{808 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Pos                  0U                                            }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_CSSELR\_IND\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{811 \textcolor{comment}{/* SCB Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Pos                  0U                                            }}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Msk                 (0x1FFUL }\textcolor{comment}{/*<< SCB\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{815 \textcolor{comment}{/* SCB D-\/Cache Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Msk                  (3UL << SCB\_DCISW\_WAY\_Pos)                     }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Msk                  (0x1FFUL << SCB\_DCISW\_SET\_Pos)                 }}
\DoxyCodeLine{822 \textcolor{comment}{/* SCB D-\/Cache Clean by Set-\/way Register Definitions */}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Msk                  (3UL << SCB\_DCCSW\_WAY\_Pos)                     }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Msk                  (0x1FFUL << SCB\_DCCSW\_SET\_Pos)                 }}
\DoxyCodeLine{829 \textcolor{comment}{/* SCB D-\/Cache Clean and Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Pos                 30U                                            }}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Msk                 (3UL << SCB\_DCCISW\_WAY\_Pos)                    }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Pos                  5U                                            }}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Msk                 (0x1FFUL << SCB\_DCCISW\_SET\_Pos)                }}
\DoxyCodeLine{836 \textcolor{comment}{/* Instruction Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{837 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{838 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Msk                  (0xFUL << SCB\_ITCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{841 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Msk               (1UL << SCB\_ITCMCR\_RETEN\_Pos)                  }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Msk                 (1UL << SCB\_ITCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{847 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_ITCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{849 \textcolor{comment}{/* Data Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{851 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Msk                  (0xFUL << SCB\_DTCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{854 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Msk               (1UL << SCB\_DTCMCR\_RETEN\_Pos)                   }}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Msk                 (1UL << SCB\_DTCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_DTCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{862 \textcolor{comment}{/* AHBP Control Register Definitions */}}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Pos                   1U                                            }}
\DoxyCodeLine{864 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Msk                  (7UL << SCB\_AHBPCR\_SZ\_Pos)                     }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{867 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{869 \textcolor{comment}{/* L1 Cache Control Register Definitions */}}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Pos                2U                                            }}
\DoxyCodeLine{871 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Msk               (1UL << SCB\_CACR\_FORCEWT\_Pos)                  }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Pos                  1U                                            }}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Msk                 (1UL << SCB\_CACR\_ECCEN\_Pos)                    }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Pos                   0U                                            }}
\DoxyCodeLine{877 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_CACR\_SIWT\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{879 \textcolor{comment}{/* AHBS Control Register Definitions */}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Pos           11U                                            }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Msk           (0x1FUL << SCB\_AHBPCR\_INITCOUNT\_Pos)           }}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Pos                 2U                                            }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Msk                (0x1FFUL << SCB\_AHBPCR\_TPRI\_Pos)               }}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Pos                  0U                                            }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Msk                 (3UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_CTL\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{889 \textcolor{comment}{/* Auxiliary Bus Fault Status Register Definitions */}}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Pos              8U                                            }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Msk             (3UL << SCB\_ABFSR\_AXIMTYPE\_Pos)                }}
\DoxyCodeLine{893 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Pos                  4U                                            }}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Msk                 (1UL << SCB\_ABFSR\_EPPB\_Pos)                    }}
\DoxyCodeLine{896 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Pos                  3U                                            }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Msk                 (1UL << SCB\_ABFSR\_AXIM\_Pos)                    }}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Pos                  2U                                            }}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Msk                 (1UL << SCB\_ABFSR\_AHBP\_Pos)                    }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Pos                  1U                                            }}
\DoxyCodeLine{903 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Msk                 (1UL << SCB\_ABFSR\_DTCM\_Pos)                    }}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Pos                  0U                                            }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_ABFSR\_ITCM\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{921 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{922 \{}
\DoxyCodeLine{923         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{924   \_\_IM  uint32\_t ICTR;                   }
\DoxyCodeLine{925   \_\_IOM uint32\_t ACTLR;                  }
\DoxyCodeLine{926 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{927 }
\DoxyCodeLine{928 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0U                                         }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL }\textcolor{comment}{/*<< SCnSCB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{932 \textcolor{comment}{/* Auxiliary Control Register Definitions */}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDYNADD\_Pos         26U                                         }}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDYNADD\_Msk         (1UL << SCnSCB\_ACTLR\_DISDYNADD\_Pos)         }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISISSCH1\_Pos         21U                                         }}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISISSCH1\_Msk         (0x1FUL << SCnSCB\_ACTLR\_DISISSCH1\_Pos)      }}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDI\_Pos             16U                                         }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISDI\_Msk             (0x1FUL << SCnSCB\_ACTLR\_DISDI\_Pos)          }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISCRITAXIRUR\_Pos     15U                                         }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISCRITAXIRUR\_Msk     (1UL << SCnSCB\_ACTLR\_DISCRITAXIRUR\_Pos)     }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISBTACALLOC\_Pos      14U                                         }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISBTACALLOC\_Msk      (1UL << SCnSCB\_ACTLR\_DISBTACALLOC\_Pos)      }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISBTACREAD\_Pos       13U                                         }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISBTACREAD\_Msk       (1UL << SCnSCB\_ACTLR\_DISBTACREAD\_Pos)       }}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISITMATBFLUSH\_Pos    12U                                         }}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISITMATBFLUSH\_Msk    (1UL << SCnSCB\_ACTLR\_DISITMATBFLUSH\_Pos)    }}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISRAMODE\_Pos         11U                                         }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISRAMODE\_Msk         (1UL << SCnSCB\_ACTLR\_DISRAMODE\_Pos)         }}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_FPEXCODIS\_Pos         10U                                         }}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_FPEXCODIS\_Msk         (1UL << SCnSCB\_ACTLR\_FPEXCODIS\_Pos)         }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Pos            2U                                         }}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISFOLD\_Msk           (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)           }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Pos         0U                                         }}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define SCnSCB\_ACTLR\_DISMCYCINT\_Msk        (1UL }\textcolor{comment}{/*<< SCnSCB\_ACTLR\_DISMCYCINT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{979 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{980 \{}
\DoxyCodeLine{981   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{982   \_\_IOM uint32\_t LOAD;                   }
\DoxyCodeLine{983   \_\_IOM uint32\_t VAL;                    }
\DoxyCodeLine{984   \_\_IM  uint32\_t CALIB;                  }
\DoxyCodeLine{985 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{986 }
\DoxyCodeLine{987 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{997 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{998 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1000 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1004 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1008 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{1010 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{1012 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{1013 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{1015 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{1016 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1031 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1032 \{}
\DoxyCodeLine{1033   \_\_OM  \textcolor{keyword}{union}}
\DoxyCodeLine{1034   \{}
\DoxyCodeLine{1035     \_\_OM  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga34ba0660ff57d152a0996ef827095345}{u8}};                 }
\DoxyCodeLine{1036     \_\_OM  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga771c60e40bdf55a52b36f702ab8584a8}{u16}};                }
\DoxyCodeLine{1037     \_\_OM  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4604994097486f922d36a13abe77275d}{u32}};                }
\DoxyCodeLine{1038   \}  PORT [32U];                         }
\DoxyCodeLine{1039         uint32\_t RESERVED0[864U];}
\DoxyCodeLine{1040   \_\_IOM uint32\_t TER;                    }
\DoxyCodeLine{1041         uint32\_t RESERVED1[15U];}
\DoxyCodeLine{1042   \_\_IOM uint32\_t TPR;                    }
\DoxyCodeLine{1043         uint32\_t RESERVED2[15U];}
\DoxyCodeLine{1044   \_\_IOM uint32\_t TCR;                    }
\DoxyCodeLine{1045         uint32\_t RESERVED3[32U];}
\DoxyCodeLine{1046         uint32\_t RESERVED4[43U];}
\DoxyCodeLine{1047   \_\_OM  uint32\_t LAR;                    }
\DoxyCodeLine{1048   \_\_IM  uint32\_t LSR;                    }
\DoxyCodeLine{1049         uint32\_t RESERVED5[6U];}
\DoxyCodeLine{1050   \_\_IM  uint32\_t PID4;                   }
\DoxyCodeLine{1051   \_\_IM  uint32\_t PID5;                   }
\DoxyCodeLine{1052   \_\_IM  uint32\_t PID6;                   }
\DoxyCodeLine{1053   \_\_IM  uint32\_t PID7;                   }
\DoxyCodeLine{1054   \_\_IM  uint32\_t PID0;                   }
\DoxyCodeLine{1055   \_\_IM  uint32\_t PID1;                   }
\DoxyCodeLine{1056   \_\_IM  uint32\_t PID2;                   }
\DoxyCodeLine{1057   \_\_IM  uint32\_t PID3;                   }
\DoxyCodeLine{1058   \_\_IM  uint32\_t CID0;                   }
\DoxyCodeLine{1059   \_\_IM  uint32\_t CID1;                   }
\DoxyCodeLine{1060   \_\_IM  uint32\_t CID2;                   }
\DoxyCodeLine{1061   \_\_IM  uint32\_t CID3;                   }
\DoxyCodeLine{1062 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{1063 }
\DoxyCodeLine{1064 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0U                                            }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFFFFFFFFUL }\textcolor{comment}{/*<< ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1068 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23U                                            }}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Pos             16U                                            }}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define ITM\_TCR\_TraceBusID\_Msk             (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)             }}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10U                                            }}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Pos              8U                                            }}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPrescale\_Msk             (3UL << ITM\_TCR\_TSPrescale\_Pos)                }}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4U                                            }}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{1084 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3U                                            }}
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2U                                            }}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1U                                            }}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{1093 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0U                                            }}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL }\textcolor{comment}{/*<< ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1096 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2U                                            }}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1U                                            }}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0U                                            }}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL }\textcolor{comment}{/*<< ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)                }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1107 }
\DoxyCodeLine{1108 }
\DoxyCodeLine{1119 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1120 \{}
\DoxyCodeLine{1121   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{1122   \_\_IOM uint32\_t CYCCNT;                 }
\DoxyCodeLine{1123   \_\_IOM uint32\_t CPICNT;                 }
\DoxyCodeLine{1124   \_\_IOM uint32\_t EXCCNT;                 }
\DoxyCodeLine{1125   \_\_IOM uint32\_t SLEEPCNT;               }
\DoxyCodeLine{1126   \_\_IOM uint32\_t LSUCNT;                 }
\DoxyCodeLine{1127   \_\_IOM uint32\_t FOLDCNT;                }
\DoxyCodeLine{1128   \_\_IM  uint32\_t PCSR;                   }
\DoxyCodeLine{1129   \_\_IOM uint32\_t COMP0;                  }
\DoxyCodeLine{1130   \_\_IOM uint32\_t MASK0;                  }
\DoxyCodeLine{1131   \_\_IOM uint32\_t FUNCTION0;              }
\DoxyCodeLine{1132         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1133   \_\_IOM uint32\_t COMP1;                  }
\DoxyCodeLine{1134   \_\_IOM uint32\_t MASK1;                  }
\DoxyCodeLine{1135   \_\_IOM uint32\_t FUNCTION1;              }
\DoxyCodeLine{1136         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{1137   \_\_IOM uint32\_t COMP2;                  }
\DoxyCodeLine{1138   \_\_IOM uint32\_t MASK2;                  }
\DoxyCodeLine{1139   \_\_IOM uint32\_t FUNCTION2;              }
\DoxyCodeLine{1140         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{1141   \_\_IOM uint32\_t COMP3;                  }
\DoxyCodeLine{1142   \_\_IOM uint32\_t MASK3;                  }
\DoxyCodeLine{1143   \_\_IOM uint32\_t FUNCTION3;              }
\DoxyCodeLine{1144         uint32\_t RESERVED3[981U];}
\DoxyCodeLine{1145   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4b8037802a3b25e367f0977d86f754ad}{LAR}};                    }
\DoxyCodeLine{1146   \_\_IM  uint32\_t LSR;                    }
\DoxyCodeLine{1147 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{1148 }
\DoxyCodeLine{1149 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22U                                         }}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21U                                         }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20U                                         }}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19U                                         }}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18U                                         }}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17U                                         }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16U                                         }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12U                                         }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10U                                         }}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{1192 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9U                                         }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5U                                         }}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1U                                         }}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0U                                         }}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL }\textcolor{comment}{/*<< DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1204 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0U                                         }}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1208 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0U                                         }}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1212 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0U                                         }}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL }\textcolor{comment}{/*<< DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1216 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0U                                         }}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1220 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0U                                         }}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL }\textcolor{comment}{/*<< DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1224 \textcolor{comment}{/* DWT Comparator Mask Register Definitions */}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Pos                   0U                                         }}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define DWT\_MASK\_MASK\_Msk                  (0x1FUL }\textcolor{comment}{/*<< DWT\_MASK\_MASK\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1228 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Pos        16U                                         }}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR1\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)      }}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Pos        12U                                         }}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVADDR0\_Msk        (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)      }}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Pos            9U                                         }}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_LNK1ENA\_Msk           (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)         }}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Pos         8U                                         }}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVMATCH\_Msk        (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)      }}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Pos           7U                                         }}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_CYCMATCH\_Msk          (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)        }}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Pos          5U                                         }}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_EMITRANGE\_Msk         (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)       }}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Pos           0U                                         }}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_FUNCTION\_Msk          (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_FUNCTION\_Pos*/}\textcolor{preprocessor}{)     }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1257 }
\DoxyCodeLine{1258 }
\DoxyCodeLine{1269 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1270 \{}
\DoxyCodeLine{1271   \_\_IM  uint32\_t SSPSR;                  }
\DoxyCodeLine{1272   \_\_IOM uint32\_t CSPSR;                  }
\DoxyCodeLine{1273         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{1274   \_\_IOM uint32\_t ACPR;                   }
\DoxyCodeLine{1275         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{1276   \_\_IOM uint32\_t SPPR;                   }
\DoxyCodeLine{1277         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{1278   \_\_IM  uint32\_t FFSR;                   }
\DoxyCodeLine{1279   \_\_IOM uint32\_t FFCR;                   }
\DoxyCodeLine{1280   \_\_IM  uint32\_t FSCR;                   }
\DoxyCodeLine{1281         uint32\_t RESERVED3[759U];}
\DoxyCodeLine{1282   \_\_IM  uint32\_t TRIGGER;                }
\DoxyCodeLine{1283   \_\_IM  uint32\_t FIFO0;                  }
\DoxyCodeLine{1284   \_\_IM  uint32\_t ITATBCTR2;              }
\DoxyCodeLine{1285         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1286   \_\_IM  uint32\_t ITATBCTR0;              }
\DoxyCodeLine{1287   \_\_IM  uint32\_t FIFO1;                  }
\DoxyCodeLine{1288   \_\_IOM uint32\_t ITCTRL;                 }
\DoxyCodeLine{1289         uint32\_t RESERVED5[39U];}
\DoxyCodeLine{1290   \_\_IOM uint32\_t CLAIMSET;               }
\DoxyCodeLine{1291   \_\_IOM uint32\_t CLAIMCLR;               }
\DoxyCodeLine{1292         uint32\_t RESERVED7[8U];}
\DoxyCodeLine{1293   \_\_IM  uint32\_t DEVID;                  }
\DoxyCodeLine{1294   \_\_IM  uint32\_t DEVTYPE;                }
\DoxyCodeLine{1295 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{1296 }
\DoxyCodeLine{1297 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0U                                         }}
\DoxyCodeLine{1299 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_PRESCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1301 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{1302 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1305 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{1318 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{1320 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{1325 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0U                                         }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL }\textcolor{comment}{/*<< TPI\_TRIGGER\_TRIGGER\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{1329 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x1UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x1UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1339 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16U                                         }}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8U                                         }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0U                                         }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO0\_ETM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1351 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2\_Pos          0U                                         }}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY2\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY2\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1\_Pos          0U                                         }}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY1\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY1\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1358 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x1UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x1UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16U                                         }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8U                                         }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0U                                         }}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO1\_ITM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1380 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2\_Pos          0U                                         }}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY2\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY2\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1\_Pos          0U                                         }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY1\_Msk         (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY1\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1387 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0U                                         }}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_ITCTRL\_Mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1391 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{1393 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6U                                         }}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5U                                         }}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0U                                         }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL }\textcolor{comment}{/*<< TPI\_DEVID\_NrTraceInput\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1410 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             4U                                         }}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           0U                                         }}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)         }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1418 }
\DoxyCodeLine{1419 }
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1431 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1432 \{}
\DoxyCodeLine{1433   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{1434   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{1435   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{1436   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{1437   \_\_IOM uint32\_t RASR;                   }
\DoxyCodeLine{1438   \_\_IOM uint32\_t RBAR\_A1;                }
\DoxyCodeLine{1439   \_\_IOM uint32\_t RASR\_A1;                }
\DoxyCodeLine{1440   \_\_IOM uint32\_t RBAR\_A2;                }
\DoxyCodeLine{1441   \_\_IOM uint32\_t RASR\_A2;                }
\DoxyCodeLine{1442   \_\_IOM uint32\_t RBAR\_A3;                }
\DoxyCodeLine{1443   \_\_IOM uint32\_t RASR\_A3;                }
\DoxyCodeLine{1444 \} MPU\_Type;}
\DoxyCodeLine{1445 }
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  4U}}
\DoxyCodeLine{1447 }
\DoxyCodeLine{1448 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1458 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1468 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1472 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5U                                            }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Pos                  4U                                            }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define MPU\_RBAR\_VALID\_Msk                 (1UL << MPU\_RBAR\_VALID\_Pos)                    }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Pos                 0U                                            }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define MPU\_RBAR\_REGION\_Msk                (0xFUL }\textcolor{comment}{/*<< MPU\_RBAR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1482 \textcolor{comment}{/* MPU Region Attribute and Size Register Definitions */}}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Pos                 16U                                            }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define MPU\_RASR\_ATTRS\_Msk                 (0xFFFFUL << MPU\_RASR\_ATTRS\_Pos)               }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Pos                    28U                                            }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define MPU\_RASR\_XN\_Msk                    (1UL << MPU\_RASR\_XN\_Pos)                       }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Pos                    24U                                            }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define MPU\_RASR\_AP\_Msk                    (0x7UL << MPU\_RASR\_AP\_Pos)                     }}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Pos                   19U                                            }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define MPU\_RASR\_TEX\_Msk                   (0x7UL << MPU\_RASR\_TEX\_Pos)                    }}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Pos                     18U                                            }}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define MPU\_RASR\_S\_Msk                     (1UL << MPU\_RASR\_S\_Pos)                        }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Pos                     17U                                            }}
\DoxyCodeLine{1499 \textcolor{preprocessor}{\#define MPU\_RASR\_C\_Msk                     (1UL << MPU\_RASR\_C\_Pos)                        }}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Pos                     16U                                            }}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define MPU\_RASR\_B\_Msk                     (1UL << MPU\_RASR\_B\_Pos)                        }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Pos                    8U                                            }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define MPU\_RASR\_SRD\_Msk                   (0xFFUL << MPU\_RASR\_SRD\_Pos)                   }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Pos                   1U                                            }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define MPU\_RASR\_SIZE\_Msk                  (0x1FUL << MPU\_RASR\_SIZE\_Pos)                  }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define MPU\_RASR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_RASR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1515 }
\DoxyCodeLine{1516 }
\DoxyCodeLine{1527 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1528 \{}
\DoxyCodeLine{1529         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1530   \_\_IOM uint32\_t FPCCR;                  }
\DoxyCodeLine{1531   \_\_IOM uint32\_t FPCAR;                  }
\DoxyCodeLine{1532   \_\_IOM uint32\_t FPDSCR;                 }
\DoxyCodeLine{1533   \_\_IM  uint32\_t MVFR0;                  }
\DoxyCodeLine{1534   \_\_IM  uint32\_t MVFR1;                  }
\DoxyCodeLine{1535   \_\_IM  uint32\_t MVFR2;                  }
\DoxyCodeLine{1536 \} \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{1537 }
\DoxyCodeLine{1538 \textcolor{comment}{/* Floating-\/Point Context Control Register Definitions */}}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31U                                            }}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30U                                            }}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8U                                            }}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6U                                            }}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5U                                            }}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4U                                            }}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3U                                            }}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1U                                            }}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0U                                            }}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL }\textcolor{comment}{/*<< FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1566 \textcolor{comment}{/* Floating-\/Point Context Address Register Definitions */}}
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3U                                            }}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{1570 \textcolor{comment}{/* Floating-\/Point Default Status Control Register Definitions */}}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26U                                            }}
\DoxyCodeLine{1572 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25U                                            }}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24U                                            }}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22U                                            }}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{1583 \textcolor{comment}{/* Media and FP Feature Register 0 Definitions */}}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28U                                            }}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24U                                            }}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20U                                            }}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16U                                            }}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12U                                            }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8U                                            }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4U                                            }}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0U                                            }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR0\_A\_SIMD\_registers\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1608 \textcolor{comment}{/* Media and FP Feature Register 1 Definitions */}}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28U                                            }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24U                                            }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4U                                            }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0U                                            }}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR1\_FtZ\_mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1621 \textcolor{comment}{/* Media and FP Feature Register 2 Definitions */}}
\DoxyCodeLine{1622 }
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define FPU\_MVFR2\_VFP\_Misc\_Pos              4U                                            }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define FPU\_MVFR2\_VFP\_Misc\_Msk             (0xFUL << FPU\_MVFR2\_VFP\_Misc\_Pos)              }}
\DoxyCodeLine{1639 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1640 \{}
\DoxyCodeLine{1641   \_\_IOM uint32\_t DHCSR;                  }
\DoxyCodeLine{1642   \_\_OM  uint32\_t DCRSR;                  }
\DoxyCodeLine{1643   \_\_IOM uint32\_t DCRDR;                  }
\DoxyCodeLine{1644   \_\_IOM uint32\_t DEMCR;                  }
\DoxyCodeLine{1645 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{1646 }
\DoxyCodeLine{1647 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5U                                            }}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{1682 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1684 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1691 \textcolor{comment}{/* Debug Exception and Monitor Control Register Definitions */}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24U                                            }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19U                                            }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18U                                            }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17U                                            }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16U                                            }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9U                                            }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8U                                            }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7U                                            }}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6U                                            }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5U                                            }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4U                                            }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{1748 }
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{1756 }
\DoxyCodeLine{1767 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define SCS\_BASE            (0xE000E000UL)                            }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define ITM\_BASE            (0xE0000000UL)                            }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define DWT\_BASE            (0xE0001000UL)                            }}
\DoxyCodeLine{1771 \textcolor{preprocessor}{\#define TPI\_BASE            (0xE0040000UL)                            }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define CoreDebug\_BASE      (0xE000EDF0UL)                            }}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                    }}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                    }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                    }}
\DoxyCodeLine{1777 \textcolor{preprocessor}{\#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE      )   }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define SCB                 ((SCB\_Type       *)     SCB\_BASE      )   }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE  )   }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE     )   }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define ITM                 ((ITM\_Type       *)     ITM\_BASE      )   }}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define DWT                 ((DWT\_Type       *)     DWT\_BASE      )   }}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define TPI                 ((TPI\_Type       *)     TPI\_BASE      )   }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE)   }}
\DoxyCodeLine{1786 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1787 \textcolor{preprocessor}{  \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                    }}
\DoxyCodeLine{1788 \textcolor{preprocessor}{  \#define MPU               ((MPU\_Type       *)     MPU\_BASE      )   }}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1790 }
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define FPU\_BASE            (SCS\_BASE +  0x0F30UL)                    }}
\DoxyCodeLine{1792 \textcolor{preprocessor}{\#define FPU                 ((FPU\_Type       *)     FPU\_BASE      )   }}
\DoxyCodeLine{1798 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{1799 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{1800 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{1801 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{1802 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{1803 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{1804 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{1805 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{1812 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{1821 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1822 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{1823 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1824 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{1827 \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{1828 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{1829 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{1830 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{1831 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{1832 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{1833 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{1834 \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{1835 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{1836 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{1837 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1839 }
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{1841 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1842 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{1843 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{1844 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1846 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{1847 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1849 }
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{1851 }
\DoxyCodeLine{1852 }
\DoxyCodeLine{1853 \textcolor{comment}{/* The following EXC\_RETURN values are saved the LR on exception entry */}}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER         (0xFFFFFFF1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP      (0xFFFFFFF9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1856 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP      (0xFFFFFFFDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define EXC\_RETURN\_HANDLER\_FPU     (0xFFFFFFE1UL)     }\textcolor{comment}{/* return to Handler mode, uses MSP after return, restore floating-\/point state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_MSP\_FPU  (0xFFFFFFE9UL)     }\textcolor{comment}{/* return to Thread mode, uses MSP after return, restore floating-\/point state  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define EXC\_RETURN\_THREAD\_PSP\_FPU  (0xFFFFFFEDUL)     }\textcolor{comment}{/* return to Thread mode, uses PSP after return, restore floating-\/point state  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1860 }
\DoxyCodeLine{1861 }
\DoxyCodeLine{1871 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \_\_NVIC\_SetPriorityGrouping(uint32\_t PriorityGroup)}
\DoxyCodeLine{1872 \{}
\DoxyCodeLine{1873   uint32\_t reg\_value;}
\DoxyCodeLine{1874   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{1875 }
\DoxyCodeLine{1876   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{1877   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})); \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{1878   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{1879                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{1880                 (PriorityGroupTmp << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}})  );              \textcolor{comment}{/* Insert write key and priority group */}}
\DoxyCodeLine{1881   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{1882 \}}
\DoxyCodeLine{1883 }
\DoxyCodeLine{1884 }
\DoxyCodeLine{1890 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae1de06155d072758b3453edb07d12459}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1891 \{}
\DoxyCodeLine{1892   \textcolor{keywordflow}{return} ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{1893 \}}
\DoxyCodeLine{1894 }
\DoxyCodeLine{1895 }
\DoxyCodeLine{1902 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1903 \{}
\DoxyCodeLine{1904   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1905   \{}
\DoxyCodeLine{1906     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{1907     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1908     \_\_COMPILER\_BARRIER();}
\DoxyCodeLine{1909   \}}
\DoxyCodeLine{1910 \}}
\DoxyCodeLine{1911 }
\DoxyCodeLine{1912 }
\DoxyCodeLine{1921 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1922 \{}
\DoxyCodeLine{1923   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1924   \{}
\DoxyCodeLine{1925     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1926   \}}
\DoxyCodeLine{1927   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1928   \{}
\DoxyCodeLine{1929     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1930   \}}
\DoxyCodeLine{1931 \}}
\DoxyCodeLine{1932 }
\DoxyCodeLine{1933 }
\DoxyCodeLine{1940 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1941 \{}
\DoxyCodeLine{1942   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1943   \{}
\DoxyCodeLine{1944     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1945     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{1946     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{1947   \}}
\DoxyCodeLine{1948 \}}
\DoxyCodeLine{1949 }
\DoxyCodeLine{1950 }
\DoxyCodeLine{1959 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1960 \{}
\DoxyCodeLine{1961   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1962   \{}
\DoxyCodeLine{1963     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{1964   \}}
\DoxyCodeLine{1965   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1966   \{}
\DoxyCodeLine{1967     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{1968   \}}
\DoxyCodeLine{1969 \}}
\DoxyCodeLine{1970 }
\DoxyCodeLine{1971 }
\DoxyCodeLine{1978 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1979 \{}
\DoxyCodeLine{1980   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1981   \{}
\DoxyCodeLine{1982     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1983   \}}
\DoxyCodeLine{1984 \}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1986 }
\DoxyCodeLine{1993 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{1994 \{}
\DoxyCodeLine{1995   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{1996   \{}
\DoxyCodeLine{1997     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{1998   \}}
\DoxyCodeLine{1999 \}}
\DoxyCodeLine{2000 }
\DoxyCodeLine{2001 }
\DoxyCodeLine{2010 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2011 \{}
\DoxyCodeLine{2012   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2013   \{}
\DoxyCodeLine{2014     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2015   \}}
\DoxyCodeLine{2016   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2017   \{}
\DoxyCodeLine{2018     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2019   \}}
\DoxyCodeLine{2020 \}}
\DoxyCodeLine{2021 }
\DoxyCodeLine{2022 }
\DoxyCodeLine{2032 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{2033 \{}
\DoxyCodeLine{2034   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2035   \{}
\DoxyCodeLine{2036     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[((uint32\_t)IRQn)]                = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2037   \}}
\DoxyCodeLine{2038   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2039   \{}
\DoxyCodeLine{2040     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2041   \}}
\DoxyCodeLine{2042 \}}
\DoxyCodeLine{2043 }
\DoxyCodeLine{2044 }
\DoxyCodeLine{2054 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2055 \{}
\DoxyCodeLine{2056 }
\DoxyCodeLine{2057   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2058   \{}
\DoxyCodeLine{2059     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IP[((uint32\_t)IRQn)]                >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2060   \}}
\DoxyCodeLine{2061   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2062   \{}
\DoxyCodeLine{2063     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2064   \}}
\DoxyCodeLine{2065 \}}
\DoxyCodeLine{2066 }
\DoxyCodeLine{2067 }
\DoxyCodeLine{2079 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{2080 \{}
\DoxyCodeLine{2081   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2082   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2083   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2084 }
\DoxyCodeLine{2085   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2086   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2087 }
\DoxyCodeLine{2088   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{2089            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{2090            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{2091          );}
\DoxyCodeLine{2092 \}}
\DoxyCodeLine{2093 }
\DoxyCodeLine{2094 }
\DoxyCodeLine{2106 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{2107 \{}
\DoxyCodeLine{2108   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2109   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2110   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2111 }
\DoxyCodeLine{2112   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2113   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2114 }
\DoxyCodeLine{2115   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{2116   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{2117 \}}
\DoxyCodeLine{2118 }
\DoxyCodeLine{2119 }
\DoxyCodeLine{2129 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{2130 \{}
\DoxyCodeLine{2131   uint32\_t vectors = (uint32\_t )\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2132   (* (\textcolor{keywordtype}{int} *) (vectors + ((int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET) * 4)) = vector;}
\DoxyCodeLine{2133   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2134 \}}
\DoxyCodeLine{2135 }
\DoxyCodeLine{2136 }
\DoxyCodeLine{2145 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2146 \{}
\DoxyCodeLine{2147   uint32\_t vectors = (uint32\_t )\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2148   return (uint32\_t)(* (\textcolor{keywordtype}{int} *) (vectors + ((int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET) * 4));}
\DoxyCodeLine{2149 \}}
\DoxyCodeLine{2150 }
\DoxyCodeLine{2151 }
\DoxyCodeLine{2156 \_\_NO\_RETURN \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2157 \{}
\DoxyCodeLine{2158   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{2159 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{2160   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = (uint32\_t)((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})    |}
\DoxyCodeLine{2161                            (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{2162                             \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}    );         \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{2163   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{2164 }
\DoxyCodeLine{2165   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{2166   \{}
\DoxyCodeLine{2167     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2168   \}}
\DoxyCodeLine{2169 \}}
\DoxyCodeLine{2170 }
\DoxyCodeLine{2174 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2175 }
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2177 }
\DoxyCodeLine{2178 \textcolor{preprocessor}{\#include "{}mpu\_armv7.h"{}}}
\DoxyCodeLine{2179 }
\DoxyCodeLine{2180 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2181 }
\DoxyCodeLine{2182 }
\DoxyCodeLine{2183 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2199 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2200 \{}
\DoxyCodeLine{2201   uint32\_t mvfr0;}
\DoxyCodeLine{2202 }
\DoxyCodeLine{2203   mvfr0 = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>MVFR0;}
\DoxyCodeLine{2204   \textcolor{keywordflow}{if}      ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x220U)}
\DoxyCodeLine{2205   \{}
\DoxyCodeLine{2206     \textcolor{keywordflow}{return} 2U;           \textcolor{comment}{/* Double + Single precision FPU */}}
\DoxyCodeLine{2207   \}}
\DoxyCodeLine{2208   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x020U)}
\DoxyCodeLine{2209   \{}
\DoxyCodeLine{2210     \textcolor{keywordflow}{return} 1U;           \textcolor{comment}{/* Single precision FPU */}}
\DoxyCodeLine{2211   \}}
\DoxyCodeLine{2212   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2213   \{}
\DoxyCodeLine{2214     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{2215   \}}
\DoxyCodeLine{2216 \}}
\DoxyCodeLine{2217 }
\DoxyCodeLine{2222 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  Cache functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2230 \textcolor{comment}{/* Cache Size ID Register Macros */}}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define CCSIDR\_WAYS(x)         (((x) \& SCB\_CCSIDR\_ASSOCIATIVITY\_Msk) >> SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)}}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define CCSIDR\_SETS(x)         (((x) \& SCB\_CCSIDR\_NUMSETS\_Msk      ) >> SCB\_CCSIDR\_NUMSETS\_Pos      )}}
\DoxyCodeLine{2233 }
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define \_\_SCB\_DCACHE\_LINE\_SIZE  32U }}
\DoxyCodeLine{2235 \textcolor{preprocessor}{\#define \_\_SCB\_ICACHE\_LINE\_SIZE  32U }}
\DoxyCodeLine{2241 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga980ffe52af778f2535ccc52f25f9a7de}{SCB\_EnableICache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2242 \{}
\DoxyCodeLine{2243 \textcolor{preprocessor}{  \#if defined (\_\_ICACHE\_PRESENT) \&\& (\_\_ICACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2244     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}{SCB\_CCR\_IC\_Msk}}) \textcolor{keywordflow}{return};  \textcolor{comment}{/* return if ICache is already enabled */}}
\DoxyCodeLine{2245 }
\DoxyCodeLine{2246     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2247     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2248     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>ICIALLU = 0UL;                     \textcolor{comment}{/* invalidate I-\/Cache */}}
\DoxyCodeLine{2249     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2250     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2251     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR |=  (uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}{SCB\_CCR\_IC\_Msk}};  \textcolor{comment}{/* enable I-\/Cache */}}
\DoxyCodeLine{2252     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2253     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2254 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2255 \}}
\DoxyCodeLine{2256 }
\DoxyCodeLine{2257 }
\DoxyCodeLine{2262 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga56baa06298799dea5f207d4c12d9d4a6}{SCB\_DisableICache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2263 \{}
\DoxyCodeLine{2264 \textcolor{preprocessor}{  \#if defined (\_\_ICACHE\_PRESENT) \&\& (\_\_ICACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2265     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2266     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2267     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR \&= \string~(uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2ff8f5957edac919e28b536aa6c0a59}{SCB\_CCR\_IC\_Msk}};  \textcolor{comment}{/* disable I-\/Cache */}}
\DoxyCodeLine{2268     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>ICIALLU = 0UL;                     \textcolor{comment}{/* invalidate I-\/Cache */}}
\DoxyCodeLine{2269     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2270     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2271 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2272 \}}
\DoxyCodeLine{2273 }
\DoxyCodeLine{2274 }
\DoxyCodeLine{2279 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga62419cb7e6773e3d9236f14e458c1b05}{SCB\_InvalidateICache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2280 \{}
\DoxyCodeLine{2281 \textcolor{preprocessor}{  \#if defined (\_\_ICACHE\_PRESENT) \&\& (\_\_ICACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2282     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2283     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2284     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>ICIALLU = 0UL;}
\DoxyCodeLine{2285     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2286     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2287 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2288 \}}
\DoxyCodeLine{2289 }
\DoxyCodeLine{2290 }
\DoxyCodeLine{2299 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gaf6bed290ff6916337b0ce6c09131f699}{SCB\_InvalidateICache\_by\_Addr}} (\textcolor{keywordtype}{void} *addr, int32\_t isize)}
\DoxyCodeLine{2300 \{}
\DoxyCodeLine{2301 \textcolor{preprocessor}{  \#if defined (\_\_ICACHE\_PRESENT) \&\& (\_\_ICACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2302     \textcolor{keywordflow}{if} ( isize > 0 ) \{}
\DoxyCodeLine{2303        int32\_t op\_size = isize + (((uint32\_t)addr) \& (\mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gadd99421e7a7d7121063ef94b49f97e90}{\_\_SCB\_ICACHE\_LINE\_SIZE}} -\/ 1U));}
\DoxyCodeLine{2304       uint32\_t op\_addr = (uint32\_t)addr \textcolor{comment}{/* \& \string~(\_\_SCB\_ICACHE\_LINE\_SIZE -\/ 1U) */};}
\DoxyCodeLine{2305 }
\DoxyCodeLine{2306       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2307 }
\DoxyCodeLine{2308       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2309         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>ICIMVAU = op\_addr;             \textcolor{comment}{/* register accepts only 32byte aligned values, only bits 31..5 are valid */}}
\DoxyCodeLine{2310         op\_addr += \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gadd99421e7a7d7121063ef94b49f97e90}{\_\_SCB\_ICACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2311         op\_size -\/= \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gadd99421e7a7d7121063ef94b49f97e90}{\_\_SCB\_ICACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2312       \} \textcolor{keywordflow}{while} ( op\_size > 0 );}
\DoxyCodeLine{2313 }
\DoxyCodeLine{2314       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2315       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2316     \}}
\DoxyCodeLine{2317 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2318 \}}
\DoxyCodeLine{2319 }
\DoxyCodeLine{2320 }
\DoxyCodeLine{2325 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga3861db932100ccb53f994e2cc68ed79c}{SCB\_EnableDCache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2326 \{}
\DoxyCodeLine{2327 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2328     uint32\_t ccsidr;}
\DoxyCodeLine{2329     uint32\_t sets;}
\DoxyCodeLine{2330     uint32\_t ways;}
\DoxyCodeLine{2331 }
\DoxyCodeLine{2332     \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}{SCB\_CCR\_DC\_Msk}}) \textcolor{keywordflow}{return};  \textcolor{comment}{/* return if DCache is already enabled */}}
\DoxyCodeLine{2333 }
\DoxyCodeLine{2334     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CSSELR = 0U;                       \textcolor{comment}{/* select Level 1 data cache */}}
\DoxyCodeLine{2335     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2336 }
\DoxyCodeLine{2337     ccsidr = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCSIDR;}
\DoxyCodeLine{2338 }
\DoxyCodeLine{2339                                             \textcolor{comment}{/* invalidate D-\/Cache */}}
\DoxyCodeLine{2340     sets = (uint32\_t)(CCSIDR\_SETS(ccsidr));}
\DoxyCodeLine{2341     \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2342       ways = (uint32\_t)(CCSIDR\_WAYS(ccsidr));}
\DoxyCodeLine{2343       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2344         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCISW = (((sets << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaea6bd5b7d1c47c7db06afdecc6e49281}{SCB\_DCISW\_SET\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab08fbef94f7d068a7c0217e074c697f9}{SCB\_DCISW\_SET\_Msk}}) |}
\DoxyCodeLine{2345                       ((ways << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa6a2a5e1707c9ef277e67dacd4e247fd}{SCB\_DCISW\_WAY\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabfe6096a36807e0b7e1d09a06ef1d750}{SCB\_DCISW\_WAY\_Msk}})  );}
\DoxyCodeLine{2346 \textcolor{preprocessor}{        \#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{2347           \_\_schedule\_barrier();}
\DoxyCodeLine{2348 \textcolor{preprocessor}{        \#endif}}
\DoxyCodeLine{2349       \} \textcolor{keywordflow}{while} (ways-\/-\/ != 0U);}
\DoxyCodeLine{2350     \} \textcolor{keywordflow}{while}(sets-\/-\/ != 0U);}
\DoxyCodeLine{2351     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2352 }
\DoxyCodeLine{2353     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR |=  (uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}{SCB\_CCR\_DC\_Msk}};  \textcolor{comment}{/* enable D-\/Cache */}}
\DoxyCodeLine{2354 }
\DoxyCodeLine{2355     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2356     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2357 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2358 \}}
\DoxyCodeLine{2359 }
\DoxyCodeLine{2360 }
\DoxyCodeLine{2365 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gafe64b44d1a61483a947e44a77a9d3287}{SCB\_DisableDCache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2366 \{}
\DoxyCodeLine{2367 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2368     uint32\_t ccsidr;}
\DoxyCodeLine{2369     uint32\_t sets;}
\DoxyCodeLine{2370     uint32\_t ways;}
\DoxyCodeLine{2371 }
\DoxyCodeLine{2372     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CSSELR = 0U;                       \textcolor{comment}{/* select Level 1 data cache */}}
\DoxyCodeLine{2373     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2374 }
\DoxyCodeLine{2375     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCR \&= \string~(uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga57b3909dff40a9c28ec50991e4202678}{SCB\_CCR\_DC\_Msk}};  \textcolor{comment}{/* disable D-\/Cache */}}
\DoxyCodeLine{2376     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2377 }
\DoxyCodeLine{2378     ccsidr = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCSIDR;}
\DoxyCodeLine{2379 }
\DoxyCodeLine{2380                                             \textcolor{comment}{/* clean \& invalidate D-\/Cache */}}
\DoxyCodeLine{2381     sets = (uint32\_t)(CCSIDR\_SETS(ccsidr));}
\DoxyCodeLine{2382     \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2383       ways = (uint32\_t)(CCSIDR\_WAYS(ccsidr));}
\DoxyCodeLine{2384       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2385         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCCISW = (((sets << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga525f1bb9849e89b3eafbd53dcd51e296}{SCB\_DCCISW\_SET\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf1b0bea5ab77d4ad7d5c21e77ca463ad}{SCB\_DCCISW\_SET\_Msk}}) |}
\DoxyCodeLine{2386                        ((ways << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa90bd0b36679219d6a2144eba6eb96cd}{SCB\_DCCISW\_WAY\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2269bbe0bc7705e1da8f5ee0f581054}{SCB\_DCCISW\_WAY\_Msk}})  );}
\DoxyCodeLine{2387 \textcolor{preprocessor}{        \#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{2388           \_\_schedule\_barrier();}
\DoxyCodeLine{2389 \textcolor{preprocessor}{        \#endif}}
\DoxyCodeLine{2390       \} \textcolor{keywordflow}{while} (ways-\/-\/ != 0U);}
\DoxyCodeLine{2391     \} \textcolor{keywordflow}{while}(sets-\/-\/ != 0U);}
\DoxyCodeLine{2392 }
\DoxyCodeLine{2393     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2394     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2395 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2396 \}}
\DoxyCodeLine{2397 }
\DoxyCodeLine{2398 }
\DoxyCodeLine{2403 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga99fe43c224644881935de135ceaa2dd9}{SCB\_InvalidateDCache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2404 \{}
\DoxyCodeLine{2405 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2406     uint32\_t ccsidr;}
\DoxyCodeLine{2407     uint32\_t sets;}
\DoxyCodeLine{2408     uint32\_t ways;}
\DoxyCodeLine{2409 }
\DoxyCodeLine{2410     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CSSELR = 0U;                       \textcolor{comment}{/* select Level 1 data cache */}}
\DoxyCodeLine{2411     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2412 }
\DoxyCodeLine{2413     ccsidr = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCSIDR;}
\DoxyCodeLine{2414 }
\DoxyCodeLine{2415                                             \textcolor{comment}{/* invalidate D-\/Cache */}}
\DoxyCodeLine{2416     sets = (uint32\_t)(CCSIDR\_SETS(ccsidr));}
\DoxyCodeLine{2417     \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2418       ways = (uint32\_t)(CCSIDR\_WAYS(ccsidr));}
\DoxyCodeLine{2419       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2420         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCISW = (((sets << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaea6bd5b7d1c47c7db06afdecc6e49281}{SCB\_DCISW\_SET\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gab08fbef94f7d068a7c0217e074c697f9}{SCB\_DCISW\_SET\_Msk}}) |}
\DoxyCodeLine{2421                       ((ways << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa6a2a5e1707c9ef277e67dacd4e247fd}{SCB\_DCISW\_WAY\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gabfe6096a36807e0b7e1d09a06ef1d750}{SCB\_DCISW\_WAY\_Msk}})  );}
\DoxyCodeLine{2422 \textcolor{preprocessor}{        \#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{2423           \_\_schedule\_barrier();}
\DoxyCodeLine{2424 \textcolor{preprocessor}{        \#endif}}
\DoxyCodeLine{2425       \} \textcolor{keywordflow}{while} (ways-\/-\/ != 0U);}
\DoxyCodeLine{2426     \} \textcolor{keywordflow}{while}(sets-\/-\/ != 0U);}
\DoxyCodeLine{2427 }
\DoxyCodeLine{2428     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2429     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2430 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2431 \}}
\DoxyCodeLine{2432 }
\DoxyCodeLine{2433 }
\DoxyCodeLine{2438 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gaf5585be5547cc60585d702a6129f4c17}{SCB\_CleanDCache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2439 \{}
\DoxyCodeLine{2440 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2441     uint32\_t ccsidr;}
\DoxyCodeLine{2442     uint32\_t sets;}
\DoxyCodeLine{2443     uint32\_t ways;}
\DoxyCodeLine{2444 }
\DoxyCodeLine{2445     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CSSELR = 0U;                       \textcolor{comment}{/* select Level 1 data cache */}}
\DoxyCodeLine{2446     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2447 }
\DoxyCodeLine{2448     ccsidr = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCSIDR;}
\DoxyCodeLine{2449 }
\DoxyCodeLine{2450                                             \textcolor{comment}{/* clean D-\/Cache */}}
\DoxyCodeLine{2451     sets = (uint32\_t)(CCSIDR\_SETS(ccsidr));}
\DoxyCodeLine{2452     \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2453       ways = (uint32\_t)(CCSIDR\_WAYS(ccsidr));}
\DoxyCodeLine{2454       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2455         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCCSW = (((sets << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gae93985adc38a127bc8dc909ac58e8fea}{SCB\_DCCSW\_SET\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga669e16d98c8ea0e66afb04641971d98c}{SCB\_DCCSW\_SET\_Msk}}) |}
\DoxyCodeLine{2456                       ((ways << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga6cac2d69791e13af276d8306c796925f}{SCB\_DCCSW\_WAY\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8374e67655ac524284c9bb59eb2efa23}{SCB\_DCCSW\_WAY\_Msk}})  );}
\DoxyCodeLine{2457 \textcolor{preprocessor}{        \#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{2458           \_\_schedule\_barrier();}
\DoxyCodeLine{2459 \textcolor{preprocessor}{        \#endif}}
\DoxyCodeLine{2460       \} \textcolor{keywordflow}{while} (ways-\/-\/ != 0U);}
\DoxyCodeLine{2461     \} \textcolor{keywordflow}{while}(sets-\/-\/ != 0U);}
\DoxyCodeLine{2462 }
\DoxyCodeLine{2463     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2464     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2465 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2466 \}}
\DoxyCodeLine{2467 }
\DoxyCodeLine{2468 }
\DoxyCodeLine{2473 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga5b22ca58709fadc326da83197a2f28bb}{SCB\_CleanInvalidateDCache}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2474 \{}
\DoxyCodeLine{2475 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2476     uint32\_t ccsidr;}
\DoxyCodeLine{2477     uint32\_t sets;}
\DoxyCodeLine{2478     uint32\_t ways;}
\DoxyCodeLine{2479 }
\DoxyCodeLine{2480     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CSSELR = 0U;                       \textcolor{comment}{/* select Level 1 data cache */}}
\DoxyCodeLine{2481     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2482 }
\DoxyCodeLine{2483     ccsidr = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CCSIDR;}
\DoxyCodeLine{2484 }
\DoxyCodeLine{2485                                             \textcolor{comment}{/* clean \& invalidate D-\/Cache */}}
\DoxyCodeLine{2486     sets = (uint32\_t)(CCSIDR\_SETS(ccsidr));}
\DoxyCodeLine{2487     \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2488       ways = (uint32\_t)(CCSIDR\_WAYS(ccsidr));}
\DoxyCodeLine{2489       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2490         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCCISW = (((sets << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga525f1bb9849e89b3eafbd53dcd51e296}{SCB\_DCCISW\_SET\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf1b0bea5ab77d4ad7d5c21e77ca463ad}{SCB\_DCCISW\_SET\_Msk}}) |}
\DoxyCodeLine{2491                        ((ways << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaa90bd0b36679219d6a2144eba6eb96cd}{SCB\_DCCISW\_WAY\_Pos}}) \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaf2269bbe0bc7705e1da8f5ee0f581054}{SCB\_DCCISW\_WAY\_Msk}})  );}
\DoxyCodeLine{2492 \textcolor{preprocessor}{        \#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{2493           \_\_schedule\_barrier();}
\DoxyCodeLine{2494 \textcolor{preprocessor}{        \#endif}}
\DoxyCodeLine{2495       \} \textcolor{keywordflow}{while} (ways-\/-\/ != 0U);}
\DoxyCodeLine{2496     \} \textcolor{keywordflow}{while}(sets-\/-\/ != 0U);}
\DoxyCodeLine{2497 }
\DoxyCodeLine{2498     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2499     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2500 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2501 \}}
\DoxyCodeLine{2502 }
\DoxyCodeLine{2503 }
\DoxyCodeLine{2512 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga9945b206324ddbcd32818f1a4e49df83}{SCB\_InvalidateDCache\_by\_Addr}} (\textcolor{keywordtype}{void} *addr, int32\_t dsize)}
\DoxyCodeLine{2513 \{}
\DoxyCodeLine{2514 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2515     \textcolor{keywordflow}{if} ( dsize > 0 ) \{ }
\DoxyCodeLine{2516        int32\_t op\_size = dsize + (((uint32\_t)addr) \& (\mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}} -\/ 1U));}
\DoxyCodeLine{2517       uint32\_t op\_addr = (uint32\_t)addr \textcolor{comment}{/* \& \string~(\_\_SCB\_DCACHE\_LINE\_SIZE -\/ 1U) */};}
\DoxyCodeLine{2518     }
\DoxyCodeLine{2519       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2520 }
\DoxyCodeLine{2521       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2522         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCIMVAC = op\_addr;             \textcolor{comment}{/* register accepts only 32byte aligned values, only bits 31..5 are valid */}}
\DoxyCodeLine{2523         op\_addr += \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2524         op\_size -\/= \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2525       \} \textcolor{keywordflow}{while} ( op\_size > 0 );}
\DoxyCodeLine{2526 }
\DoxyCodeLine{2527       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2528       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2529     \}}
\DoxyCodeLine{2530 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2531 \}}
\DoxyCodeLine{2532 }
\DoxyCodeLine{2533 }
\DoxyCodeLine{2542 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_gab86b0b49bac2b14b21cc1590009efac5}{SCB\_CleanDCache\_by\_Addr}} (uint32\_t *addr, int32\_t dsize)}
\DoxyCodeLine{2543 \{}
\DoxyCodeLine{2544 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2545     \textcolor{keywordflow}{if} ( dsize > 0 ) \{ }
\DoxyCodeLine{2546        int32\_t op\_size = dsize + (((uint32\_t)addr) \& (\mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}} -\/ 1U));}
\DoxyCodeLine{2547       uint32\_t op\_addr = (uint32\_t)addr \textcolor{comment}{/* \& \string~(\_\_SCB\_DCACHE\_LINE\_SIZE -\/ 1U) */};}
\DoxyCodeLine{2548     }
\DoxyCodeLine{2549       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2550 }
\DoxyCodeLine{2551       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2552         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCCMVAC = op\_addr;             \textcolor{comment}{/* register accepts only 32byte aligned values, only bits 31..5 are valid */}}
\DoxyCodeLine{2553         op\_addr += \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2554         op\_size -\/= \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2555       \} \textcolor{keywordflow}{while} ( op\_size > 0 );}
\DoxyCodeLine{2556 }
\DoxyCodeLine{2557       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2558       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2559     \}}
\DoxyCodeLine{2560 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2561 \}}
\DoxyCodeLine{2562 }
\DoxyCodeLine{2563 }
\DoxyCodeLine{2572 \_\_STATIC\_FORCEINLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga853737b61ec075250d5991748fdd0e83}{SCB\_CleanInvalidateDCache\_by\_Addr}} (uint32\_t *addr, int32\_t dsize)}
\DoxyCodeLine{2573 \{}
\DoxyCodeLine{2574 \textcolor{preprocessor}{  \#if defined (\_\_DCACHE\_PRESENT) \&\& (\_\_DCACHE\_PRESENT == 1U)}}
\DoxyCodeLine{2575     \textcolor{keywordflow}{if} ( dsize > 0 ) \{ }
\DoxyCodeLine{2576        int32\_t op\_size = dsize + (((uint32\_t)addr) \& (\mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}} -\/ 1U));}
\DoxyCodeLine{2577       uint32\_t op\_addr = (uint32\_t)addr \textcolor{comment}{/* \& \string~(\_\_SCB\_DCACHE\_LINE\_SIZE -\/ 1U) */};}
\DoxyCodeLine{2578     }
\DoxyCodeLine{2579       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2580 }
\DoxyCodeLine{2581       \textcolor{keywordflow}{do} \{}
\DoxyCodeLine{2582         \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>DCCIMVAC = op\_addr;            \textcolor{comment}{/* register accepts only 32byte aligned values, only bits 31..5 are valid */}}
\DoxyCodeLine{2583         op\_addr +=          \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2584         op\_size -\/=          \mbox{\hyperlink{group___c_m_s_i_s___core___cache_functions_ga8f36551f2593cd3715d1e68e37f97f12}{\_\_SCB\_DCACHE\_LINE\_SIZE}};}
\DoxyCodeLine{2585       \} \textcolor{keywordflow}{while} ( op\_size > 0 );}
\DoxyCodeLine{2586 }
\DoxyCodeLine{2587       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2588       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2589     \}}
\DoxyCodeLine{2590 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2591 \}}
\DoxyCodeLine{2592 }
\DoxyCodeLine{2597 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{2606 }
\DoxyCodeLine{2618 \_\_STATIC\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{2619 \{}
\DoxyCodeLine{2620   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{2621   \{}
\DoxyCodeLine{2622     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{2623   \}}
\DoxyCodeLine{2624 }
\DoxyCodeLine{2625   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{2626   NVIC\_SetPriority (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{2627   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{2628   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{2629                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{2630                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{2631   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{2632 \}}
\DoxyCodeLine{2633 }
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2635 }
\DoxyCodeLine{2640 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2648 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                              }
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY  ((int32\_t)0x5AA55AA5U) }}
\DoxyCodeLine{2660 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t ch)}
\DoxyCodeLine{2661 \{}
\DoxyCodeLine{2662   \textcolor{keywordflow}{if} (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}}) != 0UL) \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{2663       ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& 1UL               ) != 0UL)   )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{2664   \{}
\DoxyCodeLine{2665     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32 == 0UL)}
\DoxyCodeLine{2666     \{}
\DoxyCodeLine{2667       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2668     \}}
\DoxyCodeLine{2669     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8 = (uint8\_t)ch;}
\DoxyCodeLine{2670   \}}
\DoxyCodeLine{2671   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2672 \}}
\DoxyCodeLine{2673 }
\DoxyCodeLine{2674 }
\DoxyCodeLine{2681 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2682 \{}
\DoxyCodeLine{2683   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2684 }
\DoxyCodeLine{2685   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2686   \{}
\DoxyCodeLine{2687     ch = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{2688     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{2689   \}}
\DoxyCodeLine{2690 }
\DoxyCodeLine{2691   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2692 \}}
\DoxyCodeLine{2693 }
\DoxyCodeLine{2694 }
\DoxyCodeLine{2701 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2702 \{}
\DoxyCodeLine{2703 }
\DoxyCodeLine{2704   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2705   \{}
\DoxyCodeLine{2706     \textcolor{keywordflow}{return} (0);                              \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2707   \}}
\DoxyCodeLine{2708   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2709   \{}
\DoxyCodeLine{2710     \textcolor{keywordflow}{return} (1);                              \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{2711   \}}
\DoxyCodeLine{2712 \}}
\DoxyCodeLine{2713 }
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2720 \}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2722 }
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_CM7\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2724 }
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
