begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for xstormy16.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"xstormy16-desc.h"
end_include

begin_include
include|#
directive|include
file|"xstormy16-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"xstormy16"
block|,
name|MACH_XSTORMY16
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
init|=
block|{
block|{
literal|"xstormy16"
block|,
name|ISA_XSTORMY16
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xstormy16_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xstormy16_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xstormy16_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|xstormy16_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|xstormy16_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"xstormy16"
block|,
literal|32
block|,
literal|32
block|,
literal|16
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|xstormy16_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"xstormy16"
block|,
literal|"xstormy16"
block|,
name|MACH_XSTORMY16
block|,
literal|16
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xstormy16_cgen_opval_gr_names_entries
index|[]
init|=
block|{
block|{
literal|"r0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xstormy16_cgen_opval_gr_names
init|=
block|{
operator|&
name|xstormy16_cgen_opval_gr_names_entries
index|[
literal|0
index|]
block|,
literal|18
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xstormy16_cgen_opval_gr_Rb_names_entries
index|[]
init|=
block|{
block|{
literal|"r8"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r9"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r10"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r11"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r12"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r13"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r14"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"r15"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"psw"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xstormy16_cgen_opval_gr_Rb_names
init|=
block|{
operator|&
name|xstormy16_cgen_opval_gr_Rb_names_entries
index|[
literal|0
index|]
block|,
literal|10
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xstormy16_cgen_opval_h_branchcond_entries
index|[]
init|=
block|{
block|{
literal|"ge"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nc"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"lt"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"c"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"gt"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"hi"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"le"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ls"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"pl"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nv"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"mi"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"v"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nz.b"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"nz"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"z.b"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"z"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xstormy16_cgen_opval_h_branchcond
init|=
block|{
operator|&
name|xstormy16_cgen_opval_h_branchcond_entries
index|[
literal|0
index|]
block|,
literal|16
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|xstormy16_cgen_opval_h_wordsize_entries
index|[]
init|=
block|{
block|{
literal|".b"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|".w"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|""
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|xstormy16_cgen_opval_h_wordsize
init|=
block|{
operator|&
name|xstormy16_cgen_opval_h_wordsize_entries
index|[
literal|0
index|]
block|,
literal|3
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|xstormy16_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-gr"
block|,
name|HW_H_GR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xstormy16_cgen_opval_gr_names
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-Rb"
block|,
name|HW_H_RB
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xstormy16_cgen_opval_gr_Rb_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-Rbj"
block|,
name|HW_H_RBJ
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xstormy16_cgen_opval_gr_Rb_names
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-Rpsw"
block|,
name|HW_H_RPSW
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-z8"
block|,
name|HW_H_Z8
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-z16"
block|,
name|HW_H_Z16
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-cy"
block|,
name|HW_H_CY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-hc"
block|,
name|HW_H_HC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-ov"
block|,
name|HW_H_OV
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-pt"
block|,
name|HW_H_PT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-s"
block|,
name|HW_H_S
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-branchcond"
block|,
name|HW_H_BRANCHCOND
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xstormy16_cgen_opval_h_branchcond
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|"h-wordsize"
block|,
name|HW_H_WORDSIZE
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|xstormy16_cgen_opval_h_wordsize
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|xstormy16_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|XSTORMY16_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RD
block|,
literal|"f-Rd"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RDM
block|,
literal|"f-Rdm"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RM
block|,
literal|"f-Rm"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RS
block|,
literal|"f-Rs"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RB
block|,
literal|"f-Rb"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_RBJ
block|,
literal|"f-Rbj"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP1
block|,
literal|"f-op1"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP2
block|,
literal|"f-op2"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP2A
block|,
literal|"f-op2a"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP2M
block|,
literal|"f-op2m"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP3
block|,
literal|"f-op3"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP3A
block|,
literal|"f-op3a"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP3B
block|,
literal|"f-op3b"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP4
block|,
literal|"f-op4"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP4M
block|,
literal|"f-op4m"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP4B
block|,
literal|"f-op4b"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP5
block|,
literal|"f-op5"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP5A
block|,
literal|"f-op5a"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_OP
block|,
literal|"f-op"
block|,
literal|0
block|,
literal|32
block|,
literal|0
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM2
block|,
literal|"f-imm2"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM3
block|,
literal|"f-imm3"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM3B
block|,
literal|"f-imm3b"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM4
block|,
literal|"f-imm4"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM8
block|,
literal|"f-imm8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM12
block|,
literal|"f-imm12"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_IMM16
block|,
literal|"f-imm16"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_LMEM8
block|,
literal|"f-lmem8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_HMEM8
block|,
literal|"f-hmem8"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_REL8_2
block|,
literal|"f-rel8-2"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_REL8_4
block|,
literal|"f-rel8-4"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_REL12
block|,
literal|"f-rel12"
block|,
literal|0
block|,
literal|32
block|,
literal|20
block|,
literal|12
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_REL12A
block|,
literal|"f-rel12a"
block|,
literal|0
block|,
literal|32
block|,
literal|4
block|,
literal|11
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_ABS24_1
block|,
literal|"f-abs24-1"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_ABS24_2
block|,
literal|"f-abs24-2"
block|,
literal|0
block|,
literal|32
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
name|XSTORMY16_F_ABS24
block|,
literal|"f-abs24"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|XSTORMY16_F_ABS24_MULTI_IFIELD
index|[]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_decl_stmt
specifier|const
name|CGEN_MAYBE_MULTI_IFLD
name|XSTORMY16_F_ABS24_MULTI_IFIELD
index|[]
init|=
block|{
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_ABS24_1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_ABS24_2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|XSTORMY16_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|xstormy16_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|XSTORMY16_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-z8:  */
block|{
literal|"psw-z8"
block|,
name|XSTORMY16_OPERAND_PSW_Z8
block|,
name|HW_H_Z8
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-z16:  */
block|{
literal|"psw-z16"
block|,
name|XSTORMY16_OPERAND_PSW_Z16
block|,
name|HW_H_Z16
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-cy:  */
block|{
literal|"psw-cy"
block|,
name|XSTORMY16_OPERAND_PSW_CY
block|,
name|HW_H_CY
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-hc:  */
block|{
literal|"psw-hc"
block|,
name|XSTORMY16_OPERAND_PSW_HC
block|,
name|HW_H_HC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-ov:  */
block|{
literal|"psw-ov"
block|,
name|XSTORMY16_OPERAND_PSW_OV
block|,
name|HW_H_OV
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-pt:  */
block|{
literal|"psw-pt"
block|,
name|XSTORMY16_OPERAND_PSW_PT
block|,
name|HW_H_PT
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw-s:  */
block|{
literal|"psw-s"
block|,
name|XSTORMY16_OPERAND_PSW_S
block|,
name|HW_H_S
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rd: general register destination */
block|{
literal|"Rd"
block|,
name|XSTORMY16_OPERAND_RD
block|,
name|HW_H_GR
block|,
literal|12
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RD
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rdm: general register destination */
block|{
literal|"Rdm"
block|,
name|XSTORMY16_OPERAND_RDM
block|,
name|HW_H_GR
block|,
literal|13
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RDM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rm: general register for memory */
block|{
literal|"Rm"
block|,
name|XSTORMY16_OPERAND_RM
block|,
name|HW_H_GR
block|,
literal|4
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rs: general register source */
block|{
literal|"Rs"
block|,
name|XSTORMY16_OPERAND_RS
block|,
name|HW_H_GR
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rb: base register */
block|{
literal|"Rb"
block|,
name|XSTORMY16_OPERAND_RB
block|,
name|HW_H_RB
block|,
literal|17
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RB
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rbj: base register for jump */
block|{
literal|"Rbj"
block|,
name|XSTORMY16_OPERAND_RBJ
block|,
name|HW_H_RBJ
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_RBJ
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bcond2: branch condition opcode */
block|{
literal|"bcond2"
block|,
name|XSTORMY16_OPERAND_BCOND2
block|,
name|HW_H_BRANCHCOND
block|,
literal|4
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_OP2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ws2: word size opcode */
block|{
literal|"ws2"
block|,
name|XSTORMY16_OPERAND_WS2
block|,
name|HW_H_WORDSIZE
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_OP2M
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bcond5: branch condition opcode */
block|{
literal|"bcond5"
block|,
name|XSTORMY16_OPERAND_BCOND5
block|,
name|HW_H_BRANCHCOND
block|,
literal|16
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_OP5
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm2: 2 bit unsigned immediate */
block|{
literal|"imm2"
block|,
name|XSTORMY16_OPERAND_IMM2
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm3: 3 bit unsigned immediate */
block|{
literal|"imm3"
block|,
name|XSTORMY16_OPERAND_IMM3
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm3b: 3 bit unsigned immediate for bit tests */
block|{
literal|"imm3b"
block|,
name|XSTORMY16_OPERAND_IMM3B
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM3B
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm4: 4 bit unsigned immediate */
block|{
literal|"imm4"
block|,
name|XSTORMY16_OPERAND_IMM4
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM4
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm8: 8 bit unsigned immediate */
block|{
literal|"imm8"
block|,
name|XSTORMY16_OPERAND_IMM8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm8small: 8 bit unsigned immediate */
block|{
literal|"imm8small"
block|,
name|XSTORMY16_OPERAND_IMM8SMALL
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM8
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm12: 12 bit signed immediate */
block|{
literal|"imm12"
block|,
name|XSTORMY16_OPERAND_IMM12
block|,
name|HW_H_SINT
block|,
literal|20
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM12
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* imm16: 16 bit immediate */
block|{
literal|"imm16"
block|,
name|XSTORMY16_OPERAND_IMM16
block|,
name|HW_H_UINT
block|,
literal|16
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_IMM16
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGN_OPT
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* lmem8: 8 bit unsigned immediate low memory */
block|{
literal|"lmem8"
block|,
name|XSTORMY16_OPERAND_LMEM8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_LMEM8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hmem8: 8 bit unsigned immediate high memory */
block|{
literal|"hmem8"
block|,
name|XSTORMY16_OPERAND_HMEM8
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_HMEM8
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rel8-2: 8 bit relative address */
block|{
literal|"rel8-2"
block|,
name|XSTORMY16_OPERAND_REL8_2
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_REL8_2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rel8-4: 8 bit relative address */
block|{
literal|"rel8-4"
block|,
name|XSTORMY16_OPERAND_REL8_4
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_REL8_4
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rel12: 12 bit relative address */
block|{
literal|"rel12"
block|,
name|XSTORMY16_OPERAND_REL12
block|,
name|HW_H_UINT
block|,
literal|20
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_REL12
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rel12a: 12 bit relative address */
block|{
literal|"rel12a"
block|,
name|XSTORMY16_OPERAND_REL12A
block|,
name|HW_H_UINT
block|,
literal|4
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|xstormy16_cgen_ifld_table
index|[
name|XSTORMY16_F_REL12A
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* abs24: 24 bit absolute address */
block|{
literal|"abs24"
block|,
name|XSTORMY16_OPERAND_ABS24
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|24
block|,
block|{
literal|2
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|XSTORMY16_F_ABS24_MULTI_IFIELD
index|[
literal|0
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
operator||
name|A
argument_list|(
name|VIRTUAL
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* psw: program status word */
block|{
literal|"psw"
block|,
name|XSTORMY16_OPERAND_PSW
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* Rpsw: N0-N3 of the program status word */
block|{
literal|"Rpsw"
block|,
name|XSTORMY16_OPERAND_RPSW
block|,
name|HW_H_RPSW
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sp: stack pointer */
block|{
literal|"sp"
block|,
name|XSTORMY16_OPERAND_SP
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* R0: R0 */
block|{
literal|"R0"
block|,
name|XSTORMY16_OPERAND_R0
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* R1: R1 */
block|{
literal|"R1"
block|,
name|XSTORMY16_OPERAND_R1
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* R2: R2 */
block|{
literal|"R2"
block|,
name|XSTORMY16_OPERAND_R2
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* R8: R8 */
block|{
literal|"R8"
block|,
name|XSTORMY16_OPERAND_R8
block|,
name|HW_H_GR
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|xstormy16_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
literal|0
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $lmem8,#$imm16 */
block|{
name|XSTORMY16_INSN_MOVLMEMIMM
block|,
literal|"movlmemimm"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $hmem8,#$imm16 */
block|{
name|XSTORMY16_INSN_MOVHMEMIMM
block|,
literal|"movhmemimm"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rm,$lmem8 */
block|{
name|XSTORMY16_INSN_MOVLGRMEM
block|,
literal|"movlgrmem"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rm,$hmem8 */
block|{
name|XSTORMY16_INSN_MOVHGRMEM
block|,
literal|"movhgrmem"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $lmem8,$Rm */
block|{
name|XSTORMY16_INSN_MOVLMEMGR
block|,
literal|"movlmemgr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $hmem8,$Rm */
block|{
name|XSTORMY16_INSN_MOVHMEMGR
block|,
literal|"movhmemgr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs) */
block|{
name|XSTORMY16_INSN_MOVGRGRI
block|,
literal|"movgrgri"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs++) */
block|{
name|XSTORMY16_INSN_MOVGRGRIPOSTINC
block|,
literal|"movgrgripostinc"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,(--$Rs) */
block|{
name|XSTORMY16_INSN_MOVGRGRIPREDEC
block|,
literal|"movgrgripredec"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIGR
block|,
literal|"movgrigr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs++),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIPOSTINCGR
block|,
literal|"movgripostincgr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 (--$Rs),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIPREDECGR
block|,
literal|"movgripredecgr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs,$imm12) */
block|{
name|XSTORMY16_INSN_MOVGRGRII
block|,
literal|"movgrgrii"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,($Rs++,$imm12) */
block|{
name|XSTORMY16_INSN_MOVGRGRIIPOSTINC
block|,
literal|"movgrgriipostinc"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 $Rdm,(--$Rs,$imm12) */
block|{
name|XSTORMY16_INSN_MOVGRGRIIPREDEC
block|,
literal|"movgrgriipredec"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIIGR
block|,
literal|"movgriigr"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 ($Rs++,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIIPOSTINCGR
block|,
literal|"movgriipostincgr"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov$ws2 (--$Rs,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVGRIIPREDECGR
block|,
literal|"movgriipredecgr"
block|,
literal|"mov"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov $Rd,$Rs */
block|{
name|XSTORMY16_INSN_MOVGRGR
block|,
literal|"movgrgr"
block|,
literal|"mov"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov.w Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_MOVWIMM8
block|,
literal|"movwimm8"
block|,
literal|"mov.w"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov.w $Rm,#$imm8small */
block|{
name|XSTORMY16_INSN_MOVWGRIMM8
block|,
literal|"movwgrimm8"
block|,
literal|"mov.w"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov.w $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_MOVWGRIMM16
block|,
literal|"movwgrimm16"
block|,
literal|"mov.w"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov.b $Rd,RxL */
block|{
name|XSTORMY16_INSN_MOVLOWGR
block|,
literal|"movlowgr"
block|,
literal|"mov.b"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mov.b $Rd,RxH */
block|{
name|XSTORMY16_INSN_MOVHIGHGR
block|,
literal|"movhighgr"
block|,
literal|"mov.b"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rs) */
block|{
name|XSTORMY16_INSN_MOVFGRGRI
block|,
literal|"movfgrgri"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rs++) */
block|{
name|XSTORMY16_INSN_MOVFGRGRIPOSTINC
block|,
literal|"movfgrgripostinc"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,(--$Rs) */
block|{
name|XSTORMY16_INSN_MOVFGRGRIPREDEC
block|,
literal|"movfgrgripredec"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 ($Rs),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIGR
block|,
literal|"movfgrigr"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 ($Rs++),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIPOSTINCGR
block|,
literal|"movfgripostincgr"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 (--$Rs),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIPREDECGR
block|,
literal|"movfgripredecgr"
block|,
literal|"movf"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,$Rs,$imm12) */
block|{
name|XSTORMY16_INSN_MOVFGRGRII
block|,
literal|"movfgrgrii"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,$Rs++,$imm12) */
block|{
name|XSTORMY16_INSN_MOVFGRGRIIPOSTINC
block|,
literal|"movfgrgriipostinc"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 $Rdm,($Rb,--$Rs,$imm12) */
block|{
name|XSTORMY16_INSN_MOVFGRGRIIPREDEC
block|,
literal|"movfgrgriipredec"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,$Rs,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIIGR
block|,
literal|"movfgriigr"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,$Rs++,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIIPOSTINCGR
block|,
literal|"movfgriipostincgr"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* movf$ws2 ($Rb,--$Rs,$imm12),$Rdm */
block|{
name|XSTORMY16_INSN_MOVFGRIIPREDECGR
block|,
literal|"movfgriipredecgr"
block|,
literal|"movf"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mask $Rd,$Rs */
block|{
name|XSTORMY16_INSN_MASKGRGR
block|,
literal|"maskgrgr"
block|,
literal|"mask"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mask $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_MASKGRIMM16
block|,
literal|"maskgrimm16"
block|,
literal|"mask"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* push $Rd */
block|{
name|XSTORMY16_INSN_PUSHGR
block|,
literal|"pushgr"
block|,
literal|"push"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* pop $Rd */
block|{
name|XSTORMY16_INSN_POPGR
block|,
literal|"popgr"
block|,
literal|"pop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* swpn $Rd */
block|{
name|XSTORMY16_INSN_SWPN
block|,
literal|"swpn"
block|,
literal|"swpn"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* swpb $Rd */
block|{
name|XSTORMY16_INSN_SWPB
block|,
literal|"swpb"
block|,
literal|"swpb"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* swpw $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SWPW
block|,
literal|"swpw"
block|,
literal|"swpw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* and $Rd,$Rs */
block|{
name|XSTORMY16_INSN_ANDGRGR
block|,
literal|"andgrgr"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* and Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_ANDIMM8
block|,
literal|"andimm8"
block|,
literal|"and"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* and $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_ANDGRIMM16
block|,
literal|"andgrimm16"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* or $Rd,$Rs */
block|{
name|XSTORMY16_INSN_ORGRGR
block|,
literal|"orgrgr"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* or Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_ORIMM8
block|,
literal|"orimm8"
block|,
literal|"or"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* or $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_ORGRIMM16
block|,
literal|"orgrimm16"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* xor $Rd,$Rs */
block|{
name|XSTORMY16_INSN_XORGRGR
block|,
literal|"xorgrgr"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* xor Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_XORIMM8
block|,
literal|"xorimm8"
block|,
literal|"xor"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* xor $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_XORGRIMM16
block|,
literal|"xorgrimm16"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* not $Rd */
block|{
name|XSTORMY16_INSN_NOTGR
block|,
literal|"notgr"
block|,
literal|"not"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* add $Rd,$Rs */
block|{
name|XSTORMY16_INSN_ADDGRGR
block|,
literal|"addgrgr"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* add $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_ADDGRIMM4
block|,
literal|"addgrimm4"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* add Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_ADDIMM8
block|,
literal|"addimm8"
block|,
literal|"add"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* add $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_ADDGRIMM16
block|,
literal|"addgrimm16"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* adc $Rd,$Rs */
block|{
name|XSTORMY16_INSN_ADCGRGR
block|,
literal|"adcgrgr"
block|,
literal|"adc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* adc $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_ADCGRIMM4
block|,
literal|"adcgrimm4"
block|,
literal|"adc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* adc Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_ADCIMM8
block|,
literal|"adcimm8"
block|,
literal|"adc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* adc $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_ADCGRIMM16
block|,
literal|"adcgrimm16"
block|,
literal|"adc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sub $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SUBGRGR
block|,
literal|"subgrgr"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sub $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_SUBGRIMM4
block|,
literal|"subgrimm4"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sub Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_SUBIMM8
block|,
literal|"subimm8"
block|,
literal|"sub"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sub $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_SUBGRIMM16
block|,
literal|"subgrimm16"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sbc $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SBCGRGR
block|,
literal|"sbcgrgr"
block|,
literal|"sbc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sbc $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_SBCGRIMM4
block|,
literal|"sbcgrimm4"
block|,
literal|"sbc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sbc Rx,#$imm8 */
block|{
name|XSTORMY16_INSN_SBCGRIMM8
block|,
literal|"sbcgrimm8"
block|,
literal|"sbc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sbc $Rd,#$imm16 */
block|{
name|XSTORMY16_INSN_SBCGRIMM16
block|,
literal|"sbcgrimm16"
block|,
literal|"sbc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* inc $Rd,#$imm2 */
block|{
name|XSTORMY16_INSN_INCGRIMM2
block|,
literal|"incgrimm2"
block|,
literal|"inc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* dec $Rd,#$imm2 */
block|{
name|XSTORMY16_INSN_DECGRIMM2
block|,
literal|"decgrimm2"
block|,
literal|"dec"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rrc $Rd,$Rs */
block|{
name|XSTORMY16_INSN_RRCGRGR
block|,
literal|"rrcgrgr"
block|,
literal|"rrc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rrc $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_RRCGRIMM4
block|,
literal|"rrcgrimm4"
block|,
literal|"rrc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rlc $Rd,$Rs */
block|{
name|XSTORMY16_INSN_RLCGRGR
block|,
literal|"rlcgrgr"
block|,
literal|"rlc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rlc $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_RLCGRIMM4
block|,
literal|"rlcgrimm4"
block|,
literal|"rlc"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* shr $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SHRGRGR
block|,
literal|"shrgrgr"
block|,
literal|"shr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* shr $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_SHRGRIMM
block|,
literal|"shrgrimm"
block|,
literal|"shr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* shl $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SHLGRGR
block|,
literal|"shlgrgr"
block|,
literal|"shl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* shl $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_SHLGRIMM
block|,
literal|"shlgrimm"
block|,
literal|"shl"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* asr $Rd,$Rs */
block|{
name|XSTORMY16_INSN_ASRGRGR
block|,
literal|"asrgrgr"
block|,
literal|"asr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* asr $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_ASRGRIMM
block|,
literal|"asrgrimm"
block|,
literal|"asr"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* set1 $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_SET1GRIMM
block|,
literal|"set1grimm"
block|,
literal|"set1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* set1 $Rd,$Rs */
block|{
name|XSTORMY16_INSN_SET1GRGR
block|,
literal|"set1grgr"
block|,
literal|"set1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* set1 $lmem8,#$imm3 */
block|{
name|XSTORMY16_INSN_SET1LMEMIMM
block|,
literal|"set1lmemimm"
block|,
literal|"set1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* set1 $hmem8,#$imm3 */
block|{
name|XSTORMY16_INSN_SET1HMEMIMM
block|,
literal|"set1hmemimm"
block|,
literal|"set1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* clr1 $Rd,#$imm4 */
block|{
name|XSTORMY16_INSN_CLR1GRIMM
block|,
literal|"clr1grimm"
block|,
literal|"clr1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* clr1 $Rd,$Rs */
block|{
name|XSTORMY16_INSN_CLR1GRGR
block|,
literal|"clr1grgr"
block|,
literal|"clr1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* clr1 $lmem8,#$imm3 */
block|{
name|XSTORMY16_INSN_CLR1LMEMIMM
block|,
literal|"clr1lmemimm"
block|,
literal|"clr1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* clr1 $hmem8,#$imm3 */
block|{
name|XSTORMY16_INSN_CLR1HMEMIMM
block|,
literal|"clr1hmemimm"
block|,
literal|"clr1"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* cbw $Rd */
block|{
name|XSTORMY16_INSN_CBWGR
block|,
literal|"cbwgr"
block|,
literal|"cbw"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* rev $Rd */
block|{
name|XSTORMY16_INSN_REVGR
block|,
literal|"revgr"
block|,
literal|"rev"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* b$bcond5 $Rd,$Rs,$rel12 */
block|{
name|XSTORMY16_INSN_BCCGRGR
block|,
literal|"bccgrgr"
block|,
literal|"b"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* b$bcond5 $Rm,#$imm8,$rel12 */
block|{
name|XSTORMY16_INSN_BCCGRIMM8
block|,
literal|"bccgrimm8"
block|,
literal|"b"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* b$bcond2 Rx,#$imm16,${rel8-4} */
block|{
name|XSTORMY16_INSN_BCCIMM16
block|,
literal|"bccimm16"
block|,
literal|"b"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bn $Rd,#$imm4,$rel12 */
block|{
name|XSTORMY16_INSN_BNGRIMM4
block|,
literal|"bngrimm4"
block|,
literal|"bn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bn $Rd,$Rs,$rel12 */
block|{
name|XSTORMY16_INSN_BNGRGR
block|,
literal|"bngrgr"
block|,
literal|"bn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bn $lmem8,#$imm3b,$rel12 */
block|{
name|XSTORMY16_INSN_BNLMEMIMM
block|,
literal|"bnlmemimm"
block|,
literal|"bn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bn $hmem8,#$imm3b,$rel12 */
block|{
name|XSTORMY16_INSN_BNHMEMIMM
block|,
literal|"bnhmemimm"
block|,
literal|"bn"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bp $Rd,#$imm4,$rel12 */
block|{
name|XSTORMY16_INSN_BPGRIMM4
block|,
literal|"bpgrimm4"
block|,
literal|"bp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bp $Rd,$Rs,$rel12 */
block|{
name|XSTORMY16_INSN_BPGRGR
block|,
literal|"bpgrgr"
block|,
literal|"bp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bp $lmem8,#$imm3b,$rel12 */
block|{
name|XSTORMY16_INSN_BPLMEMIMM
block|,
literal|"bplmemimm"
block|,
literal|"bp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* bp $hmem8,#$imm3b,$rel12 */
block|{
name|XSTORMY16_INSN_BPHMEMIMM
block|,
literal|"bphmemimm"
block|,
literal|"bp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* b$bcond2 ${rel8-2} */
block|{
name|XSTORMY16_INSN_BCC
block|,
literal|"bcc"
block|,
literal|"b"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|COND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* br $Rd */
block|{
name|XSTORMY16_INSN_BGR
block|,
literal|"bgr"
block|,
literal|"br"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* br $rel12a */
block|{
name|XSTORMY16_INSN_BR
block|,
literal|"br"
block|,
literal|"br"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* jmp $Rbj,$Rd */
block|{
name|XSTORMY16_INSN_JMP
block|,
literal|"jmp"
block|,
literal|"jmp"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* jmpf $abs24 */
block|{
name|XSTORMY16_INSN_JMPF
block|,
literal|"jmpf"
block|,
literal|"jmpf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* callr $Rd */
block|{
name|XSTORMY16_INSN_CALLRGR
block|,
literal|"callrgr"
block|,
literal|"callr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* callr $rel12a */
block|{
name|XSTORMY16_INSN_CALLRIMM
block|,
literal|"callrimm"
block|,
literal|"callr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* call $Rbj,$Rd */
block|{
name|XSTORMY16_INSN_CALLGR
block|,
literal|"callgr"
block|,
literal|"call"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* callf $abs24 */
block|{
name|XSTORMY16_INSN_CALLFIMM
block|,
literal|"callfimm"
block|,
literal|"callf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* icallr $Rd */
block|{
name|XSTORMY16_INSN_ICALLRGR
block|,
literal|"icallrgr"
block|,
literal|"icallr"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* icall $Rbj,$Rd */
block|{
name|XSTORMY16_INSN_ICALLGR
block|,
literal|"icallgr"
block|,
literal|"icall"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* icallf $abs24 */
block|{
name|XSTORMY16_INSN_ICALLFIMM
block|,
literal|"icallfimm"
block|,
literal|"icallf"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* iret */
block|{
name|XSTORMY16_INSN_IRET
block|,
literal|"iret"
block|,
literal|"iret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* ret */
block|{
name|XSTORMY16_INSN_RET
block|,
literal|"ret"
block|,
literal|"ret"
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|UNCOND_CTI
argument_list|)
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* mul */
block|{
name|XSTORMY16_INSN_MUL
block|,
literal|"mul"
block|,
literal|"mul"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* div */
block|{
name|XSTORMY16_INSN_DIV
block|,
literal|"div"
block|,
literal|"div"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sdiv */
block|{
name|XSTORMY16_INSN_SDIV
block|,
literal|"sdiv"
block|,
literal|"sdiv"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* sdivlh */
block|{
name|XSTORMY16_INSN_SDIVLH
block|,
literal|"sdivlh"
block|,
literal|"sdivlh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* divlh */
block|{
name|XSTORMY16_INSN_DIVLH
block|,
literal|"divlh"
block|,
literal|"divlh"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* reset */
block|{
name|XSTORMY16_INSN_RESET
block|,
literal|"reset"
block|,
literal|"reset"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* nop */
block|{
name|XSTORMY16_INSN_NOP
block|,
literal|"nop"
block|,
literal|"nop"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* halt */
block|{
name|XSTORMY16_INSN_HALT
block|,
literal|"halt"
block|,
literal|"halt"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* hold */
block|{
name|XSTORMY16_INSN_HOLD
block|,
literal|"hold"
block|,
literal|"hold"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* holdx */
block|{
name|XSTORMY16_INSN_HOLDX
block|,
literal|"holdx"
block|,
literal|"holdx"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* brk */
block|{
name|XSTORMY16_INSN_BRK
block|,
literal|"brk"
block|,
literal|"brk"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|,
comment|/* --unused-- */
block|{
name|XSTORMY16_INSN_SYSCALL
block|,
literal|"syscall"
block|,
literal|"--unused--"
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_decl_stmt
specifier|static
name|void
name|init_tables
name|PARAMS
argument_list|(
operator|(
name|void
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|void
name|init_tables
parameter_list|()
block|{ }
end_function

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
name|PARAMS
argument_list|(
operator|(
specifier|const
name|CGEN_MACH
operator|*
operator|,
specifier|const
name|char
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_hw_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_ifield_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_operand_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|build_insn_table
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|void
name|xstormy16_cgen_rebuild_tables
name|PARAMS
argument_list|(
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
argument_list|)
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
name|table
parameter_list|,
name|name
parameter_list|)
specifier|const
name|CGEN_MACH
modifier|*
name|table
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|xstormy16_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|xstormy16_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|xstormy16_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_OPERAND
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|xstormy16_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
operator|(
name|CGEN_INSN
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of xstormy16_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|xstormy16_cgen_rebuild_tables
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_TABLE
modifier|*
name|cd
decl_stmt|;
block|{
name|int
name|i
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* some ridiculously big number */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|isas
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|xstormy16_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* this is ok */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|xstormy16_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xstormy16_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|xstormy16_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|unsigned
name|int
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|xstormy16_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xstormy16_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* mach unspecified means "all" */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* base mach is always selected */
name|machs
operator||=
literal|1
expr_stmt|;
comment|/* isa unspecified means "all" */
if|if
condition|(
name|isas
operator|==
literal|0
condition|)
name|isas
operator|=
operator|(
literal|1
operator|<<
name|MAX_ISAS
operator|)
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"xstormy16_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|isas
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|xstormy16_cgen_rebuild_tables
expr_stmt|;
name|xstormy16_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to xstormy16_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|xstormy16_cgen_cpu_open_1
parameter_list|(
name|mach_name
parameter_list|,
name|endian
parameter_list|)
specifier|const
name|char
modifier|*
name|mach_name
decl_stmt|;
name|enum
name|cgen_endian
name|endian
decl_stmt|;
block|{
return|return
name|xstormy16_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|xstormy16_cgen_cpu_close
parameter_list|(
name|cd
parameter_list|)
name|CGEN_CPU_DESC
name|cd
decl_stmt|;
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
block|{
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

