Timing Analyzer report for vga
Tue Jun 28 01:57:20 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; vga                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.0%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   1.3%      ;
;     Processors 5-16        ;   0.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; cpu_clk                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { cpu_clk }                                           ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000 ; 19.841 ; 50.00      ; 125       ; 63          ;       ;        ;           ;            ; false    ; cpu_clk ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 126.9 MHz ; 126.9 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.802 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.540 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cpu_clk                                           ; 9.835  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.585 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 31.802 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.082      ;
; 31.802 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.082      ;
; 31.823 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.061      ;
; 31.823 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.061      ;
; 31.854 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 8.045      ;
; 31.854 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 8.045      ;
; 31.856 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.028      ;
; 31.856 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.028      ;
; 31.877 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.007      ;
; 31.877 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 8.007      ;
; 31.889 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 8.003      ;
; 31.889 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 8.003      ;
; 31.908 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.991      ;
; 31.908 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.991      ;
; 31.938 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.946      ;
; 31.938 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.946      ;
; 31.943 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.949      ;
; 31.943 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.949      ;
; 31.959 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.925      ;
; 31.959 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.925      ;
; 31.962 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.924      ;
; 31.962 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.924      ;
; 31.990 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.909      ;
; 31.990 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.909      ;
; 32.016 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.868      ;
; 32.016 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.868      ;
; 32.016 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.870      ;
; 32.016 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.870      ;
; 32.025 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.867      ;
; 32.025 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.867      ;
; 32.037 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.847      ;
; 32.037 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.847      ;
; 32.062 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.822      ;
; 32.062 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.822      ;
; 32.068 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.831      ;
; 32.068 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.831      ;
; 32.083 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.801      ;
; 32.083 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.801      ;
; 32.098 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.788      ;
; 32.098 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.788      ;
; 32.099 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.801      ;
; 32.101 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.786      ;
; 32.101 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.786      ;
; 32.103 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.789      ;
; 32.103 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.789      ;
; 32.108 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.776      ;
; 32.108 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.776      ;
; 32.114 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.785      ;
; 32.114 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.785      ;
; 32.118 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.778      ;
; 32.118 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.778      ;
; 32.119 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.773      ;
; 32.119 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.773      ;
; 32.126 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.774      ;
; 32.128 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.184      ; 7.766      ;
; 32.128 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.184      ; 7.766      ;
; 32.129 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.755      ;
; 32.129 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.755      ;
; 32.149 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.743      ;
; 32.149 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.743      ;
; 32.155 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.732      ;
; 32.155 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.732      ;
; 32.160 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.739      ;
; 32.160 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.189      ; 7.739      ;
; 32.172 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.724      ;
; 32.172 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.724      ;
; 32.173 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.719      ;
; 32.173 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.719      ;
; 32.176 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.710      ;
; 32.176 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.710      ;
; 32.182 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.184      ; 7.712      ;
; 32.182 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.184      ; 7.712      ;
; 32.195 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.697      ;
; 32.195 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.697      ;
; 32.204 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.685      ;
; 32.204 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.685      ;
; 32.207 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 7.701      ;
; 32.207 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 7.701      ;
; 32.221 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a4~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.669      ;
; 32.221 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a4~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.180      ; 7.669      ;
; 32.222 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.664      ;
; 32.222 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.176      ; 7.664      ;
; 32.223 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 7.684      ;
; 32.223 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 7.685      ;
; 32.223 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.197      ; 7.684      ;
; 32.223 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.198      ; 7.685      ;
; 32.237 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.650      ;
; 32.237 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.177      ; 7.650      ;
; 32.241 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.659      ;
; 32.241 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.659      ;
; 32.241 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.659      ;
; 32.241 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.659      ;
; 32.249 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.635      ;
; 32.249 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.174      ; 7.635      ;
; 32.254 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.642      ;
; 32.254 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.186      ; 7.642      ;
; 32.255 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.637      ;
; 32.255 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.182      ; 7.637      ;
; 32.258 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.190      ; 7.642      ;
; 32.258 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.179      ; 7.631      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.540 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|v_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.760      ;
; 0.548 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|h_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|v_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.568 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.578 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; vga_module:inst|next_v_count[9]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.589 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.589 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.609 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.110      ;
; 0.666 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|h_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.886      ;
; 0.670 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|v_count[1]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.890      ;
; 0.683 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[1] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.909      ;
; 0.702 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.711 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|v_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.931      ;
; 0.715 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[0] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.941      ;
; 0.716 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|h_count[9]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.936      ;
; 0.719 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.842 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.844 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.846 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.848 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.850 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.855 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.859 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.866 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.086      ;
; 0.868 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.868 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.869 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|v_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.869 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.870 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.870 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.872 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.091      ;
; 0.885 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|h_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.105      ;
; 0.890 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|v_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.110      ;
; 0.896 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|h_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.116      ;
; 0.902 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|h_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.122      ;
; 0.917 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|v_count[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.137      ;
; 0.920 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|v_count[3]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.140      ;
; 0.929 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.149      ;
; 0.952 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.954 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.956 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.321      ; 1.464      ;
; 0.956 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.958 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.960 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.179      ;
; 0.961 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.963 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.965 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.967 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.186      ;
; 0.970 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.972 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.973 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.975 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.194      ;
; 0.976 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.195      ;
; 0.978 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 0.979 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.198      ;
; 0.980 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.980 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.199      ;
; 0.982 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.982 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.990 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.209      ;
; 0.992 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.211      ;
; 0.994 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.213      ;
; 1.001 ; vga_module:inst|next_h_count[5]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.502      ;
; 1.014 ; vga_module:inst|next_h_count[6]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 1.515      ;
; 1.064 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.283      ;
; 1.066 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.285      ;
; 1.068 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
; 1.070 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.289      ;
; 1.072 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.073 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.074 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.293      ;
; 1.075 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.294      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.926 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 141.64 MHz ; 141.64 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 32.622 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.496 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cpu_clk                                           ; 9.818  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.585 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 32.622 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.244      ;
; 32.622 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.244      ;
; 32.637 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.215      ;
; 32.637 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.215      ;
; 32.642 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.210      ;
; 32.642 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.210      ;
; 32.650 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.209      ;
; 32.650 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.209      ;
; 32.698 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.168      ;
; 32.698 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.168      ;
; 32.710 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.143      ;
; 32.710 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.143      ;
; 32.713 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.139      ;
; 32.713 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.139      ;
; 32.718 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.134      ;
; 32.718 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.134      ;
; 32.726 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.133      ;
; 32.726 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.133      ;
; 32.739 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.127      ;
; 32.739 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.127      ;
; 32.754 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.098      ;
; 32.754 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.098      ;
; 32.759 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.093      ;
; 32.759 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.093      ;
; 32.767 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.092      ;
; 32.767 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.092      ;
; 32.786 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.067      ;
; 32.786 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.067      ;
; 32.826 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.040      ;
; 32.826 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 7.040      ;
; 32.827 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.026      ;
; 32.827 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 7.026      ;
; 32.841 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.011      ;
; 32.841 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.011      ;
; 32.846 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.006      ;
; 32.846 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 7.006      ;
; 32.854 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.005      ;
; 32.854 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 7.005      ;
; 32.865 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.999      ;
; 32.865 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.994      ;
; 32.865 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.994      ;
; 32.865 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.999      ;
; 32.872 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.989      ;
; 32.872 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.989      ;
; 32.881 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 6.985      ;
; 32.881 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 6.985      ;
; 32.896 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.956      ;
; 32.896 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.956      ;
; 32.901 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.951      ;
; 32.901 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.951      ;
; 32.904 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.165      ; 6.963      ;
; 32.905 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.951      ;
; 32.905 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.951      ;
; 32.909 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.950      ;
; 32.909 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.950      ;
; 32.914 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.939      ;
; 32.914 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.939      ;
; 32.922 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.165      ; 6.945      ;
; 32.923 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 6.943      ;
; 32.923 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.164      ; 6.943      ;
; 32.938 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.914      ;
; 32.938 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.914      ;
; 32.939 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.155      ; 6.918      ;
; 32.939 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.155      ; 6.918      ;
; 32.941 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.923      ;
; 32.941 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.918      ;
; 32.941 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.918      ;
; 32.941 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.923      ;
; 32.943 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.909      ;
; 32.943 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.150      ; 6.909      ;
; 32.948 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.913      ;
; 32.948 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.913      ;
; 32.951 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.908      ;
; 32.951 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.908      ;
; 32.953 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a4~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.156      ; 6.905      ;
; 32.953 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a4~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.156      ; 6.905      ;
; 32.969 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.884      ;
; 32.969 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.884      ;
; 32.981 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.875      ;
; 32.981 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.875      ;
; 32.982 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.882      ;
; 32.982 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.877      ;
; 32.982 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.877      ;
; 32.982 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.162      ; 6.882      ;
; 32.989 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.872      ;
; 32.989 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.159      ; 6.872      ;
; 33.004 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 6.869      ;
; 33.004 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 6.869      ;
; 33.005 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 6.868      ;
; 33.005 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.171      ; 6.868      ;
; 33.011 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.842      ;
; 33.011 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.151      ; 6.842      ;
; 33.015 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.155      ; 6.842      ;
; 33.015 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a5~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.155      ; 6.842      ;
; 33.016 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a8~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.843      ;
; 33.016 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a8~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.843      ;
; 33.022 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.834      ;
; 33.022 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.154      ; 6.834      ;
; 33.023 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a7~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.836      ;
; 33.023 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a7~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.157      ; 6.836      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.496 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|v_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.506 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|h_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.509 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|v_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.511 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.515 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; vga_module:inst|next_v_count[9]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.528 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.529 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.579 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.025      ;
; 0.611 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|h_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.810      ;
; 0.616 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|v_count[1]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.815      ;
; 0.626 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[1] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.830      ;
; 0.641 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.648 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|v_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.657 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[0] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.861      ;
; 0.658 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|h_count[9]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.857      ;
; 0.659 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.752 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.765 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.769 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.771 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.771 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.776 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.975      ;
; 0.778 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.778 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.779 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.978      ;
; 0.800 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|v_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.999      ;
; 0.818 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|h_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.017      ;
; 0.822 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|v_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.021      ;
; 0.827 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|h_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.026      ;
; 0.833 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|h_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.032      ;
; 0.841 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|v_count[3]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|v_count[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.848 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.855 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.858 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.865 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.865 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.867 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.868 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.869 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.872 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.071      ;
; 0.874 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.890 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.089      ;
; 0.897 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.096      ;
; 0.903 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.283      ; 1.355      ;
; 0.903 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.102      ;
; 0.934 ; vga_module:inst|next_h_count[5]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 1.380      ;
; 0.939 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.944 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.945 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.946 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.947 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.146      ;
; 0.951 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.952 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.952 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.206 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 35.098 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.278 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; cpu_clk                                           ; 9.587  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.592 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 35.098 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.684      ;
; 35.098 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.684      ;
; 35.104 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.678      ;
; 35.104 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.678      ;
; 35.116 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.666      ;
; 35.116 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.666      ;
; 35.122 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.660      ;
; 35.122 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.660      ;
; 35.133 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.661      ;
; 35.154 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.640      ;
; 35.197 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.585      ;
; 35.197 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.585      ;
; 35.203 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.579      ;
; 35.203 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.579      ;
; 35.224 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.558      ;
; 35.224 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.558      ;
; 35.230 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.552      ;
; 35.230 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.552      ;
; 35.231 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.551      ;
; 35.231 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.551      ;
; 35.235 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.559      ;
; 35.236 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.558      ;
; 35.236 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.558      ;
; 35.237 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.545      ;
; 35.237 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.545      ;
; 35.249 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.107      ; 4.549      ;
; 35.253 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.529      ;
; 35.253 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.529      ;
; 35.254 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.540      ;
; 35.254 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.540      ;
; 35.255 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.533      ;
; 35.255 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.533      ;
; 35.259 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.523      ;
; 35.259 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.523      ;
; 35.259 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.535      ;
; 35.269 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.525      ;
; 35.273 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.515      ;
; 35.273 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.515      ;
; 35.278 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.521      ;
; 35.281 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.107      ; 4.517      ;
; 35.290 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.494      ;
; 35.290 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.494      ;
; 35.292 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.494      ;
; 35.292 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.494      ;
; 35.308 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.476      ;
; 35.308 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.476      ;
; 35.310 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.489      ;
; 35.310 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.476      ;
; 35.310 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.476      ;
; 35.313 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a13~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.104      ; 4.482      ;
; 35.330 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a12~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.104      ; 4.465      ;
; 35.332 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a0~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.102      ; 4.461      ;
; 35.334 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a13~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.104      ; 4.461      ;
; 35.335 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.459      ;
; 35.335 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.459      ;
; 35.340 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a17~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.454      ;
; 35.351 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a12~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.104      ; 4.444      ;
; 35.353 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a0~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.102      ; 4.440      ;
; 35.354 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.434      ;
; 35.354 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.434      ;
; 35.356 ; vga_module:inst|next_v_count[9] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.426      ;
; 35.356 ; vga_module:inst|next_v_count[9] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.426      ;
; 35.359 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.440      ;
; 35.359 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.107      ; 4.439      ;
; 35.359 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.440      ;
; 35.362 ; vga_module:inst|next_v_count[9] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.420      ;
; 35.362 ; vga_module:inst|next_v_count[9] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.420      ;
; 35.362 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.432      ;
; 35.362 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.432      ;
; 35.365 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.434      ;
; 35.367 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.415      ;
; 35.367 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a18~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.415      ;
; 35.369 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.425      ;
; 35.369 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.425      ;
; 35.373 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.409      ;
; 35.373 ; vga_module:inst|next_v_count[8] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a20~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.091      ; 4.409      ;
; 35.375 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.107      ; 4.423      ;
; 35.377 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.422      ;
; 35.377 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.107      ; 4.421      ;
; 35.377 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a22~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.422      ;
; 35.381 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.407      ;
; 35.381 ; vga_module:inst|next_v_count[5] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.407      ;
; 35.383 ; vga_module:inst|next_v_count[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a21~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.108      ; 4.416      ;
; 35.388 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.400      ;
; 35.388 ; vga_module:inst|next_v_count[4] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a2~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.400      ;
; 35.389 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.395      ;
; 35.389 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a3~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.093      ; 4.395      ;
; 35.390 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.404      ;
; 35.390 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.404      ;
; 35.391 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.403      ;
; 35.391 ; vga_module:inst|next_v_count[7] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a9~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.403      ;
; 35.391 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.395      ;
; 35.391 ; vga_module:inst|next_v_count[6] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a19~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.095      ; 4.395      ;
; 35.392 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_address_reg0  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.396      ;
; 35.392 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a1~portb_re_reg        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.097      ; 4.396      ;
; 35.393 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.397      ;
; 35.393 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a10~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.099      ; 4.397      ;
; 35.395 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.396      ;
; 35.395 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a11~portb_re_reg       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.100      ; 4.396      ;
; 35.400 ; vga_module:inst|next_v_count[3] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.682       ; 0.103      ; 4.394      ;
+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.278 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|v_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.284 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|v_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|h_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.304 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_module:inst|next_v_count[9]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[0]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.317 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.598      ;
; 0.317 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.343 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|v_count[1]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.345 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|h_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.465      ;
; 0.356 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[1] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.481      ;
; 0.363 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|v_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.369 ; vga_module:inst|next_h_count[9]                                                               ; vga_module:inst|h_count[9]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.371 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[0] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.496      ;
; 0.372 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.382 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.450 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|v_count[8]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.453 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|h_count[6]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|v_count[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.463 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|h_count[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[1]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; vga_module:inst|next_h_count[8]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[2]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|h_count[7]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vga_module:inst|next_v_count[8]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|v_count[3]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.475 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|v_count[2]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.596      ;
; 0.487 ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|address_reg_b[2] ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|out_address_reg_b[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.608      ;
; 0.507 ; vga_module:inst|next_h_count[3]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a23~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.793      ;
; 0.516 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; vga_module:inst|next_h_count[7]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.521 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.523 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.528 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; vga_module:inst|next_h_count[5]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[3]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; vga_module:inst|next_v_count[7]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; vga_module:inst|next_h_count[6]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a16~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.813      ;
; 0.532 ; vga_module:inst|next_v_count[3]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; vga_module:inst|next_h_count[4]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; vga_module:inst|next_h_count[0]                                                               ; vga_module:inst|next_h_count[4]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; vga_module:inst|next_h_count[5]                                                               ; vga_ram:inst2|altsyncram:altsyncram_component|altsyncram_u2v1:auto_generated|ram_block1a15~portb_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.816      ;
; 0.534 ; vga_module:inst|next_h_count[2]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; vga_module:inst|next_h_count[6]                                                               ; vga_module:inst|next_h_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; vga_module:inst|next_v_count[6]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; vga_module:inst|next_v_count[4]                                                               ; vga_module:inst|next_v_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; vga_module:inst|next_v_count[2]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.582 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[7]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.584 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; vga_module:inst|next_h_count[3]                                                               ; vga_module:inst|next_h_count[8]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; vga_module:inst|next_h_count[1]                                                               ; vga_module:inst|next_h_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.707      ;
; 0.589 ; vga_module:inst|next_v_count[5]                                                               ; vga_module:inst|next_v_count[9]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.590 ; vga_module:inst|next_v_count[1]                                                               ; vga_module:inst|next_v_count[6]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; vga_module:inst|next_v_count[0]                                                               ; vga_module:inst|next_v_count[5]                                                                               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 27
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.368 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 31.802 ; 0.278 ; N/A      ; N/A     ; 9.587               ;
;  cpu_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.802 ; 0.278 ; N/A      ; N/A     ; 19.585              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cpu_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel_address[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; VCC                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; print                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cpu_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pixel_address[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; vga_rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel_address[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 18722    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 18722    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 295   ; 295  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; cpu_clk                                           ; cpu_clk                                           ; Base      ; Constrained ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; VCC        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; print      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; pixel_address[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; VCC        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; print      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; pixel_address[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixel_address[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_rgb[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 28 01:57:18 2022
Info: Command: quartus_sta vga -c vga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name cpu_clk cpu_clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.802               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.540               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 cpu_clk 
    Info (332119):    19.585               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.926 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.622               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.496               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.818               0.000 cpu_clk 
    Info (332119):    19.585               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.206 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 35.098
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.098               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.278
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.278               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 cpu_clk 
    Info (332119):    19.592               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 27 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 27
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.368 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4932 megabytes
    Info: Processing ended: Tue Jun 28 01:57:20 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


