

================================================================
== Vitis HLS Report for 'compute_check_to_value'
================================================================
* Date:           Fri Aug  1 20:00:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        compute_check_to_value
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7581|     7581|  75.810 us|  75.810 us|  7582|  7582|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                          Instance                          |                      Module                     |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_compute_check_to_value_Pipeline_VITIS_LOOP_21_2_fu_178  |compute_check_to_value_Pipeline_VITIS_LOOP_21_2  |      116|      116|  1.160 us|  1.160 us|   40|   40|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_compute_check_to_value_Pipeline_VITIS_LOOP_36_3_fu_190  |compute_check_to_value_Pipeline_VITIS_LOOP_36_3  |      187|      187|  1.870 us|  1.870 us|   41|   41|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |     7580|     7580|       379|          -|          -|    20|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     277|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|     3|    3711|    3581|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     589|    -|
|Register         |        -|     -|     586|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|     3|    4297|    4447|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-----+-----+
    |grp_compute_check_to_value_Pipeline_VITIS_LOOP_21_2_fu_178  |compute_check_to_value_Pipeline_VITIS_LOOP_21_2  |        0|   0|   905|  799|    0|
    |grp_compute_check_to_value_Pipeline_VITIS_LOOP_36_3_fu_190  |compute_check_to_value_Pipeline_VITIS_LOOP_36_3  |        0|   3|  1043|  870|    0|
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|   322|  552|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U26                             |fcmp_32ns_32ns_1_2_no_dsp_1                      |        0|   0|     0|    0|    0|
    |gmem0_m_axi_U                                               |gmem0_m_axi                                      |        2|   0|   770|  723|    0|
    |gmem1_m_axi_U                                               |gmem1_m_axi                                      |        2|   0|   671|  637|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                       |                                                 |        4|   3|  3711| 3581|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_256_p2       |         +|   0|  0|  12|           5|           1|
    |empty_30_fu_286_p2       |         +|   0|  0|  20|          13|          13|
    |empty_32_fu_300_p2       |         +|   0|  0|  71|          64|          64|
    |empty_33_fu_318_p2       |         +|   0|  0|  71|          64|          64|
    |empty_27_fu_211_p2       |      icmp|   0|  0|  39|          32|           6|
    |empty_29_fu_229_p2       |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln12_fu_251_p2      |      icmp|   0|  0|  12|           5|           5|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    |select_ln12_1_fu_235_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln12_fu_217_p3    |    select|   0|  0|   6|           1|           6|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 277|         218|         170|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  414|         78|    1|         78|
    |ap_done            |    9|          2|    1|          2|
    |gmem0_0_AWVALID    |    9|          2|    1|          2|
    |gmem0_0_BREADY     |    9|          2|    1|          2|
    |gmem0_0_WVALID     |    9|          2|    1|          2|
    |gmem0_blk_n_AR     |    9|          2|    1|          2|
    |gmem0_blk_n_R      |    9|          2|    1|          2|
    |gmem1_0_ARADDR     |   14|          3|   64|        192|
    |gmem1_0_ARLEN      |   14|          3|   32|         96|
    |gmem1_0_ARVALID    |   14|          3|    1|          3|
    |gmem1_0_RREADY     |   14|          3|    1|          3|
    |grp_fu_462_ce      |   14|          3|    1|          3|
    |grp_fu_462_opcode  |   14|          3|    5|         15|
    |grp_fu_462_p0      |   14|          3|   32|         96|
    |grp_fu_462_p1      |   14|          3|   32|         96|
    |i_fu_116           |    9|          2|    5|         10|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  589|        116|  180|        604|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |L_read_reg_386                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  77|   0|   77|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |ap_rst_n_inv                                                             |   1|   0|    1|          0|
    |ap_rst_reg_1                                                             |   1|   0|    1|          0|
    |ap_rst_reg_2                                                             |   1|   0|    1|          0|
    |empty_31_reg_428                                                         |   7|   0|   12|          5|
    |empty_32_reg_433                                                         |  64|   0|   64|          0|
    |gmem0_addr_read_reg_445                                                  |  32|   0|   32|          0|
    |gmem0_addr_reg_439                                                       |  64|   0|   64|          0|
    |grp_compute_check_to_value_Pipeline_VITIS_LOOP_21_2_fu_178_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_check_to_value_Pipeline_VITIS_LOOP_36_3_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_116                                                                 |   5|   0|    5|          0|
    |min1_3_loc_fu_128                                                        |  32|   0|   32|          0|
    |min2_3_loc_fu_132                                                        |  32|   0|   32|          0|
    |minpos_2_loc_fu_124                                                      |  32|   0|   32|          0|
    |out_r_read_reg_376                                                       |  64|   0|   64|          0|
    |select_ln12_1_reg_420                                                    |   5|   0|    5|          0|
    |select_ln12_reg_415                                                      |   6|   0|    6|          0|
    |size_vnode_read_reg_371                                                  |  32|   0|   32|          0|
    |syndrome_read_reg_381                                                    |  64|   0|   64|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 586|   0|  591|          5|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |      Source Object     |    C Type    |
+-----------------------+-----+-----+---------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  compute_check_to_value|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  compute_check_to_value|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  compute_check_to_value|  return value|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|                   gmem1|       pointer|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                   gmem0|       pointer|
+-----------------------+-----+-----+---------------+------------------------+--------------+

