

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Mon Aug 12 18:53:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.633 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     6664|   721928|  33.320 us|  3.610 ms|  6664|  721928|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192    |fft_Pipeline_VITIS_LOOP_41_2    |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207    |fft_Pipeline_VITIS_LOOP_60_4    |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222    |fft_Pipeline_VITIS_LOOP_79_6    |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237    |fft_Pipeline_VITIS_LOOP_98_8    |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252  |fft_Pipeline_VITIS_LOOP_117_10  |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267  |fft_Pipeline_VITIS_LOOP_136_12  |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282  |fft_Pipeline_VITIS_LOOP_155_14  |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        |grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297  |fft_Pipeline_VITIS_LOOP_174_16  |       47|     5635|  0.235 us|  28.175 us|   47|  5635|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- loop_0_VITIS_LOOP_39_1    |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_1_VITIS_LOOP_58_3    |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_2_VITIS_LOOP_77_5    |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_3_VITIS_LOOP_96_7    |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_4_VITIS_LOOP_115_9   |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_5_VITIS_LOOP_134_11  |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_6_VITIS_LOOP_153_13  |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        |- loop_7_VITIS_LOOP_172_15  |      832|    90240|  52 ~ 5640|          -|          -|    16|        no|
        +----------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    896|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    6046|   6034|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   1553|    -|
|Register         |        -|    -|     328|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    6374|   8483|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       5|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U105   |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U106   |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252  |fft_Pipeline_VITIS_LOOP_117_10       |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267  |fft_Pipeline_VITIS_LOOP_136_12       |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282  |fft_Pipeline_VITIS_LOOP_155_14       |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297  |fft_Pipeline_VITIS_LOOP_174_16       |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192    |fft_Pipeline_VITIS_LOOP_41_2         |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207    |fft_Pipeline_VITIS_LOOP_60_4         |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222    |fft_Pipeline_VITIS_LOOP_79_6         |        0|   0|  565|  487|    0|
    |grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237    |fft_Pipeline_VITIS_LOOP_98_8         |        0|   0|  565|  487|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U107         |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U108         |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U109         |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U110         |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    +-------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                     |        0|  16| 6046| 6034|    0|
    +-------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |fft_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |sin_coefficients_table_U  |fft_sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +--------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                        |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +--------------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln114_1_fu_803_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln114_fu_753_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln116_fu_794_p2        |         +|   0|  0|  13|           4|           2|
    |add_ln133_1_fu_907_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln133_fu_857_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln135_fu_898_p2        |         +|   0|  0|  13|           4|           2|
    |add_ln152_1_fu_1011_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln152_fu_961_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln154_fu_1002_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln171_1_fu_1091_p2     |         +|   0|  0|  10|           2|           1|
    |add_ln171_fu_1065_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln173_fu_1114_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln38_1_fu_386_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln38_fu_336_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln40_fu_377_p2         |         +|   0|  0|  13|           4|           2|
    |add_ln57_1_fu_501_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln57_fu_440_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln59_fu_483_p2         |         +|   0|  0|  13|           4|           2|
    |add_ln76_1_fu_595_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln76_fu_545_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln78_fu_586_p2         |         +|   0|  0|  13|           4|           2|
    |add_ln95_1_fu_699_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln95_fu_649_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln97_fu_690_p2         |         +|   0|  0|  13|           4|           2|
    |stage_10_fu_834_p2         |         +|   0|  0|  13|           4|           1|
    |stage_12_fu_938_p2         |         +|   0|  0|  13|           4|           1|
    |stage_14_fu_1042_p2        |         +|   0|  0|  13|           4|           1|
    |stage_15_fu_1119_p2        |         +|   0|  0|  13|           4|           1|
    |stage_2_fu_417_p2          |         +|   0|  0|  13|           4|           1|
    |stage_4_fu_488_p2          |         +|   0|  0|  13|           4|           1|
    |stage_6_fu_626_p2          |         +|   0|  0|  13|           4|           1|
    |stage_8_fu_730_p2          |         +|   0|  0|  13|           4|           1|
    |sub196_fu_621_p2           |         -|   0|  0|  13|           5|           4|
    |sub295_fu_725_p2           |         -|   0|  0|  13|           5|           4|
    |sub394_fu_829_p2           |         -|   0|  0|  13|           5|           4|
    |sub493_fu_933_p2           |         -|   0|  0|  13|           5|           4|
    |sub592_fu_1037_p2          |         -|   0|  0|  13|           5|           4|
    |sub691_fu_1142_p2          |         -|   0|  0|  13|           5|           4|
    |sub97_fu_527_p2            |         -|   0|  0|  13|           5|           4|
    |sub9_fu_412_p2             |         -|   0|  0|  13|           5|           4|
    |icmp_ln114_fu_747_p2       |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln115_fu_762_p2       |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln133_fu_851_p2       |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln134_fu_866_p2       |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln152_fu_955_p2       |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln153_fu_970_p2       |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln171_fu_1059_p2      |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln172_fu_1077_p2      |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln38_fu_330_p2        |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln39_fu_345_p2        |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln57_fu_434_p2        |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln58_fu_449_p2        |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln76_fu_539_p2        |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln77_fu_554_p2        |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln95_fu_643_p2        |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln96_fu_658_p2        |      icmp|   0|  0|  13|           4|           4|
    |select_ln114_1_fu_809_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln114_fu_788_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln133_1_fu_913_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln133_fu_892_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln152_1_fu_1017_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln152_fu_996_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln171_1_fu_1097_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln171_fu_1083_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln38_1_fu_392_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln38_fu_371_p3      |    select|   0|  0|   4|           1|           1|
    |select_ln57_1_fu_507_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln57_fu_455_p3      |    select|   0|  0|   4|           1|           1|
    |select_ln76_1_fu_601_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln76_fu_580_p3      |    select|   0|  0|   4|           1|           1|
    |select_ln95_1_fu_705_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln95_fu_684_p3      |    select|   0|  0|   4|           1|           1|
    |numBF_1_fu_521_p2          |       shl|   0|  0|  17|           1|           8|
    |numBF_2_fu_615_p2          |       shl|   0|  0|  17|           1|           8|
    |numBF_3_fu_719_p2          |       shl|   0|  0|  17|           1|           8|
    |numBF_4_fu_823_p2          |       shl|   0|  0|  17|           1|           8|
    |numBF_5_fu_927_p2          |       shl|   0|  0|  17|           1|           8|
    |numBF_6_fu_1031_p2         |       shl|   0|  0|  17|           1|           8|
    |numBF_7_fu_1136_p2         |       shl|   0|  0|  17|           1|           8|
    |numBF_fu_406_p2            |       shl|   0|  0|  17|           1|           8|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 896|         256|         240|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  185|         42|    1|         42|
    |cos_coefficients_table_address0  |   48|          9|    9|         81|
    |cos_coefficients_table_ce0       |   48|          9|    1|          9|
    |grp_fu_1648_ce                   |   48|          9|    1|          9|
    |grp_fu_1648_opcode               |   48|          9|    2|         18|
    |grp_fu_1648_p0                   |   48|          9|   32|        288|
    |grp_fu_1648_p1                   |   48|          9|   32|        288|
    |grp_fu_1652_ce                   |   48|          9|    1|          9|
    |grp_fu_1652_opcode               |   48|          9|    2|         18|
    |grp_fu_1652_p0                   |   48|          9|   32|        288|
    |grp_fu_1652_p1                   |   48|          9|   32|        288|
    |grp_fu_1656_ce                   |   48|          9|    1|          9|
    |grp_fu_1656_p0                   |   48|          9|   32|        288|
    |grp_fu_1656_p1                   |   48|          9|   32|        288|
    |grp_fu_1660_ce                   |   48|          9|    1|          9|
    |grp_fu_1660_p0                   |   48|          9|   32|        288|
    |grp_fu_1660_p1                   |   48|          9|   32|        288|
    |grp_fu_1664_ce                   |   48|          9|    1|          9|
    |grp_fu_1664_p0                   |   48|          9|   32|        288|
    |grp_fu_1664_p1                   |   48|          9|   32|        288|
    |grp_fu_1668_ce                   |   48|          9|    1|          9|
    |grp_fu_1668_p0                   |   48|          9|   32|        288|
    |grp_fu_1668_p1                   |   48|          9|   32|        288|
    |i_1_fu_112                       |    9|          2|    2|          4|
    |i_2_fu_124                       |    9|          2|    2|          4|
    |i_3_fu_136                       |    9|          2|    2|          4|
    |i_4_fu_148                       |    9|          2|    2|          4|
    |i_5_fu_160                       |    9|          2|    2|          4|
    |i_6_fu_172                       |    9|          2|    2|          4|
    |i_7_fu_184                       |    9|          2|    2|          4|
    |i_fu_100                         |    9|          2|    2|          4|
    |indvar_flatten13_fu_128          |    9|          2|    5|         10|
    |indvar_flatten20_fu_140          |    9|          2|    5|         10|
    |indvar_flatten27_fu_152          |    9|          2|    5|         10|
    |indvar_flatten34_fu_164          |    9|          2|    5|         10|
    |indvar_flatten41_fu_176          |    9|          2|    5|         10|
    |indvar_flatten48_fu_188          |    9|          2|    5|         10|
    |indvar_flatten6_fu_116           |    9|          2|    5|         10|
    |indvar_flatten_fu_104            |    9|          2|    5|         10|
    |sin_coefficients_table_address0  |   48|          9|    9|         81|
    |sin_coefficients_table_ce0       |   48|          9|    1|          9|
    |stage_11_fu_168                  |    9|          2|    4|          8|
    |stage_13_fu_180                  |    9|          2|    4|          8|
    |stage_1_fu_108                   |    9|          2|    4|          8|
    |stage_3_fu_120                   |    9|          2|    4|          8|
    |stage_5_fu_132                   |    9|          2|    4|          8|
    |stage_7_fu_144                   |    9|          2|    4|          8|
    |stage_9_fu_156                   |    9|          2|    4|          8|
    |stage_fu_96                      |    9|          2|    4|          8|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            | 1553|        306|  503|       3944|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |add_ln116_reg_1460                                      |   4|   0|    4|          0|
    |add_ln135_reg_1524                                      |   4|   0|    4|          0|
    |add_ln154_reg_1588                                      |   4|   0|    4|          0|
    |add_ln173_reg_1633                                      |   4|   0|    4|          0|
    |add_ln40_reg_1207                                       |   4|   0|    4|          0|
    |add_ln59_reg_1268                                       |   4|   0|    4|          0|
    |add_ln78_reg_1332                                       |   4|   0|    4|          0|
    |add_ln97_reg_1396                                       |   4|   0|    4|          0|
    |ap_CS_fsm                                               |  41|   0|   41|          0|
    |grp_fft_Pipeline_VITIS_LOOP_117_10_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_136_12_fu_267_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_155_14_fu_282_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_174_16_fu_297_ap_start_reg  |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_41_2_fu_192_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_60_4_fu_207_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_79_6_fu_222_ap_start_reg    |   1|   0|    1|          0|
    |grp_fft_Pipeline_VITIS_LOOP_98_8_fu_237_ap_start_reg    |   1|   0|    1|          0|
    |i_1_fu_112                                              |   2|   0|    2|          0|
    |i_2_fu_124                                              |   2|   0|    2|          0|
    |i_3_fu_136                                              |   2|   0|    2|          0|
    |i_4_fu_148                                              |   2|   0|    2|          0|
    |i_5_fu_160                                              |   2|   0|    2|          0|
    |i_6_fu_172                                              |   2|   0|    2|          0|
    |i_7_fu_184                                              |   2|   0|    2|          0|
    |i_fu_100                                                |   2|   0|    2|          0|
    |icmp_ln115_reg_1427                                     |   1|   0|    1|          0|
    |icmp_ln134_reg_1491                                     |   1|   0|    1|          0|
    |icmp_ln153_reg_1555                                     |   1|   0|    1|          0|
    |icmp_ln39_reg_1174                                      |   1|   0|    1|          0|
    |icmp_ln58_reg_1235                                      |   1|   0|    1|          0|
    |icmp_ln77_reg_1299                                      |   1|   0|    1|          0|
    |icmp_ln96_reg_1363                                      |   1|   0|    1|          0|
    |indvar_flatten13_fu_128                                 |   5|   0|    5|          0|
    |indvar_flatten20_fu_140                                 |   5|   0|    5|          0|
    |indvar_flatten27_fu_152                                 |   5|   0|    5|          0|
    |indvar_flatten34_fu_164                                 |   5|   0|    5|          0|
    |indvar_flatten41_fu_176                                 |   5|   0|    5|          0|
    |indvar_flatten48_fu_188                                 |   5|   0|    5|          0|
    |indvar_flatten6_fu_116                                  |   5|   0|    5|          0|
    |indvar_flatten_fu_104                                   |   5|   0|    5|          0|
    |numBF_1_reg_1283                                        |   8|   0|    8|          0|
    |numBF_2_reg_1347                                        |   8|   0|    8|          0|
    |numBF_3_reg_1411                                        |   8|   0|    8|          0|
    |numBF_4_reg_1475                                        |   8|   0|    8|          0|
    |numBF_5_reg_1539                                        |   8|   0|    8|          0|
    |numBF_6_reg_1603                                        |   8|   0|    8|          0|
    |numBF_7_reg_1638                                        |   8|   0|    8|          0|
    |numBF_reg_1222                                          |   8|   0|    8|          0|
    |select_ln114_1_reg_1465                                 |   2|   0|    2|          0|
    |select_ln114_reg_1454                                   |   4|   0|    4|          0|
    |select_ln133_1_reg_1529                                 |   2|   0|    2|          0|
    |select_ln133_reg_1518                                   |   4|   0|    4|          0|
    |select_ln152_1_reg_1593                                 |   2|   0|    2|          0|
    |select_ln152_reg_1582                                   |   4|   0|    4|          0|
    |select_ln171_1_reg_1623                                 |   2|   0|    2|          0|
    |select_ln171_reg_1616                                   |   4|   0|    4|          0|
    |select_ln38_1_reg_1212                                  |   2|   0|    2|          0|
    |select_ln38_reg_1201                                    |   4|   0|    4|          0|
    |select_ln57_1_reg_1273                                  |   2|   0|    2|          0|
    |select_ln57_reg_1240                                    |   4|   0|    4|          0|
    |select_ln76_1_reg_1337                                  |   2|   0|    2|          0|
    |select_ln76_reg_1326                                    |   4|   0|    4|          0|
    |select_ln95_1_reg_1401                                  |   2|   0|    2|          0|
    |select_ln95_reg_1390                                    |   4|   0|    4|          0|
    |stage_11_fu_168                                         |   4|   0|    4|          0|
    |stage_13_fu_180                                         |   4|   0|    4|          0|
    |stage_1_fu_108                                          |   4|   0|    4|          0|
    |stage_3_fu_120                                          |   4|   0|    4|          0|
    |stage_5_fu_132                                          |   4|   0|    4|          0|
    |stage_7_fu_144                                          |   4|   0|    4|          0|
    |stage_9_fu_156                                          |   4|   0|    4|          0|
    |stage_fu_96                                             |   4|   0|    4|          0|
    |sub196_reg_1352                                         |   4|   0|    4|          0|
    |sub295_reg_1416                                         |   4|   0|    4|          0|
    |sub394_reg_1480                                         |   4|   0|    4|          0|
    |sub493_reg_1544                                         |   4|   0|    4|          0|
    |sub592_reg_1608                                         |   4|   0|    4|          0|
    |sub691_reg_1643                                         |   4|   0|    4|          0|
    |sub97_reg_1288                                          |   4|   0|    4|          0|
    |sub9_reg_1227                                           |   4|   0|    4|          0|
    |trunc_ln115_reg_1470                                    |   1|   0|    1|          0|
    |trunc_ln134_reg_1534                                    |   1|   0|    1|          0|
    |trunc_ln153_reg_1598                                    |   1|   0|    1|          0|
    |trunc_ln172_reg_1628                                    |   1|   0|    1|          0|
    |trunc_ln39_reg_1217                                     |   1|   0|    1|          0|
    |trunc_ln58_reg_1278                                     |   1|   0|    1|          0|
    |trunc_ln77_reg_1342                                     |   1|   0|    1|          0|
    |trunc_ln96_reg_1406                                     |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 328|   0|  328|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|           fft|  return value|
|X_R_0_address0  |  out|   10|   ap_memory|         X_R_0|         array|
|X_R_0_ce0       |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_we0       |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_d0        |  out|   32|   ap_memory|         X_R_0|         array|
|X_R_0_q0        |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_0_address1  |  out|   10|   ap_memory|         X_R_0|         array|
|X_R_0_ce1       |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_we1       |  out|    1|   ap_memory|         X_R_0|         array|
|X_R_0_d1        |  out|   32|   ap_memory|         X_R_0|         array|
|X_R_0_q1        |   in|   32|   ap_memory|         X_R_0|         array|
|X_R_1_address0  |  out|   10|   ap_memory|         X_R_1|         array|
|X_R_1_ce0       |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_we0       |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_d0        |  out|   32|   ap_memory|         X_R_1|         array|
|X_R_1_q0        |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_1_address1  |  out|   10|   ap_memory|         X_R_1|         array|
|X_R_1_ce1       |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_we1       |  out|    1|   ap_memory|         X_R_1|         array|
|X_R_1_d1        |  out|   32|   ap_memory|         X_R_1|         array|
|X_R_1_q1        |   in|   32|   ap_memory|         X_R_1|         array|
|X_R_2_address0  |  out|   10|   ap_memory|         X_R_2|         array|
|X_R_2_ce0       |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_we0       |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_d0        |  out|   32|   ap_memory|         X_R_2|         array|
|X_R_2_q0        |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_2_address1  |  out|   10|   ap_memory|         X_R_2|         array|
|X_R_2_ce1       |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_we1       |  out|    1|   ap_memory|         X_R_2|         array|
|X_R_2_d1        |  out|   32|   ap_memory|         X_R_2|         array|
|X_R_2_q1        |   in|   32|   ap_memory|         X_R_2|         array|
|X_R_3_address0  |  out|   10|   ap_memory|         X_R_3|         array|
|X_R_3_ce0       |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_we0       |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_d0        |  out|   32|   ap_memory|         X_R_3|         array|
|X_R_3_q0        |   in|   32|   ap_memory|         X_R_3|         array|
|X_R_3_address1  |  out|   10|   ap_memory|         X_R_3|         array|
|X_R_3_ce1       |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_we1       |  out|    1|   ap_memory|         X_R_3|         array|
|X_R_3_d1        |  out|   32|   ap_memory|         X_R_3|         array|
|X_R_3_q1        |   in|   32|   ap_memory|         X_R_3|         array|
|X_R_4_address0  |  out|   10|   ap_memory|         X_R_4|         array|
|X_R_4_ce0       |  out|    1|   ap_memory|         X_R_4|         array|
|X_R_4_we0       |  out|    1|   ap_memory|         X_R_4|         array|
|X_R_4_d0        |  out|   32|   ap_memory|         X_R_4|         array|
|X_R_4_q0        |   in|   32|   ap_memory|         X_R_4|         array|
|X_R_4_address1  |  out|   10|   ap_memory|         X_R_4|         array|
|X_R_4_ce1       |  out|    1|   ap_memory|         X_R_4|         array|
|X_R_4_we1       |  out|    1|   ap_memory|         X_R_4|         array|
|X_R_4_d1        |  out|   32|   ap_memory|         X_R_4|         array|
|X_R_4_q1        |   in|   32|   ap_memory|         X_R_4|         array|
|X_R_5_address0  |  out|   10|   ap_memory|         X_R_5|         array|
|X_R_5_ce0       |  out|    1|   ap_memory|         X_R_5|         array|
|X_R_5_we0       |  out|    1|   ap_memory|         X_R_5|         array|
|X_R_5_d0        |  out|   32|   ap_memory|         X_R_5|         array|
|X_R_5_q0        |   in|   32|   ap_memory|         X_R_5|         array|
|X_R_5_address1  |  out|   10|   ap_memory|         X_R_5|         array|
|X_R_5_ce1       |  out|    1|   ap_memory|         X_R_5|         array|
|X_R_5_we1       |  out|    1|   ap_memory|         X_R_5|         array|
|X_R_5_d1        |  out|   32|   ap_memory|         X_R_5|         array|
|X_R_5_q1        |   in|   32|   ap_memory|         X_R_5|         array|
|X_R_6_address0  |  out|   10|   ap_memory|         X_R_6|         array|
|X_R_6_ce0       |  out|    1|   ap_memory|         X_R_6|         array|
|X_R_6_we0       |  out|    1|   ap_memory|         X_R_6|         array|
|X_R_6_d0        |  out|   32|   ap_memory|         X_R_6|         array|
|X_R_6_q0        |   in|   32|   ap_memory|         X_R_6|         array|
|X_R_6_address1  |  out|   10|   ap_memory|         X_R_6|         array|
|X_R_6_ce1       |  out|    1|   ap_memory|         X_R_6|         array|
|X_R_6_we1       |  out|    1|   ap_memory|         X_R_6|         array|
|X_R_6_d1        |  out|   32|   ap_memory|         X_R_6|         array|
|X_R_6_q1        |   in|   32|   ap_memory|         X_R_6|         array|
|X_R_7_address0  |  out|   10|   ap_memory|         X_R_7|         array|
|X_R_7_ce0       |  out|    1|   ap_memory|         X_R_7|         array|
|X_R_7_we0       |  out|    1|   ap_memory|         X_R_7|         array|
|X_R_7_d0        |  out|   32|   ap_memory|         X_R_7|         array|
|X_R_7_q0        |   in|   32|   ap_memory|         X_R_7|         array|
|X_R_7_address1  |  out|   10|   ap_memory|         X_R_7|         array|
|X_R_7_ce1       |  out|    1|   ap_memory|         X_R_7|         array|
|X_R_7_we1       |  out|    1|   ap_memory|         X_R_7|         array|
|X_R_7_d1        |  out|   32|   ap_memory|         X_R_7|         array|
|X_R_7_q1        |   in|   32|   ap_memory|         X_R_7|         array|
|X_I_0_address0  |  out|   10|   ap_memory|         X_I_0|         array|
|X_I_0_ce0       |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_we0       |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_d0        |  out|   32|   ap_memory|         X_I_0|         array|
|X_I_0_q0        |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_0_address1  |  out|   10|   ap_memory|         X_I_0|         array|
|X_I_0_ce1       |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_we1       |  out|    1|   ap_memory|         X_I_0|         array|
|X_I_0_d1        |  out|   32|   ap_memory|         X_I_0|         array|
|X_I_0_q1        |   in|   32|   ap_memory|         X_I_0|         array|
|X_I_1_address0  |  out|   10|   ap_memory|         X_I_1|         array|
|X_I_1_ce0       |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_we0       |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_d0        |  out|   32|   ap_memory|         X_I_1|         array|
|X_I_1_q0        |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_1_address1  |  out|   10|   ap_memory|         X_I_1|         array|
|X_I_1_ce1       |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_we1       |  out|    1|   ap_memory|         X_I_1|         array|
|X_I_1_d1        |  out|   32|   ap_memory|         X_I_1|         array|
|X_I_1_q1        |   in|   32|   ap_memory|         X_I_1|         array|
|X_I_2_address0  |  out|   10|   ap_memory|         X_I_2|         array|
|X_I_2_ce0       |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_we0       |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_d0        |  out|   32|   ap_memory|         X_I_2|         array|
|X_I_2_q0        |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_2_address1  |  out|   10|   ap_memory|         X_I_2|         array|
|X_I_2_ce1       |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_we1       |  out|    1|   ap_memory|         X_I_2|         array|
|X_I_2_d1        |  out|   32|   ap_memory|         X_I_2|         array|
|X_I_2_q1        |   in|   32|   ap_memory|         X_I_2|         array|
|X_I_3_address0  |  out|   10|   ap_memory|         X_I_3|         array|
|X_I_3_ce0       |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_we0       |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_d0        |  out|   32|   ap_memory|         X_I_3|         array|
|X_I_3_q0        |   in|   32|   ap_memory|         X_I_3|         array|
|X_I_3_address1  |  out|   10|   ap_memory|         X_I_3|         array|
|X_I_3_ce1       |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_we1       |  out|    1|   ap_memory|         X_I_3|         array|
|X_I_3_d1        |  out|   32|   ap_memory|         X_I_3|         array|
|X_I_3_q1        |   in|   32|   ap_memory|         X_I_3|         array|
|X_I_4_address0  |  out|   10|   ap_memory|         X_I_4|         array|
|X_I_4_ce0       |  out|    1|   ap_memory|         X_I_4|         array|
|X_I_4_we0       |  out|    1|   ap_memory|         X_I_4|         array|
|X_I_4_d0        |  out|   32|   ap_memory|         X_I_4|         array|
|X_I_4_q0        |   in|   32|   ap_memory|         X_I_4|         array|
|X_I_4_address1  |  out|   10|   ap_memory|         X_I_4|         array|
|X_I_4_ce1       |  out|    1|   ap_memory|         X_I_4|         array|
|X_I_4_we1       |  out|    1|   ap_memory|         X_I_4|         array|
|X_I_4_d1        |  out|   32|   ap_memory|         X_I_4|         array|
|X_I_4_q1        |   in|   32|   ap_memory|         X_I_4|         array|
|X_I_5_address0  |  out|   10|   ap_memory|         X_I_5|         array|
|X_I_5_ce0       |  out|    1|   ap_memory|         X_I_5|         array|
|X_I_5_we0       |  out|    1|   ap_memory|         X_I_5|         array|
|X_I_5_d0        |  out|   32|   ap_memory|         X_I_5|         array|
|X_I_5_q0        |   in|   32|   ap_memory|         X_I_5|         array|
|X_I_5_address1  |  out|   10|   ap_memory|         X_I_5|         array|
|X_I_5_ce1       |  out|    1|   ap_memory|         X_I_5|         array|
|X_I_5_we1       |  out|    1|   ap_memory|         X_I_5|         array|
|X_I_5_d1        |  out|   32|   ap_memory|         X_I_5|         array|
|X_I_5_q1        |   in|   32|   ap_memory|         X_I_5|         array|
|X_I_6_address0  |  out|   10|   ap_memory|         X_I_6|         array|
|X_I_6_ce0       |  out|    1|   ap_memory|         X_I_6|         array|
|X_I_6_we0       |  out|    1|   ap_memory|         X_I_6|         array|
|X_I_6_d0        |  out|   32|   ap_memory|         X_I_6|         array|
|X_I_6_q0        |   in|   32|   ap_memory|         X_I_6|         array|
|X_I_6_address1  |  out|   10|   ap_memory|         X_I_6|         array|
|X_I_6_ce1       |  out|    1|   ap_memory|         X_I_6|         array|
|X_I_6_we1       |  out|    1|   ap_memory|         X_I_6|         array|
|X_I_6_d1        |  out|   32|   ap_memory|         X_I_6|         array|
|X_I_6_q1        |   in|   32|   ap_memory|         X_I_6|         array|
|X_I_7_address0  |  out|   10|   ap_memory|         X_I_7|         array|
|X_I_7_ce0       |  out|    1|   ap_memory|         X_I_7|         array|
|X_I_7_we0       |  out|    1|   ap_memory|         X_I_7|         array|
|X_I_7_d0        |  out|   32|   ap_memory|         X_I_7|         array|
|X_I_7_q0        |   in|   32|   ap_memory|         X_I_7|         array|
|X_I_7_address1  |  out|   10|   ap_memory|         X_I_7|         array|
|X_I_7_ce1       |  out|    1|   ap_memory|         X_I_7|         array|
|X_I_7_we1       |  out|    1|   ap_memory|         X_I_7|         array|
|X_I_7_d1        |  out|   32|   ap_memory|         X_I_7|         array|
|X_I_7_q1        |   in|   32|   ap_memory|         X_I_7|         array|
+----------------+-----+-----+------------+--------------+--------------+

