Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date              : Sat Nov 15 23:49:51 2025
| Host              : Ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation
| Design            : TopLevelModule
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.944        0.000                      0                   19        0.119        0.000                      0                   19        3.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.944        0.000                      0                   19        0.119        0.000                      0                   19        3.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.462ns (50.108%)  route 0.460ns (49.892%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 12.135 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.955ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.163 r  clk_div/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.193    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X7Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     3.299 r  clk_div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.033     3.332    clk_div/counter_reg[16]_i_1_n_14
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.919    12.135    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[17]/C
                         clock pessimism              0.228    12.363    
                         clock uncertainty           -0.130    12.233    
    SLICE_X7Y173         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.276    clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -3.332    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.956ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.449ns (49.341%)  route 0.461ns (50.659%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 12.135 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.955ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.163 r  clk_div/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.193    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X7Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.286 r  clk_div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.034     3.320    clk_div/counter_reg[16]_i_1_n_13
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.919    12.135    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
                         clock pessimism              0.228    12.363    
                         clock uncertainty           -0.130    12.233    
    SLICE_X7Y173         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.276    clk_div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                          -3.320    
  -------------------------------------------------------------------
                         slack                                  8.956    

Slack (MET) :             8.974ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.434ns (48.600%)  route 0.459ns (51.400%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 12.135 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.955ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     3.163 r  clk_div/counter_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.193    clk_div/counter_reg[8]_i_1_n_0
    SLICE_X7Y173         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     3.271 r  clk_div/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.032     3.303    clk_div/counter_reg[16]_i_1_n_15
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.919    12.135    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[16]/C
                         clock pessimism              0.228    12.363    
                         clock uncertainty           -0.130    12.233    
    SLICE_X7Y173         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    12.277    clk_div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  8.974    

Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.462ns (51.736%)  route 0.431ns (48.264%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     3.269 r  clk_div/counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.034     3.303    clk_div/counter_reg[8]_i_1_n_8
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[15]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    12.283    clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             8.990ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.452ns (51.247%)  route 0.430ns (48.753%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     3.259 r  clk_div/counter_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.033     3.292    clk_div/counter_reg[8]_i_1_n_10
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[13]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    12.282    clk_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  8.990    

Slack (MET) :             8.993ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.448ns (50.967%)  route 0.431ns (49.033%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     3.255 r  clk_div/counter_reg[8]_i_1/O[6]
                         net (fo=1, routed)           0.034     3.289    clk_div/counter_reg[8]_i_1_n_9
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[14]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    12.282    clk_div/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -3.289    
  -------------------------------------------------------------------
                         slack                                  8.993    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.410ns (48.868%)  route 0.429ns (51.132%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     3.217 r  clk_div/counter_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.032     3.249    clk_div/counter_reg[8]_i_1_n_11
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[12]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    12.283    clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.405ns (48.445%)  route 0.431ns (51.555%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.212 r  clk_div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.034     3.246    clk_div/counter_reg[8]_i_1_n_12
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    12.282    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  9.036    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.397ns (48.005%)  route 0.430ns (51.995%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     3.204 r  clk_div/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.033     3.237    clk_div/counter_reg[8]_i_1_n_14
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[9]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    12.282    clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.057ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.384ns (47.117%)  route 0.431ns (52.883%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 12.141 - 10.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.143ns (routing 1.045ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.955ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.143     2.410    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     2.526 r  clk_div/counter_reg[6]/Q
                         net (fo=1, routed)           0.367     2.893    clk_div/counter_reg_n_0_[6]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     3.068 r  clk_div/counter_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     3.098    clk_div/counter_reg[0]_i_1_n_0
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     3.191 r  clk_div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.034     3.225    clk_div/counter_reg[8]_i_1_n_13
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.925    12.141    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/C
                         clock pessimism              0.228    12.369    
                         clock uncertainty           -0.130    12.239    
    SLICE_X7Y172         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    12.282    clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  9.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.102ns (60.000%)  route 0.068ns (40.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.623ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.400 r  clk_div/counter_reg[17]/Q
                         net (fo=1, routed)           0.060     1.460    clk_div/counter_reg_n_0_[17]
    SLICE_X7Y173         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     1.480 r  clk_div/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.488    clk_div/counter_reg[16]_i_1_n_14
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.280     1.467    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[17]/C
                         clock pessimism             -0.142     1.325    
    SLICE_X7Y173         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     1.369    clk_div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.102ns (60.000%)  route 0.068ns (40.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.171     1.322    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.404 r  clk_div/counter_reg[1]/Q
                         net (fo=1, routed)           0.060     1.464    clk_div/counter_reg_n_0_[1]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     1.484 r  clk_div/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.492    clk_div/counter_reg[0]_i_1_n_14
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[1]/C
                         clock pessimism             -0.144     1.329    
    SLICE_X7Y171         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     1.373    clk_div/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.102ns (60.000%)  route 0.068ns (40.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.572ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.172     1.323    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.082     1.405 r  clk_div/counter_reg[9]/Q
                         net (fo=1, routed)           0.060     1.465    clk_div/counter_reg_n_0_[9]
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.020     1.485 r  clk_div/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.008     1.493    clk_div/counter_reg[8]_i_1_n_14
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[9]/C
                         clock pessimism             -0.143     1.330    
    SLICE_X7Y172         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.044     1.374    clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.104ns (59.770%)  route 0.070ns (40.230%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.623ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.171     1.322    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.405 r  clk_div/counter_reg[15]/Q
                         net (fo=1, routed)           0.062     1.467    clk_div/counter_reg_n_0_[15]
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     1.488 r  clk_div/counter_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.496    clk_div/counter_reg[8]_i_1_n_8
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.283     1.470    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[15]/C
                         clock pessimism             -0.142     1.329    
    SLICE_X7Y172         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     1.373    clk_div/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.104ns (59.770%)  route 0.070ns (40.230%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.170ns (routing 0.572ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.623ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.170     1.321    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.404 r  clk_div/counter_reg[7]/Q
                         net (fo=1, routed)           0.062     1.466    clk_div/counter_reg_n_0_[7]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.021     1.487 r  clk_div/counter_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.008     1.495    clk_div/counter_reg[0]_i_1_n_8
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.283     1.470    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[7]/C
                         clock pessimism             -0.143     1.328    
    SLICE_X7Y171         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.044     1.372    clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.104ns (59.429%)  route 0.071ns (40.571%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.572ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.172     1.323    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.406 r  clk_div/counter_reg[10]/Q
                         net (fo=1, routed)           0.063     1.469    clk_div/counter_reg_n_0_[10]
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     1.490 r  clk_div/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.498    clk_div/counter_reg[8]_i_1_n_13
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/C
                         clock pessimism             -0.143     1.330    
    SLICE_X7Y172         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     1.374    clk_div/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.104ns (59.429%)  route 0.071ns (40.571%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.171     1.322    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.405 r  clk_div/counter_reg[2]/Q
                         net (fo=1, routed)           0.063     1.468    clk_div/counter_reg_n_0_[2]
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     1.489 r  clk_div/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.497    clk_div/counter_reg[0]_i_1_n_13
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[2]/C
                         clock pessimism             -0.144     1.329    
    SLICE_X7Y171         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     1.373    clk_div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.104ns (58.219%)  route 0.075ns (41.781%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.280ns (routing 0.623ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.067     1.468    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X7Y173         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.021     1.489 r  clk_div/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.008     1.497    clk_div/counter_reg[16]_i_1_n_13
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.280     1.467    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
                         clock pessimism             -0.142     1.325    
    SLICE_X7Y173         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.044     1.369    clk_div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.140ns (75.269%)  route 0.046ns (24.731%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.171ns (routing 0.572ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.171     1.322    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     1.404 f  clk_div/counter_reg[0]/Q
                         net (fo=1, routed)           0.027     1.431    clk_div/counter_reg_n_0_[0]
    SLICE_X7Y171         LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.037     1.468 r  clk_div/counter[0]_i_2/O
                         net (fo=1, routed)           0.011     1.479    clk_div/counter[0]_i_2_n_0
    SLICE_X7Y171         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.021     1.500 r  clk_div/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.008     1.508    clk_div/counter_reg[0]_i_1_n_15
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y171         FDRE                                         r  clk_div/counter_reg[0]/C
                         clock pessimism             -0.144     1.329    
    SLICE_X7Y171         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.044     1.373    clk_div/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk_div/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.115ns (61.828%)  route 0.071ns (38.172%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.172ns (routing 0.572ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.623ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.172     1.323    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.406 r  clk_div/counter_reg[10]/Q
                         net (fo=1, routed)           0.063     1.469    clk_div/counter_reg_n_0_[10]
    SLICE_X7Y172         CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.032     1.501 r  clk_div/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.008     1.509    clk_div/counter_reg[8]_i_1_n_12
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.285     1.472    clk_div/PL_CLK
    SLICE_X7Y172         FDRE                                         r  clk_div/counter_reg[11]/C
                         clock pessimism             -0.143     1.330    
    SLICE_X7Y172         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.044     1.374    clk_div/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y171  clk_div/counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[12]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[13]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[14]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y172  clk_div/counter_reg[15]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y173  clk_div/counter_reg[16]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X7Y173  clk_div/counter_reg[17]/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y171  clk_div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y171  clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[12]/C
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y171  clk_div/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y171  clk_div/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X7Y172  clk_div/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.145ns  (logic 3.534ns (68.686%)  route 1.611ns (31.314%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.131     2.398    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.514 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.338     2.852    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.080 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.273     4.353    HDIO_OUT_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.190     7.543 r  HDIO_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.543    HDIO_OUT[0]
    H12                                                               r  HDIO_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.076ns  (logic 3.539ns (69.713%)  route 1.537ns (30.287%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.131     2.398    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.514 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.338     2.852    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.080 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.199     4.279    HDIO_OUT_OBUF[0]
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.195     7.474 r  HDIO_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.474    HDIO_OUT[5]
    E12                                                               r  HDIO_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.060ns  (logic 3.552ns (70.192%)  route 1.508ns (29.808%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.131     2.398    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.514 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.338     2.852    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.080 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.170     4.250    HDIO_OUT_OBUF[0]
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.208     7.458 r  HDIO_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.458    HDIO_OUT[3]
    C11                                                               r  HDIO_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.032ns  (logic 3.552ns (70.586%)  route 1.480ns (29.414%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.131     2.398    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.514 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.338     2.852    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     3.080 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.142     4.222    HDIO_OUT_OBUF[0]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.208     7.430 r  HDIO_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.430    HDIO_OUT[4]
    B10                                                               r  HDIO_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.452ns  (logic 3.312ns (74.393%)  route 1.140ns (25.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.131ns (routing 1.045ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          2.131     2.398    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.116     2.514 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           1.140     3.654    HDIO_OUT_OBUF[7]
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.196     6.850 r  HDIO_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.850    HDIO_OUT[7]
    B11                                                               r  HDIO_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.807ns (80.016%)  route 0.451ns (19.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.451     1.852    HDIO_OUT_OBUF[7]
    B11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.724     3.577 r  HDIO_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.577    HDIO_OUT[7]
    B11                                                               r  HDIO_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.925ns (78.282%)  route 0.534ns (21.718%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.535    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     1.641 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.400     2.041    HDIO_OUT_OBUF[0]
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.736     3.777 r  HDIO_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.777    HDIO_OUT[4]
    B10                                                               r  HDIO_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.907ns (77.196%)  route 0.563ns (22.804%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.535    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     1.641 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.429     2.070    HDIO_OUT_OBUF[0]
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.718     3.789 r  HDIO_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.789    HDIO_OUT[0]
    H12                                                               r  HDIO_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.912ns (76.182%)  route 0.598ns (23.818%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.535    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     1.641 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.463     2.105    HDIO_OUT_OBUF[0]
    E12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.723     3.827 r  HDIO_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.827    HDIO_OUT[5]
    E12                                                               r  HDIO_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_div/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HDIO_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.924ns (76.358%)  route 0.596ns (23.642%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.167ns (routing 0.572ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  starter_kit/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  starter_kit/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=20, routed)          1.167     1.318    clk_div/PL_CLK
    SLICE_X7Y173         FDRE                                         r  clk_div/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.083     1.401 r  clk_div/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     1.535    clk_div/HDIO_OUT_OBUF[1]
    SLICE_X5Y180         LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.106     1.641 r  clk_div/HDIO_OUT_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.461     2.103    HDIO_OUT_OBUF[0]
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.735     3.838 r  HDIO_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.838    HDIO_OUT[3]
    C11                                                               r  HDIO_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------





