{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664212113715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664212113715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 10:08:33 2022 " "Processing started: Mon Sep 26 10:08:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664212113715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212113715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off task4 -c task4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212113715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664212114565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664212114565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/task4.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab1-johnye-ubc/task4/task4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task4 " "Found entity 1: task4" {  } { { "2022w1-lab1-JohnYe-ubc/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/task4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/statemachine.sv 2 2 " "Found 2 design units, including 2 entities, in source file 2022w1-lab1-johnye-ubc/task4/statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123815 ""} { "Info" "ISGN_ENTITY_NAME" "2 statesmachine " "Found entity 2: statesmachine" {  } { { "2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/scorehand.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab1-johnye-ubc/task4/scorehand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scorehand " "Found entity 1: scorehand" {  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123825 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dealcard.sv(9) " "Verilog HDL information at dealcard.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "2022w1-lab1-JohnYe-ubc/task4/dealcard.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/dealcard.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1664212123835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/dealcard.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab1-johnye-ubc/task4/dealcard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dealcard " "Found entity 1: dealcard" {  } { { "2022w1-lab1-JohnYe-ubc/task4/dealcard.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/dealcard.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_pcard1 Load_pcard1 datapath.sv(2) " "Verilog HDL Declaration information at datapath.sv(2): object \"load_pcard1\" differs only in case from object \"Load_pcard1\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_pcard2 Load_pcard2 datapath.sv(2) " "Verilog HDL Declaration information at datapath.sv(2): object \"load_pcard2\" differs only in case from object \"Load_pcard2\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_pcard3 Load_pcard3 datapath.sv(2) " "Verilog HDL Declaration information at datapath.sv(2): object \"load_pcard3\" differs only in case from object \"Load_pcard3\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_dcard1 Load_dcard1 datapath.sv(3) " "Verilog HDL Declaration information at datapath.sv(3): object \"load_dcard1\" differs only in case from object \"Load_dcard1\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_dcard2 Load_dcard2 datapath.sv(3) " "Verilog HDL Declaration information at datapath.sv(3): object \"load_dcard2\" differs only in case from object \"Load_dcard2\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load_dcard3 Load_dcard3 datapath.sv(3) " "Verilog HDL Declaration information at datapath.sv(3): object \"load_dcard3\" differs only in case from object \"Load_dcard3\" in the same scope" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file 2022w1-lab1-johnye-ubc/task4/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123845 ""} { "Info" "ISGN_ENTITY_NAME" "2 bits4register " "Found entity 2: bits4register" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2022w1-lab1-johnye-ubc/task4/card7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2022w1-lab1-johnye-ubc/task4/card7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 card7seg " "Found entity 1: card7seg" {  } { { "2022w1-lab1-JohnYe-ubc/task4/card7seg.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/card7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212123865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212123865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task4 " "Elaborating entity \"task4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664212124065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/task4.sv" "dp" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/task4.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124085 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcard3_out datapath.sv(4) " "Output port \"pcard3_out\" at datapath.sv(4) has no driver" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1664212124105 "|task4|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dealcard datapath:dp\|dealcard:New_card " "Elaborating entity \"dealcard\" for hierarchy \"datapath:dp\|dealcard:New_card\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "New_card" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits4register datapath:dp\|bits4register:Load_pcard1 " "Elaborating entity \"bits4register\" for hierarchy \"datapath:dp\|bits4register:Load_pcard1\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "Load_pcard1" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "card7seg datapath:dp\|card7seg:display_pcard1 " "Elaborating entity \"card7seg\" for hierarchy \"datapath:dp\|card7seg:display_pcard1\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "display_pcard1" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scorehand datapath:dp\|scorehand:player_score " "Elaborating entity \"scorehand\" for hierarchy \"datapath:dp\|scorehand:player_score\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/datapath.sv" "player_score" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 scorehand.sv(26) " "Verilog HDL assignment warning at scorehand.sv(26): truncated value with size 32 to match size of target (5)" {  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664212124265 "|task4|datapath:dp|scorehand:player_score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine statemachine:sm " "Elaborating entity \"statemachine\" for hierarchy \"statemachine:sm\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/task4.sv" "sm" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/task4.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statesmachine statemachine:sm\|statesmachine:FSM " "Elaborating entity \"statesmachine\" for hierarchy \"statemachine:sm\|statesmachine:FSM\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" "FSM" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/statemachine.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212124295 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:dp\|scorehand:player_score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:dp\|scorehand:player_score\|Mod0\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "Mod0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664212124995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath:dp\|scorehand:dealer_score\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath:dp\|scorehand:dealer_score\|Mod0\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "Mod0" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664212124995 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664212124995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|scorehand:player_score\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"datapath:dp\|scorehand:player_score\|lpm_divide:Mod0\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212125165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|scorehand:player_score\|lpm_divide:Mod0 " "Instantiated megafunction \"datapath:dp\|scorehand:player_score\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664212125165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664212125165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664212125165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664212125165 ""}  } { { "2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/scorehand.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664212125165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/db/lpm_divide_52m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212125275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212125275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212125305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212125305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/db/alt_u_div_mse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664212125335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212125335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664212125791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/output_files/task4.map.smsg " "Generated suppressed messages file C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/output_files/task4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212126241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664212126651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664212126651 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/task4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664212126871 "|task4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "2022w1-lab1-JohnYe-ubc/task4/task4.sv" "" { Text "C:/Users/weiya/OneDrive/Desktop/CPEN311/lab1/2022w1-lab1-JohnYe-ubc/task4/task4.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664212126871 "|task4|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664212126871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664212126881 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664212126881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664212126881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664212126881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664212126921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 10:08:46 2022 " "Processing ended: Mon Sep 26 10:08:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664212126921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664212126921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664212126921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664212126921 ""}
