//This is a comment in Verilog
module full_adder (input a,b,cin,
                   output sum, cout);
    //Define internal signals and assign outputs
    wire and1, and2, or1;
    assign sum = a ^ b ^ cin;
    assign and1 = a & b;
    assign and2 = a & cin;
    assign or1 = b & cin;
    assign cout = and1 | and2 | or1;

    //Define and instantiate 2 half adders
    half_adder h1(.a(a), .b(b), .sum(sum_wire), .cout(carry_wire));
    half_adder h2(.a(sum_wire), .b(cin), .sum(sum), .cout(carry_wire));
endmodule

//Define the half adder module
module half_adder (input a,b,
                   output sum, cout);
    //Define the output signals and their equations
    assign sum = a ^ b;
    assign cout = a & b;
endmodule