Synchronous Dynamic Random Access Memory. 
Often coordinated by an externally supplied clock signal. 