Arcabuco-SV Project
================
Arcabuco-SV is a public implementation RISC-V-IM core, replicating using System Verilog the core architected and designed for my thesis project.

### Core Features
- RISC-V IM
- 5 Pipeline Stages
- Branch Prediction
- Forward Unit
- Scratchpad Memory
- Instruction Access Interface
- Data Access Interface
