$date
	Tue Nov 01 10:57:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 2 $ Q [1:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 2 % flop [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
bx $
1#
0"
bx !
$end
#50
b0 !
b0 $
b0 %
1"
#100
0"
0#
#150
b1 !
b1 $
b1 %
1"
#200
0"
#250
b10 !
b10 $
b10 %
1"
#300
0"
#350
b11 !
b11 $
b11 %
1"
#400
0"
#450
b0 !
b0 $
b0 %
1"
#500
0"
#550
b1 !
b1 $
b1 %
1"
#600
0"
