
timer0_ex1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000004e8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000004e8  0000057c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  0080006a  0080006a  00000586  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000586  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000005b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000138  00000000  00000000  000005f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f80  00000000  00000000  0000072c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000825  00000000  00000000  000016ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000089d  00000000  00000000  00001ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000218  00000000  00000000  00002770  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000047f  00000000  00000000  00002988  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b2d  00000000  00000000  00002e07  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  00003934  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 ee       	ldi	r30, 0xE8	; 232
  68:	f4 e0       	ldi	r31, 0x04	; 4
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	aa e6       	ldi	r26, 0x6A	; 106
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ae 36       	cpi	r26, 0x6E	; 110
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 a1 01 	call	0x342	; 0x342 <main>
  8a:	0c 94 72 02 	jmp	0x4e4	; 0x4e4 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_set_bit_dir>:
		case 'D':
		value=READ_BIT(PIND,bit);
		break;	
	}
	return value;
}
  92:	82 34       	cpi	r24, 0x42	; 66
  94:	19 f1       	breq	.+70     	; 0xdc <DIO_set_bit_dir+0x4a>
  96:	18 f4       	brcc	.+6      	; 0x9e <DIO_set_bit_dir+0xc>
  98:	81 34       	cpi	r24, 0x41	; 65
  9a:	39 f0       	breq	.+14     	; 0xaa <DIO_set_bit_dir+0x18>
  9c:	08 95       	ret
  9e:	83 34       	cpi	r24, 0x43	; 67
  a0:	b1 f1       	breq	.+108    	; 0x10e <DIO_set_bit_dir+0x7c>
  a2:	84 34       	cpi	r24, 0x44	; 68
  a4:	09 f4       	brne	.+2      	; 0xa8 <DIO_set_bit_dir+0x16>
  a6:	4c c0       	rjmp	.+152    	; 0x140 <DIO_set_bit_dir+0xae>
  a8:	08 95       	ret
  aa:	41 30       	cpi	r20, 0x01	; 1
  ac:	59 f4       	brne	.+22     	; 0xc4 <DIO_set_bit_dir+0x32>
  ae:	2a b3       	in	r18, 0x1a	; 26
  b0:	81 e0       	ldi	r24, 0x01	; 1
  b2:	90 e0       	ldi	r25, 0x00	; 0
  b4:	02 c0       	rjmp	.+4      	; 0xba <DIO_set_bit_dir+0x28>
  b6:	88 0f       	add	r24, r24
  b8:	99 1f       	adc	r25, r25
  ba:	6a 95       	dec	r22
  bc:	e2 f7       	brpl	.-8      	; 0xb6 <DIO_set_bit_dir+0x24>
  be:	82 2b       	or	r24, r18
  c0:	8a bb       	out	0x1a, r24	; 26
  c2:	08 95       	ret
  c4:	2a b3       	in	r18, 0x1a	; 26
  c6:	81 e0       	ldi	r24, 0x01	; 1
  c8:	90 e0       	ldi	r25, 0x00	; 0
  ca:	02 c0       	rjmp	.+4      	; 0xd0 <DIO_set_bit_dir+0x3e>
  cc:	88 0f       	add	r24, r24
  ce:	99 1f       	adc	r25, r25
  d0:	6a 95       	dec	r22
  d2:	e2 f7       	brpl	.-8      	; 0xcc <DIO_set_bit_dir+0x3a>
  d4:	80 95       	com	r24
  d6:	82 23       	and	r24, r18
  d8:	8a bb       	out	0x1a, r24	; 26
  da:	08 95       	ret
  dc:	41 30       	cpi	r20, 0x01	; 1
  de:	59 f4       	brne	.+22     	; 0xf6 <DIO_set_bit_dir+0x64>
  e0:	27 b3       	in	r18, 0x17	; 23
  e2:	81 e0       	ldi	r24, 0x01	; 1
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	02 c0       	rjmp	.+4      	; 0xec <DIO_set_bit_dir+0x5a>
  e8:	88 0f       	add	r24, r24
  ea:	99 1f       	adc	r25, r25
  ec:	6a 95       	dec	r22
  ee:	e2 f7       	brpl	.-8      	; 0xe8 <DIO_set_bit_dir+0x56>
  f0:	82 2b       	or	r24, r18
  f2:	87 bb       	out	0x17, r24	; 23
  f4:	08 95       	ret
  f6:	27 b3       	in	r18, 0x17	; 23
  f8:	81 e0       	ldi	r24, 0x01	; 1
  fa:	90 e0       	ldi	r25, 0x00	; 0
  fc:	02 c0       	rjmp	.+4      	; 0x102 <DIO_set_bit_dir+0x70>
  fe:	88 0f       	add	r24, r24
 100:	99 1f       	adc	r25, r25
 102:	6a 95       	dec	r22
 104:	e2 f7       	brpl	.-8      	; 0xfe <DIO_set_bit_dir+0x6c>
 106:	80 95       	com	r24
 108:	82 23       	and	r24, r18
 10a:	87 bb       	out	0x17, r24	; 23
 10c:	08 95       	ret
 10e:	41 30       	cpi	r20, 0x01	; 1
 110:	59 f4       	brne	.+22     	; 0x128 <DIO_set_bit_dir+0x96>
 112:	24 b3       	in	r18, 0x14	; 20
 114:	81 e0       	ldi	r24, 0x01	; 1
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	02 c0       	rjmp	.+4      	; 0x11e <DIO_set_bit_dir+0x8c>
 11a:	88 0f       	add	r24, r24
 11c:	99 1f       	adc	r25, r25
 11e:	6a 95       	dec	r22
 120:	e2 f7       	brpl	.-8      	; 0x11a <DIO_set_bit_dir+0x88>
 122:	82 2b       	or	r24, r18
 124:	84 bb       	out	0x14, r24	; 20
 126:	08 95       	ret
 128:	24 b3       	in	r18, 0x14	; 20
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	02 c0       	rjmp	.+4      	; 0x134 <DIO_set_bit_dir+0xa2>
 130:	88 0f       	add	r24, r24
 132:	99 1f       	adc	r25, r25
 134:	6a 95       	dec	r22
 136:	e2 f7       	brpl	.-8      	; 0x130 <DIO_set_bit_dir+0x9e>
 138:	80 95       	com	r24
 13a:	82 23       	and	r24, r18
 13c:	84 bb       	out	0x14, r24	; 20
 13e:	08 95       	ret
 140:	41 30       	cpi	r20, 0x01	; 1
 142:	59 f4       	brne	.+22     	; 0x15a <DIO_set_bit_dir+0xc8>
 144:	21 b3       	in	r18, 0x11	; 17
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	02 c0       	rjmp	.+4      	; 0x150 <DIO_set_bit_dir+0xbe>
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	6a 95       	dec	r22
 152:	e2 f7       	brpl	.-8      	; 0x14c <DIO_set_bit_dir+0xba>
 154:	82 2b       	or	r24, r18
 156:	81 bb       	out	0x11, r24	; 17
 158:	08 95       	ret
 15a:	21 b3       	in	r18, 0x11	; 17
 15c:	81 e0       	ldi	r24, 0x01	; 1
 15e:	90 e0       	ldi	r25, 0x00	; 0
 160:	02 c0       	rjmp	.+4      	; 0x166 <DIO_set_bit_dir+0xd4>
 162:	88 0f       	add	r24, r24
 164:	99 1f       	adc	r25, r25
 166:	6a 95       	dec	r22
 168:	e2 f7       	brpl	.-8      	; 0x162 <DIO_set_bit_dir+0xd0>
 16a:	80 95       	com	r24
 16c:	82 23       	and	r24, r18
 16e:	81 bb       	out	0x11, r24	; 17
 170:	08 95       	ret

00000172 <DIO_write_bit>:
void DIO_write_bit(unsigned char port,unsigned char bit , unsigned char value){
	switch(port){
 172:	82 34       	cpi	r24, 0x42	; 66
 174:	19 f1       	breq	.+70     	; 0x1bc <DIO_write_bit+0x4a>
 176:	18 f4       	brcc	.+6      	; 0x17e <DIO_write_bit+0xc>
 178:	81 34       	cpi	r24, 0x41	; 65
 17a:	39 f0       	breq	.+14     	; 0x18a <DIO_write_bit+0x18>
 17c:	08 95       	ret
 17e:	83 34       	cpi	r24, 0x43	; 67
 180:	b1 f1       	breq	.+108    	; 0x1ee <DIO_write_bit+0x7c>
 182:	84 34       	cpi	r24, 0x44	; 68
 184:	09 f4       	brne	.+2      	; 0x188 <DIO_write_bit+0x16>
 186:	4c c0       	rjmp	.+152    	; 0x220 <DIO_write_bit+0xae>
 188:	08 95       	ret
		case 'A':
			if (value==1){
 18a:	41 30       	cpi	r20, 0x01	; 1
 18c:	59 f4       	brne	.+22     	; 0x1a4 <DIO_write_bit+0x32>
				SET_BIT(PORTA,bit);
 18e:	2b b3       	in	r18, 0x1b	; 27
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	02 c0       	rjmp	.+4      	; 0x19a <DIO_write_bit+0x28>
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	6a 95       	dec	r22
 19c:	e2 f7       	brpl	.-8      	; 0x196 <DIO_write_bit+0x24>
 19e:	82 2b       	or	r24, r18
 1a0:	8b bb       	out	0x1b, r24	; 27
 1a2:	08 95       	ret
			}
			else{
				CLR_BIT(PORTA,bit);
 1a4:	2b b3       	in	r18, 0x1b	; 27
 1a6:	81 e0       	ldi	r24, 0x01	; 1
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <DIO_write_bit+0x3e>
 1ac:	88 0f       	add	r24, r24
 1ae:	99 1f       	adc	r25, r25
 1b0:	6a 95       	dec	r22
 1b2:	e2 f7       	brpl	.-8      	; 0x1ac <DIO_write_bit+0x3a>
 1b4:	80 95       	com	r24
 1b6:	82 23       	and	r24, r18
 1b8:	8b bb       	out	0x1b, r24	; 27
 1ba:	08 95       	ret
			}
		break;
		case 'B':
			if (value==1){
 1bc:	41 30       	cpi	r20, 0x01	; 1
 1be:	59 f4       	brne	.+22     	; 0x1d6 <DIO_write_bit+0x64>
				SET_BIT(PORTB,bit);
 1c0:	28 b3       	in	r18, 0x18	; 24
 1c2:	81 e0       	ldi	r24, 0x01	; 1
 1c4:	90 e0       	ldi	r25, 0x00	; 0
 1c6:	02 c0       	rjmp	.+4      	; 0x1cc <DIO_write_bit+0x5a>
 1c8:	88 0f       	add	r24, r24
 1ca:	99 1f       	adc	r25, r25
 1cc:	6a 95       	dec	r22
 1ce:	e2 f7       	brpl	.-8      	; 0x1c8 <DIO_write_bit+0x56>
 1d0:	82 2b       	or	r24, r18
 1d2:	88 bb       	out	0x18, r24	; 24
 1d4:	08 95       	ret
			}
			else{
				CLR_BIT(PORTB,bit);
 1d6:	28 b3       	in	r18, 0x18	; 24
 1d8:	81 e0       	ldi	r24, 0x01	; 1
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	02 c0       	rjmp	.+4      	; 0x1e2 <DIO_write_bit+0x70>
 1de:	88 0f       	add	r24, r24
 1e0:	99 1f       	adc	r25, r25
 1e2:	6a 95       	dec	r22
 1e4:	e2 f7       	brpl	.-8      	; 0x1de <DIO_write_bit+0x6c>
 1e6:	80 95       	com	r24
 1e8:	82 23       	and	r24, r18
 1ea:	88 bb       	out	0x18, r24	; 24
 1ec:	08 95       	ret
			}			
		break;
		case 'C':
			if (value==1){
 1ee:	41 30       	cpi	r20, 0x01	; 1
 1f0:	59 f4       	brne	.+22     	; 0x208 <DIO_write_bit+0x96>
				SET_BIT(PORTC,bit);
 1f2:	25 b3       	in	r18, 0x15	; 21
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	02 c0       	rjmp	.+4      	; 0x1fe <DIO_write_bit+0x8c>
 1fa:	88 0f       	add	r24, r24
 1fc:	99 1f       	adc	r25, r25
 1fe:	6a 95       	dec	r22
 200:	e2 f7       	brpl	.-8      	; 0x1fa <DIO_write_bit+0x88>
 202:	82 2b       	or	r24, r18
 204:	85 bb       	out	0x15, r24	; 21
 206:	08 95       	ret
			}
			else{
				CLR_BIT(PORTC,bit);
 208:	25 b3       	in	r18, 0x15	; 21
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	02 c0       	rjmp	.+4      	; 0x214 <DIO_write_bit+0xa2>
 210:	88 0f       	add	r24, r24
 212:	99 1f       	adc	r25, r25
 214:	6a 95       	dec	r22
 216:	e2 f7       	brpl	.-8      	; 0x210 <DIO_write_bit+0x9e>
 218:	80 95       	com	r24
 21a:	82 23       	and	r24, r18
 21c:	85 bb       	out	0x15, r24	; 21
 21e:	08 95       	ret
			}
		break;
		case 'D':
			if (value==1){
 220:	41 30       	cpi	r20, 0x01	; 1
 222:	59 f4       	brne	.+22     	; 0x23a <DIO_write_bit+0xc8>
				SET_BIT(PORTD,bit);
 224:	22 b3       	in	r18, 0x12	; 18
 226:	81 e0       	ldi	r24, 0x01	; 1
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	02 c0       	rjmp	.+4      	; 0x230 <DIO_write_bit+0xbe>
 22c:	88 0f       	add	r24, r24
 22e:	99 1f       	adc	r25, r25
 230:	6a 95       	dec	r22
 232:	e2 f7       	brpl	.-8      	; 0x22c <DIO_write_bit+0xba>
 234:	82 2b       	or	r24, r18
 236:	82 bb       	out	0x12, r24	; 18
 238:	08 95       	ret
			}
			else{
				CLR_BIT(PORTD,bit);
 23a:	22 b3       	in	r18, 0x12	; 18
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	02 c0       	rjmp	.+4      	; 0x246 <DIO_write_bit+0xd4>
 242:	88 0f       	add	r24, r24
 244:	99 1f       	adc	r25, r25
 246:	6a 95       	dec	r22
 248:	e2 f7       	brpl	.-8      	; 0x242 <DIO_write_bit+0xd0>
 24a:	80 95       	com	r24
 24c:	82 23       	and	r24, r18
 24e:	82 bb       	out	0x12, r24	; 18
 250:	08 95       	ret

00000252 <DIO_toggle_bit>:
			}
		break;	
	}
}
void DIO_toggle_bit(unsigned char port,unsigned char bit){
		switch(port){
 252:	82 34       	cpi	r24, 0x42	; 66
 254:	a1 f0       	breq	.+40     	; 0x27e <DIO_toggle_bit+0x2c>
 256:	18 f4       	brcc	.+6      	; 0x25e <DIO_toggle_bit+0xc>
 258:	81 34       	cpi	r24, 0x41	; 65
 25a:	31 f0       	breq	.+12     	; 0x268 <DIO_toggle_bit+0x16>
 25c:	08 95       	ret
 25e:	83 34       	cpi	r24, 0x43	; 67
 260:	c9 f0       	breq	.+50     	; 0x294 <DIO_toggle_bit+0x42>
 262:	84 34       	cpi	r24, 0x44	; 68
 264:	11 f1       	breq	.+68     	; 0x2aa <DIO_toggle_bit+0x58>
 266:	08 95       	ret
			case 'A':
				TOG_BIT(PORTA,bit);
 268:	2b b3       	in	r18, 0x1b	; 27
 26a:	81 e0       	ldi	r24, 0x01	; 1
 26c:	90 e0       	ldi	r25, 0x00	; 0
 26e:	02 c0       	rjmp	.+4      	; 0x274 <DIO_toggle_bit+0x22>
 270:	88 0f       	add	r24, r24
 272:	99 1f       	adc	r25, r25
 274:	6a 95       	dec	r22
 276:	e2 f7       	brpl	.-8      	; 0x270 <DIO_toggle_bit+0x1e>
 278:	82 27       	eor	r24, r18
 27a:	8b bb       	out	0x1b, r24	; 27
			break;
 27c:	08 95       	ret
			case 'B':
				TOG_BIT(PORTB,bit);
 27e:	28 b3       	in	r18, 0x18	; 24
 280:	81 e0       	ldi	r24, 0x01	; 1
 282:	90 e0       	ldi	r25, 0x00	; 0
 284:	02 c0       	rjmp	.+4      	; 0x28a <DIO_toggle_bit+0x38>
 286:	88 0f       	add	r24, r24
 288:	99 1f       	adc	r25, r25
 28a:	6a 95       	dec	r22
 28c:	e2 f7       	brpl	.-8      	; 0x286 <DIO_toggle_bit+0x34>
 28e:	82 27       	eor	r24, r18
 290:	88 bb       	out	0x18, r24	; 24
			break;
 292:	08 95       	ret
			case 'C':
				TOG_BIT(PORTC,bit);
 294:	25 b3       	in	r18, 0x15	; 21
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <DIO_toggle_bit+0x4e>
 29c:	88 0f       	add	r24, r24
 29e:	99 1f       	adc	r25, r25
 2a0:	6a 95       	dec	r22
 2a2:	e2 f7       	brpl	.-8      	; 0x29c <DIO_toggle_bit+0x4a>
 2a4:	82 27       	eor	r24, r18
 2a6:	85 bb       	out	0x15, r24	; 21
			break;
 2a8:	08 95       	ret
			case 'D':
				TOG_BIT(PORTD,bit);
 2aa:	22 b3       	in	r18, 0x12	; 18
 2ac:	81 e0       	ldi	r24, 0x01	; 1
 2ae:	90 e0       	ldi	r25, 0x00	; 0
 2b0:	02 c0       	rjmp	.+4      	; 0x2b6 <DIO_toggle_bit+0x64>
 2b2:	88 0f       	add	r24, r24
 2b4:	99 1f       	adc	r25, r25
 2b6:	6a 95       	dec	r22
 2b8:	e2 f7       	brpl	.-8      	; 0x2b2 <DIO_toggle_bit+0x60>
 2ba:	82 27       	eor	r24, r18
 2bc:	82 bb       	out	0x12, r24	; 18
 2be:	08 95       	ret

000002c0 <DIO_set_port_dir>:
			break;
	}
}
void DIO_set_port_dir(unsigned char port , unsigned char dir){
	switch(port){
 2c0:	82 34       	cpi	r24, 0x42	; 66
 2c2:	81 f0       	breq	.+32     	; 0x2e4 <DIO_set_port_dir+0x24>
 2c4:	18 f4       	brcc	.+6      	; 0x2cc <DIO_set_port_dir+0xc>
 2c6:	81 34       	cpi	r24, 0x41	; 65
 2c8:	31 f0       	breq	.+12     	; 0x2d6 <DIO_set_port_dir+0x16>
 2ca:	08 95       	ret
 2cc:	83 34       	cpi	r24, 0x43	; 67
 2ce:	89 f0       	breq	.+34     	; 0x2f2 <DIO_set_port_dir+0x32>
 2d0:	84 34       	cpi	r24, 0x44	; 68
 2d2:	b1 f0       	breq	.+44     	; 0x300 <DIO_set_port_dir+0x40>
 2d4:	08 95       	ret
		case 'A':
		if (dir==1){
 2d6:	61 30       	cpi	r22, 0x01	; 1
 2d8:	19 f4       	brne	.+6      	; 0x2e0 <DIO_set_port_dir+0x20>
			DDRA=0xff;
 2da:	8f ef       	ldi	r24, 0xFF	; 255
 2dc:	8a bb       	out	0x1a, r24	; 26
 2de:	08 95       	ret
		}
		else{
			DDRA=0x00;
 2e0:	1a ba       	out	0x1a, r1	; 26
 2e2:	08 95       	ret
		}
		break;
		case 'B':
		if (dir==1){
 2e4:	61 30       	cpi	r22, 0x01	; 1
 2e6:	19 f4       	brne	.+6      	; 0x2ee <DIO_set_port_dir+0x2e>
			DDRB=0xff;
 2e8:	8f ef       	ldi	r24, 0xFF	; 255
 2ea:	87 bb       	out	0x17, r24	; 23
 2ec:	08 95       	ret
		}
		else{
			DDRB=0x00;
 2ee:	17 ba       	out	0x17, r1	; 23
 2f0:	08 95       	ret
		}
		break;
		case 'C':
		if (dir==1){
 2f2:	61 30       	cpi	r22, 0x01	; 1
 2f4:	19 f4       	brne	.+6      	; 0x2fc <DIO_set_port_dir+0x3c>
			DDRC=0xff;
 2f6:	8f ef       	ldi	r24, 0xFF	; 255
 2f8:	84 bb       	out	0x14, r24	; 20
 2fa:	08 95       	ret
		}
		else{
			DDRC=0x00;
 2fc:	14 ba       	out	0x14, r1	; 20
 2fe:	08 95       	ret
		}
		break;
		case 'D':
		if (dir==1){
 300:	61 30       	cpi	r22, 0x01	; 1
 302:	19 f4       	brne	.+6      	; 0x30a <DIO_set_port_dir+0x4a>
			DDRD=0xff;
 304:	8f ef       	ldi	r24, 0xFF	; 255
 306:	81 bb       	out	0x11, r24	; 17
 308:	08 95       	ret
		}
		else{
			DDRD=0x00;
 30a:	11 ba       	out	0x11, r1	; 17
 30c:	08 95       	ret

0000030e <DIO_write_port>:
		}
		break;
	}
}
void DIO_write_port(unsigned char port, unsigned char value){
	switch(port){
 30e:	82 34       	cpi	r24, 0x42	; 66
 310:	59 f0       	breq	.+22     	; 0x328 <DIO_write_port+0x1a>
 312:	18 f4       	brcc	.+6      	; 0x31a <DIO_write_port+0xc>
 314:	81 34       	cpi	r24, 0x41	; 65
 316:	31 f0       	breq	.+12     	; 0x324 <DIO_write_port+0x16>
 318:	08 95       	ret
 31a:	83 34       	cpi	r24, 0x43	; 67
 31c:	39 f0       	breq	.+14     	; 0x32c <DIO_write_port+0x1e>
 31e:	84 34       	cpi	r24, 0x44	; 68
 320:	39 f0       	breq	.+14     	; 0x330 <DIO_write_port+0x22>
 322:	08 95       	ret
		case 'A':
			PORTA=value;
 324:	6b bb       	out	0x1b, r22	; 27
			break;
 326:	08 95       	ret
		case 'B':
			PORTB=value;
 328:	68 bb       	out	0x18, r22	; 24
			break;
 32a:	08 95       	ret
		case 'C':
			PORTC=value;
 32c:	65 bb       	out	0x15, r22	; 21
			break;
 32e:	08 95       	ret
		case 'D':
			PORTD=value;
 330:	62 bb       	out	0x12, r22	; 18
 332:	08 95       	ret

00000334 <LED_init>:
}
void LED_on(unsigned char port , unsigned char pin){
	DIO_write_bit(port,pin,1);
}
void LED_off(unsigned char port , unsigned char pin){
	DIO_write_bit(port,pin,0);
 334:	41 e0       	ldi	r20, 0x01	; 1
 336:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_bit_dir>
 33a:	08 95       	ret

0000033c <LED_toggle>:
}
void LED_toggle(unsigned char port , unsigned char pin){
	DIO_toggle_bit(port,pin);
 33c:	0e 94 29 01 	call	0x252	; 0x252 <DIO_toggle_bit>
 340:	08 95       	ret

00000342 <main>:
volatile unsigned short counter3=0;

int main(void)
{
    /* Replace with your application code */
	TIMER_init0_CTC_interrupt(80);
 342:	80 e5       	ldi	r24, 0x50	; 80
 344:	0e 94 43 02 	call	0x486	; 0x486 <TIMER_init0_CTC_interrupt>
	TIMER_init_nonPWM(64);
 348:	80 e4       	ldi	r24, 0x40	; 64
 34a:	0e 94 58 02 	call	0x4b0	; 0x4b0 <TIMER_init_nonPWM>
	LED_init('A',0);
 34e:	60 e0       	ldi	r22, 0x00	; 0
 350:	81 e4       	ldi	r24, 0x41	; 65
 352:	0e 94 9a 01 	call	0x334	; 0x334 <LED_init>
	LED_init('A',1);
 356:	61 e0       	ldi	r22, 0x01	; 1
 358:	81 e4       	ldi	r24, 0x41	; 65
 35a:	0e 94 9a 01 	call	0x334	; 0x334 <LED_init>
	LED_init('A',2);
 35e:	62 e0       	ldi	r22, 0x02	; 2
 360:	81 e4       	ldi	r24, 0x41	; 65
 362:	0e 94 9a 01 	call	0x334	; 0x334 <LED_init>
	SEVENSEGMENT_init('D');
 366:	84 e4       	ldi	r24, 0x44	; 68
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	0e 94 1a 02 	call	0x434	; 0x434 <SEVENSEGMENT_init>
	DIO_set_bit_dir('C',0,1);
 36e:	41 e0       	ldi	r20, 0x01	; 1
 370:	50 e0       	ldi	r21, 0x00	; 0
 372:	60 e0       	ldi	r22, 0x00	; 0
 374:	70 e0       	ldi	r23, 0x00	; 0
 376:	83 e4       	ldi	r24, 0x43	; 67
 378:	90 e0       	ldi	r25, 0x00	; 0
 37a:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_bit_dir>
	DIO_set_bit_dir('C',1,1);
 37e:	41 e0       	ldi	r20, 0x01	; 1
 380:	50 e0       	ldi	r21, 0x00	; 0
 382:	61 e0       	ldi	r22, 0x01	; 1
 384:	70 e0       	ldi	r23, 0x00	; 0
 386:	83 e4       	ldi	r24, 0x43	; 67
 388:	90 e0       	ldi	r25, 0x00	; 0
 38a:	0e 94 49 00 	call	0x92	; 0x92 <DIO_set_bit_dir>
	DIO_write_bit('C',0,1);
 38e:	41 e0       	ldi	r20, 0x01	; 1
 390:	50 e0       	ldi	r21, 0x00	; 0
 392:	60 e0       	ldi	r22, 0x00	; 0
 394:	70 e0       	ldi	r23, 0x00	; 0
 396:	83 e4       	ldi	r24, 0x43	; 67
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	0e 94 b9 00 	call	0x172	; 0x172 <DIO_write_bit>
	SEVENSEGMENT_write('D',6);
 39e:	66 e0       	ldi	r22, 0x06	; 6
 3a0:	70 e0       	ldi	r23, 0x00	; 0
 3a2:	84 e4       	ldi	r24, 0x44	; 68
 3a4:	90 e0       	ldi	r25, 0x00	; 0
 3a6:	0e 94 1e 02 	call	0x43c	; 0x43c <SEVENSEGMENT_write>
    while (1) 
    {
		if(counter1>=100){
 3aa:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <counter1>
 3ae:	84 36       	cpi	r24, 0x64	; 100
 3b0:	30 f0       	brcs	.+12     	; 0x3be <main+0x7c>
		LED_toggle('A',0);
 3b2:	60 e0       	ldi	r22, 0x00	; 0
 3b4:	81 e4       	ldi	r24, 0x41	; 65
 3b6:	0e 94 9e 01 	call	0x33c	; 0x33c <LED_toggle>
		counter1=0;
 3ba:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <counter1>
		}
		if(counter2>=200){
 3be:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <counter2>
 3c2:	88 3c       	cpi	r24, 0xC8	; 200
 3c4:	30 f0       	brcs	.+12     	; 0x3d2 <main+0x90>
			LED_toggle('A',1);
 3c6:	61 e0       	ldi	r22, 0x01	; 1
 3c8:	81 e4       	ldi	r24, 0x41	; 65
 3ca:	0e 94 9e 01 	call	0x33c	; 0x33c <LED_toggle>
			counter2=0;
 3ce:	10 92 6c 00 	sts	0x006C, r1	; 0x80006c <counter2>
		}
		if(counter3>=300){
 3d2:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__data_end>
 3d6:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <__data_end+0x1>
 3da:	8c 32       	cpi	r24, 0x2C	; 44
 3dc:	91 40       	sbci	r25, 0x01	; 1
 3de:	28 f3       	brcs	.-54     	; 0x3aa <main+0x68>
			LED_toggle('A',2);
 3e0:	62 e0       	ldi	r22, 0x02	; 2
 3e2:	81 e4       	ldi	r24, 0x41	; 65
 3e4:	0e 94 9e 01 	call	0x33c	; 0x33c <LED_toggle>
			counter3=0;
 3e8:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <__data_end+0x1>
 3ec:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <__data_end>
 3f0:	dc cf       	rjmp	.-72     	; 0x3aa <main+0x68>

000003f2 <__vector_10>:
		}
    }
}


ISR(TIMER0_COMP_vect){
 3f2:	1f 92       	push	r1
 3f4:	0f 92       	push	r0
 3f6:	0f b6       	in	r0, 0x3f	; 63
 3f8:	0f 92       	push	r0
 3fa:	11 24       	eor	r1, r1
 3fc:	8f 93       	push	r24
 3fe:	9f 93       	push	r25
	counter1++;
 400:	80 91 6d 00 	lds	r24, 0x006D	; 0x80006d <counter1>
 404:	8f 5f       	subi	r24, 0xFF	; 255
 406:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <counter1>
	counter2++;
 40a:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <counter2>
 40e:	8f 5f       	subi	r24, 0xFF	; 255
 410:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <counter2>
	counter3++;
 414:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <__data_end>
 418:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <__data_end+0x1>
 41c:	01 96       	adiw	r24, 0x01	; 1
 41e:	90 93 6b 00 	sts	0x006B, r25	; 0x80006b <__data_end+0x1>
 422:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <__data_end>
}
 426:	9f 91       	pop	r25
 428:	8f 91       	pop	r24
 42a:	0f 90       	pop	r0
 42c:	0f be       	out	0x3f, r0	; 63
 42e:	0f 90       	pop	r0
 430:	1f 90       	pop	r1
 432:	18 95       	reti

00000434 <SEVENSEGMENT_init>:
 *  Author: remon
 */ 

#include "DIO.h"
void SEVENSEGMENT_init(unsigned char port ){
	DIO_set_port_dir(port,1);
 434:	61 e0       	ldi	r22, 0x01	; 1
 436:	0e 94 60 01 	call	0x2c0	; 0x2c0 <DIO_set_port_dir>
 43a:	08 95       	ret

0000043c <SEVENSEGMENT_write>:
}
void SEVENSEGMENT_write(unsigned char port ,unsigned char number){
 43c:	cf 93       	push	r28
 43e:	df 93       	push	r29
 440:	cd b7       	in	r28, 0x3d	; 61
 442:	de b7       	in	r29, 0x3e	; 62
 444:	2a 97       	sbiw	r28, 0x0a	; 10
 446:	0f b6       	in	r0, 0x3f	; 63
 448:	f8 94       	cli
 44a:	de bf       	out	0x3e, r29	; 62
 44c:	0f be       	out	0x3f, r0	; 63
 44e:	cd bf       	out	0x3d, r28	; 61
	unsigned char arr[]={ 0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x47,0x7f,0x6f};
 450:	9a e0       	ldi	r25, 0x0A	; 10
 452:	e0 e6       	ldi	r30, 0x60	; 96
 454:	f0 e0       	ldi	r31, 0x00	; 0
 456:	de 01       	movw	r26, r28
 458:	11 96       	adiw	r26, 0x01	; 1
 45a:	01 90       	ld	r0, Z+
 45c:	0d 92       	st	X+, r0
 45e:	9a 95       	dec	r25
 460:	e1 f7       	brne	.-8      	; 0x45a <SEVENSEGMENT_write+0x1e>
	DIO_write_port(port,arr[number]);
 462:	e1 e0       	ldi	r30, 0x01	; 1
 464:	f0 e0       	ldi	r31, 0x00	; 0
 466:	ec 0f       	add	r30, r28
 468:	fd 1f       	adc	r31, r29
 46a:	e6 0f       	add	r30, r22
 46c:	f1 1d       	adc	r31, r1
 46e:	60 81       	ld	r22, Z
 470:	0e 94 87 01 	call	0x30e	; 0x30e <DIO_write_port>

}
 474:	2a 96       	adiw	r28, 0x0a	; 10
 476:	0f b6       	in	r0, 0x3f	; 63
 478:	f8 94       	cli
 47a:	de bf       	out	0x3e, r29	; 62
 47c:	0f be       	out	0x3f, r0	; 63
 47e:	cd bf       	out	0x3d, r28	; 61
 480:	df 91       	pop	r29
 482:	cf 91       	pop	r28
 484:	08 95       	ret

00000486 <TIMER_init0_CTC_interrupt>:
#include <avr/io.h>
#include <avr/interrupt.h>

void TIMER_init0_CTC_interrupt(unsigned char value){
	//select mode
	SET_BIT(TCCR0,WGM01);
 486:	93 b7       	in	r25, 0x33	; 51
 488:	98 60       	ori	r25, 0x08	; 8
 48a:	93 bf       	out	0x33, r25	; 51
	CLR_BIT(TCCR0,WGM00);
 48c:	93 b7       	in	r25, 0x33	; 51
 48e:	9f 7b       	andi	r25, 0xBF	; 191
 490:	93 bf       	out	0x33, r25	; 51
	//enable global interrupt
	sei();
 492:	78 94       	sei
	//define clock(prescaler)
	SET_BIT(TCCR0,CS00);
 494:	93 b7       	in	r25, 0x33	; 51
 496:	91 60       	ori	r25, 0x01	; 1
 498:	93 bf       	out	0x33, r25	; 51
	CLR_BIT(TCCR0,CS01);
 49a:	93 b7       	in	r25, 0x33	; 51
 49c:	9d 7f       	andi	r25, 0xFD	; 253
 49e:	93 bf       	out	0x33, r25	; 51
	SET_BIT(TCCR0,CS02);
 4a0:	93 b7       	in	r25, 0x33	; 51
 4a2:	94 60       	ori	r25, 0x04	; 4
 4a4:	93 bf       	out	0x33, r25	; 51
	//compare value
	OCR0=value;
 4a6:	8c bf       	out	0x3c, r24	; 60
	//enable compare interrupt
	SET_BIT(TIMSK,OCIE0);
 4a8:	89 b7       	in	r24, 0x39	; 57
 4aa:	82 60       	ori	r24, 0x02	; 2
 4ac:	89 bf       	out	0x39, r24	; 57
 4ae:	08 95       	ret

000004b0 <TIMER_init_nonPWM>:
}

void TIMER_init_nonPWM(unsigned char value){
	SET_BIT(DDRB,3);
 4b0:	97 b3       	in	r25, 0x17	; 23
 4b2:	98 60       	ori	r25, 0x08	; 8
 4b4:	97 bb       	out	0x17, r25	; 23
	//select mode
	SET_BIT(TCCR0,WGM01);
 4b6:	93 b7       	in	r25, 0x33	; 51
 4b8:	98 60       	ori	r25, 0x08	; 8
 4ba:	93 bf       	out	0x33, r25	; 51
	CLR_BIT(TCCR0,WGM00);
 4bc:	93 b7       	in	r25, 0x33	; 51
 4be:	9f 7b       	andi	r25, 0xBF	; 191
 4c0:	93 bf       	out	0x33, r25	; 51
	//compare value
	OCR0=value;
 4c2:	8c bf       	out	0x3c, r24	; 60
	//define clock(prescaler)
	SET_BIT(TCCR0,CS00);
 4c4:	83 b7       	in	r24, 0x33	; 51
 4c6:	81 60       	ori	r24, 0x01	; 1
 4c8:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,CS01);
 4ca:	83 b7       	in	r24, 0x33	; 51
 4cc:	8d 7f       	andi	r24, 0xFD	; 253
 4ce:	83 bf       	out	0x33, r24	; 51
	SET_BIT(TCCR0,CS02);
 4d0:	83 b7       	in	r24, 0x33	; 51
 4d2:	84 60       	ori	r24, 0x04	; 4
 4d4:	83 bf       	out	0x33, r24	; 51
	//toggle OC0
	SET_BIT(TCCR0,COM00);
 4d6:	83 b7       	in	r24, 0x33	; 51
 4d8:	80 61       	ori	r24, 0x10	; 16
 4da:	83 bf       	out	0x33, r24	; 51
	CLR_BIT(TCCR0,COM01);
 4dc:	83 b7       	in	r24, 0x33	; 51
 4de:	8f 7d       	andi	r24, 0xDF	; 223
 4e0:	83 bf       	out	0x33, r24	; 51
 4e2:	08 95       	ret

000004e4 <_exit>:
 4e4:	f8 94       	cli

000004e6 <__stop_program>:
 4e6:	ff cf       	rjmp	.-2      	; 0x4e6 <__stop_program>
