Fitter report for MKRVIDOR4000_peripherals_lite
Fri May 24 10:51:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ALTSYNCRAM
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri May 24 10:51:45 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MKRVIDOR4000_peripherals_lite               ;
; Top-level Entity Name              ; MKRVIDOR4000_peripherals_top                ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL016YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 9,457 / 15,408 ( 61 % )                     ;
;     Total combinational functions  ; 7,635 / 15,408 ( 50 % )                     ;
;     Dedicated logic registers      ; 6,182 / 15,408 ( 40 % )                     ;
; Total registers                    ; 6250                                        ;
; Total pins                         ; 117 / 163 ( 72 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 281,664 / 516,096 ( 55 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL016YU256C8G                       ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL                           ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; On                                    ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.6%      ;
;     Processor 3            ;   9.0%      ;
;     Processor 4            ;   8.7%      ;
;     Processor 5            ;   8.5%      ;
;     Processor 6            ;   8.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                  ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                       ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[0]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a0                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[1]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a1                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[2]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a2                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[3]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a3                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[4]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a4                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[5]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a5                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[6]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a6                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[7]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a7                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[8]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a8                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[9]                                                                                                         ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a9                                                                                                        ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[10]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a10                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[11]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a11                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[12]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a12                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[13]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a13                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[14]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a14                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[15]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a15                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[16]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a16                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[17]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a17                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[18]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a18                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[19]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a19                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[20]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a20                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[21]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a21                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[22]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a22                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[23]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a23                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[24]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a24                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[25]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a25                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[26]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a26                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[27]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a27                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[28]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a28                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[29]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a29                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[30]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a30                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|out_payload[31]                                                                                                        ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ram_block1a31                                                                                                       ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|out_payload[32] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0|altsyncram_bpg1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[0]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[1]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[2]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[3]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[4]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[5]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[5]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[5]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[6]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[7]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[8]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[9]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[10]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_addr[11]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                 ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_bank[0]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_bank[1]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                               ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_WEn~output                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                               ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_CASn~output                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                               ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_RASn~output                                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[3]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_CSn~output                                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_cmd[3]                                                                                                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[0]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[0]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[1]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[1]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[2]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[2]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[3]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[3]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[4]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[4]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[5]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[5]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[6]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[6]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[7]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[7]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[8]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[8]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[9]                                                                                                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                              ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[9]                                                                                                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[10]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[10]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[11]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[11]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[12]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[12]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[13]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[13]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[14]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[14]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[15]                                                                                                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                             ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_data[15]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; bSDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_dqm[0]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_dqm[1]                                                                                                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; oSDRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe                                                                                                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe                                                                                                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe                                                                                                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                     ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                    ; Q                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; bSDRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                   ; OE               ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[0]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[1]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[2]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[3]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[4]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[5]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[6]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[7]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[8]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[9]                                                                                                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[10]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[11]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[12]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[13]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[14]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|za_data[15]                                                                                                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; bSDRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                                    ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                  ;
+-----------------------------+-----------------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                          ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+-----------------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                                         ;              ; bHDMI_SCL        ; PIN_K5        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bHDMI_SDA        ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bMIPI_GP[0]      ; PIN_M7        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bMIPI_GP[1]      ; PIN_P9        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bMIPI_SCL        ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bMIPI_SDA        ; PIN_P2        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bWM_PIO16        ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bWM_PIO17        ; PIN_R4        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bWM_PIO24        ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                                         ;              ; bWM_PIO25        ; PIN_R7        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iHDMI_HPD        ; PIN_M16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_CLK        ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_CLK(n)     ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_D[0]       ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_D[0](n)    ; PIN_L1        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_D[1]       ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iMIPI_D[1](n)    ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iWM_CTS          ; PIN_R6        ; QSF Assignment             ;
; Location                    ;                                         ;              ; iWM_RTS          ; PIN_R5        ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_CLK        ; PIN_N15       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_CLK(n)     ; PIN_N16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[0]      ; PIN_J15       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[0](n)   ; PIN_J16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[1]      ; PIN_K15       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[1](n)   ; PIN_K16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[2]      ; PIN_R16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; oHDMI_TX[2](n)   ; PIN_P16       ; QSF Assignment             ;
; Location                    ;                                         ;              ; panel_en         ; PIN_L4        ; QSF Assignment             ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; MKRVIDOR4000_peripherals_lite_sys_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; MKRVIDOR4000_peripherals_top            ;              ; iMIPI_D*         ; ON            ; QSF Assignment             ;
; Fast Output Register        ; MKRVIDOR4000_peripherals_top            ;              ; oSDRAM_CKE       ; ON            ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; bHDMI_SCL        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; bHDMI_SDA        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; bMIPI_SCL        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; bMIPI_SDA        ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; iMIPI_CLK*       ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; iMIPI_D*         ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; oHDMI_CLK        ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; oHDMI_TX*        ; LVDS          ; QSF Assignment             ;
; I/O Standard                ; MKRVIDOR4000_peripherals_top            ;              ; panel_en         ; 2.5 V         ; QSF Assignment             ;
+-----------------------------+-----------------------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14357 ) ; 0.00 % ( 0 / 14357 )       ; 0.00 % ( 0 / 14357 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14357 ) ; 0.00 % ( 0 / 14357 )       ; 0.00 % ( 0 / 14357 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 14155 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 198 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 4 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/output_files/MKRVIDOR4000_peripherals_lite.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 9,457 / 15,408 ( 61 % )    ;
;     -- Combinational with no register       ; 3275                       ;
;     -- Register only                        ; 1822                       ;
;     -- Combinational with a register        ; 4360                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 4564                       ;
;     -- 3 input functions                    ; 1853                       ;
;     -- <=2 input functions                  ; 1218                       ;
;     -- Register only                        ; 1822                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 6902                       ;
;     -- arithmetic mode                      ; 733                        ;
;                                             ;                            ;
; Total registers*                            ; 6,250 / 16,148 ( 39 % )    ;
;     -- Dedicated logic registers            ; 6,182 / 15,408 ( 40 % )    ;
;     -- I/O registers                        ; 68 / 740 ( 9 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 726 / 963 ( 75 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 117 / 163 ( 72 % )         ;
;     -- Clock pins                           ; 5 / 8 ( 63 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 38 / 56 ( 68 % )           ;
; Total block memory bits                     ; 281,664 / 516,096 ( 55 % ) ;
; Total block memory implementation bits      ; 350,208 / 516,096 ( 68 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 20 ( 35 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 23.0% / 22.1% / 24.2%      ;
; Peak interconnect usage (total/H/V)         ; 42.6% / 39.2% / 47.4%      ;
; Maximum fan-out                             ; 4628                       ;
; Highest non-global fan-out                  ; 606                        ;
; Total fan-out                               ; 50471                      ;
; Average fan-out                             ; 3.18                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 9319 / 15408 ( 60 % ) ; 138 / 15408 ( < 1 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register        ; 3215                  ; 60                    ; 0                              ;
;     -- Register only                         ; 1804                  ; 18                    ; 0                              ;
;     -- Combinational with a register         ; 4300                  ; 60                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 4510                  ; 54                    ; 0                              ;
;     -- 3 input functions                     ; 1824                  ; 29                    ; 0                              ;
;     -- <=2 input functions                   ; 1181                  ; 37                    ; 0                              ;
;     -- Register only                         ; 1804                  ; 18                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 6790                  ; 112                   ; 0                              ;
;     -- arithmetic mode                       ; 725                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 6172                  ; 78                    ; 0                              ;
;     -- Dedicated logic registers             ; 6104 / 15408 ( 40 % ) ; 78 / 15408 ( < 1 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 136                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 713 / 963 ( 74 % )    ; 13 / 963 ( 1 % )      ; 0 / 963 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 117                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 281664                ; 0                     ; 0                              ;
; Total RAM block bits                         ; 350208                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 38 / 56 ( 67 % )      ; 0 / 56 ( 0 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                          ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 36 / 336 ( 10 % )     ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 336 ( 4 % )      ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 6312                  ; 114                   ; 1                              ;
;     -- Registered Input Connections          ; 6176                  ; 86                    ; 0                              ;
;     -- Output Connections                    ; 560                   ; 15                    ; 5852                           ;
;     -- Registered Output Connections         ; 1                     ; 15                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 49967                 ; 654                   ; 5857                           ;
;     -- Registered Connections                ; 25747                 ; 427                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 890                   ; 129                   ; 5853                           ;
;     -- sld_hub:auto_hub                      ; 129                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 5853                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 39                    ; 38                    ; 1                              ;
;     -- Output Ports                          ; 30                    ; 55                    ; 3                              ;
;     -- Bidir Ports                           ; 81                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 22                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 4                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 25                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 30                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 45                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; iCLK       ; E2    ; 1        ; 0            ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN11 ; T8    ; 3        ; 21           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN13 ; R8    ; 3        ; 21           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN23 ; T9    ; 4        ; 21           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN25 ; R9    ; 4        ; 21           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN31 ; A9    ; 7        ; 19           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iPEX_PIN33 ; B9    ; 7        ; 19           ; 29           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iRESETn    ; E1    ; 1        ; 0            ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iSAM_INT   ; L16   ; 5        ; 41           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; iWM_PIO32  ; J13   ; 5        ; 41           ; 14           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; iWM_TX     ; E15   ; 6        ; 41           ; 15           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; oFLASH_CS       ; D2    ; 1        ; 0            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oFLASH_SCK      ; H1    ; 1        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSAM_INT        ; N2    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[0]  ; A12   ; 7        ; 32           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[10] ; B13   ; 7        ; 37           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[11] ; E10   ; 7        ; 32           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[1]  ; B12   ; 7        ; 32           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[2]  ; A15   ; 7        ; 28           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[3]  ; A14   ; 7        ; 35           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[4]  ; D14   ; 7        ; 39           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[5]  ; C14   ; 7        ; 39           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[6]  ; D11   ; 7        ; 39           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[7]  ; D12   ; 7        ; 37           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[8]  ; E11   ; 7        ; 32           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_ADDR[9]  ; C9    ; 7        ; 23           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_BA[0]    ; A10   ; 7        ; 26           ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_BA[1]    ; B10   ; 7        ; 26           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CASn     ; B7    ; 8        ; 11           ; 29           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CKE      ; E9    ; 7        ; 21           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CLK      ; B14   ; 7        ; 35           ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_CSn      ; A11   ; 7        ; 30           ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_DQM[0]   ; A7    ; 8        ; 11           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_DQM[1]   ; F9    ; 7        ; 26           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_RASn     ; D9    ; 7        ; 23           ; 29           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; oSDRAM_WEn      ; B11   ; 7        ; 30           ; 29           ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                      ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bMKR_AREF     ; B1    ; 1        ; 0            ; 26           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[0]~1 (inverted)                                                                                                                                                                                                                             ;
; bMKR_A[0]     ; C2    ; 1        ; 0            ; 25           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[1]~3 (inverted)                                                                                                                                                                                                                             ;
; bMKR_A[1]     ; C3    ; 8        ; 1            ; 29           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[2]~5 (inverted)                                                                                                                                                                                                                             ;
; bMKR_A[2]     ; C6    ; 8        ; 11           ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[3]~8 (inverted)                                                                                                                                                                                                                             ;
; bMKR_A[3]     ; D1    ; 1        ; 0            ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[4]~11 (inverted)                                                                                                                                                                                                                            ;
; bMKR_A[4]     ; D3    ; 8        ; 1            ; 29           ; 28           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[5]~14 (inverted)                                                                                                                                                                                                                            ;
; bMKR_A[5]     ; F3    ; 1        ; 0            ; 25           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[6]~17 (inverted)                                                                                                                                                                                                                            ;
; bMKR_A[6]     ; G2    ; 1        ; 0            ; 21           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[7]~20 (inverted)                                                                                                                                                                                                                            ;
; bMKR_D[0]     ; G1    ; 1        ; 0            ; 21           ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[8]~23 (inverted)                                                                                                                                                                                                                            ;
; bMKR_D[10]    ; C16   ; 6        ; 41           ; 27           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[18]~53 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[11]    ; C15   ; 6        ; 41           ; 27           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[19]~55 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[12]    ; B16   ; 6        ; 41           ; 19           ; 0            ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[20]~57 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[13]    ; C11   ; 7        ; 37           ; 29           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[21]~61 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[14]    ; A13   ; 7        ; 28           ; 29           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[22]~63 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[1]     ; N3    ; 3        ; 1            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[9]~26 (inverted)                                                                                                                                                                                                                            ;
; bMKR_D[2]     ; P3    ; 3        ; 3            ; 0            ; 28           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[10]~29 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[3]     ; R3    ; 3        ; 3            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[11]~32 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[4]     ; T3    ; 3        ; 3            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[12]~37 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[5]     ; T2    ; 3        ; 5            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[13]~40 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[6]     ; G16   ; 6        ; 41           ; 18           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[14]~43 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[7]     ; G15   ; 6        ; 41           ; 18           ; 14           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[15]~45 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[8]     ; F16   ; 6        ; 41           ; 19           ; 14           ; 5                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[16]~47 (inverted)                                                                                                                                                                                                                           ;
; bMKR_D[9]     ; F15   ; 6        ; 41           ; 19           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wSAM_PIN_OUT[17]~49 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN10    ; N8    ; 3        ; 19           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[3]~7 (inverted)                                                                                                                                                                                                                             ;
; bPEX_PIN12    ; M8    ; 3        ; 19           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[4]~9 (inverted)                                                                                                                                                                                                                             ;
; bPEX_PIN14    ; L8    ; 3        ; 19           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[5]~11 (inverted)                                                                                                                                                                                                                            ;
; bPEX_PIN16    ; M10   ; 4        ; 35           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[6]~13 (inverted)                                                                                                                                                                                                                            ;
; bPEX_PIN20    ; N12   ; 4        ; 30           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[7]~15 (inverted)                                                                                                                                                                                                                            ;
; bPEX_PIN28    ; T13   ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[8]~17 (inverted)                                                                                                                                                                                                                            ;
; bPEX_PIN30    ; R12   ; 4        ; 26           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[9]~19 (inverted)                                                                                                                                                                                                                            ;
; bPEX_PIN32    ; F13   ; 6        ; 41           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[10]~21 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN42    ; R13   ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[11]~23 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN44    ; P14   ; 4        ; 37           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[12]~25 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN45    ; T15   ; 4        ; 35           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[13]~27 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN46    ; R14   ; 4        ; 37           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[14]~29 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN47    ; T14   ; 4        ; 35           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[15]~31 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN48    ; F14   ; 6        ; 41           ; 23           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[16]~33 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN49    ; D16   ; 6        ; 41           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[17]~35 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN51    ; D15   ; 6        ; 41           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[18]~37 (inverted)                                                                                                                                                                                                                           ;
; bPEX_PIN6     ; P8    ; 3        ; 21           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[1]~3 (inverted)                                                                                                                                                                                                                             ;
; bPEX_PIN8     ; L7    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[2]~5 (inverted)                                                                                                                                                                                                                             ;
; bPEX_RST      ; T12   ; 4        ; 28           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wPEX_PIN_OUT[0]~1 (inverted)                                                                                                                                                                                                                             ;
; bSDRAM_DQ[0]  ; A2    ; 8        ; 3            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe                                                                                                                                                                    ;
; bSDRAM_DQ[10] ; E7    ; 8        ; 7            ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                      ;
; bSDRAM_DQ[11] ; E8    ; 8        ; 14           ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                      ;
; bSDRAM_DQ[12] ; E6    ; 8        ; 7            ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                      ;
; bSDRAM_DQ[13] ; D8    ; 8        ; 14           ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                      ;
; bSDRAM_DQ[14] ; D6    ; 8        ; 5            ; 29           ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                      ;
; bSDRAM_DQ[15] ; B6    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                      ;
; bSDRAM_DQ[1]  ; B4    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                       ;
; bSDRAM_DQ[2]  ; B3    ; 8        ; 1            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                       ;
; bSDRAM_DQ[3]  ; A3    ; 8        ; 3            ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                       ;
; bSDRAM_DQ[4]  ; A4    ; 8        ; 3            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                       ;
; bSDRAM_DQ[5]  ; A5    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                       ;
; bSDRAM_DQ[6]  ; B5    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                       ;
; bSDRAM_DQ[7]  ; A6    ; 8        ; 9            ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                       ;
; bSDRAM_DQ[8]  ; F8    ; 8        ; 14           ; 29           ; 28           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                       ;
; bSDRAM_DQ[9]  ; C8    ; 8        ; 14           ; 29           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                       ;
; bWM_PIO1      ; T11   ; 4        ; 26           ; 0            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[20]~1 (inverted)                                                                                                                                                                                                                             ;
; bWM_PIO18     ; T5    ; 3        ; 14           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[7]~15 (inverted)                                                                                                                                                                                                                             ;
; bWM_PIO2      ; R10   ; 4        ; 26           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[1]~3 (inverted)                                                                                                                                                                                                                              ;
; bWM_PIO20     ; R5    ; 3        ; 14           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[8]~17 (inverted)                                                                                                                                                                                                                             ;
; bWM_PIO21     ; R6    ; 3        ; 16           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[9]~19 (inverted)                                                                                                                                                                                                                             ;
; bWM_PIO27     ; N9    ; 4        ; 23           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[10]~21 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO28     ; N11   ; 4        ; 35           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[11]~23 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO29     ; T10   ; 4        ; 26           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[18]~25 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO3      ; P11   ; 4        ; 37           ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[2]~5 (inverted)                                                                                                                                                                                                                              ;
; bWM_PIO31     ; T4    ; 3        ; 7            ; 0            ; 28           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[12]~27 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO34     ; M6    ; 3        ; 7            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[13]~29 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO35     ; R4    ; 3        ; 5            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[14]~31 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO36     ; N1    ; 2        ; 0            ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[19]~33 (inverted)                                                                                                                                                                                                                            ;
; bWM_PIO4      ; R11   ; 4        ; 26           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[3]~7 (inverted)                                                                                                                                                                                                                              ;
; bWM_PIO5      ; N6    ; 3        ; 7            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[4]~9 (inverted)                                                                                                                                                                                                                              ;
; bWM_PIO7      ; P6    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[5]~11 (inverted)                                                                                                                                                                                                                             ;
; bWM_PIO8      ; N5    ; 3        ; 7            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[6]~13 (inverted)                                                                                                                                                                                                                             ;
; iFLASH_MISO   ; H2    ; 1        ; 0            ; 20           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|atom_ports_dataout[1]~0 (inverted) ;
; oFLASH_HOLD   ; R7    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; oFLASH_MOSI~3 (inverted)                                                                                                                                                                                                                                 ;
; oFLASH_MOSI   ; C1    ; 1        ; 0            ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; On           ; 3.3-V LVTTL  ; Default          ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; oFLASH_MOSI~3 (inverted)                                                                                                                                                                                                                                 ;
; oFLASH_WP     ; T7    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; oFLASH_MOSI~3 (inverted)                                                                                                                                                                                                                                 ;
; oWM_RESET     ; R1    ; 2        ; 0            ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[0]~37 (inverted)                                                                                                                                                                                                                             ;
; oWM_RX        ; T6    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; wWM_PIN_OUT[15]~35 (inverted)                                                                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                   ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name    ; Pin Type                  ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; Use as regular IO      ; oFLASH_MOSI         ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; Use as regular IO      ; oFLASH_CS           ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                      ; -                   ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; Use as regular IO      ; oFLASH_SCK          ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; Use as regular IO      ; iFLASH_MISO         ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                      ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                      ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK                         ; -                      ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS                         ; -                      ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO                         ; -                      ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE                         ; -                      ; -                   ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                      ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                      ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                      ; -                   ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R17n, INIT_DONE      ; Use as regular IO      ; bMKR_D[6]           ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R17p, CRC_ERROR      ; Use as regular IO      ; bMKR_D[7]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin ; bMKR_D[8]           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R16p, CLKUSR         ; Use as regular IO      ; bMKR_D[9]           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2          ; Use as regular IO      ; bSDRAM_DQ[11]       ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T12p, DATA3          ; Use as regular IO      ; bSDRAM_DQ[8]        ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4          ; Use as regular IO      ; oSDRAM_CASn         ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO      ; bSDRAM_DQ[10]       ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO      ; bSDRAM_DQ[12]       ; Dual Purpose Pin          ;
; A5       ; DATA7                       ; Use as regular IO      ; bSDRAM_DQ[5]        ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+---------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 12 / 12 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 18 ( 17 % )   ; 2.5V          ; --           ;
; 3        ; 24 / 25 ( 96 % )  ; 3.3V          ; --           ;
; 4        ; 19 / 27 ( 70 % )  ; 3.3V          ; --           ;
; 5        ; 2 / 20 ( 10 % )   ; 3.3V          ; --           ;
; 6        ; 12 / 14 ( 86 % )  ; 3.3V          ; --           ;
; 7        ; 24 / 24 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 21 / 23 ( 91 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; bSDRAM_DQ[0]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; bSDRAM_DQ[3]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; bSDRAM_DQ[4]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; bSDRAM_DQ[5]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; bSDRAM_DQ[7]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; oSDRAM_DQM[0]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; iPEX_PIN31                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 307        ; 7        ; oSDRAM_BA[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; oSDRAM_CSn                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; oSDRAM_ADDR[0]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; bMKR_D[14]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; oSDRAM_ADDR[3]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; oSDRAM_ADDR[2]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; bMKR_AREF                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; bSDRAM_DQ[2]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; bSDRAM_DQ[1]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; bSDRAM_DQ[6]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; bSDRAM_DQ[15]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; oSDRAM_CASn                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; iPEX_PIN33                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 308        ; 7        ; oSDRAM_BA[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; oSDRAM_WEn                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; oSDRAM_ADDR[1]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; oSDRAM_ADDR[10]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; oSDRAM_CLK                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; bMKR_D[12]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 9          ; 1        ; oFLASH_MOSI                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; C2       ; 8          ; 1        ; bMKR_A[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 362        ; 8        ; bMKR_A[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; bMKR_A[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; bSDRAM_DQ[9]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; oSDRAM_ADDR[9]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; bMKR_D[13]                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; oSDRAM_ADDR[5]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 271        ; 6        ; bMKR_D[11]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 270        ; 6        ; bMKR_D[10]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 14         ; 1        ; bMKR_A[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 13         ; 1        ; oFLASH_CS                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; D3       ; 363        ; 8        ; bMKR_A[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 352        ; 8        ; bSDRAM_DQ[14]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; bSDRAM_DQ[13]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 310        ; 7        ; oSDRAM_RASn                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; oSDRAM_ADDR[6]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 279        ; 7        ; oSDRAM_ADDR[7]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; oSDRAM_ADDR[4]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 261        ; 6        ; bPEX_PIN51                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; bPEX_PIN49                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 39         ; 1        ; iRESETn                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 38         ; 1        ; iCLK                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; bSDRAM_DQ[12]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 345        ; 8        ; bSDRAM_DQ[10]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 332        ; 8        ; bSDRAM_DQ[11]                   ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 315        ; 7        ; oSDRAM_CKE                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 290        ; 7        ; oSDRAM_ADDR[11]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 289        ; 7        ; oSDRAM_ADDR[8]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; iWM_TX                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 225        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; bMKR_A[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 19         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; bSDRAM_DQ[8]                    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 306        ; 7        ; oSDRAM_DQM[1]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; bPEX_PIN32                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 257        ; 6        ; bPEX_PIN48                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 240        ; 6        ; bMKR_D[9]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 239        ; 6        ; bMKR_D[8]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 27         ; 1        ; bMKR_D[0]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 24         ; 1        ; bMKR_A[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; bMKR_D[7]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 234        ; 6        ; bMKR_D[6]                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 30         ; 1        ; oFLASH_SCK                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H2       ; 31         ; 1        ; iFLASH_MISO                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; H3       ; 34         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 33         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 32         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 35         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; iWM_PIO32                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; bPEX_PIN8                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 128        ; 3        ; bPEX_PIN14                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L16      ; 204        ; 5        ; iSAM_INT                        ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; bWM_PIO34                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; bPEX_PIN12                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; bPEX_PIN16                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 223        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; bWM_PIO36                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 75         ; 2        ; oSAM_INT                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 92         ; 3        ; bMKR_D[1]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; bWM_PIO8                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 105        ; 3        ; bWM_PIO5                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; bPEX_PIN10                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 141        ; 4        ; bWM_PIO27                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; bWM_PIO28                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 155        ; 4        ; bPEX_PIN20                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; bMKR_D[2]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; bWM_PIO7                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; bPEX_PIN6                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; bWM_PIO3                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; bPEX_PIN44                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; oWM_RESET                       ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; bMKR_D[3]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 102        ; 3        ; bWM_PIO35                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 121        ; 3        ; bWM_PIO20                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 123        ; 3        ; bWM_PIO21                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 126        ; 3        ; oFLASH_HOLD                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 134        ; 3        ; iPEX_PIN13                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 136        ; 4        ; iPEX_PIN25                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 143        ; 4        ; bWM_PIO2                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 145        ; 4        ; bWM_PIO4                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 147        ; 4        ; bPEX_PIN30                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 156        ; 4        ; bPEX_PIN42                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 172        ; 4        ; bPEX_PIN46                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; bMKR_D[5]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; bMKR_D[4]                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 103        ; 3        ; bWM_PIO31                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 122        ; 3        ; bWM_PIO18                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 124        ; 3        ; oWM_RX                          ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 127        ; 3        ; oFLASH_WP                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 135        ; 3        ; iPEX_PIN11                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 137        ; 4        ; iPEX_PIN23                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 144        ; 4        ; bWM_PIO29                       ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 146        ; 4        ; bWM_PIO1                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 149        ; 4        ; bPEX_RST                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 157        ; 4        ; bPEX_PIN28                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 166        ; 4        ; bPEX_PIN47                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 167        ; 4        ; bPEX_PIN45                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------+
; SDC pin name                  ; PLL_inst|altpll_component|auto_generated|pll1                                     ;
; PLL mode                      ; Normal                                                                            ;
; Compensate clock              ; clock2                                                                            ;
; Compensated input/output pins ; --                                                                                ;
; Switchover type               ; --                                                                                ;
; Input frequency 0             ; 48.0 MHz                                                                          ;
; Input frequency 1             ; --                                                                                ;
; Nominal PFD frequency         ; 24.0 MHz                                                                          ;
; Nominal VCO frequency         ; 600.0 MHz                                                                         ;
; VCO post scale K counter      ; 2                                                                                 ;
; VCO frequency control         ; Auto                                                                              ;
; VCO phase shift step          ; 208 ps                                                                            ;
; VCO multiply                  ; --                                                                                ;
; VCO divide                    ; --                                                                                ;
; Freq min lock                 ; 24.0 MHz                                                                          ;
; Freq max lock                 ; 52.02 MHz                                                                         ;
; M VCO Tap                     ; 0                                                                                 ;
; M Initial                     ; 1                                                                                 ;
; M value                       ; 25                                                                                ;
; N value                       ; 2                                                                                 ;
; Charge pump current           ; setting 1                                                                         ;
; Loop filter resistance        ; setting 24                                                                        ;
; Loop filter capacitance       ; setting 0                                                                         ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                ;
; Bandwidth type                ; Medium                                                                            ;
; Real time reconfigurable      ; Off                                                                               ;
; Scan chain MIF file           ; --                                                                                ;
; Preserve PLL counter order    ; Off                                                                               ;
; PLL location                  ; PLL_1                                                                             ;
; Inclk0 signal                 ; iCLK                                                                              ;
; Inclk1 signal                 ; --                                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                                     ;
; Inclk1 signal type            ; --                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; Name                                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                         ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 25   ; 12  ; 100.0 MHz        ; 0 (0 ps)      ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 25   ; 12  ; 100.0 MHz        ; 180 (5000 ps) ; 7.50 (208 ps)    ; 50/50      ; C2      ; 6             ; 3/3 Even   ; --            ; 4       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[4] ; clock4       ; 5    ; 4   ; 60.0 MHz         ; 0 (0 ps)      ; 4.50 (208 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; PLL_inst|altpll_component|auto_generated|pll1|clk[4] ;
+-----------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; oSAM_INT        ; Missing drive strength and slew rate ;
; oSDRAM_CLK      ; Missing drive strength               ;
; oSDRAM_ADDR[0]  ; Missing drive strength               ;
; oSDRAM_ADDR[1]  ; Missing drive strength               ;
; oSDRAM_ADDR[2]  ; Missing drive strength               ;
; oSDRAM_ADDR[3]  ; Missing drive strength               ;
; oSDRAM_ADDR[4]  ; Missing drive strength               ;
; oSDRAM_ADDR[5]  ; Missing drive strength               ;
; oSDRAM_ADDR[6]  ; Missing drive strength               ;
; oSDRAM_ADDR[7]  ; Missing drive strength               ;
; oSDRAM_ADDR[8]  ; Missing drive strength               ;
; oSDRAM_ADDR[9]  ; Missing drive strength               ;
; oSDRAM_ADDR[10] ; Missing drive strength               ;
; oSDRAM_ADDR[11] ; Missing drive strength               ;
; oSDRAM_BA[0]    ; Missing drive strength               ;
; oSDRAM_BA[1]    ; Missing drive strength               ;
; oSDRAM_CASn     ; Missing drive strength               ;
; oSDRAM_CKE      ; Missing drive strength               ;
; oSDRAM_CSn      ; Missing drive strength               ;
; oSDRAM_DQM[0]   ; Missing drive strength               ;
; oSDRAM_DQM[1]   ; Missing drive strength               ;
; oSDRAM_RASn     ; Missing drive strength               ;
; oSDRAM_WEn      ; Missing drive strength               ;
; oFLASH_SCK      ; Missing drive strength               ;
; oFLASH_CS       ; Missing drive strength               ;
; bSDRAM_DQ[0]    ; Missing drive strength               ;
; bSDRAM_DQ[1]    ; Missing drive strength               ;
; bSDRAM_DQ[2]    ; Missing drive strength               ;
; bSDRAM_DQ[3]    ; Missing drive strength               ;
; bSDRAM_DQ[4]    ; Missing drive strength               ;
; bSDRAM_DQ[5]    ; Missing drive strength               ;
; bSDRAM_DQ[6]    ; Missing drive strength               ;
; bSDRAM_DQ[7]    ; Missing drive strength               ;
; bSDRAM_DQ[8]    ; Missing drive strength               ;
; bSDRAM_DQ[9]    ; Missing drive strength               ;
; bSDRAM_DQ[10]   ; Missing drive strength               ;
; bSDRAM_DQ[11]   ; Missing drive strength               ;
; bSDRAM_DQ[12]   ; Missing drive strength               ;
; bSDRAM_DQ[13]   ; Missing drive strength               ;
; bSDRAM_DQ[14]   ; Missing drive strength               ;
; bSDRAM_DQ[15]   ; Missing drive strength               ;
; bMKR_AREF       ; Missing drive strength               ;
; bMKR_A[0]       ; Missing drive strength               ;
; bMKR_A[1]       ; Missing drive strength               ;
; bMKR_A[2]       ; Missing drive strength               ;
; bMKR_A[3]       ; Missing drive strength               ;
; bMKR_A[4]       ; Missing drive strength               ;
; bMKR_A[5]       ; Missing drive strength               ;
; bMKR_A[6]       ; Missing drive strength               ;
; bMKR_D[0]       ; Missing drive strength               ;
; bMKR_D[1]       ; Missing drive strength               ;
; bMKR_D[2]       ; Missing drive strength               ;
; bMKR_D[3]       ; Missing drive strength               ;
; bMKR_D[4]       ; Missing drive strength               ;
; bMKR_D[5]       ; Missing drive strength               ;
; bMKR_D[6]       ; Missing drive strength               ;
; bMKR_D[7]       ; Missing drive strength               ;
; bMKR_D[8]       ; Missing drive strength               ;
; bMKR_D[9]       ; Missing drive strength               ;
; bMKR_D[10]      ; Missing drive strength               ;
; bMKR_D[11]      ; Missing drive strength               ;
; bMKR_D[12]      ; Missing drive strength               ;
; bMKR_D[13]      ; Missing drive strength               ;
; bMKR_D[14]      ; Missing drive strength               ;
; bPEX_RST        ; Missing drive strength               ;
; bPEX_PIN6       ; Missing drive strength               ;
; bPEX_PIN8       ; Missing drive strength               ;
; bPEX_PIN10      ; Missing drive strength               ;
; bPEX_PIN12      ; Missing drive strength               ;
; bPEX_PIN14      ; Missing drive strength               ;
; bPEX_PIN16      ; Missing drive strength               ;
; bPEX_PIN20      ; Missing drive strength               ;
; bPEX_PIN28      ; Missing drive strength               ;
; bPEX_PIN30      ; Missing drive strength               ;
; bPEX_PIN32      ; Missing drive strength               ;
; bPEX_PIN42      ; Missing drive strength               ;
; bPEX_PIN44      ; Missing drive strength               ;
; bPEX_PIN45      ; Missing drive strength               ;
; bPEX_PIN46      ; Missing drive strength               ;
; bPEX_PIN47      ; Missing drive strength               ;
; bPEX_PIN48      ; Missing drive strength               ;
; bPEX_PIN49      ; Missing drive strength               ;
; bPEX_PIN51      ; Missing drive strength               ;
; bWM_PIO1        ; Missing drive strength               ;
; bWM_PIO2        ; Missing drive strength               ;
; bWM_PIO3        ; Missing drive strength               ;
; bWM_PIO4        ; Missing drive strength               ;
; bWM_PIO5        ; Missing drive strength               ;
; bWM_PIO7        ; Missing drive strength               ;
; bWM_PIO8        ; Missing drive strength               ;
; bWM_PIO18       ; Missing drive strength               ;
; bWM_PIO20       ; Missing drive strength               ;
; bWM_PIO21       ; Missing drive strength               ;
; bWM_PIO27       ; Missing drive strength               ;
; bWM_PIO28       ; Missing drive strength               ;
; bWM_PIO29       ; Missing drive strength               ;
; bWM_PIO31       ; Missing drive strength               ;
; bWM_PIO34       ; Missing drive strength               ;
; bWM_PIO35       ; Missing drive strength               ;
; bWM_PIO36       ; Missing drive strength and slew rate ;
; oWM_RX          ; Missing drive strength               ;
; oWM_RESET       ; Missing drive strength and slew rate ;
; oFLASH_MOSI     ; Missing drive strength               ;
; iFLASH_MISO     ; Missing drive strength               ;
; oFLASH_HOLD     ; Missing drive strength               ;
; oFLASH_WP       ; Missing drive strength               ;
+-----------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------+
; Compilation Hierarchy Node                                                                                                                                 ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                                                        ; Library Name                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------+
; |MKRVIDOR4000_peripherals_top                                                                                                                              ; 9457 (93)   ; 6182 (0)                  ; 68 (68)       ; 281664      ; 38   ; 0            ; 0       ; 0         ; 117  ; 0            ; 3275 (91)    ; 1822 (0)          ; 4360 (57)        ; |MKRVIDOR4000_peripherals_top                                                                                                                                                                                                                                                                                                                                                               ; MKRVIDOR4000_peripherals_top                                                       ; work                              ;
;    |MKRVIDOR4000_peripherals_lite_sys:u0|                                                                                                                  ; 9228 (0)    ; 6104 (0)                  ; 0 (0)         ; 281664      ; 38   ; 0            ; 0       ; 0         ; 0    ; 0            ; 3124 (0)     ; 1804 (0)          ; 4300 (0)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0                                                                                                                                                                                                                                                                                                                          ; MKRVIDOR4000_peripherals_lite_sys                                                  ; MKRVIDOR4000_peripherals_lite_sys ;
;       |JTAG_BRIDGE:jtag_bridge|                                                                                                                            ; 693 (140)   ; 592 (88)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (43)     ; 356 (34)          ; 236 (62)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge                                                                                                                                                                                                                                                                                                  ; JTAG_BRIDGE                                                                        ; MKRVIDOR4000_peripherals_lite_sys ;
;          |dcfifo:RDFIFO_INST|                                                                                                                              ; 232 (0)     ; 222 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 112 (0)           ; 110 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST                                                                                                                                                                                                                                                                               ; dcfifo                                                                             ; work                              ;
;             |dcfifo_73l1:auto_generated|                                                                                                                   ; 232 (10)    ; 222 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (1)       ; 112 (5)           ; 110 (3)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated                                                                                                                                                                                                                                                    ; dcfifo_73l1                                                                        ; work                              ;
;                |a_graycounter_a5c:wrptr_g1p|                                                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|a_graycounter_a5c:wrptr_g1p                                                                                                                                                                                                                        ; a_graycounter_a5c                                                                  ; work                              ;
;                |a_graycounter_en6:rdptr_g1p|                                                                                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|a_graycounter_en6:rdptr_g1p                                                                                                                                                                                                                        ; a_graycounter_en6                                                                  ; work                              ;
;                |alt_synch_pipe_c9l:rs_dgwp|                                                                                                                ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|alt_synch_pipe_c9l:rs_dgwp                                                                                                                                                                                                                         ; alt_synch_pipe_c9l                                                                 ; work                              ;
;                   |dffpipe_tu8:dffpipe3|                                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|alt_synch_pipe_c9l:rs_dgwp|dffpipe_tu8:dffpipe3                                                                                                                                                                                                    ; dffpipe_tu8                                                                        ; work                              ;
;                |altsyncram_ii91:fifo_ram|                                                                                                                  ; 207 (198)   ; 197 (197)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (1)        ; 102 (102)         ; 96 (36)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram                                                                                                                                                                                                                           ; altsyncram_ii91                                                                    ; work                              ;
;                   |decode_687:address_decoder|                                                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|decode_687:address_decoder                                                                                                                                                                                                ; decode_687                                                                         ; work                              ;
;                   |mux_348:output_mux|                                                                                                                     ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 59 (59)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|mux_348:output_mux                                                                                                                                                                                                        ; mux_348                                                                            ; work                              ;
;                |mux_c28:rdemp_eq_comp_lsb_mux|                                                                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                      ; mux_c28                                                                            ; work                              ;
;                |mux_c28:rdemp_eq_comp_msb_mux|                                                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                      ; mux_c28                                                                            ; work                              ;
;          |dcfifo:WRFIFO_INST|                                                                                                                              ; 329 (0)     ; 282 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 210 (0)           ; 72 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST                                                                                                                                                                                                                                                                               ; dcfifo                                                                             ; work                              ;
;             |dcfifo_b3l1:auto_generated|                                                                                                                   ; 329 (12)    ; 282 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 210 (7)           ; 72 (4)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated                                                                                                                                                                                                                                                    ; dcfifo_b3l1                                                                        ; work                              ;
;                |a_graycounter_a5c:wrptr_g1p|                                                                                                               ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|a_graycounter_a5c:wrptr_g1p                                                                                                                                                                                                                        ; a_graycounter_a5c                                                                  ; work                              ;
;                |a_graycounter_en6:rdptr_g1p|                                                                                                               ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|a_graycounter_en6:rdptr_g1p                                                                                                                                                                                                                        ; a_graycounter_en6                                                                  ; work                              ;
;                |alt_synch_pipe_b9l:rs_dgwp|                                                                                                                ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 4 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                                                                                                                                         ; alt_synch_pipe_b9l                                                                 ; work                              ;
;                   |dffpipe_su8:dffpipe7|                                                                                                                   ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 4 (4)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe7                                                                                                                                                                                                    ; dffpipe_su8                                                                        ; work                              ;
;                |altsyncram_mi91:fifo_ram|                                                                                                                  ; 305 (259)   ; 257 (257)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (1)       ; 201 (201)         ; 57 (15)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram                                                                                                                                                                                                                           ; altsyncram_mi91                                                                    ; work                              ;
;                   |decode_687:address_decoder|                                                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|decode_687:address_decoder                                                                                                                                                                                                ; decode_687                                                                         ; work                              ;
;                   |mux_548:output_mux|                                                                                                                     ; 84 (84)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 42 (42)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|mux_548:output_mux                                                                                                                                                                                                        ; mux_548                                                                            ; work                              ;
;                |mux_c28:rdemp_eq_comp_lsb_mux|                                                                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                      ; mux_c28                                                                            ; work                              ;
;                |mux_c28:rdemp_eq_comp_msb_mux|                                                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                      ; mux_c28                                                                            ; work                              ;
;          |sld_virtual_jtag_basic:VJTAG_INST|                                                                                                               ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|sld_virtual_jtag_basic:VJTAG_INST                                                                                                                                                                                                                                                                ; sld_virtual_jtag_basic                                                             ; work                              ;
;       |MAILBOX:mb|                                                                                                                                         ; 90 (90)     ; 24 (24)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 1 (1)             ; 55 (55)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb                                                                                                                                                                                                                                                                                                               ; MAILBOX                                                                            ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altsyncram:rDPRAM_rtl_0|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|altsyncram:rDPRAM_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                                                                         ; work                              ;
;             |altsyncram_76r1:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|altsyncram:rDPRAM_rtl_0|altsyncram_76r1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_76r1                                                                    ; work                              ;
;       |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0|                                                                              ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                    ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0                                ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:mb_mst_translator|                                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mb_mst_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;       |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|                                                                              ; 1890 (0)    ; 1210 (0)                  ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 625 (0)      ; 466 (0)           ; 799 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                    ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1                                ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001|                                                                 ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001:cmd_demux_001                                                                                                                                                                    ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_001                  ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002:rsp_demux|                                                                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002:rsp_demux                                                                                                                                                                        ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_demux_002                  ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|                                                                         ; 33 (30)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 30 (27)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008                                                                                                                                                                            ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux                        ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_merlin_arbitrator:arb|                                                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                               ; altera_merlin_arbitrator                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux|                                                                             ; 101 (94)    ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (31)      ; 1 (1)             ; 64 (63)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux                        ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_merlin_arbitrator:arb|                                                                                                                 ; 7 (7)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                   ; altera_merlin_arbitrator                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001|                                                                       ; 48 (48)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001:router_001                                                                                                                                                                          ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_001                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002|                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002:router_002                                                                                                                                                                          ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_002                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011:router_011                                                                                                                                                                          ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_router_011                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008:rsp_demux_008|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008:rsp_demux_008                                                                                                                                                                    ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_demux_008                  ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001|                                                                     ; 246 (246)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (189)    ; 0 (0)             ; 57 (57)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001:rsp_mux_001                                                                                                                                                                        ; MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_rsp_mux_001                    ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:flash_spi_d_agent_rsp_fifo|                                                                                                ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:flash_spi_d_agent_rsp_fifo                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:i2c_0_avalon_slave_0_agent_rsp_fifo|                                                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:i2c_1_avalon_slave_0_agent_rsp_fifo|                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_1_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:i2c_2_avalon_slave_0_agent_rsp_fifo|                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_2_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:i2c_3_avalon_slave_0_agent_rsp_fifo|                                                                                       ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_3_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                          ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:mb_slv_agent_rsp_fifo|                                                                                                     ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mb_slv_agent_rsp_fifo                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:neopixel_0_csr_agent_rsp_fifo|                                                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:neopixel_0_csr_agent_rsp_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:nina_spi_d_agent_rsp_fifo|                                                                                                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:nina_spi_d_agent_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                                        ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|                                                                                        ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo                                                                                                                                                                                           ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:pex_pio_s1_agent_rsp_fifo|                                                                                                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pex_pio_s1_agent_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:qspi_avl_csr_agent_rdata_fifo|                                                                                             ; 99 (99)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 28 (28)           ; 71 (71)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_csr_agent_rdata_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:qspi_avl_csr_agent_rsp_fifo|                                                                                               ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_csr_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|                                                                                             ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 15 (15)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altsyncram:mem_rtl_0|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                           ; altsyncram                                                                         ; work                              ;
;                |altsyncram_7sg1:auto_generated|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated                                                                                                                                            ; altsyncram_7sg1                                                                    ; work                              ;
;          |altera_avalon_sc_fifo:qspi_avl_mem_agent_rsp_fifo|                                                                                               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:quad_encoder_0_avalon_slave_0_agent_rsp_fifo|                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:quad_encoder_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                 ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:sam_pio_s1_agent_rsp_fifo|                                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sam_pio_s1_agent_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:sam_pwm_avalon_slave_0_agent_rsp_fifo|                                                                                     ; 6 (6)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sam_pwm_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                        ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                                 ; 187 (187)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 78 (78)           ; 94 (94)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                                   ; 159 (159)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 20 (20)           ; 125 (125)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                                 ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:tspi_0_d_agent_rsp_fifo|                                                                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:tspi_0_d_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:tspi_1_d_agent_rsp_fifo|                                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:tspi_1_d_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:tspi_2_d_agent_rsp_fifo|                                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:tspi_2_d_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:tspi_3_d_agent_rsp_fifo|                                                                                                   ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:tspi_3_d_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:tspi_4_d_agent_rsp_fifo|                                                                                                   ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:tspi_4_d_agent_rsp_fifo                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_sc_fifo:wm_pio_s1_agent_rsp_fifo|                                                                                                  ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:wm_pio_s1_agent_rsp_fifo                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                            ; 127 (0)     ; 126 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 109 (0)           ; 17 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 127 (124)   ; 126 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 109 (108)         ; 17 (15)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                      ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                            ; 59 (0)      ; 58 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 43 (0)            ; 15 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 59 (56)     ; 58 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 43 (42)           ; 15 (14)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                      ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                            ; 73 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (0)             ; 66 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 73 (69)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (4)             ; 66 (66)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                      ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                                            ; 73 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (0)            ; 28 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 73 (69)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 43 (40)           ; 28 (27)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                      ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                                            ; 72 (0)      ; 70 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 47 (0)            ; 24 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                               ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 72 (69)     ; 70 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 47 (45)           ; 24 (23)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                      ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                 ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                ; 89 (0)      ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 74 (0)            ; 12 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                   ; altera_avalon_st_handshake_clock_crosser                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                     ; 89 (85)     ; 86 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 74 (72)           ; 12 (10)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                          ; altera_avalon_st_clock_crosser                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                     ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                     ; altera_std_synchronizer_nocut                                                      ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                                              ; 237 (0)     ; 100 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 11 (0)            ; 99 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                 ; altera_merlin_burst_adapter                                                        ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                                              ; 237 (237)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 11 (11)           ; 99 (99)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                 ; altera_merlin_burst_adapter_13_1                                                   ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_master_agent:neopixel_0_data_agent|                                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:neopixel_0_data_agent                                                                                                                                                                                                   ; altera_merlin_master_agent                                                         ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                          ; altera_merlin_master_agent                                                         ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_master_translator:neopixel_0_data_translator|                                                                                      ; 54 (54)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 32 (32)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:neopixel_0_data_translator                                                                                                                                                                                         ; altera_merlin_master_translator                                                    ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                                             ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                ; altera_merlin_master_translator                                                    ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                                      ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                         ; altera_merlin_master_translator                                                    ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:mb_slv_agent|                                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mb_slv_agent                                                                                                                                                                                                             ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:pex_pio_s1_agent|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pex_pio_s1_agent                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:qspi_avl_csr_agent|                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qspi_avl_csr_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:qspi_avl_mem_agent|                                                                                                    ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qspi_avl_mem_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:qspi_avl_mem_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                         ; altera_merlin_burst_uncompressor                                                   ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:sam_pio_s1_agent|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sam_pio_s1_agent                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent|                                                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sam_pwm_avalon_slave_0_agent                                                                                                                                                                                             ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                                        ; 41 (6)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (5)       ; 0 (0)             ; 14 (1)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                           ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                ; 35 (35)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 13 (13)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                             ; altera_merlin_burst_uncompressor                                                   ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                         ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_agent:wm_pio_s1_agent|                                                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:wm_pio_s1_agent                                                                                                                                                                                                          ; altera_merlin_slave_agent                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:flash_spi_d_translator|                                                                                           ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:flash_spi_d_translator                                                                                                                                                                                              ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:i2c_0_avalon_slave_0_translator|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_0_avalon_slave_0_translator                                                                                                                                                                                     ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:i2c_1_avalon_slave_0_translator|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_1_avalon_slave_0_translator                                                                                                                                                                                     ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:i2c_2_avalon_slave_0_translator|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_2_avalon_slave_0_translator                                                                                                                                                                                     ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:i2c_3_avalon_slave_0_translator|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_3_avalon_slave_0_translator                                                                                                                                                                                     ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:mb_slv_translator|                                                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mb_slv_translator                                                                                                                                                                                                   ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:neopixel_0_csr_translator|                                                                                        ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:neopixel_0_csr_translator                                                                                                                                                                                           ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:nina_spi_d_translator|                                                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:nina_spi_d_translator                                                                                                                                                                                               ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                      ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s2_translator|                                                                                   ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s2_translator                                                                                                                                                                                      ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:pex_pio_s1_translator|                                                                                            ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pex_pio_s1_translator                                                                                                                                                                                               ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:qspi_avl_mem_translator|                                                                                          ; 43 (43)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 41 (41)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qspi_avl_mem_translator                                                                                                                                                                                             ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:quad_encoder_0_avalon_slave_0_translator|                                                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:quad_encoder_0_avalon_slave_0_translator                                                                                                                                                                            ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:sam_pio_s1_translator|                                                                                            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sam_pio_s1_translator                                                                                                                                                                                               ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:sam_pwm_avalon_slave_0_translator|                                                                                ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sam_pwm_avalon_slave_0_translator                                                                                                                                                                                   ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                                            ; 22 (22)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 15 (15)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                               ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:tspi_0_d_translator|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:tspi_0_d_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:tspi_1_d_translator|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:tspi_1_d_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:tspi_2_d_translator|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:tspi_2_d_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:tspi_3_d_translator|                                                                                              ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:tspi_3_d_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:tspi_4_d_translator|                                                                                              ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:tspi_4_d_translator                                                                                                                                                                                                 ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_slave_translator:wm_pio_s1_translator|                                                                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:wm_pio_s1_translator                                                                                                                                                                                                ; altera_merlin_slave_translator                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                                          ; 63 (63)     ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 51 (51)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                             ; altera_merlin_width_adapter                                                        ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                                          ; 49 (49)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 33 (33)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                             ; altera_merlin_width_adapter                                                        ; MKRVIDOR4000_peripherals_lite_sys ;
;       |MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|                                                                                        ; 746 (0)     ; 309 (0)                   ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (0)      ; 19 (0)            ; 325 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                              ; MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|                                                                                          ; 746 (746)   ; 309 (309)                 ; 0 (0)         ; 2048        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (402)    ; 19 (19)           ; 325 (325)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                       ; MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu                                 ; MKRVIDOR4000_peripherals_lite_sys ;
;             |MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a                                                          ; MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module          ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altsyncram:the_altsyncram|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                                                         ; work                              ;
;                   |altsyncram_vlc1:auto_generated|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ; altsyncram_vlc1                                                                    ; work                              ;
;             |MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b                                                          ; MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module          ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altsyncram:the_altsyncram|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                                                         ; work                              ;
;                   |altsyncram_vlc1:auto_generated|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated ; altsyncram_vlc1                                                                    ; work                              ;
;       |MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                      ; MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0                                 ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altsyncram:the_altsyncram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                            ; altsyncram                                                                         ; work                              ;
;             |altsyncram_uh72:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated                                                                                                                                                                                             ; altsyncram_uh72                                                                    ; work                              ;
;       |MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|                                                                                                        ; 1399 (0)    ; 856 (0)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 534 (0)      ; 277 (0)           ; 588 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi                                                                                                                                                                                                                                                                              ; MKRVIDOR4000_peripherals_lite_sys_qspi                                             ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|                                                                ; 1221 (0)    ; 756 (0)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 458 (0)      ; 213 (0)           ; 550 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl                                                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl                        ; MKRVIDOR4000_peripherals_lite_sys ;
;             |MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|                                                    ; 540 (540)   ; 355 (355)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 182 (182)    ; 132 (132)         ; 226 (226)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller                                                                                                   ; MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller         ; MKRVIDOR4000_peripherals_lite_sys ;
;             |MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0|                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0:merlin_demultiplexer_0                                                                                   ; MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_merlin_demultiplexer_0 ; MKRVIDOR4000_peripherals_lite_sys ;
;             |MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer|                                                          ; 104 (104)   ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 41 (40)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer                                                                                                         ; MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer            ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_merlin_arbitrator:arb|                                                                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer|altera_merlin_arbitrator:arb                                                                            ; altera_merlin_arbitrator                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_asmi2_cmd_generator:asmi2_cmd_generator_0|                                                                                             ; 294 (161)   ; 202 (85)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (54)      ; 33 (0)            ; 191 (142)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0                                                                                                                                            ; altera_asmi2_cmd_generator                                                         ; MKRVIDOR4000_peripherals_lite_sys ;
;                |data_adapter_32_8:data_adapter_32_8_inst|                                                                                                  ; 54 (54)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 44 (44)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst                                                                                                   ; data_adapter_32_8                                                                  ; MKRVIDOR4000_peripherals_lite_sys ;
;                |data_adapter_8_32:data_adapter_8_32_inst|                                                                                                  ; 79 (79)     ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 33 (33)           ; 40 (40)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst                                                                                                   ; data_adapter_8_32                                                                  ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_asmi2_xip_controller:xip_controller|                                                                                                   ; 192 (162)   ; 130 (114)                 ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (45)      ; 32 (32)           ; 101 (85)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller                                                                                                                                                  ; altera_asmi2_xip_controller                                                        ; MKRVIDOR4000_peripherals_lite_sys ;
;                |avst_fifo:avst_fifo_inst|                                                                                                                  ; 30 (0)      ; 16 (0)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst                                                                                                                         ; avst_fifo                                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;                   |altera_avalon_sc_fifo:avst_fifo|                                                                                                        ; 30 (30)     ; 16 (16)                   ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo                                                                                         ; altera_avalon_sc_fifo                                                              ; MKRVIDOR4000_peripherals_lite_sys ;
;                      |altsyncram:mem_rtl_0|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0                                                                    ; altsyncram                                                                         ; work                              ;
;                         |altsyncram_bpg1:auto_generated|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0|altsyncram_bpg1:auto_generated                                     ; altsyncram_bpg1                                                                    ; work                              ;
;             |altera_reset_controller:rst_controller|                                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller                                                                                                                                                      ; altera_reset_controller                                                            ; MKRVIDOR4000_peripherals_lite_sys ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                           ; altera_reset_synchronizer                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;             |arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|                                                                                          ; 147 (147)   ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 14 (14)           ; 49 (49)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0                                                                                                                                         ; arduino_asmi2_qspi_interface                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_qspi_address_adaption:addr_adaption_1|                                                                                                    ; 228 (3)     ; 100 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (2)       ; 64 (0)            ; 88 (1)           ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1                                                                                                                                                                                                                                 ; altera_qspi_address_adaption                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;             |altera_qspi_address_adaption_core:addr_adaption|                                                                                              ; 225 (225)   ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (74)      ; 64 (64)           ; 87 (87)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption                                                                                                                                                                                 ; altera_qspi_address_adaption_core                                                  ; MKRVIDOR4000_peripherals_lite_sys ;
;       |MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|                                                                                                      ; 341 (237)   ; 207 (121)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (132)    ; 50 (1)            ; 157 (98)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram                                                                                                                                                                                                                                                                            ; MKRVIDOR4000_peripherals_lite_sys_sdram                                            ; MKRVIDOR4000_peripherals_lite_sys ;
;          |MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module|                       ; 113 (113)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 49 (49)           ; 62 (62)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module                                                                                                                                                  ; MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module                         ; MKRVIDOR4000_peripherals_lite_sys ;
;       |MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|                                                                                                  ; 142 (142)   ; 120 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 15 (15)           ; 105 (105)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0                                                                                                                                                                                                                                                                        ; MKRVIDOR4000_peripherals_lite_sys_timer_0                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;       |NEOPIXEL:neopixel_0|                                                                                                                                ; 861 (861)   ; 565 (565)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 294 (294)    ; 173 (173)         ; 394 (394)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0                                                                                                                                                                                                                                                                                                      ; NEOPIXEL                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |PIO:pex_pio|                                                                                                                                        ; 193 (193)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 43 (43)           ; 117 (117)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio                                                                                                                                                                                                                                                                                                              ; PIO                                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |PIO:sam_pio|                                                                                                                                        ; 188 (188)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 31 (31)           ; 129 (129)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio                                                                                                                                                                                                                                                                                                              ; PIO                                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |PIO:wm_pio|                                                                                                                                         ; 178 (178)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 23 (23)           ; 138 (138)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio                                                                                                                                                                                                                                                                                                               ; PIO                                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |PWM:sam_pwm|                                                                                                                                        ; 733 (733)   ; 592 (592)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 141 (141)    ; 259 (259)         ; 333 (333)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm                                                                                                                                                                                                                                                                                                              ; PWM                                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |QUAD_ENCODER:quad_encoder_0|                                                                                                                        ; 403 (403)   ; 280 (280)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 123 (123)    ; 0 (0)             ; 280 (280)        ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0                                                                                                                                                                                                                                                                                              ; QUAD_ENCODER                                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;       |altera_reset_controller:rst_controller_001|                                                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                               ; altera_reset_controller                                                            ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;       |altera_reset_controller:rst_controller|                                                                                                             ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                   ; altera_reset_controller                                                            ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                  ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                    ; altera_reset_synchronizer                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                        ; altera_reset_synchronizer                                                          ; MKRVIDOR4000_peripherals_lite_sys ;
;       |o_i2c_master:i2c_0|                                                                                                                                 ; 263 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (0)      ; 5 (0)             ; 126 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0                                                                                                                                                                                                                                                                                                       ; o_i2c_master                                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;          |i2c_master_top:i2c_top_inst|                                                                                                                     ; 263 (81)    ; 128 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (25)     ; 5 (5)             ; 126 (44)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                                         ; 189 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (30)     ; 0 (0)             ; 82 (26)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                                                               ; MKRVIDOR4000_peripherals_lite_sys ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                                        ; 133 (133)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 56 (56)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |o_i2c_master:i2c_1|                                                                                                                                 ; 250 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 1 (0)             ; 127 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1                                                                                                                                                                                                                                                                                                       ; o_i2c_master                                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;          |i2c_master_top:i2c_top_inst|                                                                                                                     ; 250 (70)    ; 128 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (19)     ; 1 (1)             ; 127 (42)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                                         ; 188 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 103 (30)     ; 0 (0)             ; 85 (26)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                                                               ; MKRVIDOR4000_peripherals_lite_sys ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                                        ; 132 (132)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (73)      ; 0 (0)             ; 59 (59)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |o_i2c_master:i2c_2|                                                                                                                                 ; 266 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (0)      ; 10 (0)            ; 123 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2                                                                                                                                                                                                                                                                                                       ; o_i2c_master                                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;          |i2c_master_top:i2c_top_inst|                                                                                                                     ; 266 (79)    ; 128 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 133 (26)     ; 10 (10)           ; 123 (40)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                                         ; 190 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (30)     ; 0 (0)             ; 83 (26)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                                                               ; MKRVIDOR4000_peripherals_lite_sys ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                                        ; 134 (134)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (77)      ; 0 (0)             ; 57 (57)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |o_i2c_master:i2c_3|                                                                                                                                 ; 270 (0)     ; 128 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (0)      ; 4 (0)             ; 127 (0)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3                                                                                                                                                                                                                                                                                                       ; o_i2c_master                                                                       ; MKRVIDOR4000_peripherals_lite_sys ;
;          |i2c_master_top:i2c_top_inst|                                                                                                                     ; 270 (87)    ; 128 (53)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 139 (31)     ; 4 (4)             ; 127 (45)         ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst                                                                                                                                                                                                                                                                           ; i2c_master_top                                                                     ; MKRVIDOR4000_peripherals_lite_sys ;
;             |i2c_master_byte_ctrl:byte_controller|                                                                                                         ; 190 (56)    ; 75 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 108 (29)     ; 0 (0)             ; 82 (27)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                                                      ; i2c_master_byte_ctrl                                                               ; MKRVIDOR4000_peripherals_lite_sys ;
;                |i2c_master_bit_ctrl:bit_controller|                                                                                                        ; 134 (134)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 55 (55)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                                                   ; i2c_master_bit_ctrl                                                                ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:flash_spi|                                                                                                                                 ; 64 (64)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 9 (9)             ; 39 (39)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi                                                                                                                                                                                                                                                                                                       ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:nina_spi|                                                                                                                                  ; 68 (68)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 8 (8)             ; 41 (41)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi                                                                                                                                                                                                                                                                                                        ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:tspi_0|                                                                                                                                    ; 64 (64)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 9 (9)             ; 39 (39)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0                                                                                                                                                                                                                                                                                                          ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:tspi_1|                                                                                                                                    ; 63 (63)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 9 (9)             ; 39 (39)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1                                                                                                                                                                                                                                                                                                          ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:tspi_2|                                                                                                                                    ; 62 (62)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 8 (8)             ; 40 (40)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2                                                                                                                                                                                                                                                                                                          ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:tspi_3|                                                                                                                                    ; 62 (62)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 8 (8)             ; 40 (40)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3                                                                                                                                                                                                                                                                                                          ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;       |tiny_spi:tspi_4|                                                                                                                                    ; 63 (63)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 9 (9)             ; 39 (39)          ; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4                                                                                                                                                                                                                                                                                                          ; tiny_spi                                                                           ; MKRVIDOR4000_peripherals_lite_sys ;
;    |SYSTEM_PLL:PLL_inst|                                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|SYSTEM_PLL:PLL_inst                                                                                                                                                                                                                                                                                                                                           ; SYSTEM_PLL                                                                         ; work                              ;
;       |altpll:altpll_component|                                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                   ; altpll                                                                             ; work                              ;
;          |SYSTEM_PLL_altpll:auto_generated|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |MKRVIDOR4000_peripherals_top|SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                  ; SYSTEM_PLL_altpll                                                                  ; work                              ;
;    |sld_hub:auto_hub|                                                                                                                                      ; 138 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 18 (0)            ; 60 (0)           ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                                                            ; altera_sld                        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                    ; 137 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 18 (0)            ; 60 (0)           ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                                                        ; altera_sld                        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                              ; 137 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 18 (0)            ; 60 (0)           ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                           ; alt_sld_fab                                                                        ; alt_sld_fab                       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                          ; 137 (6)     ; 78 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 18 (3)            ; 60 (0)           ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                       ; alt_sld_fab_alt_sld_fab                                                            ; alt_sld_fab                       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                               ; 133 (0)     ; 73 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (0)       ; 15 (0)            ; 60 (0)           ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                                                  ; alt_sld_fab                       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                           ; 133 (92)    ; 73 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 15 (14)           ; 60 (35)          ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                              ; sld_jtag_hub                                                                       ; work                              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                             ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                      ; sld_rom_sr                                                                         ; work                              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                           ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |MKRVIDOR4000_peripherals_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                    ; sld_shadow_jsm                                                                     ; altera_sld                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                      ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+
; iRESETn         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; oSAM_INT        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; oSDRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; oSDRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_CASn     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; oSDRAM_CSn      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_RASn     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oSDRAM_WEn      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; oFLASH_SCK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; oFLASH_CS       ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; bSDRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bSDRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; bMKR_AREF       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[0]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[2]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_A[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[5]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_A[6]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[0]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_D[1]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[2]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[5]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_D[6]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[7]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[8]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[9]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_D[10]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_D[11]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[12]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bMKR_D[13]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bMKR_D[14]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_RST        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN6       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN8       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN10      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN12      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN14      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN16      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN20      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN28      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN30      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN32      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN42      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN44      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN45      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN46      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN47      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN48      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bPEX_PIN49      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bPEX_PIN51      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO1        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO2        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO3        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO4        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO5        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO7        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO8        ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO18       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO20       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO21       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO27       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO28       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO29       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO31       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO34       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; bWM_PIO35       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; bWM_PIO36       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; oWM_RX          ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; oWM_RESET       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; oFLASH_MOSI     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; iFLASH_MISO     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; oFLASH_HOLD     ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --       ;
; oFLASH_WP       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; iCLK            ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; iPEX_PIN31      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iPEX_PIN25      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iPEX_PIN23      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iPEX_PIN13      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iPEX_PIN11      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iWM_PIO32       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; iWM_TX          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iPEX_PIN33      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; iSAM_INT        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
+-----------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; iRESETn                                                                                                                                                                                                                                              ;                   ;         ;
; bSDRAM_DQ[0]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[1]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[2]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[3]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[4]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[5]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[6]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[7]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[8]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[9]                                                                                                                                                                                                                                         ;                   ;         ;
; bSDRAM_DQ[10]                                                                                                                                                                                                                                        ;                   ;         ;
; bSDRAM_DQ[11]                                                                                                                                                                                                                                        ;                   ;         ;
; bSDRAM_DQ[12]                                                                                                                                                                                                                                        ;                   ;         ;
; bSDRAM_DQ[13]                                                                                                                                                                                                                                        ;                   ;         ;
; bSDRAM_DQ[14]                                                                                                                                                                                                                                        ;                   ;         ;
; bSDRAM_DQ[15]                                                                                                                                                                                                                                        ;                   ;         ;
; bMKR_AREF                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux95~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bMKR_A[0]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux94~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                            ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~40                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_A[1]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux93~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                            ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~40                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_A[2]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux92~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~39                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_A[3]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux91~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~39                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_A[4]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux90~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~38                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_A[5]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux89~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~38                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_A[6]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|bb8[0]~1                                                                                                                                                                                 ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux88~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|sr8~8                                                                                                                                                                                    ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~41                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[0]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|bb8[0]~1                                                                                                                                                                                 ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux87~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|sr8~8                                                                                                                                                                                    ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~41                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_D[1]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux86~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~35                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[2]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux85~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~35                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[3]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux84~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~34                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[4]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux83~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~34                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[5]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux82~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~33                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_D[6]                                                                                                                                                                                                                                            ;                   ;         ;
;      - wWM_PIN_OUT[10]~20                                                                                                                                                                                                                            ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux81~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~33                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[7]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|bb8[0]~1                                                                                                                                                                                 ; 0                 ; 6       ;
;      - wWM_PIN_OUT[0]~36                                                                                                                                                                                                                             ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux80~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|sr8~8                                                                                                                                                                                    ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~36                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[8]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|bb8[0]~1                                                                                                                                                                                 ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux79~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|sr8~8                                                                                                                                                                                    ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                            ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~36                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[9]                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux78~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                            ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~42                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_D[10]                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux77~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                            ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~42                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_D[11]                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux76~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~37                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[12]                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|bb8[0]~1                                                                                                                                                                                 ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux75~0                                                                                                                                                                                      ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|sr8~8                                                                                                                                                                                    ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL~0                                                                            ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~37                                                                                                                                                         ; 0                 ; 6       ;
; bMKR_D[13]                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux74~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA~0                                                                            ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_A~43                                                                                                                                                         ; 1                 ; 6       ;
; bMKR_D[14]                                                                                                                                                                                                                                           ;                   ;         ;
;      - wWM_PIN_OUT[15]~34                                                                                                                                                                                                                            ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|Mux73~0                                                                                                                                                                                      ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rRESYNC_ENCODER_B~43                                                                                                                                                         ; 1                 ; 6       ;
; bPEX_RST                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux95~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN6                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux94~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN8                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux93~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN10                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux92~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN12                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux91~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN14                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux90~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN16                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux89~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN20                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux88~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN28                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux87~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN30                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux86~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN32                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux85~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN42                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux84~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN44                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux83~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN45                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux82~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN46                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux81~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN47                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux80~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN48                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux79~0                                                                                                                                                                                      ; 1                 ; 6       ;
; bPEX_PIN49                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux78~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bPEX_PIN51                                                                                                                                                                                                                                           ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|Mux77~0                                                                                                                                                                                      ; 0                 ; 6       ;
; bWM_PIO1                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|bb8[0]~1                                                                                                                                                                               ; 0                 ; 6       ;
;      - wSAM_PIN_OUT[18]~50                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux75~0                                                                                                                                                                                       ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|sr8~8                                                                                                                                                                                  ; 0                 ; 6       ;
; bWM_PIO2                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux94~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO3                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux93~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO4                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux92~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO5                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux91~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO7                                                                                                                                                                                                                                             ;                   ;         ;
;      - wSAM_PIN_OUT[12]~34                                                                                                                                                                                                                           ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux90~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO8                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux89~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO18                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux88~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO20                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux87~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO21                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux86~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO27                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux85~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO28                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux84~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO29                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux77~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO31                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux83~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO34                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux82~0                                                                                                                                                                                       ; 0                 ; 6       ;
; bWM_PIO35                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux81~0                                                                                                                                                                                       ; 1                 ; 6       ;
; bWM_PIO36                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux76~0                                                                                                                                                                                       ; 0                 ; 6       ;
; oWM_RX                                                                                                                                                                                                                                               ;                   ;         ;
;      - wSAM_PIN_OUT[21]~58                                                                                                                                                                                                                           ; 0                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux80~0                                                                                                                                                                                       ; 0                 ; 6       ;
; oWM_RESET                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux95~0                                                                                                                                                                                       ; 0                 ; 6       ;
; oFLASH_MOSI                                                                                                                                                                                                                                          ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|incoming_data[0]~feeder ; 1                 ; 6       ;
; iFLASH_MISO                                                                                                                                                                                                                                          ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|bb8[0]~2                                                                                                                                                                              ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|sr8~8                                                                                                                                                                                 ; 1                 ; 6       ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|incoming_data[1]        ; 1                 ; 6       ;
; oFLASH_HOLD                                                                                                                                                                                                                                          ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|incoming_data[3]~feeder ; 1                 ; 6       ;
; oFLASH_WP                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|incoming_data[2]~feeder ; 0                 ; 6       ;
; iCLK                                                                                                                                                                                                                                                 ;                   ;         ;
; iPEX_PIN31                                                                                                                                                                                                                                           ;                   ;         ;
; iPEX_PIN25                                                                                                                                                                                                                                           ;                   ;         ;
; iPEX_PIN23                                                                                                                                                                                                                                           ;                   ;         ;
; iPEX_PIN13                                                                                                                                                                                                                                           ;                   ;         ;
; iPEX_PIN11                                                                                                                                                                                                                                           ;                   ;         ;
; iWM_PIO32                                                                                                                                                                                                                                            ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|Mux78~0                                                                                                                                                                                       ; 0                 ; 6       ;
; iWM_TX                                                                                                                                                                                                                                               ;                   ;         ;
; iPEX_PIN33                                                                                                                                                                                                                                           ;                   ;         ;
; iSAM_INT                                                                                                                                                                                                                                             ;                   ;         ;
;      - MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rRESYNC_MST_RQ~2                                                                                                                                                                              ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location               ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|decode_687:address_decoder|w_anode137w[2]                                                                                                                                                                               ; LCCOMB_X39_Y6_N6       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|decode_687:address_decoder|w_anode150w[2]                                                                                                                                                                               ; LCCOMB_X39_Y6_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|decode_687:address_decoder|w_anode158w[2]                                                                                                                                                                               ; LCCOMB_X39_Y6_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|decode_687:address_decoder|w_anode166w[2]                                                                                                                                                                               ; LCCOMB_X39_Y6_N30      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                    ; LCCOMB_X37_Y7_N28      ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|decode_687:address_decoder|w_anode137w[2]                                                                                                                                                                               ; LCCOMB_X35_Y3_N8       ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|decode_687:address_decoder|w_anode150w[2]                                                                                                                                                                               ; LCCOMB_X35_Y3_N0       ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|decode_687:address_decoder|w_anode158w[2]                                                                                                                                                                               ; LCCOMB_X35_Y3_N22      ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|altsyncram_mi91:fifo_ram|decode_687:address_decoder|w_anode166w[2]                                                                                                                                                                               ; LCCOMB_X35_Y3_N6       ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:WRFIFO_INST|dcfifo_b3l1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                    ; LCCOMB_X30_Y3_N4       ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|oWRITE                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y3_N10      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rADDRESS[5]~9                                                                                                                                                                                                                                                                                  ; LCCOMB_X37_Y4_N10      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rADDRESS[6]~18                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y4_N2       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rADDR_BITS[0]~1                                                                                                                                                                                                                                                                                ; LCCOMB_X37_Y4_N12      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rBITCNT[4]~17                                                                                                                                                                                                                                                                                  ; LCCOMB_X38_Y4_N26      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rBUFFER[5]~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X38_Y4_N4       ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|rWR_STROBE~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X37_Y4_N4       ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|sld_virtual_jtag_basic:VJTAG_INST|virtual_state_uir~0                                                                                                                                                                                                                                          ; LCCOMB_X38_Y8_N0       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|wISSUE_COMMAND                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y2_N22      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rMST_FIFO~1                                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y7_N28      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rRD_PTR[3]~2                                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y7_N20      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rSLV_FIFO_DATA[0]~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y11_N10     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rWR_PTR[3]~3                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y11_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mb_mst_translator|read_latency_shift_reg[0]                                                                                                                                                                       ; FF_X29_Y3_N31          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                       ; LCCOMB_X27_Y20_N28     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|update_grant~0                                                                                                                                                           ; LCCOMB_X27_Y21_N30     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                           ; LCCOMB_X12_Y20_N22     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                               ; LCCOMB_X12_Y20_N4      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                    ; LCCOMB_X27_Y19_N0      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                         ; LCCOMB_X24_Y14_N2      ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|write                                                                                                                                                                                        ; LCCOMB_X27_Y14_N14     ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                  ; LCCOMB_X24_Y17_N16     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                             ; LCCOMB_X15_Y24_N10     ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~208                                                                                                                                                                                          ; LCCOMB_X6_Y25_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~209                                                                                                                                                                                          ; LCCOMB_X6_Y25_N12      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~210                                                                                                                                                                                          ; LCCOMB_X6_Y25_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~211                                                                                                                                                                                          ; LCCOMB_X6_Y25_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~212                                                                                                                                                                                          ; LCCOMB_X7_Y25_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~213                                                                                                                                                                                          ; LCCOMB_X6_Y25_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~214                                                                                                                                                                                          ; LCCOMB_X6_Y25_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~215                                                                                                                                                                                          ; LCCOMB_X7_Y25_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                            ; LCCOMB_X7_Y25_N26      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~2                                                                                                                                                                                          ; LCCOMB_X14_Y24_N20     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                          ; LCCOMB_X12_Y24_N14     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                          ; LCCOMB_X12_Y24_N26     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                          ; LCCOMB_X12_Y24_N2      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                          ; LCCOMB_X11_Y25_N10     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                          ; LCCOMB_X12_Y24_N0      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                          ; LCCOMB_X12_Y24_N10     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                         ; FF_X14_Y24_N15         ; 3       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; FF_X12_Y24_N23         ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~4                                                                                                                                                                                      ; LCCOMB_X12_Y24_N20     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                     ; LCCOMB_X15_Y18_N4      ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                       ; LCCOMB_X22_Y17_N28     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                       ; LCCOMB_X27_Y19_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                     ; LCCOMB_X24_Y14_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                     ; LCCOMB_X24_Y14_N30     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                           ; LCCOMB_X24_Y13_N26     ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                            ; LCCOMB_X12_Y20_N10     ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                             ; LCCOMB_X12_Y20_N12     ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:neopixel_0_data_translator|address_register[5]~65                                                                                                                                                                ; LCCOMB_X11_Y20_N30     ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:neopixel_0_data_translator|always4~0                                                                                                                                                                             ; LCCOMB_X12_Y20_N0      ; 49      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mb_slv_agent|m0_write                                                                                                                                                                                                  ; LCCOMB_X23_Y11_N2      ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter~13                                                                                                                          ; LCCOMB_X12_Y22_N30     ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                        ; LCCOMB_X14_Y22_N8      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                  ; LCCOMB_X15_Y24_N20     ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                ; LCCOMB_X15_Y24_N18     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:qspi_avl_mem_translator|av_begintransfer                                                                                                                                                                          ; LCCOMB_X28_Y21_N2      ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byte_cnt_reg[2]~8                                                                                                                                                                         ; LCCOMB_X12_Y20_N20     ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                   ; FF_X14_Y15_N7          ; 81      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                       ; LCCOMB_X12_Y13_N26     ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                             ; FF_X11_Y14_N1          ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                      ; LCCOMB_X6_Y10_N22      ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                          ; FF_X6_Y12_N29          ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                      ; FF_X15_Y12_N1          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                           ; LCCOMB_X11_Y14_N8      ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                     ; FF_X6_Y13_N31          ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                    ; FF_X3_Y12_N27          ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|R_src1~21                                                                                                                                                                                           ; LCCOMB_X5_Y13_N12      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                         ; LCCOMB_X9_Y13_N16      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                     ; FF_X7_Y12_N9           ; 364     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                           ; LCCOMB_X14_Y13_N4      ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                             ; FF_X15_Y12_N27         ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                               ; LCCOMB_X19_Y13_N6      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                               ; LCCOMB_X12_Y15_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                     ; LCCOMB_X17_Y14_N2      ; 26      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|wren~2                                                                                                                                                                                                                                             ; LCCOMB_X14_Y12_N26     ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always18~1                                                                                      ; LCCOMB_X33_Y22_N18     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always19~0                                                                                      ; LCCOMB_X33_Y22_N2      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always20~0                                                                                      ; LCCOMB_X33_Y22_N24     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always21~0                                                                                      ; LCCOMB_X33_Y22_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always22~0                                                                                      ; LCCOMB_X33_Y22_N28     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always2~2                                                                                       ; LCCOMB_X37_Y24_N30     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|always2~3                                                                                       ; LCCOMB_X37_Y24_N6      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|avl_rddata_local[24]~22                                                                         ; LCCOMB_X38_Y21_N0      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|csr_control_data_reg[6]~2                                                                       ; LCCOMB_X35_Y22_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|device_id_counter[1]~3                                                                          ; LCCOMB_X33_Y25_N0      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_4bytes_addr_en~0                                                                      ; LCCOMB_X37_Y24_N4      ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_4bytes_addr_ex~0                                                                      ; LCCOMB_X36_Y24_N30     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_misc_13~0                                                                             ; LCCOMB_X36_Y24_N26     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_misc_16~1                                                                             ; LCCOMB_X36_Y24_N14     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_misc_17~0                                                                             ; LCCOMB_X36_Y24_N16     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_sector_erase~1                                                                        ; LCCOMB_X36_Y24_N28     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_sector_protect~0                                                                      ; LCCOMB_X35_Y21_N12     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_subsector_erase~0                                                                     ; LCCOMB_X37_Y22_N4      ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_csr_controller:csr_controller|write_csr_wr_status~1                                                                           ; LCCOMB_X36_Y23_N16     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl_multiplexer:multiplexer|update_grant~0                                                                                        ; LCCOMB_X30_Y25_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|always0~0                                                                                                                                ; LCCOMB_X31_Y25_N4      ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|always13~1                                                                                                                               ; LCCOMB_X32_Y26_N14     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|always8~1                                                                                                                                ; LCCOMB_X27_Y25_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|comb~0                                                                                                                                   ; LCCOMB_X30_Y25_N18     ; 117     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst|always4~0                                                                                       ; LCCOMB_X27_Y25_N0      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_32_8:data_adapter_32_8_inst|in_ready                                                                                        ; LCCOMB_X28_Y26_N28     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst|a_ready                                                                                         ; LCCOMB_X31_Y25_N30     ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst|data0_register[7]~0                                                                             ; LCCOMB_X32_Y23_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst|data1_register[0]~0                                                                             ; LCCOMB_X32_Y23_N22     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst|in_ready                                                                                        ; LCCOMB_X32_Y23_N18     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_adapter_8_32:data_adapter_8_32_inst|mem_write2~0                                                                                    ; LCCOMB_X32_Y23_N24     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|data_in_cnt_done                                                                                                                         ; LCCOMB_X31_Y26_N28     ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|in_rsp_eop                                                                                                                               ; LCCOMB_X32_Y26_N8      ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|state.ST_SEND_OPCODE                                                                                                                     ; FF_X30_Y25_N23         ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|Selector11~1                                                                                                                                   ; LCCOMB_X30_Y22_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|always4~2                                                                                                                                      ; LCCOMB_X27_Y21_N22     ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|internal_out_ready                                                                    ; LCCOMB_X29_Y22_N16     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|burstcount_register[5]~9                                                                                                                       ; LCCOMB_X26_Y21_N28     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|current_state.STATE_READ_DATA                                                                                                                  ; FF_X30_Y21_N9          ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|fifo_in_valid~1                                                                                                                                ; LCCOMB_X27_Y21_N6      ; 9       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|mem_byteenable_reg[0]~6                                                                                                                        ; LCCOMB_X26_Y23_N22     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|mem_wr_combi                                                                                                                                   ; LCCOMB_X27_Y21_N16     ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|sop_enable                                                                                                                                     ; FF_X26_Y21_N13         ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ; FF_X30_Y25_N17         ; 3       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ; FF_X30_Y25_N17         ; 636     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|always7~3                                                                                                                             ; LCCOMB_X27_Y27_N18     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|atom_ports_dataout[1]~0                                                                                                               ; LCCOMB_X24_Y25_N28     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|current_state.STATE_IDLE                                                                                                              ; FF_X26_Y26_N3          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|current_state.STATE_LOAD_RDATA                                                                                                        ; FF_X24_Y27_N11         ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|dataoe_reg~0                                                                                                                          ; LCCOMB_X26_Y27_N30     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|dataout_reg[5]~13                                                                                                                     ; LCCOMB_X28_Y25_N16     ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|read_cnt_q[0]~6                                                                                                                       ; LCCOMB_X24_Y27_N18     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|wait_cnt_q~5                                                                                                                          ; LCCOMB_X23_Y25_N14     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|arduino_asmi2_qspi_interface:asmi2_qspi_interface_0|write_cnt_q[3]~10                                                                                                                     ; LCCOMB_X27_Y27_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|Mux2~3                                                                                                                                                                        ; LCCOMB_X36_Y21_N28     ; 96      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[0]~4                                                                                                                                                     ; LCCOMB_X38_Y24_N0      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|read_sce_combi~0                                                                                                                                                              ; LCCOMB_X36_Y17_N22     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_csr_mem_op_combi~1                                                                                                                                                      ; LCCOMB_X37_Y21_N24     ; 48      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_imr_combi~0                                                                                                                                                             ; LCCOMB_X31_Y20_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi~0                                                                                                                                                             ; LCCOMB_X36_Y21_N6      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                  ; LCCOMB_X15_Y27_N14     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module:the_MKRVIDOR4000_peripherals_lite_sys_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                  ; LCCOMB_X15_Y27_N2      ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y28_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|Selector34~2                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y28_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|Selector89~1                                                                                                                                                                                                                                                             ; LCCOMB_X21_Y28_N6      ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y28_N28     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y28_N30     ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                        ; FF_X17_Y28_N21         ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                        ; FF_X20_Y28_N1          ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe                                                                                                                                                                                                                                                                       ; DDIOOECELL_X3_Y29_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y29_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y29_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y29_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                         ; DDIOOECELL_X7_Y29_N33  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                         ; DDIOOECELL_X14_Y29_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                         ; DDIOOECELL_X5_Y29_N26  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                         ; DDIOOECELL_X9_Y29_N12  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                          ; DDIOOECELL_X1_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y29_N33  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                          ; DDIOOECELL_X3_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                          ; DDIOOECELL_X5_Y29_N19  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                          ; DDIOOECELL_X9_Y29_N5   ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                          ; DDIOOECELL_X14_Y29_N33 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                          ; DDIOOECELL_X14_Y29_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y7_N26      ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                            ; LCCOMB_X16_Y7_N24      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y10_N14     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y6_N28      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y5_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_timer_0:timer_0|snap_strobe~2                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y6_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|Decoder1~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y19_N20     ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|Decoder1~2                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y19_N30     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|Decoder1~3                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y19_N12     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|Decoder1~4                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y19_N8      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|always0~13                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y19_N30     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oCSR_READ_DATA[0]~17                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y19_N8      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oCSR_READ_DATA[9]~19                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y16_N14     ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[1]~50                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y18_N10     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[8]~66                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y20_N14     ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA~32                                                                                                                                                                                                                                                                                           ; LCCOMB_X16_Y19_N30     ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rBIT_COUNTER[2]~10                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y19_N6      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rBIT_COUNTER[2]~9                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y19_N4      ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rCHAN_CNT[1]~1                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y19_N0      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rCOUNTER[0]~21                                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y19_N10     ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rCOUNTER[0]~22                                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y19_N26     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rHCNT[8]~17                                                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y20_N0      ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rMASK[0]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y18_N0      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][0]~12                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y19_N18     ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[21]~0                                                                                                                                                                                                                                                                               ; LCCOMB_X10_Y18_N16     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART~2                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y17_N6      ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTRING_LEN[2]~22                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y19_N20     ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTRING_LEN[2]~51                                                                                                                                                                                                                                                                                  ; LCCOMB_X17_Y19_N14     ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rT0H[15]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y17_N0      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rT1H[15]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y17_N12     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTRESET[15]~0                                                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y18_N2      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTT[15]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y17_N22     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rWRAP_ADDRESS[21]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X14_Y16_N0      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rZZSTATE~1                                                                                                                                                                                                                                                                                         ; LCCOMB_X15_Y16_N6      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rZZ_OFFSET[31]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y17_N24     ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|oDIR[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y6_N18      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|oMUXSEL[0]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y6_N16      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|oMUXSEL[32]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y6_N24      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|oPIO[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y6_N14      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:pex_pio|oREAD_DATA[0]~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y10_N10     ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|oDIR[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y6_N20      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|oMUXSEL[0]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y6_N22      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|oMUXSEL[32]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y6_N26      ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|oPIO[0]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X14_Y6_N8       ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:sam_pio|oREAD_DATA[0]~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y6_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|oDIR[20]~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y5_N26      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|oMUXSEL[10]~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y6_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|oMUXSEL[40]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y6_N4       ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|oPIO[20]~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y4_N12      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PIO:wm_pio|oREAD_DATA[0]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y4_N10      ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|LessThan3~62                                                                                                                                                                                                                                                                                               ; LCCOMB_X3_Y7_N30       ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|LessThan4~30                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y23_N30      ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[0][15]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[10][15]~10                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[11][15]~11                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[12][15]~12                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[13][15]~13                                                                                                                                                                                                                                                                                        ; LCCOMB_X4_Y14_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[14][15]~14                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[1][15]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N16      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[2][15]~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[3][15]~3                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[4][15]~4                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N12      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[5][15]~5                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N4      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[6][15]~6                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N10     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[7][15]~7                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N8      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[8][15]~8                                                                                                                                                                                                                                                                                          ; LCCOMB_X9_Y22_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_H[9][15]~9                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[0][15]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[10][15]~10                                                                                                                                                                                                                                                                                        ; LCCOMB_X7_Y22_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[11][15]~11                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[12][15]~12                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N0       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[13][15]~13                                                                                                                                                                                                                                                                                        ; LCCOMB_X4_Y14_N24      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[14][15]~14                                                                                                                                                                                                                                                                                        ; LCCOMB_X6_Y22_N22      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[1][15]~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[2][15]~2                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N4       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[3][15]~3                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N12      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[4][15]~4                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y22_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[5][15]~5                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[6][15]~6                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N28     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[7][15]~7                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N10      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[8][15]~8                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y21_N16     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rMATCH_L[9][15]~9                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y22_N28      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rPERIOD_MAX[15]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y11_N30     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rPRESCALER_MAX[31]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X4_Y9_N2        ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|PWM:sam_pwm|rTICK                                                                                                                                                                                                                                                                                                      ; FF_X3_Y9_N21           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|oAVL_READ_DATA[0]~3                                                                                                                                                                                                                                                                        ; LCCOMB_X23_Y7_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[0][10]~231                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y8_N20      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[10][0]~252                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y5_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[1][5]~224                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y8_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[2][14]~217                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y6_N18      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[3][8]~238                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y5_N6       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[4][1]~196                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y3_N2       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[5][5]~189                                                                                                                                                                                                                                                                           ; LCCOMB_X28_Y4_N26      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[6][13]~182                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y4_N14      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[7][7]~203                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y3_N10      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[8][8]~245                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y6_N8       ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|QUAD_ENCODER:quad_encoder_0|rSTEPS[9][5]~210                                                                                                                                                                                                                                                                           ; LCCOMB_X27_Y6_N30      ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; FF_X21_Y1_N5           ; 465     ; Async. clear                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                     ; FF_X24_Y9_N3           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; FF_X24_Y9_N5           ; 1312    ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                      ; FF_X24_Y9_N5           ; 607     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|cr[0]~2                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y12_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|cr[4]~5                                                                                                                                                                                                                                                                 ; LCCOMB_X32_Y13_N8      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|ctr[6]~1                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y12_N8      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~9                                                                                                                                                                                                                      ; LCCOMB_X35_Y13_N14     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                                                                                                                                                                          ; LCCOMB_X33_Y13_N4      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]~20                                                                                                                                                                                  ; LCCOMB_X37_Y13_N0      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|prer[1]~1                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y12_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|prer[8]~0                                                                                                                                                                                                                                                               ; LCCOMB_X33_Y12_N16     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|txr[3]~0                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y12_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|cr[1]~3                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y8_N10      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|cr[5]~6                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y8_N18      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|ctr[1]~0                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y10_N12     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~9                                                                                                                                                                                                                      ; LCCOMB_X29_Y8_N4       ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                                                                                                                                                                          ; LCCOMB_X26_Y9_N22      ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]~20                                                                                                                                                                                  ; LCCOMB_X30_Y8_N20      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|prer[5]~1                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y8_N20      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|prer[8]~0                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y8_N2       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|txr[3]~0                                                                                                                                                                                                                                                                ; LCCOMB_X27_Y8_N8       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|cr[2]~3                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y12_N12     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|cr[4]~6                                                                                                                                                                                                                                                                 ; LCCOMB_X30_Y15_N6      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|ctr[4]~0                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y12_N10     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~9                                                                                                                                                                                                                      ; LCCOMB_X31_Y14_N8      ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                                                                                                                                                                                                          ; LCCOMB_X31_Y13_N28     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]~22                                                                                                                                                                                  ; LCCOMB_X31_Y15_N2      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|prer[0]~1                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y11_N18     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|prer[12]~0                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y11_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|txr[6]~0                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y13_N26     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|cr[1]~3                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y12_N28     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|cr[4]~6                                                                                                                                                                                                                                                                 ; LCCOMB_X28_Y12_N2      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|ctr[3]~0                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y11_N4      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]~9                                                                                                                                                                                                                      ; LCCOMB_X28_Y14_N18     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]~0                                                                                                                                                                                                                          ; LCCOMB_X27_Y13_N24     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]~20                                                                                                                                                                                   ; LCCOMB_X29_Y16_N8      ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|prer[0]~2                                                                                                                                                                                                                                                               ; LCCOMB_X30_Y11_N14     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|prer[11]~1                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y11_N20     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|txr[0]~0                                                                                                                                                                                                                                                                ; LCCOMB_X29_Y11_N0      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|bb8[1]~8                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y9_N22      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|bc[2]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X17_Y8_N20      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|bstb~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y10_N16      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|cc[7]~10                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y8_N0       ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|spi_seq.IDLE                                                                                                                                                                                                                                                                                        ; FF_X17_Y8_N11          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|sr8[6]~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X17_Y8_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:flash_spi|wstb~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y9_N6       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|Equal2~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y12_N12     ; 31      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|bb8[0]~8                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y5_N16      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|bc[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X8_Y5_N26       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|bstb~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y5_N28      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|cc[0]~10                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y5_N22      ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|spi_seq.IDLE                                                                                                                                                                                                                                                                                         ; FF_X14_Y5_N13          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|sr8[0]~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X15_Y5_N10      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:nina_spi|wstb~0                                                                                                                                                                                                                                                                                               ; LCCOMB_X14_Y5_N2       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|bb8[3]~8                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y9_N0        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|bc[0]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y9_N26       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|bstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y9_N26      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|cc[1]~10                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y9_N6        ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|spi_seq.IDLE                                                                                                                                                                                                                                                                                           ; FF_X7_Y9_N19           ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|sr8[3]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y9_N10       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_0|wstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y9_N28      ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|bb8[5]~8                                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y7_N10      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|bc[2]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y7_N6       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|bstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y9_N14      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|cc[7]~10                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y9_N0       ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|spi_seq.IDLE                                                                                                                                                                                                                                                                                           ; FF_X20_Y7_N3           ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|sr8[7]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y7_N18      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_1|wstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y7_N16      ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|bb8[1]~8                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y8_N30      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|bc[2]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X8_Y8_N30       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|bstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y5_N18       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|cc[2]~10                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y8_N28       ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|spi_seq.IDLE                                                                                                                                                                                                                                                                                           ; FF_X11_Y8_N29          ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|sr8[1]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y8_N28       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_2|wstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y8_N24      ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|bb8[7]~8                                                                                                                                                                                                                                                                                               ; LCCOMB_X15_Y7_N10      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|bc[2]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y7_N18      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|bstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y10_N28     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|cc[7]~10                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y7_N22      ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|spi_seq.IDLE                                                                                                                                                                                                                                                                                           ; FF_X16_Y7_N9           ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|sr8[7]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y7_N24      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_3|wstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X16_Y7_N4       ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|bb8[2]~8                                                                                                                                                                                                                                                                                               ; LCCOMB_X9_Y7_N6        ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|bc[2]~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X7_Y7_N12       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|bstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y10_N4       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|cc[3]~10                                                                                                                                                                                                                                                                                               ; LCCOMB_X7_Y7_N26       ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|spi_seq.IDLE                                                                                                                                                                                                                                                                                           ; FF_X7_Y7_N3            ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|sr8[5]~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X8_Y7_N12       ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|tiny_spi:tspi_4|wstb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y10_N26      ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                                                                                               ; PLL_1                  ; 4628    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                                                                                               ; PLL_1                  ; 1223    ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0         ; 438     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0         ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; iCLK                                                                                                                                                                                                                                                                                                                                                        ; PIN_E2                 ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; oFLASH_MOSI~3                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y25_N8      ; 3       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X38_Y11_N13         ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X36_Y9_N10      ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X36_Y9_N26      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X38_Y9_N6       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X37_Y9_N22      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X38_Y10_N24     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~15                             ; LCCOMB_X38_Y9_N0       ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X36_Y9_N28      ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~20              ; LCCOMB_X35_Y9_N22      ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X38_Y11_N6      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~14      ; LCCOMB_X37_Y10_N26     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~22 ; LCCOMB_X36_Y10_N18     ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~23 ; LCCOMB_X36_Y9_N0       ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X37_Y11_N29         ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X37_Y11_N31         ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X37_Y11_N4      ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X36_Y11_N17         ; 25      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X37_Y9_N16      ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[0]~1                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y4_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[10]~21                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y4_N10      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[11]~23                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X22_Y5_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[12]~25                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y3_N20      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[13]~27                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y3_N28      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[14]~29                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y4_N6       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[15]~31                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y4_N14      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[16]~33                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y5_N22      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[17]~35                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y5_N0       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[18]~37                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y4_N28      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[1]~3                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y4_N8       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[2]~5                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y4_N28      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[3]~7                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y3_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[4]~9                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y4_N24      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[5]~11                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y4_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[6]~13                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y3_N8       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[7]~15                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y3_N30      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[8]~17                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y4_N8       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wPEX_PIN_OUT[9]~19                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y4_N6       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[0]~1                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X4_Y9_N26       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[10]~29                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X4_Y6_N26       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[11]~32                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y6_N2        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[12]~37                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X7_Y8_N6        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[13]~40                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y6_N24       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[14]~43                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y9_N18      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[15]~45                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y9_N4       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[16]~47                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y7_N24      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[17]~49                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y10_N26     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[18]~53                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y3_N26      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[19]~55                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y6_N18      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[1]~3                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X4_Y9_N18       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[20]~57                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y3_N10      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[21]~61                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y6_N14      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[22]~63                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y6_N14       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[2]~5                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X5_Y9_N26       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[3]~8                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X4_Y9_N24       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[4]~11                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X5_Y7_N0        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[5]~14                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X5_Y9_N28       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[6]~17                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X4_Y6_N0        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[7]~20                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y9_N30      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[8]~23                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y6_N4       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wSAM_PIN_OUT[9]~26                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y6_N10      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[0]~37                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y4_N4        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[10]~21                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y4_N30      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[11]~23                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X7_Y4_N12       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[12]~27                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X8_Y4_N14       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[13]~29                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X8_Y4_N22       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[14]~31                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X10_Y4_N28      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[15]~35                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y4_N28      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[18]~25                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y3_N8       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[19]~33                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y3_N30      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[1]~3                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y4_N28       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[20]~1                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y3_N24      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[2]~5                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y4_N14       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[3]~7                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X9_Y4_N8        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[4]~9                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X7_Y3_N10       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[5]~11                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y4_N6        ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[6]~13                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X7_Y4_N24       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[7]~15                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y4_N22      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[8]~17                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y3_N14      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; wWM_PIN_OUT[9]~19                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y3_N18      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                        ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X30_Y25_N17 ; 636     ; 0                                    ; Global Clock         ; GCLK10           ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                          ; FF_X21_Y1_N5   ; 465     ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                      ; FF_X24_Y9_N5   ; 1312    ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[2]                                                                                                                                                                                               ; PLL_1          ; 4628    ; 165                                  ; Global Clock         ; GCLK3            ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3]                                                                                                                                                                                               ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[4]                                                                                                                                                                                               ; PLL_1          ; 1223    ; 70                                   ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                ; JTAG_X1_Y15_N0 ; 438     ; 35                                   ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                  ; 606     ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[2] ; 526     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|altsyncram:rDPRAM_rtl_0|altsyncram_76r1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; True Dual Port   ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; None                                                   ; M9K_X25_Y11_N0, M9K_X25_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:qspi_avl_mem_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_7sg1:auto_generated|ALTSYNCRAM                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                   ; M9K_X25_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                   ; M9K_X13_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b_module:MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                                   ; M9K_X13_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; True Dual Port   ; Single Clock ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144 ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32   ; MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0.hex ; M9K_X25_Y13_N0, M9K_X13_Y10_N0, M9K_X13_Y21_N0, M9K_X13_Y22_N0, M9K_X13_Y20_N0, M9K_X25_Y23_N0, M9K_X13_Y17_N0, M9K_X25_Y6_N0, M9K_X25_Y21_N0, M9K_X13_Y9_N0, M9K_X25_Y15_N0, M9K_X13_Y23_N0, M9K_X25_Y19_N0, M9K_X13_Y7_N0, M9K_X13_Y6_N0, M9K_X25_Y5_N0, M9K_X13_Y19_N0, M9K_X25_Y20_N0, M9K_X13_Y16_N0, M9K_X25_Y8_N0, M9K_X13_Y15_N0, M9K_X13_Y18_N0, M9K_X13_Y11_N0, M9K_X25_Y17_N0, M9K_X25_Y16_N0, M9K_X13_Y8_N0, M9K_X25_Y18_N0, M9K_X25_Y12_N0, M9K_X13_Y5_N0, M9K_X25_Y9_N0, M9K_X13_Y14_N0, M9K_X25_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|avst_fifo:avst_fifo_inst|altera_avalon_sc_fifo:avst_fifo|altsyncram:mem_rtl_0|altsyncram_bpg1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None                                                   ; M9K_X25_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |MKRVIDOR4000_peripherals_top|MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ALTSYNCRAM                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;2992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;3992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;4992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;5992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;6992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;7992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8024;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8032;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8040;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8048;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8056;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8064;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8072;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8080;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8088;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8096;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 14,793 / 47,787 ( 31 % ) ;
; C16 interconnects     ; 238 / 1,804 ( 13 % )     ;
; C4 interconnects      ; 7,295 / 31,272 ( 23 % )  ;
; Direct links          ; 2,349 / 47,787 ( 5 % )   ;
; Global clocks         ; 7 / 20 ( 35 % )          ;
; Local interconnects   ; 4,826 / 15,408 ( 31 % )  ;
; R24 interconnects     ; 284 / 1,775 ( 16 % )     ;
; R4 interconnects      ; 8,579 / 41,310 ( 21 % )  ;
+-----------------------+--------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.03) ; Number of LABs  (Total = 726) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 25                            ;
; 2                                           ; 9                             ;
; 3                                           ; 13                            ;
; 4                                           ; 15                            ;
; 5                                           ; 10                            ;
; 6                                           ; 14                            ;
; 7                                           ; 18                            ;
; 8                                           ; 11                            ;
; 9                                           ; 16                            ;
; 10                                          ; 23                            ;
; 11                                          ; 23                            ;
; 12                                          ; 32                            ;
; 13                                          ; 45                            ;
; 14                                          ; 51                            ;
; 15                                          ; 79                            ;
; 16                                          ; 342                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.22) ; Number of LABs  (Total = 726) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 296                           ;
; 1 Clock                            ; 651                           ;
; 1 Clock enable                     ; 280                           ;
; 1 Sync. clear                      ; 44                            ;
; 1 Sync. load                       ; 57                            ;
; 2 Async. clears                    ; 40                            ;
; 2 Clock enables                    ; 204                           ;
; 2 Clocks                           ; 37                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.21) ; Number of LABs  (Total = 726) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 19                            ;
; 3                                            ; 6                             ;
; 4                                            ; 10                            ;
; 5                                            ; 5                             ;
; 6                                            ; 8                             ;
; 7                                            ; 7                             ;
; 8                                            ; 11                            ;
; 9                                            ; 9                             ;
; 10                                           ; 8                             ;
; 11                                           ; 11                            ;
; 12                                           ; 13                            ;
; 13                                           ; 14                            ;
; 14                                           ; 12                            ;
; 15                                           ; 14                            ;
; 16                                           ; 25                            ;
; 17                                           ; 18                            ;
; 18                                           ; 28                            ;
; 19                                           ; 28                            ;
; 20                                           ; 33                            ;
; 21                                           ; 34                            ;
; 22                                           ; 46                            ;
; 23                                           ; 31                            ;
; 24                                           ; 32                            ;
; 25                                           ; 38                            ;
; 26                                           ; 29                            ;
; 27                                           ; 36                            ;
; 28                                           ; 47                            ;
; 29                                           ; 31                            ;
; 30                                           ; 35                            ;
; 31                                           ; 24                            ;
; 32                                           ; 56                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.96) ; Number of LABs  (Total = 726) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 45                            ;
; 2                                               ; 29                            ;
; 3                                               ; 31                            ;
; 4                                               ; 50                            ;
; 5                                               ; 47                            ;
; 6                                               ; 45                            ;
; 7                                               ; 58                            ;
; 8                                               ; 55                            ;
; 9                                               ; 50                            ;
; 10                                              ; 49                            ;
; 11                                              ; 44                            ;
; 12                                              ; 42                            ;
; 13                                              ; 32                            ;
; 14                                              ; 29                            ;
; 15                                              ; 31                            ;
; 16                                              ; 53                            ;
; 17                                              ; 10                            ;
; 18                                              ; 5                             ;
; 19                                              ; 5                             ;
; 20                                              ; 1                             ;
; 21                                              ; 3                             ;
; 22                                              ; 0                             ;
; 23                                              ; 3                             ;
; 24                                              ; 1                             ;
; 25                                              ; 2                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
; 28                                              ; 1                             ;
; 29                                              ; 1                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.31) ; Number of LABs  (Total = 726) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 6                             ;
; 3                                            ; 18                            ;
; 4                                            ; 22                            ;
; 5                                            ; 11                            ;
; 6                                            ; 14                            ;
; 7                                            ; 17                            ;
; 8                                            ; 11                            ;
; 9                                            ; 15                            ;
; 10                                           ; 24                            ;
; 11                                           ; 22                            ;
; 12                                           ; 22                            ;
; 13                                           ; 31                            ;
; 14                                           ; 24                            ;
; 15                                           ; 32                            ;
; 16                                           ; 36                            ;
; 17                                           ; 24                            ;
; 18                                           ; 39                            ;
; 19                                           ; 34                            ;
; 20                                           ; 28                            ;
; 21                                           ; 31                            ;
; 22                                           ; 41                            ;
; 23                                           ; 26                            ;
; 24                                           ; 23                            ;
; 25                                           ; 17                            ;
; 26                                           ; 17                            ;
; 27                                           ; 18                            ;
; 28                                           ; 19                            ;
; 29                                           ; 17                            ;
; 30                                           ; 16                            ;
; 31                                           ; 10                            ;
; 32                                           ; 20                            ;
; 33                                           ; 9                             ;
; 34                                           ; 11                            ;
; 35                                           ; 6                             ;
; 36                                           ; 5                             ;
; 37                                           ; 4                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass          ; 36           ; 117          ; 117          ; 0            ; 0            ; 121       ; 117          ; 0            ; 0            ; 4            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 90           ; 3            ; 0            ; 90           ; 4            ; 0            ; 3            ; 0            ; 121       ; 121       ; 121       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 85           ; 4            ; 4            ; 121          ; 121          ; 0         ; 4            ; 121          ; 121          ; 117          ; 121          ; 121          ; 118          ; 121          ; 121          ; 121          ; 121          ; 31           ; 118          ; 121          ; 31           ; 117          ; 121          ; 118          ; 121          ; 0         ; 0         ; 0         ; 121          ; 121          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; iRESETn             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSAM_INT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[0]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[1]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[2]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[3]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[4]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[5]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[6]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[7]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[8]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[9]      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[10]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_ADDR[11]     ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_BA[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_BA[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_CASn         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_CKE          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_CSn          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_DQM[0]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_DQM[1]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_RASn         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oSDRAM_WEn          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oFLASH_SCK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oFLASH_CS           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[4]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[5]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[6]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[7]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[8]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[9]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[10]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[11]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[12]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[13]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[14]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bSDRAM_DQ[15]       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_AREF           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_A[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[0]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[1]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[2]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[3]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[4]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[5]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[6]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[7]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[8]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[9]           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[10]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[11]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[12]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[13]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bMKR_D[14]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_RST            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN6           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN8           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN10          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN12          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN14          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN16          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN20          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN28          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN30          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN32          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN42          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN44          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN45          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN46          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN47          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN48          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN49          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bPEX_PIN51          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO1            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO2            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO3            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO4            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO5            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO7            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO8            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO18           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO20           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO21           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO27           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO28           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO29           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO31           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO34           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO35           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; bWM_PIO36           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oWM_RX              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oWM_RESET           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oFLASH_MOSI         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iFLASH_MISO         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oFLASH_HOLD         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; oFLASH_WP           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iCLK                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN31          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN25          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN23          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN13          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN11          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iWM_PIO32           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iWM_TX              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iPEX_PIN33          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; iSAM_INT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                   ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; Source Clock(s)                                      ; Destination Clock(s)                                 ; Delay Added in ns ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 19.7              ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[4] ; 2.0               ;
+------------------------------------------------------+------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.343             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[5]                                                                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.343             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.334             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.334             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.306             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0:nios2_gen2_0|MKRVIDOR4000_peripherals_lite_sys_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                 ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_uh72:auto_generated|ram_block1a7~porta_address_reg0                                        ; 0.306             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|current_state.STATE_WR_CMD ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_xip_controller:xip_controller|current_state.STATE_WR_DATA ; 0.120             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[23]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[23]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[21]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[21]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[20]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[20]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[17]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[17]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[22]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[22]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[18]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[18]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[19]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[19]                                   ; 0.119             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][31]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][31]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][30]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][30]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][29]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][29]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][28]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][28]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][27]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][27]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][26]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][26]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][25]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][25]                                                                                                                                                              ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][106]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][106]                                                                     ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[5]                                                                                                                                                              ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[5]                                                                                                                                                                ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][19]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][19]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][74]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][74]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                      ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][107]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][107]                                                                     ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][107]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][107]                                                                     ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][104]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][104]                                                                     ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][104]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][104]                                                                     ; 0.118             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[5]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[5]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[6]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[6]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[3]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[3]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[10]                            ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[10]                                   ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[7]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[7]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[9]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[9]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[8]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[8]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|write_sce_combi_wrdata_reg[4]                             ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|altera_qspi_address_adaption:addr_adaption_1|altera_qspi_address_adaption_core:addr_adaption|avl_csr_rddata_local[4]                                    ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                      ; MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                   ; 0.117             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[16]                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[16]                                                                                                                                                               ; 0.116             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[15]                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[15]                                                                                                                                                               ; 0.116             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[1]     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]      ; 0.116             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[3][24]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[3][24]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][22]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][22]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][20]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][20]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][19]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][19]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][18]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][18]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][17]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][17]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[2][16]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[2][16]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][28]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][28]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][26]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][26]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][25]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][25]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][24]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][24]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][23]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][23]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][14]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][14]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][13]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][13]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][3]                                                                                                                                                                ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][3]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][2]                                                                                                                                                                ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][2]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[1][1]                                                                                                                                                                ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[1][1]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[0][31]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[0][31]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[0][29]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[0][29]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rTMP_DATA[0][28]                                                                                                                                                               ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rPIXEL_DATA[0][28]                                                                                                                                                              ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][106]                                                                    ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][106]                                                                     ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[14]                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[14]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[12]                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[12]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[11]                                                                                                                                                             ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[11]                                                                                                                                                               ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|rSTART_ADDRESS[8]                                                                                                                                                              ; MKRVIDOR4000_peripherals_lite_sys:u0|NEOPIXEL:neopixel_0|oDATA_ADDRESS[8]                                                                                                                                                                ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][19]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][19]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][74]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][74]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][74]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][74]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                     ; MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                      ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rMST_FIFO_DATA[0]                                                                                                                                                                       ; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|data_reg[0]                                                                                          ; 0.115             ;
; MKRVIDOR4000_peripherals_lite_sys:u0|MAILBOX:mb|rMST_FIFO_DATA[1]                                                                                                                                                                       ; MKRVIDOR4000_peripherals_lite_sys:u0|JTAG_BRIDGE:jtag_bridge|dcfifo:RDFIFO_INST|dcfifo_73l1:auto_generated|altsyncram_ii91:fifo_ram|data_reg[1]                                                                                          ; 0.115             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device 10CL016YU256C8G for design "MKRVIDOR4000_peripherals_lite"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15564): Compensate clock of PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" has been set to clock2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
Info (15535): Implemented PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[2] port File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 25, clock division of 12, and phase shift of 180 degrees (5000 ps) for SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] port File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 5, clock division of 4, and phase shift of 0 degrees (0 ps) for SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[4] port File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256C8G is compatible
    Info (176445): Device 10CL010YU256C8G is compatible
    Info (176445): Device 10CL025YU256C8G is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_73l1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_tu8:dffpipe3|dffe4a* 
    Info (332165): Entity dcfifo_b3l1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_su8:dffpipe7|dffe8a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '../../../constraints/MKRVIDOR4000/vidor_s.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at vidor_s.sdc(42): iMIPI_CLK could not be matched with a port File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 42
Warning (332049): Ignored create_clock at vidor_s.sdc(42): Argument <targets> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 42
    Info (332050): create_clock -name mipi_clk -period 15.38 [get_ports {iMIPI_CLK}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 42
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[4]} {PLL_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at vidor_s.sdc(108): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
Warning (332049): Ignored set_false_path at vidor_s.sdc(108): Argument <to> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 108
Warning (332174): Ignored filter at vidor_s.sdc(109): *system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a keeper File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332049): Ignored set_false_path at vidor_s.sdc(109): Argument <to> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir*}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 109
Warning (332174): Ignored filter at vidor_s.sdc(110): *system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332049): Ignored set_false_path at vidor_s.sdc(110): Argument <to> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*system_nios2_gen2_0_cpu:*|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 110
Warning (332174): Ignored filter at vidor_s.sdc(111): mipi_clk could not be matched with a clock File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
Warning (332049): Ignored set_false_path at vidor_s.sdc(111): Argument <from> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
    Info (332050): set_false_path -from [get_clocks {mipi_clk}] -to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 111
Warning (332049): Ignored set_false_path at vidor_s.sdc(112): Argument <to> is an empty collection File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 112
    Info (332050): set_false_path -from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -to [get_clocks {mipi_clk}] File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 112
Warning (332174): Ignored filter at vidor_s.sdc(118): memory:u0|AES_AVL:aes_0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Warning (332049): Ignored set_multicycle_path at vidor_s.sdc(118): Argument <from> is not an object ID File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
    Info (332050): set_multicycle_path -from {memory:u0|AES_AVL:aes_0|*} -to {memory:u0|AES_AVL:aes_0|*} -setup -end 2 File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Warning (332049): Ignored set_multicycle_path at vidor_s.sdc(118): Argument <to> is not an object ID File: /home/sausy/Projects/VidorBitstream/constraints/MKRVIDOR4000/vidor_s.sdc Line: 118
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.833         iCLK
    Info (332111):    9.999   oSDRAM_CLK
    Info (332111):    9.999 PLL_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    9.999 PLL_inst|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):   16.666 PLL_inst|altpll_component|auto_generated|pll1|clk[4]
Info (176353): Automatically promoted node SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C0 of PLL_1) File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_1) File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|wire_pll1_clk[4] (placed in counter C1 of PLL_1) File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller|r_sync_rst  File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 154
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 154
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 154
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_0|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 154
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 231
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_3|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 293
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 231
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_2|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 293
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 231
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|o_i2c_master:i2c_1|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/i2c_master_bit_ctrl.v Line: 293
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|last_word_detect File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_asmi2_cmd_generator.sv Line: 113
        Info (176357): Destination node MKRVIDOR4000_peripherals_lite_sys:u0|MKRVIDOR4000_peripherals_lite_sys_qspi:qspi|MKRVIDOR4000_peripherals_lite_sys_qspi_asmi2_inst_qspi_ctrl:asmi2_inst_qspi_ctrl|altera_asmi2_cmd_generator:asmi2_cmd_generator_0|comb~0
Info (176353): Automatically promoted node MKRVIDOR4000_peripherals_lite_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/MKRVIDOR4000_peripherals_lite_sys/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "oSDRAM*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 33 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 35 register duplicates
Warning (15064): PLL "SYSTEM_PLL:PLL_inst|altpll:altpll_component|SYSTEM_PLL_altpll:auto_generated|pll1" output port clk[3] feeds output pin "oSDRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/db/SYSTEM_PLL_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "bHDMI_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bHDMI_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bMIPI_GP[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bMIPI_GP[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bMIPI_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bMIPI_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO16" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO17" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO24" is assigned to location or region, but does not exist in design
    Warning (15706): Node "bWM_PIO25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iHDMI_HPD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_CLK(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_D[0](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iMIPI_D[1](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iWM_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "iWM_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_CLK(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[0](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[1](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "oHDMI_TX[2](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "panel_en" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:08
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during the Fitter is 5.78 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 2 pins must use external clamping diodes.
    Info (169178): Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 104
    Info (169178): Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 105
Warning (169177): 88 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin iRESETn uses I/O standard 3.3-V LVTTL at E1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 5
    Info (169178): Pin bSDRAM_DQ[0] uses I/O standard 3.3-V LVTTL at A2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[1] uses I/O standard 3.3-V LVTTL at B4 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[2] uses I/O standard 3.3-V LVTTL at B3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[3] uses I/O standard 3.3-V LVTTL at A3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[4] uses I/O standard 3.3-V LVTTL at A4 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[5] uses I/O standard 3.3-V LVTTL at A5 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[6] uses I/O standard 3.3-V LVTTL at B5 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[7] uses I/O standard 3.3-V LVTTL at A6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[8] uses I/O standard 3.3-V LVTTL at F8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[9] uses I/O standard 3.3-V LVTTL at C8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[10] uses I/O standard 3.3-V LVTTL at E7 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[11] uses I/O standard 3.3-V LVTTL at E8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[12] uses I/O standard 3.3-V LVTTL at E6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[13] uses I/O standard 3.3-V LVTTL at D8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[14] uses I/O standard 3.3-V LVTTL at D6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bSDRAM_DQ[15] uses I/O standard 3.3-V LVTTL at B6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 17
    Info (169178): Pin bMKR_AREF uses I/O standard 3.3-V LVTTL at B1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 23
    Info (169178): Pin bMKR_A[0] uses I/O standard 3.3-V LVTTL at C2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[1] uses I/O standard 3.3-V LVTTL at C3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[2] uses I/O standard 3.3-V LVTTL at C6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[3] uses I/O standard 3.3-V LVTTL at D1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[4] uses I/O standard 3.3-V LVTTL at D3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[5] uses I/O standard 3.3-V LVTTL at F3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_A[6] uses I/O standard 3.3-V LVTTL at G2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 24
    Info (169178): Pin bMKR_D[0] uses I/O standard 3.3-V LVTTL at G1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[1] uses I/O standard 3.3-V LVTTL at N3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[2] uses I/O standard 3.3-V LVTTL at P3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[3] uses I/O standard 3.3-V LVTTL at R3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[4] uses I/O standard 3.3-V LVTTL at T3 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[5] uses I/O standard 3.3-V LVTTL at T2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[6] uses I/O standard 3.3-V LVTTL at G16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[7] uses I/O standard 3.3-V LVTTL at G15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[8] uses I/O standard 3.3-V LVTTL at F16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[9] uses I/O standard 3.3-V LVTTL at F15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[10] uses I/O standard 3.3-V LVTTL at C16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[11] uses I/O standard 3.3-V LVTTL at C15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[12] uses I/O standard 3.3-V LVTTL at B16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[13] uses I/O standard 3.3-V LVTTL at C11 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bMKR_D[14] uses I/O standard 3.3-V LVTTL at A13 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 25
    Info (169178): Pin bPEX_RST uses I/O standard 3.3-V LVTTL at T12 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 28
    Info (169178): Pin bPEX_PIN6 uses I/O standard 3.3-V LVTTL at P8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 29
    Info (169178): Pin bPEX_PIN8 uses I/O standard 3.3-V LVTTL at L7 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 30
    Info (169178): Pin bPEX_PIN10 uses I/O standard 3.3-V LVTTL at N8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 31
    Info (169178): Pin bPEX_PIN12 uses I/O standard 3.3-V LVTTL at M8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 33
    Info (169178): Pin bPEX_PIN14 uses I/O standard 3.3-V LVTTL at L8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 35
    Info (169178): Pin bPEX_PIN16 uses I/O standard 3.3-V LVTTL at M10 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 36
    Info (169178): Pin bPEX_PIN20 uses I/O standard 3.3-V LVTTL at N12 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 37
    Info (169178): Pin bPEX_PIN28 uses I/O standard 3.3-V LVTTL at T13 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 40
    Info (169178): Pin bPEX_PIN30 uses I/O standard 3.3-V LVTTL at R12 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 41
    Info (169178): Pin bPEX_PIN32 uses I/O standard 3.3-V LVTTL at F13 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 43
    Info (169178): Pin bPEX_PIN42 uses I/O standard 3.3-V LVTTL at R13 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 45
    Info (169178): Pin bPEX_PIN44 uses I/O standard 3.3-V LVTTL at P14 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 46
    Info (169178): Pin bPEX_PIN45 uses I/O standard 3.3-V LVTTL at T15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 47
    Info (169178): Pin bPEX_PIN46 uses I/O standard 3.3-V LVTTL at R14 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 48
    Info (169178): Pin bPEX_PIN47 uses I/O standard 3.3-V LVTTL at T14 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 49
    Info (169178): Pin bPEX_PIN48 uses I/O standard 3.3-V LVTTL at F14 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 50
    Info (169178): Pin bPEX_PIN49 uses I/O standard 3.3-V LVTTL at D16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 51
    Info (169178): Pin bPEX_PIN51 uses I/O standard 3.3-V LVTTL at D15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 52
    Info (169178): Pin bWM_PIO1 uses I/O standard 3.3-V LVTTL at T11 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 55
    Info (169178): Pin bWM_PIO2 uses I/O standard 3.3-V LVTTL at R10 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 56
    Info (169178): Pin bWM_PIO3 uses I/O standard 3.3-V LVTTL at P11 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 57
    Info (169178): Pin bWM_PIO4 uses I/O standard 3.3-V LVTTL at R11 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 58
    Info (169178): Pin bWM_PIO5 uses I/O standard 3.3-V LVTTL at N6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 59
    Info (169178): Pin bWM_PIO7 uses I/O standard 3.3-V LVTTL at P6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 60
    Info (169178): Pin bWM_PIO8 uses I/O standard 3.3-V LVTTL at N5 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 61
    Info (169178): Pin bWM_PIO18 uses I/O standard 3.3-V LVTTL at T5 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 62
    Info (169178): Pin bWM_PIO20 uses I/O standard 3.3-V LVTTL at R5 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 63
    Info (169178): Pin bWM_PIO21 uses I/O standard 3.3-V LVTTL at R6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 64
    Info (169178): Pin bWM_PIO27 uses I/O standard 3.3-V LVTTL at N9 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 65
    Info (169178): Pin bWM_PIO28 uses I/O standard 3.3-V LVTTL at N11 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 66
    Info (169178): Pin bWM_PIO29 uses I/O standard 3.3-V LVTTL at T10 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 67
    Info (169178): Pin bWM_PIO31 uses I/O standard 3.3-V LVTTL at T4 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 68
    Info (169178): Pin bWM_PIO34 uses I/O standard 3.3-V LVTTL at M6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 70
    Info (169178): Pin bWM_PIO35 uses I/O standard 3.3-V LVTTL at R4 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 71
    Info (169178): Pin oWM_RX uses I/O standard 3.3-V LVTTL at T6 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 74
    Info (169178): Pin oFLASH_HOLD uses I/O standard 3.3-V LVTTL at R7 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 106
    Info (169178): Pin oFLASH_WP uses I/O standard 3.3-V LVTTL at T7 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 109
    Info (169178): Pin iCLK uses I/O standard 3.3-V LVTTL at E2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 4
    Info (169178): Pin iPEX_PIN31 uses I/O standard 3.3-V LVTTL at A9 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 42
    Info (169178): Pin iPEX_PIN25 uses I/O standard 3.3-V LVTTL at R9 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 39
    Info (169178): Pin iPEX_PIN23 uses I/O standard 3.3-V LVTTL at T9 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 38
    Info (169178): Pin iPEX_PIN13 uses I/O standard 3.3-V LVTTL at R8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 34
    Info (169178): Pin iPEX_PIN11 uses I/O standard 3.3-V LVTTL at T8 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 32
    Info (169178): Pin iWM_PIO32 uses I/O standard 3.3-V LVTTL at J13 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 69
    Info (169178): Pin iWM_TX uses I/O standard 3.3-V LVTTL at E15 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 73
    Info (169178): Pin iPEX_PIN33 uses I/O standard 3.3-V LVTTL at B9 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 44
    Info (169178): Pin iSAM_INT uses I/O standard 3.3-V LVCMOS at L16 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 7
Warning (169203): PCI-clamp diode is not supported in this mode. The following 2 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447.
    Info (169178): Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 104
    Info (169178): Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2 File: /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/rtl/MKRVIDOR4000_peripherals_top.v Line: 105
Info (144001): Generated suppressed messages file /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/output_files/MKRVIDOR4000_peripherals_lite.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 1811 megabytes
    Info: Processing ended: Fri May 24 10:51:46 2019
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/sausy/Projects/VidorBitstream/projects/MKRVIDOR4000_peripherals/project/output_files/MKRVIDOR4000_peripherals_lite.fit.smsg.


