<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_piix_reg.h source code [netbsd/sys/dev/pci/pciide_piix_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_piix_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_piix_reg.h.html'>pciide_piix_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_piix_reg.h,v 1.15 2018/07/04 03:00:46 kamil Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Registers definitions for Intel's PIIX serie PCI IDE controllers.</i></td></tr>
<tr><th id="30">30</th><td><i> * See Intel's</i></td></tr>
<tr><th id="31">31</th><td><i> * "82371FB (PIIX) and 82371SB (PIIX3) PCI ISA IDE XCELERATOR"</i></td></tr>
<tr><th id="32">32</th><td><i> * "82371AB PCI-TO-ISA / IDE XCELERATOR (PIIX4)" and</i></td></tr>
<tr><th id="33">33</th><td><i> * "Intel 82801AA (ICH) and Intel 82801AB (ICH0) I/O Controller Hub"</i></td></tr>
<tr><th id="34">34</th><td><i> * available from <a href="http://developers.intel.com/">http://developers.intel.com/</a></i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*</i></td></tr>
<tr><th id="38">38</th><td><i> * Bus master interface base address register</i></td></tr>
<tr><th id="39">39</th><td><i> */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PIIX_BMIBA" data-ref="_M/PIIX_BMIBA">PIIX_BMIBA</dfn> 0x20</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PIIX_BMIBA_ADDR" data-ref="_M/PIIX_BMIBA_ADDR">PIIX_BMIBA_ADDR</dfn>(x) (x &amp; 0x0000FFFF0)</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PIIX_BMIBA_RTE" data-ref="_M/PIIX_BMIBA_RTE">PIIX_BMIBA_RTE</dfn>(x) (x &amp; 0x000000001)</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PIIX_BMIBA_RTE_IO" data-ref="_M/PIIX_BMIBA_RTE_IO">PIIX_BMIBA_RTE_IO</dfn> 0x000000001 /* base addr maps to I/O space */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * IDE timing register</i></td></tr>
<tr><th id="47">47</th><td><i> * 0x40/0x41 is for primary, 0x42/0x43 for secondary channel</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM" data-ref="_M/PIIX_IDETIM">PIIX_IDETIM</dfn> 0x40</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_READ" data-ref="_M/PIIX_IDETIM_READ">PIIX_IDETIM_READ</dfn>(x, channel) (((x) &gt;&gt; (16 * (channel))) &amp; 0x0000FFFF)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_SET" data-ref="_M/PIIX_IDETIM_SET">PIIX_IDETIM_SET</dfn>(x, bytes, channel) \</u></td></tr>
<tr><th id="52">52</th><td><u>	((x) | ((unsigned int)(bytes) &lt;&lt; (16 * (channel))))</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_CLEAR" data-ref="_M/PIIX_IDETIM_CLEAR">PIIX_IDETIM_CLEAR</dfn>(x, bytes, channel) \</u></td></tr>
<tr><th id="54">54</th><td><u>	((x) &amp; ~((unsigned int)(bytes) &lt;&lt; (16 * (channel))))</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_IDE" data-ref="_M/PIIX_IDETIM_IDE">PIIX_IDETIM_IDE</dfn>		0x8000 /* PIIX decode IDE registers */</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_SITRE" data-ref="_M/PIIX_IDETIM_SITRE">PIIX_IDETIM_SITRE</dfn>	0x4000 /* slaves IDE timing registers</u></td></tr>
<tr><th id="58">58</th><td><u>					enabled (PIIX3/4 only) */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_ISP_MASK" data-ref="_M/PIIX_IDETIM_ISP_MASK">PIIX_IDETIM_ISP_MASK</dfn>	0x3000 /* IOrdy sample point */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_ISP_SHIFT" data-ref="_M/PIIX_IDETIM_ISP_SHIFT">PIIX_IDETIM_ISP_SHIFT</dfn>	12</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_ISP_SET" data-ref="_M/PIIX_IDETIM_ISP_SET">PIIX_IDETIM_ISP_SET</dfn>(x)	((x) &lt;&lt; PIIX_IDETIM_ISP_SHIFT)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_RTC_MASK" data-ref="_M/PIIX_IDETIM_RTC_MASK">PIIX_IDETIM_RTC_MASK</dfn>	0x0300 /* recovery time */</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_RTC_SHIFT" data-ref="_M/PIIX_IDETIM_RTC_SHIFT">PIIX_IDETIM_RTC_SHIFT</dfn>	8</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_RTC_SET" data-ref="_M/PIIX_IDETIM_RTC_SET">PIIX_IDETIM_RTC_SET</dfn>(x)	((x) &lt;&lt; PIIX_IDETIM_RTC_SHIFT)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_DTE" data-ref="_M/PIIX_IDETIM_DTE">PIIX_IDETIM_DTE</dfn>(d)	(0x0008 &lt;&lt; (4 * (d))) /* DMA timing only */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_PPE" data-ref="_M/PIIX_IDETIM_PPE">PIIX_IDETIM_PPE</dfn>(d)	(0x0004 &lt;&lt; (4 * (d))) /* prefetch/posting */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_IE" data-ref="_M/PIIX_IDETIM_IE">PIIX_IDETIM_IE</dfn>(d)	(0x0002 &lt;&lt; (4 * (d))) /* IORDY enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PIIX_IDETIM_TIME" data-ref="_M/PIIX_IDETIM_TIME">PIIX_IDETIM_TIME</dfn>(d)	(0x0001 &lt;&lt; (4 * (d))) /* Fast timing enable */</u></td></tr>
<tr><th id="69">69</th><td><i>/*</i></td></tr>
<tr><th id="70">70</th><td><i> * Slave IDE timing register (PIIX3/4 only)</i></td></tr>
<tr><th id="71">71</th><td><i> * This register must be enabled via the PIIX_IDETIM_SITRE bit</i></td></tr>
<tr><th id="72">72</th><td><i> */</i></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM" data-ref="_M/PIIX_SIDETIM">PIIX_SIDETIM</dfn> 0x44</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_ISP_MASK" data-ref="_M/PIIX_SIDETIM_ISP_MASK">PIIX_SIDETIM_ISP_MASK</dfn>(channel) (0x0c &lt;&lt; ((channel) * 4))</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_ISP_SHIFT" data-ref="_M/PIIX_SIDETIM_ISP_SHIFT">PIIX_SIDETIM_ISP_SHIFT</dfn>	2</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_ISP_SET" data-ref="_M/PIIX_SIDETIM_ISP_SET">PIIX_SIDETIM_ISP_SET</dfn>(x, channel) \</u></td></tr>
<tr><th id="77">77</th><td><u>	(x &lt;&lt; (PIIX_SIDETIM_ISP_SHIFT + ((channel) * 4)))</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_RTC_MASK" data-ref="_M/PIIX_SIDETIM_RTC_MASK">PIIX_SIDETIM_RTC_MASK</dfn>(channel) (0x03 &lt;&lt; ((channel) * 4))</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_RTC_SHIFT" data-ref="_M/PIIX_SIDETIM_RTC_SHIFT">PIIX_SIDETIM_RTC_SHIFT</dfn>	0</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PIIX_SIDETIM_RTC_SET" data-ref="_M/PIIX_SIDETIM_RTC_SET">PIIX_SIDETIM_RTC_SET</dfn>(x, channel) \</u></td></tr>
<tr><th id="81">81</th><td><u>	(x &lt;&lt; (PIIX_SIDETIM_RTC_SHIFT + ((channel) * 4)))</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/*</i></td></tr>
<tr><th id="84">84</th><td><i> * Ultra DMA/33 register (PIIX4 only)</i></td></tr>
<tr><th id="85">85</th><td><i> */</i></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PIIX_UDMAREG" data-ref="_M/PIIX_UDMAREG">PIIX_UDMAREG</dfn> 0x48</u></td></tr>
<tr><th id="87">87</th><td><i>/* Control register */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PIIX_UDMACTL_DRV_EN" data-ref="_M/PIIX_UDMACTL_DRV_EN">PIIX_UDMACTL_DRV_EN</dfn>(channel, drive) (0x01 &lt;&lt; ((channel) * 2 + (drive)))</u></td></tr>
<tr><th id="89">89</th><td><i>/* Ultra DMA/33 timing register (PIIX4 only) */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PIIX_UDMATIM" data-ref="_M/PIIX_UDMATIM">PIIX_UDMATIM</dfn> 0x4a</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PIIX_UDMATIM_SHIFT" data-ref="_M/PIIX_UDMATIM_SHIFT">PIIX_UDMATIM_SHIFT</dfn> 16</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PIIX_UDMATIM_SET" data-ref="_M/PIIX_UDMATIM_SET">PIIX_UDMATIM_SET</dfn>(x, channel, drive) \</u></td></tr>
<tr><th id="93">93</th><td><u>	(((x) &lt;&lt; ((channel * 8) + (drive * 4))) &lt;&lt; PIIX_UDMATIM_SHIFT)</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/*</i></td></tr>
<tr><th id="96">96</th><td><i> * IDE config register (ICH/ICH0/ICH2 only)</i></td></tr>
<tr><th id="97">97</th><td><i> */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PIIX_CONFIG" data-ref="_M/PIIX_CONFIG">PIIX_CONFIG</dfn>	0x54</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PIIX_CONFIG_PINGPONG" data-ref="_M/PIIX_CONFIG_PINGPONG">PIIX_CONFIG_PINGPONG</dfn>	0x0400</u></td></tr>
<tr><th id="100">100</th><td><i>/* The following are only for the 82801AA (ICH) and 82801BA (ICH2) */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PIIX_CONFIG_CR" data-ref="_M/PIIX_CONFIG_CR">PIIX_CONFIG_CR</dfn>(channel, drive) (0x0010 &lt;&lt; ((channel) * 2 + (drive)))</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PIIX_CONFIG_UDMA66" data-ref="_M/PIIX_CONFIG_UDMA66">PIIX_CONFIG_UDMA66</dfn>(channel, drive) (0x0001 &lt;&lt; ((channel) * 2 + (drive)))</u></td></tr>
<tr><th id="103">103</th><td><i>/* The following are only for the 82801BA (ICH2) */</i></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PIIX_CONFIG_UDMA100" data-ref="_M/PIIX_CONFIG_UDMA100">PIIX_CONFIG_UDMA100</dfn>(channel, drive) (0x1000 &lt;&lt; ((channel) * 2 + (drive)))</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/*</i></td></tr>
<tr><th id="107">107</th><td><i> * these tables define the differents values to upload to the</i></td></tr>
<tr><th id="108">108</th><td><i> * ISP and RTC registers for the various PIO and DMA mode</i></td></tr>
<tr><th id="109">109</th><td><i> * (from the PIIX4 doc).</i></td></tr>
<tr><th id="110">110</th><td><i> */</i></td></tr>
<tr><th id="111">111</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="piix_isp_pio" title='piix_isp_pio' data-ref="piix_isp_pio" data-ref-filename="piix_isp_pio">piix_isp_pio</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="112">112</th><td>    {<var>0x00</var>, <var>0x00</var>, <var>0x01</var>, <var>0x02</var>, <var>0x02</var>};</td></tr>
<tr><th id="113">113</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="piix_rtc_pio" title='piix_rtc_pio' data-ref="piix_rtc_pio" data-ref-filename="piix_rtc_pio">piix_rtc_pio</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="114">114</th><td>    {<var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x01</var>, <var>0x03</var>};</td></tr>
<tr><th id="115">115</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="piix_isp_dma" title='piix_isp_dma' data-ref="piix_isp_dma" data-ref-filename="piix_isp_dma">piix_isp_dma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="116">116</th><td>    {<var>0x00</var>, <var>0x02</var>, <var>0x02</var>};</td></tr>
<tr><th id="117">117</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="piix_rtc_dma" title='piix_rtc_dma' data-ref="piix_rtc_dma" data-ref-filename="piix_rtc_dma">piix_rtc_dma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="118">118</th><td>    {<var>0x00</var>, <var>0x02</var>, <var>0x03</var>};</td></tr>
<tr><th id="119">119</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="piix4_sct_udma" title='piix4_sct_udma' data-ref="piix4_sct_udma" data-ref-filename="piix4_sct_udma">piix4_sct_udma</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="120">120</th><td>    {<var>0x00</var>, <var>0x01</var>, <var>0x02</var>, <var>0x01</var>, <var>0x02</var>, <var>0x01</var>};</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><i>/*</i></td></tr>
<tr><th id="123">123</th><td><i> * ICH5/ICH5R SATA registers definitions</i></td></tr>
<tr><th id="124">124</th><td><i> */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_MAP" data-ref="_M/ICH5_SATA_MAP">ICH5_SATA_MAP</dfn>		0x90 /* Address Map Register */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_MAP_MV_MASK" data-ref="_M/ICH5_SATA_MAP_MV_MASK">ICH5_SATA_MAP_MV_MASK</dfn>	0x07 /* Map Value mask */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_MAP_COMBINED" data-ref="_M/ICH5_SATA_MAP_COMBINED">ICH5_SATA_MAP_COMBINED</dfn>	0x04 /* Combined mode */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_PI" data-ref="_M/ICH5_SATA_PI">ICH5_SATA_PI</dfn>		0x09 /* Program Interface register */</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_PI_PRI_NATIVE" data-ref="_M/ICH5_SATA_PI_PRI_NATIVE">ICH5_SATA_PI_PRI_NATIVE</dfn>	0x01 /* Put Pri IDE channel in native mode */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/ICH5_SATA_PI_SEC_NATIVE" data-ref="_M/ICH5_SATA_PI_SEC_NATIVE">ICH5_SATA_PI_SEC_NATIVE</dfn>	0x04 /* Put Sec IDE channel in native mode */</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/ICH_SATA_PCS" data-ref="_M/ICH_SATA_PCS">ICH_SATA_PCS</dfn>		0x92 /* Port Control and Status Register */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/ICH_SATA_PCS_P0E" data-ref="_M/ICH_SATA_PCS_P0E">ICH_SATA_PCS_P0E</dfn>	0x01 /* Port 0 enabled */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ICH_SATA_PCS_P1E" data-ref="_M/ICH_SATA_PCS_P1E">ICH_SATA_PCS_P1E</dfn>	0x02 /* Port 1 enabled */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/ICH_SATA_PCS_P0P" data-ref="_M/ICH_SATA_PCS_P0P">ICH_SATA_PCS_P0P</dfn>	0x10 /* Port 0 present */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ICH_SATA_PCS_P1P" data-ref="_M/ICH_SATA_PCS_P1P">ICH_SATA_PCS_P1P</dfn>	0x20 /* Port 1 present */</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/*</i></td></tr>
<tr><th id="140">140</th><td><i> *  * ICH6/ICH7 SATA registers definitions</i></td></tr>
<tr><th id="141">141</th><td><i> *   */</i></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ICH6_SATA_MAP_CMB_MASK" data-ref="_M/ICH6_SATA_MAP_CMB_MASK">ICH6_SATA_MAP_CMB_MASK</dfn>	0x03 /* Combined mode bits */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ICH6_SATA_MAP_CMB_PRI" data-ref="_M/ICH6_SATA_MAP_CMB_PRI">ICH6_SATA_MAP_CMB_PRI</dfn>	0x01 /* Combined mode, IDE Primary */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ICH6_SATA_MAP_CMB_SEC" data-ref="_M/ICH6_SATA_MAP_CMB_SEC">ICH6_SATA_MAP_CMB_SEC</dfn>	0x02 /* Combined mode, IDE Secondary */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ICH7_SATA_MAP_SMS_MASK" data-ref="_M/ICH7_SATA_MAP_SMS_MASK">ICH7_SATA_MAP_SMS_MASK</dfn>	0xc0 /* SATA Mode Select */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/ICH7_SATA_MAP_SMS_IDE" data-ref="_M/ICH7_SATA_MAP_SMS_IDE">ICH7_SATA_MAP_SMS_IDE</dfn>	0x00</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ICH7_SATA_MAP_SMS_AHCI" data-ref="_M/ICH7_SATA_MAP_SMS_AHCI">ICH7_SATA_MAP_SMS_AHCI</dfn>	0x40</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ICH7_SATA_MAP_SMS_RAID" data-ref="_M/ICH7_SATA_MAP_SMS_RAID">ICH7_SATA_MAP_SMS_RAID</dfn>	0x80</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='piixide.c.html'>netbsd/sys/dev/pci/piixide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
