System Management BIOS (SMBIOS) Reference Specification

Supersedes: 3.5.0
Document Class: Normative
Document Status: Published
Document Language: en-US
Copyright Notice

Copyright © 2000, 2002, 2004–2022 DMTF. All rights reserved.

DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability. Members and non-members may reproduce DMTF specifications and documents, provided that correct attribution is given. As DMTF specifications may be revised from time to time, the particular version and release date should always be noted.

Implementation of certain elements of this standard or proposed standard may be subject to third party patent rights, including provisional patent rights (herein "patent rights"). DMTF makes no representations to users of the standard as to the existence of such rights, and is not responsible to recognize, disclose, or identify any or all such third party patent right, owners or claimants, nor for any incomplete or inaccurate identification or disclosure of such rights, owners or claimants. DMTF shall have no liability to any party, in any manner or circumstance, under any legal theory whatsoever, for failure to recognize, disclose, or identify any such third party patent rights, or for such party’s reliance on the standard or incorporation thereof in its product, protocols or testing procedures. DMTF shall have no liability to any party implementing such standard, whether such implementation is foreseeable or not, nor to any patent owner or claimant, and shall have no liability or responsibility for costs or losses incurred if a standard is withdrawn or modified after publication, and shall be indemnified and held harmless by any party implementing the standard from any and all claims of infringement by a patent owner for such implementations.

For information about patents held by third-parties which have notified the DMTF that, in their opinion, such patent may relate to or impact implementations of DMTF standards, visit http://www.dmtf.org/about/policies/disclosures.php.

This document’s normative language is English. Translation into other languages is permitted.
CONTENTS

Foreword ................................................................................................................................. 10
Introduction ......................................................................................................................... 12
Document conventions........................................................................................................ 12
    Typographical conventions ............................................................................................. 12
    Document version number conventions........................................................................... 12
1 Scope ............................................................................................................................... 15
    1.1 Supported processor architectures ............................................................................ 15
2 Normative references ....................................................................................................... 15
3 Terms and definitions ...................................................................................................... 17
4 Symbols and abbreviated terms....................................................................................... 18
5 Accessing SMBIOS information ....................................................................................... 24
    5.1 General .................................................................................................................. 24
    5.2 Table convention..................................................................................................... 24
        5.2.1 SMBIOS 2.1 (32-bit) Entry Point ................................................................. 25
        5.2.2 SMBIOS 3.0 (64-bit) Entry Point ................................................................. 26
6 SMBIOS structures .......................................................................................................... 27
    6.1 Structure standards............................................................................................... 27
        6.1.1 Structure evolution and usage guidelines ..................................................... 27
        6.1.2 Structure header format ............................................................................... 29
        6.1.3 Text strings .................................................................................................. 29
    6.2 Required structures and data.................................................................................. 30
    6.3 SMBIOS fields and CIM MOF properties ............................................................. 31
7 Structure definitions ....................................................................................................... 32
    7.1 BIOS Information (Type 0).................................................................................. 32
        7.1.1 BIOS Characteristics.................................................................................... 34
        7.1.2 BIOS Characteristics Extension Bytes .......................................................... 35
    7.2 System Information (Type 1)................................................................................ 36
        7.2.1 System — UUID.......................................................................................... 37
        7.2.2 System — Wake-up Type ........................................................................... 38
    7.3 Baseboard (or Module) Information (Type 2)..................................................... 38
        7.3.1 Baseboard — feature flags ......................................................................... 39
        7.3.2 Baseboard — Board Type .......................................................................... 40
    7.4 System Enclosure or Chassis (Type 3).................................................................. 40
        7.4.1 System Enclosure or Chassis Types ............................................................. 42
        7.4.2 System Enclosure or Chassis States............................................................ 43
        7.4.3 System Enclosure or Chassis Security Status............................................... 44
        7.4.4 System Enclosure or Chassis — Contained Elements ............................... 44
    7.5 Processor Information (Type 4) ............................................................................. 45
        7.5.1 Processor Information — Processor Type ..................................................... 49
        7.5.2 Processor Information — Processor Family .................................................. 49
        7.5.3 Processor ID field format ............................................................................ 56
        7.5.4 Processor Information — Voltage ................................................................. 57
        7.5.5 Processor Information — Processor Upgrade ................................................ 57
        7.5.6 Processor Information — Core Count ........................................................... 59
        7.5.7 Processor Information — Core Enabled ..................................................... 60
        7.5.8 Processor Information — Thread Count ....................................................... 60
        7.5.9 Processor Characteristics ............................................................................ 60
        7.5.10 Processor Information - Thread Enabled .................................................... 61
    7.6 Memory Controller Information (Type 5, Obsolete)............................................. 62
        7.6.1 Memory Controller Error Detecting Method ................................................ 63
        7.6.2 Memory Controller Error Correcting Capability .......................................... 63
7.6.3 Memory Controller Information — Interleave Support .......................................................... 63
7.6.4 Memory Controller Information — Memory Speeds......................................................... 64
7.7 Memory Module Information (Type 6, Obsolete) ..................................................................... 64
7.7.1 Memory Module Information — Memory Types.................................................................. 65
7.7.2 Memory Module Information — Memory Size................................................................... 65
7.7.3 Memory subsystem example ............................................................................................... 66
7.8 Cache Information (Type 7) ................................................................................................. 68
7.8.1 Cache Information — Maximum Cache Size and Installed Size............................................ 70
7.8.2 Cache Information — SRAM Type..................................................................................... 70
7.8.3 Cache Information — Error Correction Type ...................................................................... 71
7.8.4 Cache Information — System Cache Type......................................................................... 71
7.8.5 Cache Information — Associativity ................................................................................... 71
7.9 Port Connector Information (Type 8) .................................................................................... 72
7.9.1 Port Information example ................................................................................................. 73
7.9.2 Port Information — Connector Types ................................................................................ 73
7.9.3 Port Types.......................................................................................................................... 74
7.10 System Slots (Type 9).......................................................................................................... 75
7.10.1 System Slots — Slot Type............................................................................................... 76
7.10.2 System Slots — Slot Data Bus Width ............................................................................... 79
7.10.3 System Slots — Current Usage ....................................................................................... 80
7.10.4 System Slots — Slot Length ............................................................................................ 80
7.10.5 System Slots — Slot ID................................................................................................... 80
7.10.6 Slot Characteristics 1 ..................................................................................................... 81
7.10.7 Slot Characteristics 2 ..................................................................................................... 81
7.10.8 Segment Group Number, Bus Number, Device/Function Number ................................. 82
7.10.9 Peer Devices.................................................................................................................... 82
7.10.10 System Slots — Slot Information .................................................................................... 83
7.10.11 System Slots — Slot Physical Width............................................................................. 83
7.10.12 System Slots — Slot Pitch ............................................................................................ 83
7.10.13 System Slots — Slot Height.......................................................................................... 83
7.11 On Board Devices Information (Type 10, Obsolete)............................................................. 83
7.11.1 Onboard Device Types .................................................................................................... 84
7.12 OEM Strings (Type 11)....................................................................................................... 85
7.13 System Configuration Options (Type 12)............................................................................. 85
7.14 BIOS Language Information (Type 13)............................................................................... 85
7.15 Group Associations (Type 14)............................................................................................ 87
7.16 System Event Log (Type 15)............................................................................................. 88
7.16.1 Supported Event Log Type descriptors............................................................................ 90
7.16.2 Indexed I/O Access method............................................................................................ 91
7.16.3 Access Method Address — DWORD layout.................................................................... 91
7.16.4 Event Log organization .................................................................................................. 92
7.16.5 Log Header format......................................................................................................... 92
7.16.6 Log Record format ......................................................................................................... 94
7.17 Physical Memory Array (Type 16).................................................................................... 98
7.17.1 Memory Array — Location ............................................................................................. 99
7.17.2 Memory Array — Use .................................................................................................... 100
7.17.3 Memory Array — Error Correction Types..................................................................... 100
7.18 Memory Device (Type 17)............................................................................................... 100
7.18.1 Memory Device — Form Factor................................................................................... 105
7.18.2 Memory Device — Type ............................................................................................... 106
7.18.3 Memory Device — Type Detail ..................................................................................... 107
7.18.4 Memory Device — Memory Speed............................................................................... 107
7.18.5 Memory Device — Extended Size................................................................................ 108
7.18.6 Memory Device — Memory Technology....................................................................... 108
7.18.7 Memory Device — Memory Operating Mode Capability.................................................. 108
7.18.8 Memory Device — Module Manufacturer ID.................................................................. 108
7.18.9 Memory Device — Module Product ID .................................................................................. 109
7.18.10 Memory Device — Memory Subsystem Controller Manufacturer ID ......................... 109
7.18.11 Memory Device — Memory Subsystem Controller Product ID ............................... 109
7.18.12 Memory Device — Volatile Size, Non-volatile Size, Cache Size ............................. 109
7.18.13 Memory Device — Type Logical and Logical Size ..................................................... 110
7.18.14 Memory Device — Extended Speed ............................................................................. 111
7.19 32-Bit Memory Error Information (Type 18) ...................................................................... 111
7.19.1 Memory Error — Error Type .......................................................................................... 112
7.19.2 Memory Error — Error Granularity ............................................................................... 112
7.19.3 Memory Error — Error Operation.................................................................................. 112
7.20 Memory Array Mapped Address (Type 19) ....................................................................... 113
7.21 Memory Device Mapped Address (Type 20) .................................................................... 114
7.22 Built-in Pointing Device (Type 21) .................................................................................... 116
7.22.1 Pointing Device — Type ............................................................................................... 116
7.22.2 Pointing Device — Interface ........................................................................................ 116
7.23 Portable Battery (Type 22) ............................................................................................... 117
7.23.1 Portable Battery — Device Chemistry .......................................................................... 119
7.24 System Reset (Type 23) ................................................................................................... 119
7.25 Hardware Security (Type 24) .......................................................................................... 120
7.26 System Power Controls (Type 25) .................................................................................... 121
7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time ............. 122
7.27 Voltage Probe (Type 26) .................................................................................................. 122
7.27.1 Voltage Probe — Location and Status........................................................................... 123
7.28 Cooling Device (Type 27) ................................................................................................ 123
7.28.1 Cooling Device — Device Type and Status ................................................................. 124
7.29 Temperature Probe (Type 28) .......................................................................................... 125
7.29.1 Temperature Probe — Location and Status ................................................................. 125
7.30 Electrical Current Probe (Type 29) .................................................................................... 126
7.30.1 Current Probe — Location and Status .......................................................................... 127
7.31 Out-of-Band Remote Access (Type 30) ............................................................................. 128
7.32 Boot Integrity Services (BIS) Entry Point (Type 31) .......................................................... 128
7.33 System Boot Information (Type 32) .................................................................................. 128
7.33.1 System boot status ....................................................................................................... 129
7.34 64-Bit Memory Error Information (Type 33) .................................................................... 129
7.35 Management Device (Type 34) ....................................................................................... 130
7.35.1 Management Device — Type ....................................................................................... 131
7.35.2 Management Device — Address Type ......................................................................... 131
7.36 Management Device Component (Type 35) ..................................................................... 131
7.37 Management Device Threshold Data (Type 36) ................................................................ 132
7.38 Memory Channel (Type 37) ............................................................................................. 133
7.38.1 Memory Channel — Channel Type .............................................................................. 133
7.39 IPMI Device Information (Type 38) .................................................................................. 134
7.39.1 IPMI Device Information — BMC Interface Type ......................................................... 135
7.40 System Power Supply (Type 39) ....................................................................................... 135
7.40.1 Power supply characteristics .......................................................................................... 136
7.41 Additional Information (Type 40) ..................................................................................... 137
7.41.1 Additional Information Entry format............................................................................. 138
7.42 Onboard Devices Extended Information (Type 41) .......................................................... 139
7.42.1 Reference Designation .................................................................................................. 140
7.42.2 Onboard Device Types .................................................................................................. 140
7.42.3 Device Type Instance .................................................................................................... 140
7.42.4 Segment Group Number, Bus Number, Device/Function Number .......................... 140
7.43 Management Controller Host Interface (Type 42) ............................................................ 140
7.43.1 Management Controller Host Interface - Interface Types ............................................. 142
7.43.2 Management Controller Host Interface - Protocol Types ............................................. 142
7.44 TPM Device (Type 43) .................................................................................................... 143
7.44.1 TPM Device Characteristics.................................................................................................................. 143
7.45 Processor Additional Information (Type 44)............................................................................................. 144
7.45.1 Processor-specific Block....................................................................................................................... 144
7.45.2 Processor-Specific Data ....................................................................................................................... 145
7.46 Firmware Inventory Information (Type 45)............................................................................................ 145
7.46.1 Version Format .................................................................................................................................. 147
7.46.2 Firmware ID Format............................................................................................................................. 147
7.46.3 Firmware Inventory Characteristics Information ................................................................................. 148
7.46.4 Firmware Inventory State Information................................................................................................. 148
7.47 String Property (Type 46)....................................................................................................................... 148
7.47.1 String property ID............................................................................................................................... 149
7.48 Inactive (Type 126)............................................................................................................................... 149
7.49 End-of-Table (Type 127)....................................................................................................................... 150
ANNEX A (informative) Conformance guidelines .......................................................................................... 151
ANNEX B (informative) Using the table convention ....................................................................................... 154
ANNEX C (informative) Change log............................................................................................................... 155
Bibliography .................................................................................................................................................. 169

Tables

<table>
  <tr><th>Table</th><th>Description</th><th>Page</th></tr>
  <tr><td>Table 1</td><td>SMBIOS 2.1 (32-bit) Entry Point structure</td><td>25</td></tr>
  <tr><td>Table 2</td><td>SMBIOS 3.0 (64-bit) Entry Point structure</td><td>27</td></tr>
  <tr><td>Table 3</td><td>Structure header format description</td><td>29</td></tr>
  <tr><td>Table 4</td><td>Required structures and data</td><td>30</td></tr>
  <tr><td>Table 5</td><td>Relationship between SMBIOS fields and CIM MOF properties</td><td>31</td></tr>
  <tr><td>Table 6</td><td>BIOS Information (Type 0) structure</td><td>32</td></tr>
  <tr><td>Table 7</td><td>BIOS Characteristics</td><td>34</td></tr>
  <tr><td>Table 8</td><td>BIOS Characteristics Extension Byte 1</td><td>36</td></tr>
  <tr><td>Table 9</td><td>BIOS Characteristics Extension Byte 2</td><td>36</td></tr>
  <tr><td>Table 10</td><td>System Information (Type 1) structure</td><td>37</td></tr>
  <tr><td>Table 11</td><td>UUID byte order and RFC4122 field names</td><td>38</td></tr>
  <tr><td>Table 12</td><td>System: Wake-up Type field</td><td>38</td></tr>
  <tr><td>Table 13</td><td>Baseboard (or Module) Information (Type 2) structure</td><td>39</td></tr>
  <tr><td>Table 14</td><td>Baseboard: feature flags</td><td>40</td></tr>
  <tr><td>Table 15</td><td>Baseboard: Board Type</td><td>40</td></tr>
  <tr><td>Table 16</td><td>System Enclosure or Chassis (Type 3) structure</td><td>41</td></tr>
  <tr><td>Table 17</td><td>System Enclosure or Chassis Types</td><td>42</td></tr>
  <tr><td>Table 18</td><td>System Enclosure or Chassis States</td><td>44</td></tr>
  <tr><td>Table 19</td><td>System Enclosure or Chassis Security Status field</td><td>44</td></tr>
  <tr><td>Table 20</td><td>System Enclosure or Chassis: Contained Elements</td><td>45</td></tr>
  <tr><td>Table 21</td><td>Processor Information (Type 4) structure</td><td>45</td></tr>
  <tr><td>Table 22</td><td>Processor Information: Processor Type field</td><td>49</td></tr>
  <tr><td>Table 23</td><td>Processor Information: Processor Family field</td><td>49</td></tr>
  <tr><td>Table 24</td><td>Processor Information: Voltage field</td><td>57</td></tr>
  <tr><td>Table 25</td><td>Processor Information: Processor Upgrade field</td><td>57</td></tr>
  <tr><td>Table 26</td><td>Examples of Core Count and Core Count 2 use</td><td>60</td></tr>
  <tr><td>Table 27</td><td>Processor Characteristics</td><td>61</td></tr>
  <tr><td>Table 28</td><td>Memory Controller Information (Type 5, Obsolete) structure</td><td>62</td></tr>
</table>
246 Table 29 – Memory Controller Error Detecting Method field ................................................................. 63
247 Table 30 – Memory Controller Error Correcting Capability field ..................................................... 63
248 Table 31 – Memory Controller Information: Interleave Support field ............................................. 64
249 Table 32 – Memory Controller Information: Memory Speeds Bit field ........................................... 64
250 Table 33 – Memory Module Information (Type 6, Obsolete) structure .......................................... 64
251 Table 34 – Memory Module Information: Memory Types ............................................................... 65
252 Table 35 – Memory Module Information: Memory Size field ....................................................... 66
253 Table 36 – Cache Information (Type 7) structure ........................................................................... 68
254 Table 37 – Cache Information: SRAM Type field ........................................................................... 70
255 Table 38 – Cache Information: Error Correction Type field ............................................................ 71
256 Table 39 – Cache Information: System Cache Type Field ............................................................... 71
257 Table 40 – Cache Information: Associativity field .......................................................................... 72
258 Table 41 – Port Connector Information (Type 8) structure ............................................................ 72
259 Table 42 – Port Information: Connector Types Field ..................................................................... 73
260 Table 43 – Port Types field ........................................................................................................... 74
261 Table 44 – System Slots (Type 9) structure .................................................................................. 75
262 Table 45 – System Slots: Slot Type field ...................................................................................... 77
263 Table 46 – System Slots: Slot Width field .................................................................................... 79
264 Table 47 – System Slots: Current Usage field ............................................................................... 80
265 Table 48 – System Slots: Slot Length field ................................................................................... 80
266 Table 49 – System Slots: Slot ID .................................................................................................... 81
267 Table 50 – Slot Characteristics 1 field .......................................................................................... 81
268 Table 51 – Slot Characteristics 2 .................................................................................................. 81
269 Table 52 – CXL support ................................................................................................................ 82
270 Table 53 – System Slots: Peer Segment/Bus/Device/Function/Width Groups ......................... 82
271 Table 54 – System Slots — Slot Height ........................................................................................ 83
272 Table 55 – On Board Devices Information (Type 10, Obsolete) structure ..................................... 84
273 Table 56 – Onboard Device Types ................................................................................................ 84
274 Table 57 – OEM Strings (Type 11) structure ............................................................................... 85
275 Table 58 – System Configuration Options (Type 12) structure .................................................... 85
276 Table 59 – BIOS Language Information (Type 13) structure ........................................................ 85
277 Table 60 – Group Associations (Type 14) structure .................................................................... 87
278 Table 61 – System Event Log (Type 15) structure ....................................................................... 88
279 Table 62 – Supported Event Log Type Descriptors ....................................................................... 90
280 Table 63 – Access Method Address: DWORD layout..................................................................... 92
281 Table 64 – Event Log organization ............................................................................................... 92
282 Table 65 – Log Header format ....................................................................................................... 92
283 Table 66 – Log Header Type 1 format .......................................................................................... 92
284 Table 67 – Log Record format ...................................................................................................... 94
285 Table 68 – Event Log types ........................................................................................................... 94
286 Table 69 – Event Log Variable Data Format Type ....................................................................... 95
287 Table 70 – POST Results Bitmap .................................................................................................. 96
288 Table 71 – System management types ........................................................................................ 97
289 Table 72 – Physical Memory Array (Type 16) structure ............................................................... 98
290 Table 73 – Memory Array: Location field .................................................................................... 99
291 Table 74 – Memory Array: Use field .......................................................................................... 100
292 Table 75 – Memory Array: Error Correction Types field ............................................................... 100
293 Table 76 – Memory Device (Type 17) structure ....................................................................... 102
294 Table 77 – Memory Device: Form Factor field .................................................................................. 105
295 Table 78 – Memory Device: Type ..................................................................................................... 106
296 Table 79 – Memory Device: Type Detail field ................................................................................. 107
297 Table 80 – Memory Device: Memory Technology field ................................................................. 108
298 Table 81 – Memory Device: Memory Operating Mode Capability .................................................. 108
299 Table 82 – 32-Bit Memory Error Information (Type 18) structure .................................................. 111
300 Table 83 – Memory Error: Error Type field .................................................................................... 112
301 Table 84 – Memory Error: Error Granularity field ......................................................................... 112
302 Table 85 – Memory Error: Error Operation field............................................................................. 113
303 Table 86 – Memory Array Mapped Address (Type 19) structure .................................................. 113
304 Table 87 – Memory Device Mapped Address (Type 20) structure .................................................. 114
305 Table 88 – Built-in Pointing Device (Type 21) structure............................................................... 116
306 Table 89 – Pointing Device: Type field .......................................................................................... 116
307 Table 90 – Pointing Device: Interface field ..................................................................................... 117
308 Table 91 – Portable Battery (Type 22) structure .......................................................................... 117
309 Table 92 – Portable Battery: Device Chemistry field ..................................................................... 119
310 Table 93 – System Reset (Type 23) structure ............................................................................... 119
311 Table 94 – Hardware Security (Type 24) structure ....................................................................... 120
312 Table 95 – System Power Controls (Type 25) structure ................................................................ 121
313 Table 96 – Voltage Probe (Type 26) structure .............................................................................. 122
314 Table 97 – Voltage Probe: Location and Status fields .................................................................... 123
315 Table 98 – Cooling Device (Type 27) structure .......................................................................... 123
316 Table 99 – Cooling Device: Device Type and Status fields ............................................................ 124
317 Table 100 – Temperature Probe (Type 28) structure .................................................................. 125
318 Table 101 – Temperature Probe: Location and Status field ........................................................... 126
319 Table 102 – Electrical Current Probe (Type 29) structure ............................................................. 126
320 Table 103 – Current Probe: Location and Status field .................................................................. 127
321 Table 104 – Out-of-Band Remote Access (Type 30) structure ..................................................... 128
322 Table 105 – System Boot Information (Type 32) structure .......................................................... 128
323 Table 106 – System boot status ................................................................................................... 129
324 Table 107 – 64-Bit Memory Error Information (Type 33) structure ............................................. 130
325 Table 108 – Management Device (Type 34) structure................................................................ 130
326 Table 109 – Management Device: Type field ............................................................................... 131
327 Table 110 – Management Device: Address Type field .................................................................. 131
328 Table 111 – Management Device Component (Type 35) structure ............................................. 132
329 Table 112 – Management Device Threshold Data (Type 36) structure ....................................... 132
330 Table 113 – Memory Channel (Type 37) structure ..................................................................... 133
331 Table 114 – Memory Channel: Channel Type field ....................................................................... 133
332 Table 115 – IPMI Device Information (Type 38) Structure............................................................ 134
333 Table 116 – IPMI Device Information: BMC Interface Type field .................................................. 135
334 Table 117 – System Power Supply (Type 39) structure ................................................................ 136
335 Table 118 – Power supply characteristics ..................................................................................... 137
336 Table 119 – Additional Information (Type 40) structure................................................................ 137
337 Table 120 – Additional Information Entry format........................................................................... 138
338 Table 121 – Onboard Devices Extended Information (Type 41) structure.................................... 139
339 Table 122 – Onboard Device Types field..................................................................................... 140
340 Table 123 – Management Controller Host Interface (Type 42) structure..................................... 141
341 Table 124 – Protocol Record Data Format .................................................................................... 142
Table 125 - Management Controller Host Interface Types ................................................................. 142
Table 126 - Management Controller Host Interface Protocol Types .................................................. 142
Table 127 – TPM Device (Type 43) structure ..................................................................................... 143
Table 128 – TPM Device Characteristics............................................................................................ 143
Table 129 – Processor Additional Information (Type 44) structure.................................................. 144
Table 130 – Processor-Specific Block Format ................................................................................... 144
Table 131 – Processor Architecture Types ........................................................................................ 144
Table 132 – Firmware Inventory Information (Type 45) structure ..................................................... 145
Table 133 – Version Formats ............................................................................................................. 147
Table 134 – Firmware ID Formats .................................................................................................... 147
Table 135 – Firmware Inventory Characteristics ............................................................................... 148
Table 136 – Firmware Inventory State Information ............................................................................. 148
Table 137 – String Property (Type 46) structure .............................................................................. 149
Table 138 – String Property IDs....................................................................................................... 149
Table 139 – Inactive (Type 126) structure ....................................................................................... 149
Table 140 – End-of-Table (Type 127) structure ................................................................................ 150
Foreword

The System Management BIOS (SMBIOS) Reference Specification (DSP0134) was prepared by the SMBIOS Working Group.

DMTF is a not-for-profit association of industry members dedicated to promoting enterprise and systems management and interoperability. For information about the DMTF, see http://www.dmtf.org.

Acknowledgments

The DMTF acknowledges the following individuals for their contributions to this specification:

    • Michael Anderson – Microsoft
    • Kimon Berlin – HP
    • Patrick Caporale, Lenovo
    • Darren Cepulis – HP
    • Sai Chaganty – Intel
    • Richard Chan – Dell
    • Abner Chang – Hewlett Packard Enterprise
    • Gilbert Chen – Hewlett Packard Enterprise
    • Philip Chidester – AMD
    • Barbara Craig – Hewlett Packard Enterprise
    • Lowell Dennis – Dell
    • Kevin Depew – Hewlett Packard Enterprise
    • Jeremy Duke – Intel
    • Samer El-Haj-Mahmoud – ARM
    • Fred Jair – AMD
    • Garrett Kirkendall – AMD
    • Chao Li – Loongson
    • Yi Li – Huawei
    • Paul Montgomery – AMD
    • Girish Prakash – Dell
    • Michael Raineri – Dell
    • Karl Rasmussen – AMD
    • Gopinatth Selvaraje – Intel
    • Tom Slaight – Intel
    • Sharon Smith – Intel
    • Jonathan Stern – Centaur
    • Perry G. Vincent – Intel
•    Gail Woodland – IBM
•    Frank Wu – Hewlett Packard Enterprise
•    Qing Yang – Alibaba
Introduction

Continuing the DMTF's mission of leading the development of management standards for distributed desktop, network, enterprise, and Internet environments, the System Management BIOS Reference Specification addresses how motherboard and system vendors present management information about their products in a standard format by extending the BIOS interface on Intel architecture systems. The information is intended to allow generic instrumentation to deliver this data to management applications that use CIM (the WBEM data model) or direct access and eliminates the need for error prone operations such as probing system hardware for presence detection.

This specification is intended to provide enough information for BIOS developers to implement the necessary extensions to allow their product's hardware and other system-related information to be accurately determined by users of the defined interfaces.

This specification is also intended to provide enough information for developers of management instrumentation to develop generic routines for translating from SMBIOS format to the format used by their chosen management technology, whether it is a DMTF technology such as CIM, or another technology, such as SNMP. To support this translation for DMTF technologies, sections of this specification describe the CIM classes intended to convey the information retrieved from an SMBIOS-compatible system through the interfaces described in this document.

NOTE    The DMTF's SMBIOS Working Group controls changes to this document; change requests should be submitted to mailto:smbios@dmtf.org. See http://www.dmtf.org/standards/smbios for the most recent version of this document.

Document conventions

Typographical conventions

The following typographical conventions are used in this document:

• All numbers specified in this document are in decimal format unless otherwise indicated. A number followed by the letter 'h' indicates hexadecimal format; a number followed by the letter 'b' indicates binary format.

EXAMPLE:    The values 10, 0Ah, and 1010b are equivalent.

• Any value not listed in an enumerated list is reserved for future assignment by the DMTF; see clause 5.2.2 for more information.

• Most of the enumerated values defined in this specification simply track the like values specified by the DMTF within CIM classes. Enumerated values that are controlled by the DMTF are identified within their respective subclause; additional values for these fields are assigned by the DMTF; see 6.3 for more information.

• Code samples use a fixed font highlighted in gray.

Document version number conventions

Beginning with version 2.3.1 of this document, the document's version number is specified in a major.minor[.docrev] format. The addition of docrev enables document updates to keep current with hardware technology without causing implementations to continually "chase" a specification version.

• The major value of the document version increments by one whenever a major interface change is introduced. Looking back, the value should have been incremented in the transition from version 2.0 to version 2.1 because the table-based method was a major interface change.
• The minor value of the document version either resets to zero if the major value increments, or increments by one if a change in implementation requirements is introduced within the same major version (for example, the addition of a new required structure or structure field, or the new definition of a previously reserved bit).

• The docrev value of the document version either resets to zero if either the major or minor value increments, or increments by one each time this document is updated. Extending an existing enumeration with a new value is an example of when only updating the docrev is required. This value does not factor into the specification version; an implementation based on document version 2.3 complies with specification version 2.3, as does an implementation based on document version 2.3.11.

• A docrev value of 0 displays as blank (that is, 2.4 instead of 2.4.0).

If these conventions were in place when version 2.0 of the specification was released, they would have been applied to specification versions 2.1 through 2.3 as follows:

<table>
  <tr>
    <th>Specification Version</th>
    <th>Would Have Been ...</th>
    <th>Rationale</th>
  </tr>
  <tr>
    <td>2.1</td>
    <td>3.0</td>
    <td>The addition of the table-based method constitutes a major interface change.</td>
  </tr>
  <tr>
    <td>2.2</td>
    <td>3.1</td>
    <td>The table-based method was made a requirement for compliance.</td>
  </tr>
  <tr>
    <td>2.3</td>
    <td>3.2</td>
    <td>A minimum set of structures was made a requirement for compliance.</td>
  </tr>
</table>
452
453
454
455
System Management BIOS (SMBIOS) Reference Specification

1 Scope
The System Management BIOS (SMBIOS) Reference Specification addresses how motherboard and system vendors present management information about their products in a standard format by extending the BIOS interface on Intel architecture systems. The information is intended to allow generic instrumentation to deliver this data to management applications that use CIM (the WBEM data model) or direct access and eliminates the need for error prone operations like probing system hardware for presence detection.

1.1 Supported processor architectures
This specification was originally designed for Intel® processor architecture systems. The following processor architectures are now supported:
  • IA-32 (x86),
  • x64 (x86-64, Intel64, AMD64, EM64T),
  • Intel® Itanium® architecture,
  • 32-bit ARM (Aarch32),
  • 64-bit ARM (Aarch64),
  • RISC-V 32 (RV32),
  • RISC-V 64 (RV64),
  • RISC-V 128 (RV128)
  • 32-bit LoongArch (LoongArch32)
  • 64-bit LoongArch (LoongArch64)

This specification may be compatible with other processor architectures, but support has not been explicitly targeted.

2 Normative references
The following referenced documents are indispensable for the application of this document. For dated or versioned references, only the edition cited (including any corrigenda or DMTF update versions) applies. For references without a date or version, the latest published edition of the referenced document (including any corrigenda or DMTF update versions) applies.

ACPI, Advanced Configuration and Power Interface Specification
https://uefi.org/acpi/specs

Arm Limited, ARMv7-A Reference Manual
https://developer.arm.com/documentation/ddi0406/latest/

Arm Limited, Arm Architecture Reference Manual for A-profile architecture
https://developer.arm.com/documentation/ddi0487/latest/
Arm Limited, Arm SMC Calling Convention Specification
https://developer.arm.com/architectures/system-architectures/software-standards/smccc

Boot Integrity Services API, Version 1.0+bis37, 31 August 1999,
http://sourceforge.net/projects/bis

DMTF DSP0004, CIM Infrastructure Specification 2.6,
http://www.dmtf.org/sites/default/files/standards/documents/DSP0004_2.6.0_0.pdf

DMTF DSP0200, CIM Operations over HTTP 1.3,
http://www.dmtf.org/sites/default/files/standards/documents/DSP0200_1.3.1.pdf

DMTF DSP0239, Management Component Transport Protocol (MCTP) IDs and Codes 1.4.0,
http://www.dmtf.org/standards/published_documents/DSP0239_1.4.01.pdf

DMTF DSP0246, Redfish Resource and Schema Guide, ver 2021.1
https://www.dmtf.org/sites/default/files/standards/documents/DSP2046_2021.1.pdf

DMTF DSP0266, Redfish Specification
https://www.dmtf.org/sites/default/files/standards/documents/DSP0266_1.13.0.pdf

DMTF DSP0270, Redfish Host Interface Specification 1.3.0,
http://www.dmtf.org/standards/published_documents/DSP0270_1.3.0.pdf

DMTF DSP1001, Management Profile Specification Usage Guide 1.0,
http://www.dmtf.org/sites/default/files/standards/documents/DSP1001_1.0.1.pdf

DMTF, CIM Schema, Version 2.54.0, 26 October 2020,
http://www.dmtf.org/standards/cim/

IETF RFC4122, A Universally Unique IDentifier (UUID) URN Namespace, The Internet Society, July 2005, http://www.ietf.org/rfc/rfc4122.txt

Intel, Intelligent Platform Management Interface (IPMI) Interface Specification, Version 2.0, February 12 2004, http://developer.intel.com/design/servers/ipmi/spec.htm

ISO/IEC Directives, Part 2, Rules for the structure and drafting of International Standards,
http://isotc.iso.org/livelink/livelink.exe?func=ll&objld=4230456&objAction=browse&sort=subtype

ISO 639-1:2002, Codes for the representation of names of languages — Part 1: Alpha-2 code
A list of codes is available at http://www.loc.gov/standards/iso639-2/php/code_list.php

ISO 3166-1, Codes for the representation of names of countries and their subdivisions – Part 1: Country codes
A list of codes is available at http://www.iso.org/iso/country_names_and_code_elements

JEDEC JEP106BB, JEDEC Standard Manufacturers Identification Code, June 2020,
https://www.jedec.org/standards-documents/docs/jep-106ab

Loongson Technology Corporation Limited, LoongArch Reference Manual - Volume 1: Basic Architecture, Version 1.0, https://loongson.github.io/LoongArch-Documentation/README-EN.html

Microsoft, PCI IRQ Routing Table Specification, Version 1.0, February 27, 1996

Microsoft, Plug and Play BIOS Specification, Version 1.0A, May 5, 1994

Microsoft, Simple Boot Flag Specification, Version 2.1, 28 January 2005,
http://uefi.org/acpi
PCI SIG, PCI Firmware Specification,
http://www.pcisig.com/specifications/conventional/pci_firmware

Phoenix Technologies, Ltd., BIOS Boot Specification, Version 1.01, 11 January 1996,
A copy is available at http://www.scs.stanford.edu/nyu/04fa/lab/specsbbs101.pdf

Phoenix Technologies, Ltd., “El Torito” Bootable CD-ROM Format Specification, Version 1.0, January 25 1995, http://download.intel.com/support/motherboards/desktop/sb/specscdrom.pdf

RISC-V Organization, the RISC-V Instruction Set Manual Volume I: User-Level ISA Version 2.2, https://riscv.org/specifications/

RISC-V Organization, the RISC-V Instruction Set Manual Volume II: Privileged Architecture Version 1.10, https://riscv.org/specifications/

SBS, Smart Battery Data Specification, Version 1.1, 15 December 1998, http://www.sbs-forum.org/specs/

SNIA, SFF-TA-1006, Specification for Enterprise and Datacenter 1U Short SSD Form Factor (E1.S), Rev 1.4 March 27, 2020 http://members.snia.org/document/dl/26956

SNIA, SFF-TA-1007, Specification for Enterprise and Datacenter 1U Long SSD Form Factor (E1.L), Rev 1.1 March 11, 2019 https://members.snia.org/document/dl/26644

SNIA, SFF-TA-1008, Specification for Enterprise and Datacenter SSD 3" Form Factor, Revision 1.0 March 30, 2018 http://members.snia.org/document/dl/26716

TCG, TPM Main Specification, Level 2, Version 1.2, http://www.trustedcomputinggroup.org/tpm-main-specification/

TCG, Trusted Platform Module Library Specification, Family "2.0", http://www.trustedcomputinggroup.org/tpm-library-specification/

TCG, TCG Vendor ID Registry, http://www.trustedcomputinggroup.org/vendor-id-registry/

UEFI, Unified Extensible Firmware Interface (UEFI) Specification, http://www.uefi.org/specifications

UEFI, UEFI Platform Initialization (PI) Specification, http://www.uefi.org/specifications

3 Terms and definitions

In this document, some terms have a specific meaning beyond the normal English meaning. Those terms are defined in this clause.

The terms "shall" ("required"), "shall not," "should" ("recommended"), "should not" ("not recommended"), "may," "need not" ("not required"), "can" and "cannot" in this document are to be interpreted as described in ISO/IEC Directives, Part 2, Clause 7. The terms in parenthesis are alternatives for the preceding term, for use in exceptional cases when the preceding term cannot be used for linguistic reasons. Note that ISO/IEC Directives, Part 2, Clause 7 specifies additional alternatives. Occurrences of such additional alternatives shall be interpreted in their normal English meaning.
The terms "clause," "subclause," "paragraph," and "annex" in this document are to be interpreted as described in ISO/IEC Directives, Part 2, Clause 6.

The terms "normative" and "informative" in this document are to be interpreted as described in ISO/IEC Directives, Part 2, Clause 3. In this document, clauses, subclauses, or annexes labeled "(informative)" do not contain normative content. Notes and examples are always informative elements.

In tables, the meaning “unknown” is used to indicate that the SMBIOS producer is unable to determine which value to use. The meaning “other” is used to indicate that the SMBIOS producer knows what the property is, but there is no associated value in the table.

The terms defined in DSP0004, DSP0200, and DSP1001 apply to this document. The following additional terms are used in this document.

4 Symbols and abbreviated terms

The abbreviations defined in DSP0004, DSP0200, and DSP1001 apply to this document. The following additional abbreviations are used in this document.

4.1 AC Alternating Current

4.2 ACPI Advanced Configuration and Power Interface

4.3 AGP Accelerated Graphics Port

4.4 APM Advanced Power Management

4.5 ASCII American Standard Code for Information Interchange

4.6 ATA Advanced Technology Attachment

4.7 ATAPI ATA Packet Interface

4.8 BCD Binary-Coded Decimal
4.9
BIOS
Basic Input/Output System

4.10
BMC
Baseboard Management Controller

4.11
CGA
Color Graphics Array

4.12
CIM
Common Information Model

4.13
CMOS
Complementary Metal-Oxide Semiconductor. "CMOS" is commonly used as a shorthand for "CMOS RAM", the non-volatile RAM used on industry-standard PCs.

4.14
CPU
Central Processing Unit

4.15
CRC
Cyclic Redundancy Check

4.16
DDC
Display Data Channel

4.17
DDR
Double Data Rate SDRAM

4.18
DIMM
Dual In-line Memory Module

4.19
DMA
Direct Memory Access

4.20
DMI
Desktop Management Interface

4.21
DRAM
Dynamic RAM
4.22
DSP
Digital Signal Processing

4.23
ECC
Error Checking and Correction

4.24
EDD
Enhanced Disk Drive

4.25
EDO
Extended Data Out

4.26
EEPROM
Electrically Erasable PROM

4.27
EISA
Extended Industry-Standard Architecture

4.28
EPS
Entry Point Structure

4.29
ESCD
Extended System Configuration Data

4.30
FDC
Floppy Drive Controller

4.31
FIFO
First In, First Out

4.32
GPNV
General-Purpose NVRAM

4.33
I2O
Intelligent Input/Output

4.34
IEPS
Intermediate Entry Point Structure
4.35
IO
Input/Output

4.36
IRQ
Interrupt Request

4.37
ISA
Industry Standard Architecture

4.38
LIF
Low Insertion Force

4.39
LSB
Least-Significant Bit

4.40
MCA
Micro Channel Architecture

4.41
MOF
Managed Object Format

4.42
MSB
Most Significant Bit

4.43
NMI
Non-Maskable Interrupt

4.44
NV
Non-Volatile

4.45
NVRAM
Non-Volatile RAM

4.46
OEM
Original Equipment Manufacturer

4.47
OS
Operating System
4.48
PATA
Parallel ATA

4.49
PCI
Peripheral Component Interconnect

4.50
PCIe
Peripheral Component Interconnect Express (PCI Express)

4.51
PCMCIA
Personal Computer Memory Card International Association

4.52
PME
Power Management Event

4.53
PNP
Plug-And-Play

4.54
POST
Power-On Self-Test

4.55
PROM
Programmable ROM

4.56
PXE
Pre-boot Execution Environment

4.57
RAID
Redundant Array of Inexpensive Disks

4.58
RAM
Random-Access Memory

4.59
ROM
Read-Only Memory

4.60
RPM
Revolutions per Minute
4.61
RTC
Real-Time Clock

4.62
SAS
Serial-Attached SCSI

4.63
SATA
Serial ATA

4.64
SCSI
Small Computer System Interface

4.65
SDRAM
Synchronous DRAM

4.66
SIMM
Single In-line Memory Module

4.67
SKU
Stock-Keeping Unit

4.68
SMBIOS
System Management BIOS

4.69
SMBus
System Management Bus

4.70
SRAM
Static RAM

4.71
UEFI
Unified Extensible Firmware Interface

4.72
UPS
Uninterruptible Power Supply

4.73
USB
Universal Serial Bus
4.74
UUID
Universally Unique Identifier

4.75
VESA
Video Electronics Standards Association

4.76
VL-VESA
VESA Video Local Bus

4.77
ZIF
Zero Insertion Force

5 Accessing SMBIOS information

5.1 General

The only access method defined for the SMBIOS structures is a table-based method, defined in version 2.1 of this specification. It provides the SMBIOS structures as a packed list of data referenced by a table entry point.

NOTE The Plug-and-Play function interface was deprecated in version 2.3.2 of this specification. It was completely removed in version 2.7.

NOTE The Entry Point Structure and all SMBIOS structures assume a little-endian ordering convention unless explicitly specified otherwise, such as multibyte numbers (WORD, DWORD, and so on). These structures are stored with the low-order byte at the lowest address and the high-order byte at the highest address.

5.2 Table convention

The table convention allows the SMBIOS structures to be accessed under 32-bit and 64-bit protected-mode operating systems, such as Microsoft® Windows XP®, Microsoft® Windows Server®, or Linux®. This convention provides a searchable entry-point structure (which can be queried on EFI-based systems) that contains a pointer to the packed SMBIOS structures.

The original SMBIOS 2.1 (32-bit) entry point, described in clause 5.2.1, allows the SMBIOS structure table to reside anywhere in 32-bit physical address space (that is, fewer than 4 GB).

The SMBIOS 3.0 (64-bit) entry point, described in clause 5.2.2, allows the SMBIOS structure table to reside anywhere in 64-bit memory.

An implementation may provide either the 32-bit entry point or the 64-bit entry point, or both. For compatibility with existing SMBIOS parsers, an implementation should provide the 32-bit entry point.

If an implementation provides both a 32-bit and a 64-bit entry point, they must both report the same SMBIOS major.minor specification version, and if they point to distinct SMBIOS structure tables, the 32-bit table must be a consistent subset of the 64-bit table: for any structure type (between 0 and 125) that exists in the 32-bit table, there must be a corresponding structure in the 64-bit table. The 64-bit table may contain structure types not found in the 32-bit table.

See ANNEX B for pseudo-code using this convention.

NOTE 1 The table convention is required for SMBIOS version 2.2 and later implementations.
NOTE 2 The information that is present in the table-based structures is boot-time static, and SMBIOS consumers should not expect the information to be updated during normal system operations, except for the Log Change Token if implemented (see 7.16).

5.2.1 SMBIOS 2.1 (32-bit) Entry Point

The 32-bit SMBIOS Entry Point Structure is described in Table 1.

On non-UEFI systems, the 32-bit SMBIOS Entry Point structure, can be located by application software by searching for the anchor-string on paragraph (16-byte) boundaries within the physical memory address range 000F0000h to 000FFFFFh. This entry point encapsulates an intermediate anchor string that is used by some existing DMI browsers.

On UEFI-based systems, the SMBIOS Entry Point structure can be located by looking in the EFI Configuration Table for the SMBIOS GUID (SMBIOS_TABLE_GUID, {EB9D2D31-2D88-11D3-9A16-0090273FC14D}) and using the associated pointer. See section 4.6 of the UEFI Specification for details. See section 2.3 of the UEFI Specification for how to report the containing memory type.

NOTE While the SMBIOS Major and Minor Versions (offsets 06h and 07h) currently duplicate the information that is present in the SMBIOS BCD Revision (offset 1Eh), they provide a path for future growth in this specification. The BCD Revision, for example, provides only a single digit for each of the major and minor version numbers.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Anchor String</td>
    <td>4 BYTES</td>
    <td>_SM_, specified as four ASCII characters (5F 53 4D 5F).</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Entry Point Structure Checksum</td>
    <td>BYTE</td>
    <td>Checksum of the Entry Point Structure (EPS)<br>This value, when added to all other bytes in the EPS, results in the value 00h (using 8-bit addition calculations). Values in the EPS are summed starting at offset 00h, for Entry Point Length bytes.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Entry Point Length</td>
    <td>BYTE</td>
    <td>Length of the Entry Point Structure, starting with the Anchor String field, in bytes, currently 1Fh<br><br>NOTE: This value was incorrectly stated in version 2.1 of this specification as 1Eh. Because of this, there might be version 2.1 implementations that use either the 1Eh or the 1Fh value, but version 2.2 or later implementations must use the 1Fh value.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>SMBIOS Major Version</td>
    <td>BYTE</td>
    <td>Major version of this specification implemented in the table structures (for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1)</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>SMBIOS Minor Version</td>
    <td>BYTE</td>
    <td>Minor version of this specification implemented in the table structures (for example, the value is 16h for revision 10.22 and 01h for revision 2.1)</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Maximum Structure Size</td>
    <td>WORD</td>
    <td>Size of the largest SMBIOS structure, in bytes, and encompasses the structure’s formatted area and text strings</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Entry Point Revision</td>
    <td>BYTE</td>
    <td>EPS revision implemented in this structure and identifies the formatting of offsets 0Bh to 0Fh as follows:<br>00h Entry Point is based on SMBIOS 2.1 definition; formatted area is reserved and set to all 00h.<br>01h-FFh Reserved for assignment by this specification</td>
  </tr>
  <tr>
    <td>0Bh - 0Fh</td>
    <td>Formatted Area</td>
    <td>5 BYTES</td>
    <td>Value present in the Entry Point Revision field defines the interpretation to be placed upon these 5 bytes</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>10h</td>
    <td>Intermediate Anchor String</td>
    <td>5 BYTES</td>
    <td>_DMI_, specified as five ASCII characters (5F 44 4D 49 5F).<br>NOTE: This field is paragraph-aligned, to allow legacy DMI browsers to find this entry point within the SMBIOS Entry Point Structure.</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Intermediate Checksum</td>
    <td>BYTE</td>
    <td>Checksum of Intermediate Entry Point Structure (IEPS).<br>This value, when added to all other bytes in the IEPS, results in the value 00h (using 8-bit addition calculations). Values in the IEPS are summed starting at offset 10h, for 0Fh bytes.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>Structure Table Length</td>
    <td>WORD</td>
    <td>Total length of SMBIOS Structure Table, pointed to by the Structure Table Address, in bytes</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>Structure Table Address</td>
    <td>DWORD</td>
    <td>32-bit physical starting address of the read-only SMBIOS Structure Table, which can start at any 32-bit address<br>This area contains all of the SMBIOS structures fully packed together. These structures can then be parsed to produce exactly the same format as that returned from a Get SMBIOS Structure function call.</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>Number of SMBIOS Structures</td>
    <td>WORD</td>
    <td>Total number of structures present in the SMBIOS Structure Table<br>This is the value returned as NumStructures from the Get SMBIOS Information function.</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>SMBIOS BCD Revision</td>
    <td>BYTE</td>
    <td>Indicates compliance with a revision of this specification<br>It is a BCD value where the upper nibble indicates the major version and the lower nibble the minor version. For revision 2.1, the returned value is 21h. If the value is 00h, only the Major and Minor Versions in offsets 6 and 7 of the Entry Point Structure provide the version information.</td>
  </tr>
</table>

5.2.2 SMBIOS 3.0 (64-bit) Entry Point

The 64-bit SMBIOS Entry Point Structure is described in Table 2.

On non-UEFI systems, the 64-bit SMBIOS Entry Point structure can be located by application software by searching for the anchor-string on paragraph (16-byte) boundaries within the physical memory address range 000F0000h to 000FFFFFh.

On UEFI-based systems, the SMBIOS Entry Point structure can be located by looking in the EFI Configuration Table for the SMBIOS 3.x GUID (SMBIOS3_TABLE_GUID, {F2FD1544-9794-4A2C-992E-E5BBCF20E394}) and using the associated pointer. See section 4.6 of the UEFI Specification for details. See section 2.3 of the UEFI Specification for how to report the containing memory type.
Table 2- SMBIOS 3.0 (64-bit) Entry Point structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Anchor String</td>
    <td>5 BYTEs</td>
    <td>_SM3_, specified as five ASCII characters (5F 53 4D 33 5F).</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Entry Point Structure Checksum</td>
    <td>BYTE</td>
    <td>Checksum of the Entry Point Structure (EPS)<br>This value, when added to all other bytes in the EPS, results in the value 00h (using 8-bit addition calculations). Values in the EPS are summed starting at offset 00h, for Entry Point Length bytes.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Entry Point Length</td>
    <td>BYTE</td>
    <td>Length of the Entry Point Structure, starting with the Anchor String field, in bytes, currently 18h</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>SMBIOS Major Version</td>
    <td>BYTE</td>
    <td>Major version of this specification implemented in the table structures (for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1)</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>SMBIOS Minor Version</td>
    <td>BYTE</td>
    <td>Minor version of this specification implemented in the table structures (for example, the value is 16h for revision 10.22 and 01h for revision 2.1)</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>SMBIOS Docrev</td>
    <td>BYTE</td>
    <td>Identifies the docrev of this specification implemented in the table structures (for example, the value is 00h for revision 10.22.0 and 01h for revision 2.7.1).</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Entry Point Revision</td>
    <td>BYTE</td>
    <td>EPS revision implemented in this structure and identifies the formatting of offsets 0Bh and beyond as follows:<br>00h Reserved for assignment by this specification<br>01h Entry Point is based on SMBIOS 3.0 definition.<br>02h-FFh Reserved for assignment by this specification; offsets 0Ch-17h are defined per revision 01h</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Reserved</td>
    <td>BYTE</td>
    <td>Reserved for assignment by this specification, set to 0</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Structure table maximum size</td>
    <td>DWORD</td>
    <td>Maximum size of SMBIOS Structure Table, pointed to by the Structure Table Address, in bytes. The actual size is guaranteed to be less or equal to the maximum size.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Structure table address</td>
    <td>QWORD</td>
    <td>The 64-bit physical starting address of the read-only SMBIOS Structure Table, which can start at any 64-bit address. This area contains all of the SMBIOS structures fully packed together.</td>
  </tr>
</table>

6 SMBIOS structures

The total number of structures can be obtained from the SMBIOS Entry Point Structure (see 5.2). The System Information is presented to an application as a set of structures that are obtained by traversing the SMBIOS structure table referenced by the SMBIOS Entry Point Structure (see 5.2).

6.1 Structure standards

Each SMBIOS structure has a formatted section and an optional unformed section. The formatted section of each structure begins with a 4-byte header. Remaining data in the formatted section is determined by the structure type, as is the overall length of the formatted section.

6.1.1 Structure evolution and usage guidelines

As the industry evolves, the structures defined in this specification will evolve. To ensure that the evolution occurs in a nondestructive fashion, the following guidelines must be followed:
• If a new field is added to an existing structure, that field is added at the end of the formatted area of that structure and the structure’s Length field is increased by the new field’s size.

• Any software that interprets a structure shall use the structure’s Length field to determine the formatted area size for the structure rather than hard-coding or deriving the Length from a structure field.

• Each structure shall be terminated by a double-null (0000h), either directly following the formatted area (if no strings are present) or directly following the last string. This includes system- and OEM-specific structures and allows upper-level software to easily traverse the structure table. (See structure-termination examples later in this clause.)

• The unformed section of the structure is used for passing variable data such as text strings; see 6.1.3 for more information.

• When an enumerated field’s values are controlled by the DMTF, new values can be used as soon as they are defined by the DMTF without requiring an update to this specification.

• Starting with version 2.3, each SMBIOS structure type has a minimum length — enabling the addition of new, but optional, fields to SMBIOS structures. In no case shall a structure’s length result in a field being less than fully populated. For example, a Voltage Probe structure with Length of 15h is invalid because the Nominal Value field would not be fully specified.

• Software that interprets a structure field must verify that the structure’s length is sufficient to encompass the optional field; if the length is insufficient, the optional field’s value is Unknown. For example, if a Voltage Probe structure has a Length field of 14h, the probe’s Nominal Value is Unknown. A Voltage Probe structure with Length greater than 14h always includes a Nominal Value field.

EXAMPLE 1: BIOS Information with strings:

BIOS_Info LABEL BYTE
db 0 ; Indicates BIOS Structure Type
db 13h ; Length of information in bytes
dw ? ; Reserved for handle
db 01h ; String 1 is the Vendor Name
db 02h ; String 2 is the BIOS version
dw 0E800h ; BIOS Starting Address
db 03h ; String 3 is the BIOS Build Date
db 1 ; Size of BIOS ROM is 128K (64K * (1 + 1))
dq BIOS_Char ; BIOS Characteristics
db 0 ; BIOS Characteristics Extension Byte 1
db 'System BIOS Vendor Name',0 ;
db '4.04',0 ;
db '00/00/0000',0 ;
db 0 ; End of strings

EXAMPLE 2: BIOS Information without strings (example-only):

BIOS_Info LABEL BYTE
db 0 ; Indicates BIOS Structure Type
db 13h ; Length of information in bytes
dw ? ; Reserved for handle
db 00h ; No Vendor Name provided
db 00h ; No BIOS version provided
dw 0E800h ; BIOS Starting Address
db 00h ; No BIOS Build Date provided
db 1 ; Size of BIOS ROM is 128K (64K * (1 + 1))
dq BIOS_Char ; BIOS Characteristics
db 0 ; BIOS Characteristics Extension Byte 1
dw 0000h ; Structure terminator

6.1.2 Structure header format

Each SMBIOS structure begins with a four-byte header as Table 3 shows.

Table 3 – Structure header format description

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>Specifies the type of structure. Types 0 through 127 (7Fh) are reserved for and defined by this specification. Types 128 through 256 (80h to FFh) are available for system- and OEM-specific information.</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Specifies the length of the formatted area of the structure, starting at the Type field. The length of the structure’s string-set is not included.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Specifies the structure’s handle, a unique 16-bit number in the range 0 to 0FFEh (for version 2.0) or 0 to 0FEFFh (for version 2.1 and later). The handle numbers are not required to be contiguous. For version 2.1 and later, handle values in the range 0FF00h to 0FFFFh are reserved for use by this specification.[1]

If the system configuration changes, a previously assigned handle might no longer exist. However, after a handle has been assigned by the BIOS, the BIOS cannot re-assign that handle number to another structure.

Unless otherwise specified, when referring to another structure’s handle, the value 0FFFFh is used to indicate that the referenced handle is not applicable or does not exist.

[1] The UEFI Platform Initialization Specification reserves handle number FFFEh for its EFI_SMBIOS_PROTOCOL.Add() function to mean “assign an unused handle number automatically.” This number is not used for any other purpose by the SMBIOS specification.</td>
  </tr>
</table>

6.1.3 Text strings

Text strings associated with a given SMBIOS structure are appended directly after the formatted portion of the structure. This method of returning string information eliminates the need for application software to deal with pointers embedded in the SMBIOS structure. Each string is terminated with a null (00h) BYTE and the set of strings is terminated with an additional null (00h) BYTE. When the formatted portion of an SMBIOS structure references a string, it does so by specifying a non-zero string number within the structure’s string-set. For example, if a string field contains 02h, it references the second string following the formatted portion of the SMBIOS structure. If a string field references no string, a null (0) is placed in that string field. If the formatted portion of the structure contains string-reference fields and all the string fields are set to 0 (no string references), the formatted section of the structure is followed by two null (00h) BYTES. See 6.1.1 for a string-containing example.

Strings must be encoded as UTF-8 with no byte order mark (BOM). For compatibility with older SMBIOS parsers, US-ASCII characters should be used.

NOTE There is no limit on the length of each individual text string. However, the length of the entire structure table (including all strings) must be reported in the Structure Table Length field of the 32-bit Structure Table Entry Point (see 5.2.1) and/or the Structure Table Maximum Size field of the 64-bit Structure Table Entry Point (see 5.2.2).
6.2 Required structures and data

Beginning with SMBIOS version 2.3, compliant SMBIOS implementations include the base set of required structures and data within those structures that Table 4 shows. For a detailed list of conformance guidelines, see ANNEX A.

NOTE 1 DIG64-compliant systems are only required to provide a type 1 structure (which includes the UUID); see section 4.6.2 of DIG64 for details.

NOTE 2 As of version 2.5 of this specification, structure type 20 is optional.

Table 4 – Required structures and data

<table>
  <tr>
    <th>Structure Name and Type</th>
    <th>Data Requirements</th>
  </tr>
  <tr>
    <td>BIOS Information (Type 0)</td>
    <td>One and only one structure is present in the structure-table. <i>BIOS Version</i> and <i>BIOS Release Date</i> strings are non-null; the date field uses a 4-digit year (for example, 1999). All other fields reflect full BIOS support information.</td>
  </tr>
  <tr>
    <td>System Information (Type 1)</td>
    <td><i>Manufacturer</i> and <i>Product Name</i> strings are non-null. <i>UUID</i> field identifies the system’s non-zero UUID value. <i>Wake-up Type</i> field identifies the wake-up source and cannot be Unknown. One and only one structure is present in the structure-table.</td>
  </tr>
  <tr>
    <td>System Enclosure (Type 3)</td>
    <td><i>Manufacturer</i> string is non-null; the <i>Type</i> field identifies the type of enclosure. (Unknown is disallowed.)</td>
  </tr>
  <tr>
    <td>Processor Information (Type 4)</td>
    <td>One structure is required for each system processor. The presence of two structures with the <i>Processor Type</i> field set to <i>Central Processor</i>, for instance, identifies that the system is capable of dual-processor operations.<br><br><i>Socket Designation</i> string is non-null. <i>Processor Type</i>, <i>Max Speed</i>, and <i>Processor Upgrade</i> fields are all set to “known” values (that is, the Unknown value is disallowed for each field).<br><br>If the associated processor is present (that is, the <i>CPU Socket Populated</i> sub-field of the <i>Status</i> field indicates that the socket is populated), the <i>Processor Manufacturer</i> string is non-null and the <i>Processor Family</i>, <i>Current Speed</i>, and <i>CPU Status</i> sub-field of the <i>Status</i> field are all set to “known” values.<br><br>Each of the Lx <i>Cache Handle</i> fields is either set to 0xFFFF (no further cache description) or references a valid <i>Cache Information</i> structure.</td>
  </tr>
  <tr>
    <td>Cache Information (Type 7)</td>
    <td>One structure is required for each cache that is external to the processor.<br><br><i>Socket Designation</i> string is non-null if the cache is external to the processor.<br>If the cache is present (that is, the <i>Installed Size</i> is non-zero), the <i>Cache Configuration</i> field is set to a “known” value (that is, the Unknown value is disallowed).</td>
  </tr>
  <tr>
    <td>System Slots (Type 9)</td>
    <td>One structure is required for each upgradeable system slot. A structure is not required if the slot must be populated for proper system operation (for example, the system contains a single memory-card slot).<br><br><i>Slot Designation</i> string is non-null. <i>Slot Type</i>, <i>Slot Data Bus Width</i>, <i>Slot ID</i>, and <i>Slot Characteristics 1 & 2</i> are all set to “known” values.<br><br>If device presence is detectable within the slot (for example, PCI), the <i>Current Usage</i> field must be set to either <i>Available</i> or <i>In-use</i>. Otherwise (for example, ISA), the Unknown value for the field is also allowed.</td>
  </tr>
  <tr>
    <td>Physical Memory Array (Type 16)</td>
    <td>One structure is required for the system memory.<br><br><i>Location</i>, <i>Use</i>, and <i>Memory Error Correction</i> are all set to “known” values. Either <i>Maximum Capacity</i> or <i>Extended Maximum Capacity</i> must be set to a known, non-zero value. <i>Number of Memory Devices</i> is non-zero and identifies the number of <i>Memory Device</i> structures that are associated with this <i>Physical Memory Array</i>.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Structure Name and Type</th>
    <th>Data Requirements</th>
  </tr>
  <tr>
    <td>Memory Device (Type 17)</td>
    <td>One structure is required for each socketed system-memory device, whether or not the socket is currently populated; if the system includes soldered system-memory, one additional structure is required to identify that memory device.<br><br><i>Device Locator</i> string is set to a non-null value. <i>Memory Array Handle</i> contains the handle associated with the <i>Physical Memory Array</i> structure to which this device belongs. <i>Data Width</i>, <i>Size</i>, <i>Form Factor</i>, and <i>Device Set</i> are all set to “known” values. If the device is present (for instance, <i>Size</i> is non-zero), the <i>Total Width</i> field is not set to 0xFFFF (Unknown).</td>
  </tr>
  <tr>
    <td>Memory Array Mapped Address (Type 19)</td>
    <td>One structure is required for each contiguous block of memory addresses mapped to a <i>Physical Memory Array</i>.<br><br>Either the pair of <i>Starting Address</i> and <i>Ending Address</i> is set to a valid address range or the pair of <i>Extended Starting Address</i> and <i>Extended Ending Address</i> is set to a valid address range. If the pair of <i>Starting Address</i> and <i>Ending Address</i> is used, <i>Ending Address</i> must be larger than <i>Starting Address</i>. If the pair of <i>Extended Starting Address</i> and <i>Extended Ending Address</i> is used, <i>Extended Ending Address</i> must be larger than <i>Extended Starting Address</i>. Each structure’s address range is unique and non-overlapping. <i>Memory Array Handle</i> references a <i>Physical Memory Array</i> structure. <i>Partition Width</i> is non-zero.</td>
  </tr>
  <tr>
    <td>System Boot Information (Type 32)</td>
    <td>Structure’s length is at least 0x0B (for instance, at least one byte of <i>System Boot Status</i> is provided).</td>
  </tr>
</table>

6.3 SMBIOS fields and CIM MOF properties

Many of the enumerated values are shared between SMBIOS fields and Common Information Model (CIM) MOF properties. Table 5 identifies the relationships; any additions to these enumerated lists should be reflected in both documents by submitting change requests to mailto:schema-sc@dmtf.org and mailto:smbios@dmtf.org for the CIM-related and SMBIOS-related updates, respectively. Any other enumerated value identified in this specification is controlled by this specification; change requests should be sent to mailto:smbios@dmtf.org.

Table 5 – Relationship between SMBIOS fields and CIM MOF properties

<table>
  <tr>
    <th>Name</th>
    <th>Clause</th>
    <th>MOF Class.Property</th>
  </tr>
  <tr>
    <td>Baseboard</td>
    <td>7.3.1</td>
    <td>Originally, the baseboard feature flags mapped to CIM properties CIM_PhysicalPackage.HotSwappable, CIM_PhysicalPackage.Replaceable, and CIM_PhysicalPackage.Removable. These properties are deprecated and replaced with CIM_PhysicalPackage.RemovalConditions.<br><br>Cimicid. RequiresDaughterCard<br>CIM_Card.HostingBoard</td>
  </tr>
  <tr>
    <td>Enclosure or Chassis Type</td>
    <td>7.4.1</td>
    <td>CIM_Chassis.ChassisPackageType</td>
  </tr>
  <tr>
    <td>Processor Type</td>
    <td>7.5.1</td>
    <td>CIM_Processor.Role property, which is a free-form string.</td>
  </tr>
  <tr>
    <td>Processor Family</td>
    <td>7.5.2</td>
    <td>CIM_Processor.Family<br>CIM_ArchitectureCheck.ArchitectureType</td>
  </tr>
  <tr>
    <td>Processor Upgrade</td>
    <td>7.5.5</td>
    <td>CIM_Processor.UpgradeMethod</td>
  </tr>
  <tr>
    <td>Processor Characteristics</td>
    <td>7.5.9</td>
    <td>CIM_Processor.EnabledProcessorCharacteristics (values are different)</td>
  </tr>
</table>
<table>
  <tr>
    <th>Name</th>
    <th>Clause</th>
    <th>MOF Class.Property</th>
  </tr>
  <tr>
    <td>System Cache Type</td>
    <td>7.8.4</td>
    <td>CIM_AssociatedCacheMemory.CacheType</td>
  </tr>
  <tr>
    <td>Cache Associativity</td>
    <td>7.8.5</td>
    <td>CIM_AssociatedCacheMemory.Associativity</td>
  </tr>
  <tr>
    <td>Slot Data Bus Width</td>
    <td>7.10.2</td>
    <td>CIM_Slot.MaxDataWidth</td>
  </tr>
  <tr>
    <td>Slot Current Usage</td>
    <td>7.10.3</td>
    <td>CIM handles slot population more explicitly than SMBIOS or DMI, by using a CIM_CardInSlot class to associate the card (CIM_Card) with the slot (CIM_Slot) into which it is inserted.</td>
  </tr>
  <tr>
    <td>Memory Array Location</td>
    <td>7.17.1</td>
    <td>CIM handles memory location more specifically than SMBIOS or DMI, by using a CIM_AssociatedMemory class to associate the memory (CIM_Memory) with the device on which it is installed.</td>
  </tr>
  <tr>
    <td>Memory Array Use</td>
    <td>7.17.2</td>
    <td>CIM handles memory array use more specifically than SMBIOS or DMI, by defining classes that inherit from CIM_Memory to define the specific use (for example, CIM_CacheMemory or CIM_NonVolatileStorage).</td>
  </tr>
  <tr>
    <td>Memory Array Error Correction Types</td>
    <td>7.17.3</td>
    <td>CIM_Memory.ErrorMethodology CIM maps memory error correction types into string values rather than enumerations.</td>
  </tr>
  <tr>
    <td>Memory Device Form Factor</td>
    <td>7.18.1</td>
    <td>CIM_PhysicalMemory.FormFactor is inherited from CIM_Chip.FormFactor and uses a different enumeration than SMBIOS.</td>
  </tr>
  <tr>
    <td>Memory Device Type</td>
    <td>7.18.2</td>
    <td>CIM_PhysicalMemory.MemoryType uses a different enumeration than SMBIOS.</td>
  </tr>
  <tr>
    <td>Memory Error Type</td>
    <td>7.19.1</td>
    <td>CIM_MemoryError.ErrorInfo values 0Ch-0Eh have no match in the CIM_MemoryError.ErrorInfo property; instead, they are reported through CIM_MemoryError.CorrectableError (Boolean).</td>
  </tr>
  <tr>
    <td>Memory Error Operation</td>
    <td>7.19.3</td>
    <td>CIM_MemoryError.Access</td>
  </tr>
  <tr>
    <td>Pointing Device Type</td>
    <td>7.22.1</td>
    <td>CIM_PointingDevice.PointingType</td>
  </tr>
  <tr>
    <td>Portable Battery Device Chemistry</td>
    <td>7.23.1</td>
    <td>CIM_Battery.Chemistry</td>
  </tr>
  <tr>
    <td>Power Supply Type</td>
    <td>7.40.1</td>
    <td>Linear/switching is reported through CIM_PowerSupply.IsSwitchingSupply (Boolean).</td>
  </tr>
  <tr>
    <td>Power Supply Input Voltage Range Switching</td>
    <td>7.40.1</td>
    <td>CIM_PowerSupply.TypeOfRangeSwitching</td>
  </tr>
</table>

7 Structure definitions

7.1 BIOS Information (Type 0)

Table 6 shows the BIOS Information structure.

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>0</td>
    <td>BIOS Information indicator</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>12h + number of <i>BIOS Characteristics Extension Bytes</i>. If no Extension Bytes are used the Length is 12h. For version 2.1 and 2.2 implementations, the length is 13h because one extension byte is defined. For version 2.3 and later implementations, the length is at least 14h because two extension bytes are defined. For version 2.4 to 3.0, implementations, the length is at least 18h because bytes 14-17h are defined. For version 3.1 and later implementations, the length is at least 1Ah because bytes 14-19h are defined.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Vendor</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the BIOS Vendor's Name.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>BIOS Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the BIOS Version. This value is a free-form string that may contain Core and OEM version information.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>BIOS Starting Address Segment</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Segment location of BIOS starting address (for example, 0E800h). When not applicable, such as on UEFI-based systems, this value is set to 0000h.<br><br>NOTE: The size of the runtime BIOS image can be computed by subtracting the Starting Address Segment from 10000h and multiplying the result by 16.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>BIOS Release Date</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the BIOS release date. The date string, if supplied, is in either mm/dd/yy or mm/dd/yyyy format. If the year portion of the string is two digits, the year is assumed to be 19yy.<br><br>NOTE: The mm/dd/yyyy format is required for SMBIOS version 2.3 and later.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.0+</td>
    <td>BIOS ROM Size</td>
    <td>BYTE</td>
    <td>Varies (n)</td>
    <td>Size (n) where 64K * (n+1) is the size of the physical device containing the BIOS, in bytes.<br>FFh - size is 16MB or greater, see <i>Extended BIOS ROM Size</i> for actual size</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>2.0+</td>
    <td>BIOS Characteristics</td>
    <td>QWORD</td>
    <td>Bit Field</td>
    <td>Defines which functions the BIOS supports: PCI, PCMCIA, Flash, and so on. (see 7.1.1).</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.4+</td>
    <td>BIOS Characteristics Extension Bytes</td>
    <td>Zero or more BYTES</td>
    <td>Bit Field</td>
    <td>Optional space reserved for future supported functions. The number of Extension Bytes that is present is indicated by the Length in offset 1 minus 12h. See 7.1.2 for extensions defined for version 2.1 and later implementations. For version 2.4 and later implementations, two BIOS Characteristics Extension Bytes are defined (12-13h) and bytes 14-17h are also defined.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>14h</td>
    <td>2.4+</td>
    <td>System BIOS Major Release</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Identifies the major release of the System BIOS; for example, the value is 0Ah for revision 10.22 and 02h for revision 2.1.<br>This field or the System BIOS Minor Release field or both are updated each time a System BIOS update for a given system is released.<br>If the system does not support the use of this field, the value is 0FFh for both this field and the System BIOS Minor Release field.</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>2.4+</td>
    <td>System BIOS Minor Release</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Identifies the minor release of the System BIOS; for example, the value is 16h for revision 10.22 and 01h for revision 2.1.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>2.4+</td>
    <td>Embedded Controller Firmware Major Release</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Identifies the major release of the embedded controller firmware; for example, the value would be 0Ah for revision 10.22 and 02h for revision 2.1.<br>This field or the <i>Embedded Controller Firmware Minor Release</i> field or both are updated each time an embedded controller firmware update for a given system is released.<br>If the system does not have field upgradeable embedded controller firmware, the value is 0FFh.</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>2.4+</td>
    <td>Embedded Controller Firmware Minor Release</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Identifies the minor release of the embedded controller firmware; for example, the value is 16h for revision 10.22 and 01h for revision 2.1.<br>If the system does not have field upgradeable embedded controller firmware, the value is 0FFh.</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>3.1+</td>
    <td>Extended BIOS ROM Size</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>Extended size of the physical device(s) containing the BIOS, rounded up if needed.<br>Bits 15:14 Unit<br>00b - megabytes<br>01b - gigabytes<br>10b - reserved<br>11b - reserved<br>Bits 13:0 Size<br>Examples: a 16 MB device would be represented as 0010h. A 48 GB device set would be represented as 0100_0000_0011_0000b or 4030h.</td>
  </tr>
</table>

7.1.1 BIOS Characteristics

Table 7 shows the BIOS Characteristics layout.

<table>
  <tr>
    <th>QWORD Bit Position</th>
    <th>Meaning If Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Reserved.</td>
  </tr>
</table>
<table>
  <tr>
    <th>QWORD Bit Position</th>
    <th>Meaning If Set</th>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Reserved.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Unknown.</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>BIOS Characteristics are not supported.</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>ISA is supported.</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>MCA is supported.</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>EISA is supported.</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>PCI is supported.</td>
  </tr>
  <tr>
    <td>Bit 8</td>
    <td>PC card (PCMCIA) is supported.</td>
  </tr>
  <tr>
    <td>Bit 9</td>
    <td>Plug and Play is supported.</td>
  </tr>
  <tr>
    <td>Bit 10</td>
    <td>APM is supported.</td>
  </tr>
  <tr>
    <td>Bit 11</td>
    <td>BIOS is upgradeable (Flash).</td>
  </tr>
  <tr>
    <td>Bit 12</td>
    <td>BIOS shadowing is allowed.</td>
  </tr>
  <tr>
    <td>Bit 13</td>
    <td>VL-VESA is supported.</td>
  </tr>
  <tr>
    <td>Bit 14</td>
    <td>ESCD support is available.</td>
  </tr>
  <tr>
    <td>Bit 15</td>
    <td>Boot from CD is supported.</td>
  </tr>
  <tr>
    <td>Bit 16</td>
    <td>Selectable boot is supported.</td>
  </tr>
  <tr>
    <td>Bit 17</td>
    <td>BIOS ROM is socketed (e.g. PLCC or SOP socket).</td>
  </tr>
  <tr>
    <td>Bit 18</td>
    <td>Boot from PC card (PCMCIA) is supported.</td>
  </tr>
  <tr>
    <td>Bit 19</td>
    <td>EDD specification is supported.</td>
  </tr>
  <tr>
    <td>Bit 20</td>
    <td>Int 13h — Japanese floppy for NEC 9800 1.2 MB (3.5", 1K bytes/sector, 360 RPM) is supported.</td>
  </tr>
  <tr>
    <td>Bit 21</td>
    <td>Int 13h — Japanese floppy for Toshiba 1.2 MB (3.5", 360 RPM) is supported.</td>
  </tr>
  <tr>
    <td>Bit 22</td>
    <td>Int 13h — 5.25" / 360 KB floppy services are supported.</td>
  </tr>
  <tr>
    <td>Bit 23</td>
    <td>Int 13h — 5.25" /1.2 MB floppy services are supported.</td>
  </tr>
  <tr>
    <td>Bit 24</td>
    <td>Int 13h — 3.5" / 720 KB floppy services are supported.</td>
  </tr>
  <tr>
    <td>Bit 25</td>
    <td>Int 13h — 3.5" / 2.88 MB floppy services are supported.</td>
  </tr>
  <tr>
    <td>Bit 26</td>
    <td>Int 5h, print screen Service is supported.</td>
  </tr>
  <tr>
    <td>Bit 27</td>
    <td>Int 9h, 8042 keyboard services are supported.</td>
  </tr>
  <tr>
    <td>Bit 28</td>
    <td>Int 14h, serial services are supported.</td>
  </tr>
  <tr>
    <td>Bit 29</td>
    <td>Int 17h, printer services are supported.</td>
  </tr>
  <tr>
    <td>Bit 30</td>
    <td>Int 10h, CGA/Mono Video Services are supported.</td>
  </tr>
  <tr>
    <td>Bit 31</td>
    <td>NEC PC-98.</td>
  </tr>
  <tr>
    <td>Bits32:47</td>
    <td>Reserved for BIOS vendor.</td>
  </tr>
  <tr>
    <td>Bits 48:63</td>
    <td>Reserved for system vendor.</td>
  </tr>
</table>

7.1.2 BIOS Characteristics Extension Bytes

NOTE All Characteristics Extension Bytes are reserved for assignment through this specification.

7.1.2.1 BIOS Characteristics Extension Byte 1

Table 8 shows the BIOS Characteristics Extension Byte 1 layout. This information, available for SMBIOS version 2.1 and later, appears at offset 12h within the BIOS Information structure.
Table 8 – BIOS Characteristics Extension Byte 1

<table>
  <tr>
    <th>Byte Bit Position</th>
    <th>Meaning If Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>ACPI is supported.</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>USB Legacy is supported.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>AGP is supported.</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>I2O boot is supported.</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>LS-120 SuperDisk boot is supported.</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>ATAPI ZIP drive boot is supported.</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>1394 boot is supported.</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Smart battery is supported.</td>
  </tr>
</table>

7.1.2.2 BIOS Characteristics Extension Byte 2

Table 9 shows the BIOS Characteristics for Extension Byte 2 layout. This information, available for SMBIOS version 2.3 and later, appears at offset 13h within the BIOS Information structure.

Table 9 – BIOS Characteristics Extension Byte 2

<table>
  <tr>
    <th>Byte Bit Position</th>
    <th>Meaning If Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>BIOS Boot Specification is supported.</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Function key-initiated network service boot is supported. When function key-uninitiated network service boot is not supported, a network adapter option ROM may choose to offer this functionality on its own, thus offering this capability to legacy systems. When the function is supported, the network adapter option ROM shall not offer this capability.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Enable targeted content distribution. The manufacturer has ensured that the SMBIOS data is useful in identifying the computer for targeted delivery of model-specific software and firmware content through third-party content distribution services.</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>UEFI Specification is supported.</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>SMBIOS table describes a virtual machine. (If this bit is not set, no inference can be made about the virtuality of the system.)</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Manufacturing mode is supported. (Manufacturing mode is a special boot mode, not normally available to end users, that modifies BIOS features and settings for use while the computer is being manufactured and tested.)</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>Manufacturing mode is enabled.</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Reserved for future assignment by this specification.</td>
  </tr>
</table>

7.2 System Information (Type 1)

The information in this structure defines attributes of the overall system and is intended to be associated with the Component ID group of the system’s MIF. An SMBIOS implementation is associated with a single system instance and contains one and only one System Information (Type 1) structure. Table 10 shows the contents of this structure.
Table 10 – System Information (Type 1) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>1</td>
    <td>System Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>08h or 19h</td>
    <td>Length dependent on version supported:<ul><li>08h for 2.0</li><li>19h for 2.1 – 2.3.4</li><li>1Bh for 2.4 and later</li></ul></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Product Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.1+</td>
    <td>UUID</td>
    <td>16 BYTES</td>
    <td>Varies</td>
    <td>Universal unique ID number; see 7.2.1.</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>2.1+</td>
    <td>Wake-up Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Identifies the event that caused the system to power up. See 7.2.2.</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>2.4+</td>
    <td>SKU Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string<br>This text string identifies a particular computer configuration for sale. It is sometimes also called a product ID or purchase order number. This number is frequently found in existing fields, but there is no standard format. Typically for a given system board from a given OEM, there are tens of unique processor, memory, hard drive, and optical drive configurations.</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>2.4+</td>
    <td>Family</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string<br>This text string identifies the family to which a particular computer belongs. A family refers to a set of computers that are similar but not identical from a hardware or software point of view. Typically, a family is composed of different computer models, which have different configurations and pricing points. Computers in the same family often have similar branding and cosmetic features.</td>
  </tr>
</table>

7.2.1 System — UUID

A UUID is an identifier that is designed to be unique across both time and space. It requires no central registration process. The UUID is 128 bits long. Its format is described in RFC4122, but the actual field contents are opaque and not significant to the SMBIOS specification, which is only concerned with the byte order. Table 11 shows the field names; these field names, particularly for multiplexed fields, follow historical practice.
Table 11 – UUID byte order and RFC4122 field names

<table>
  <tr>
    <th>Offset</th>
    <th>RFC 4122 Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>time_low</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Low field of the timestamp</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>time_mid</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Middle field of the timestamp</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>time_hi_and_version</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>High field of the timestamp multiplexed with the version number</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>clock_seq_hi_and_reserved</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>High field of the clock sequence multiplexed with the variant</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>clock_seq_low</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Low field of the clock sequence</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Node</td>
    <td>6 BYTES</td>
    <td>Varies</td>
    <td>Spatially unique node identifier</td>
  </tr>
</table>

Although RFC4122 recommends network byte order for all fields, the PC industry (including the ACPI, UEFI, and Microsoft specifications) has consistently used little-endian byte encoding for the first three fields: time_low, time_mid, time_hi_and_version. The same encoding, also known as wire format, should also be used for the SMBIOS representation of the UUID.

The UUID {00112233-4455-6677-8899-AABBCDDDEEFF} would thus be represented as:

33 22 11 00 55 44 77 66 88 99 AA BB CC DD EE FF.

If the value is all FFh, the ID is not currently present in the system, but it can be set. If the value is all 00h, the ID is not present in the system.

7.2.2 System — Wake-up Type

Table 12 describes the byte values for the System — Wake-up Type field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>APM Timer</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Modem Ring</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>LAN Remote</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Power Switch</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>PCI PME#</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>AC Power Restored</td>
  </tr>
</table>

7.3 Baseboard (or Module) Information (Type 2)

As Table 13 shows, the information in this structure defines attributes of a system baseboard (for example, a motherboard, planar, server blade, or other standard system module).

NOTE If more than one Type 2 structure is provided by an SMBIOS implementation, each structure shall include the Number of Contained Object Handles and Contained Object Handles fields to specify which system elements are contained on which boards. If a single Type 2 structure is provided and the contained object
information is not present\(^1\), or if no Type 2 structure is provided, all system elements identified by the SMBIOS implementation are associated with a single motherboard.

Table 13 – Baseboard (or Module) Information (Type 2) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>2</td>
    <td>Baseboard Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, at least 08h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Product</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Asset Tag</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of a null-terminated string</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Feature Flags</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Collection of flags that identify features of this baseboard; see 7.3.1</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Location in Chassis</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of a null-terminated string that describes this board's location within the chassis referenced by the <i>Chassis Handle</i> (described below in this table)<br><br>NOTE: This field supports a CIM_Container class mapping where:<ul><li>LocationWithinContainer is this field.</li><li>GroupComponent is the chassis referenced by Chassis Handle.</li><li>PartComponent is this baseboard.</li></ul></td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Chassis Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the chassis in which this board resides (see 7.4)</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Board Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Type of board (see 7.3.2)</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Number of Contained Object Handles (n)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number (0 to 255) of <i>Contained Object Handles</i> that follow</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>Contained Object Handles</td>
    <td>n WORDs</td>
    <td>Varies</td>
    <td>List of handles of other structures (for example, Baseboard, Processor, Port, System Slots, Memory Device) that are contained by this baseboard</td>
  </tr>
</table>

7.3.1 Baseboard — feature flags

Table 14 shows the baseboard feature flags.

NOTE See 6.3 for the CIM properties associated with these bit fields.

\footnotetext{1 This information is "not present" if either the Length of the Type 2 structure is less than 14 (0Eh) or the Number of Contained Object Handles field at offset 0Dh is set to 0.}
Table 14 – Baseboard: feature flags

<table>
  <tr>
    <th>Bit Position(s)</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>7:5</td>
    <td>Reserved for future definition by this specification; set to 000b.</td>
  </tr>
  <tr>
    <td>4</td>
    <td>Set to 1 if the board is hot swappable; it is possible to replace the board with a physically different but equivalent board while power is applied to the board. The board is inherently replaceable and removable.</td>
  </tr>
  <tr>
    <td>3</td>
    <td>Set to 1 if the board is replaceable; it is possible to replace (either as a field repair or as an upgrade) the board with a physically different board. The board is inherently removable.</td>
  </tr>
  <tr>
    <td>2</td>
    <td>Set to 1 if the board is removable; it is designed to be taken in and out of the chassis without impairing the function of the chassis.</td>
  </tr>
  <tr>
    <td>1</td>
    <td>Set to 1 if the board requires at least one daughter board or auxiliary card to function properly.</td>
  </tr>
  <tr>
    <td>0</td>
    <td>Set to 1 if the board is a hosting board (for example, a motherboard).</td>
  </tr>
</table>

7.3.2 Baseboard — Board Type

Table 15 shows the byte values for the Baseboard — Board Type field.

NOTE These enumerations are also used within the System Enclosure or Chassis (Type 3) structure’s Contained Element record (see 7.4).

Table 15 – Baseboard: Board Type

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Server Blade</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Connectivity Switch</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>System Management Module</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Processor Module</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>I/O Module</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Memory Module</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Daughter board</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Motherboard (includes processor, memory, and I/O)</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Processor/Memory Module</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Processor/I/O Module</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Interconnect board</td>
  </tr>
</table>

7.4 System Enclosure or Chassis (Type 3)

The information in this structure (see Table 16) defines attributes of the system’s mechanical enclosure(s). For example, if a system included a separate enclosure for its peripheral devices, two structures would be returned: one for the main system enclosure and the second for the peripheral device enclosure. The additions to this structure in version 2.1 of this specification support the population of the CIM_Chassis class.
Table 16 – System Enclosure or Chassis (Type 3) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Specification Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>3</td>
    <td>System Enclosure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>09h for version 2.0 implementations or a minimum of 0Dh for version 2.1 and later implementations</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bit 7   Chassis lock is present if 1. Otherwise, either a lock is not present, or it is unknown if the enclosure has a lock.<br>Bits 6:0   Enumeration value; see below.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>Asset Tag Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.1+</td>
    <td>Boot-up State</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>State of the enclosure when it was last booted; see 7.4.2 for definitions</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>2.1+</td>
    <td>Power Supply State</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>State of the enclosure’s power supply (or supplies) when last booted; see 7.4.2 for definitions</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.1+</td>
    <td>Thermal State</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Thermal state of the enclosure when last booted; see 7.4.2 for definitions</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Security Status</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Physical security status of the enclosure when last booted; see 7.4.3 for definitions</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>2.3+</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>2.3+</td>
    <td>Height</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Height of the enclosure, in 'U's<br>A U is a standard unit of measure for the height of a rack or rack-mountable component and is equal to 1.75 inches or 4.445 cm. A value of 00h indicates that the enclosure height is unspecified.</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.3+</td>
    <td>Number of Power Cords</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of power cords associated with the enclosure or chassis<br>A value of 00h indicates that the number is unspecified.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Specification Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>13h</td>
    <td>2.3+</td>
    <td>Contained Element Count (n)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of <i>Contained Element</i> records that follow, in the range 0 to 255<br>Each <i>Contained Element</i> group comprises \( m \) bytes, as specified by the <i>Contained Element Record Length</i> field that follows. If no <i>Contained Elements</i> are included, this field is set to 0.</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>2.3+</td>
    <td>Contained Element Record Length (m)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Byte length of each <i>Contained Element</i> record that follows, in the range 0 to 255<br>If no <i>Contained Elements</i> are included, this field is set to 0. For version 2.3.2 and later of this specification, this field is set to at least 03h when <i>Contained Elements</i> are specified.</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>2.3+</td>
    <td>Contained Elements</td>
    <td>n * m BYTES</td>
    <td>Varies</td>
    <td>Elements, possibly defined by other SMBIOS structures, present in this chassis; see 7.4.4 for definitions</td>
  </tr>
  <tr>
    <td>15h + n*m</td>
    <td>2.7+</td>
    <td>SKU Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of null-terminated string describing the chassis or enclosure SKU number</td>
  </tr>
</table>

7.4.1 System Enclosure or Chassis Types

Table 17 shows the byte values for the System Enclosure or Chassis Types field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Desktop</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Low Profile Desktop</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Pizza Box</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Mini Tower</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Tower</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Portable</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Laptop</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Notebook</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Hand Held</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Docking Station</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>All in One</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Sub Notebook</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>Space-saving</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Lunch Box</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>Main Server Chassis</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>Expansion Chassis</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>SubChassis</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Bus Expansion Chassis</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Peripheral Chassis</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>RAID Chassis</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>Rack Mount Chassis</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>Sealed-case PC</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>Multi-system chassis<br>When this value is specified by an SMBIOS implementation, the physical chassis associated with this structure supports multiple, independently reporting physical systems—regardless of the chassis' current configuration. Systems in the same physical chassis are required to report the same value in this structure's Serial Number field.<br><br>For a chassis that may also be configured as either a single system or multiple physical systems, the multi-system chassis value is reported even if the chassis is currently configured as a single system. This allows management applications to recognize the multi-system potential of the chassis.</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>Compact PCI</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>Advanced TCA</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>Blade<br>An SMBIOS implementation for a Blade would contain a Type 3 Chassis structure for the individual Blade system as well as one for the Blade Enclosure that completes the Blade system.</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>Blade Enclosure<br>A Blade Enclosure is a specialized chassis that contains a set of Blades. It provides much of the non-core computing infrastructure for a set of Blades (power, cooling, networking, and so on). A Blade Enclosure may itself reside inside a Rack or be a standalone chassis.</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>Tablet</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>Convertible</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>Detachable</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>IoT Gateway</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>Embedded PC</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>Mini PC</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>Stick PC</td>
  </tr>
</table>

7.4.2 System Enclosure or Chassis States

Table 18 shows the byte values for the System Enclosure or Chassis States field.
Table 18 – System Enclosure or Chassis States

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Safe</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Warning</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Critical</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Non-recoverable</td>
  </tr>
</table>

7.4.3 System Enclosure or Chassis Security Status

Table 19 shows the byte values for the System Enclosure or Chassis Security Status field.

Table 19 – System Enclosure or Chassis Security Status field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>External interface locked out</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>External interface enabled</td>
  </tr>
</table>

7.4.4 System Enclosure or Chassis — Contained Elements

Each Contained Element record consists of sub-fields that further describe elements contained by the chassis, as Table 20 shows. Relative offset and size of fields within each record shall remain the same in future revisions to this specification, but new fields might be added to the end of the current definitions.
Table 20 – System Enclosure or Chassis: Contained Elements

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.3+</td>
    <td>Contained Element Type</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Specifies the type of element associated with this record:<br>Bit(s)    Meaning<br>7    <u>Type Select</u>. Identifies whether the Type contains an SMBIOS structure type enumeration (1) or an SMBIOS Baseboard Type enumeration (0).<br>6:0    <u>Type</u>. Specifies either an SMBIOS Board Type enumeration (see 7.3.2 for definitions) or an SMBIOS structure type, dependent on the setting of the Type Select.<br><br>For example, a contained Power Supply is specified as A7h (1 0100111b) — the MSB is 1, so the remaining seven bits (27h = 39) represent an SMBIOS structure type; structure type 39 represents a System Power Supply. A contained Server Blade is specified as 03h — the MSB is 0, so the remaining seven bits represent an SMBIOS board type; board type 03h represents a Server Blade.</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.3+</td>
    <td>Contained Element Minimum</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Specifies the minimum number of the element type that can be installed in the chassis for the chassis to properly operate, in the range 0 to 254. The value 255 (OFFh) is reserved for future definition by this specification.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.3+</td>
    <td>Contained Element Maximum</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Specifies the maximum number of the element type that can be installed in the chassis, in the range 1 to 255. The value 0 is reserved for future definition by this specification.</td>
  </tr>
</table>

7.5 Processor Information (Type 4)

The information in this structure (see Table 21) defines the attributes of a single processor; a separate structure instance is provided for each system processor socket/slot. For example, a system with an IntelDX2™ processor would have a single structure instance while a system with an IntelSX2™ processor would have a structure to describe the main CPU and a second structure to describe the 80487 co-processor.

NOTE One structure is provided for each processor instance in a system. For example, a system that supports up to two processors includes two Processor Information structures — even if only one processor is currently installed. Software that interprets the SMBIOS information can count the Processor Information structures to determine the maximum possible configuration of the system.

Table 21 – Processor Information (Type 4) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>4</td>
    <td>Processor Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length is 1Ah for version 2.0 implementations; 23h for 2.3; 28h for 2.5; 2Ah for 2.6, and 30h for version 3.0 and later implementations.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Socket Designation</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for Reference Designation<br>EXAMPLE: 'J202',0</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Processor Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.5.1.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Processor Family</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.5.2.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Processor Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of Processor Manufacturer</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>Processor ID</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Raw processor identification data<br>See 7.5.3 for details.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.0+</td>
    <td>Processor Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number describing the Processor</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>2.0+</td>
    <td>Voltage</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.5.4.</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.0+</td>
    <td>External Clock</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>External Clock Frequency, in MHz<br>If the value is unknown, the field is set to 0.</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>2.0+</td>
    <td>Max Speed</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum processor speed (in MHz) supported by the system for this processor socket<br>0E9h is for a 233 MHz processor. If the value is unknown, the field is set to 0.<br>NOTE: This field identifies a capability for the system, not the processor itself.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>2.0+</td>
    <td>Current Speed</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Same format as Max Speed<br>NOTE: This field identifies the processor's speed at system boot; the processor may support more than one speed.</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>2.0+</td>
    <td>Status</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bit 7 Reserved, must be zero<br>Bit 6 CPU Socket Populated<br>1 – CPU Socket Populated<br>0 – CPU Socket Unpopulated<br>Bits 5:3 Reserved, must be zero<br>Bits 2:0 CPU Status<br>0h – Unknown<br>1h – CPU Enabled<br>2h – CPU Disabled by User through BIOS Setup<br>3h – CPU Disabled By BIOS (POST Error)<br>4h – CPU is Idle, waiting to be enabled.<br>5-6h – Reserved<br>7h – Other</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>2.0+</td>
    <td>Processor Upgrade</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.5.5.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>2.1+</td>
    <td>L1 Cache Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle of a Cache Information structure that defines the attributes of the primary (Level 1) cache for this processor<br>For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L1 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided.<sup>[1]</sup></td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>2.1+</td>
    <td>L2 Cache Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle of a Cache Information structure that defines the attributes of the secondary (Level 2) cache for this processor<br>For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L2 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided.<sup>[1]</sup></td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>2.1+</td>
    <td>L3 Cache Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle of a Cache Information structure that defines the attributes of the tertiary (Level 3) cache for this processor<br>For version 2.1 and version 2.2 implementations, the value is 0FFFFh if the processor has no L3 cache. For version 2.3 and later implementations, the value is 0FFFFh if the Cache Information structure is not provided.<sup>[1]</sup></td>
  </tr>
  <tr>
    <td>20h</td>
    <td>2.3+</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the serial number of this processor<br>This value is set by the manufacturer and normally not changeable.</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>2.3+</td>
    <td>Asset Tag</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the asset tag of this processor</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>2.3+</td>
    <td>Part Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the part number of this processor<br>This value is set by the manufacturer and normally not changeable.</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>2.5+</td>
    <td>Core Count</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of cores per processor socket<br>See 7.5.6. If the value is unknown, the field is set to 0. For core counts of 256 or greater, the Core Count field is set to FFh and the Core Count 2 field is set to the number of cores.</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>2.5+</td>
    <td>Core Enabled</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of enabled cores per processor socket<br>See 7.5.7. If the value is unknown, the field is set to 0. For core counts of 256 or greater, the Core Enabled field is set to FFh and the Core Enabled 2 field is set to the number of enabled cores.</td>
  </tr>
  <tr>
    <td>25h</td>
    <td>2.5+</td>
    <td>Thread Count</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of threads per processor socket<br>See 7.5.8. If the value is unknown, the field is set to 0. For thread counts of 256 or greater, the Thread Count field is set to FFh and the Thread Count 2 field is set to the number of threads.</td>
  </tr>
  <tr>
    <td>26h</td>
    <td>2.5+</td>
    <td>Processor Characteristics</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>Defines which functions the processor supports<br>See 7.5.9.</td>
  </tr>
  <tr>
    <td>28h</td>
    <td>2.6+</td>
    <td>Processor Family 2</td>
    <td>WORD</td>
    <td>Enum</td>
    <td>See 7.5.2.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>2Ah</td>
    <td>3.0+</td>
    <td>Core Count 2</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of Cores per processor socket. Supports core counts >255. If this field is present, it holds the core count for the processor socket. <i>Core Count</i> will also hold the core count, except for core counts that are 256 or greater. In that case, <i>Core Count</i> shall be set to FFh and <i>Core Count 2</i> will hold the count.. See 7.5.6.<br><br>Legal values:<br>0000h = unknown<br>0001h-00FFh = core counts 1 to 255.<br>Matches <i>Core Count</i> value.<br>0100h-FFFFh = Core counts 256 to 65534, respectively.<br>FFFFh = reserved.</td>
  </tr>
  <tr>
    <td>2Ch</td>
    <td>3.0+</td>
    <td>Core Enabled 2</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of enabled cores per processor socket. Supports core enabled counts >255. If this field is present, it holds the core enabled count for the processor socket. <i>Core Enabled</i> will also hold the core enabled count, except for core counts that are 256 or greater. In that case, <i>Core Enabled</i> shall be set to FFh and <i>Core Enabled 2</i> will hold the count. See 7.5.7.<br><br>Legal values:<br>0000h = unknown<br>0001h-00FFh = core enabled counts 1 to 255. Matches <i>Core Enabled</i> value.<br>0100h-FFFFh = core enabled counts 256 to 65534, respectively.<br>FFFFh = reserved.</td>
  </tr>
  <tr>
    <td>2Eh</td>
    <td>3.0+</td>
    <td>Thread Count 2</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of threads per processor socket. Supports thread counts >255. If this field is present, it holds the thread count for the processor socket. <i>Thread Count</i> will also hold the thread count, except for thread counts that are 256 or greater. In that case, <i>Thread Count</i> shall be set to FFh and <i>Thread Count 2</i> will hold the count. See 7.5.8.<br><br>Legal values:<br>0000h = unknown<br>0001h-00FFh = thread counts 1 to 255.<br>Matches <i>Thread Count</i> value.<br>0100h-FFFFh = thread counts 256 to 65534, respectively.<br>FFFFh = reserved.</td>
  </tr>
  <tr>
    <td>30h</td>
    <td>3.6+</td>
    <td>Thread Enabled</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of enabled threads per processor socket. See 7.5.10.<br><br>Legal values:<br>0000h = unknown<br>0001h-FFFFh = thread enabled counts 1 to 65534, respectively<br>FFFFh = reserved</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td colspan="6">[1] Beginning with version 2.3 implementations, if the Cache Handle is OFFFFh, management software must make no assumptions about the cache's attributes and should report all cache-related attributes as unknown. The definitive absence of a specific cache is identified by referencing a Cache Information structure and setting that structure's Installed Size field to 0.</td>
  </tr>
</table>

7.5.1 Processor Information — Processor Type

Table 22 describes the byte values for the Processor Information — Processor Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Central Processor</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Math Processor</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>DSP Processor</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Video Processor</td>
  </tr>
</table>

7.5.2 Processor Information — Processor Family

Table 23 details the values for the Processor Information — Processor Family field.

NOTE See 6.3 for the CIM properties associated with this enumerated value. © and ™ in this table are equivalent to (R) and (TM) in the MOF file.

<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>1</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>3</td>
    <td>8086</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>4</td>
    <td>80286</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>5</td>
    <td>Intel®86™ processor</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>6</td>
    <td>Intel®86™ processor</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>7</td>
    <td>8087</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>8</td>
    <td>80287</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>9</td>
    <td>80387</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>10</td>
    <td>80487</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>11</td>
    <td>Intel® Pentium® processor</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>12</td>
    <td>Pentium® Pro processor</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>13</td>
    <td>Pentium® II processor</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>14</td>
    <td>Pentium® processor with MMX™ technology</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>15</td>
    <td>Intel® Celeron® processor</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>10h</td>
    <td>16</td>
    <td>Pentium® II Xeon™ processor</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>17</td>
    <td>Pentium® III processor</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>18</td>
    <td>M1 Family</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>19</td>
    <td>M2 Family</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>20</td>
    <td>Intel® Celeron® M processor</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>21</td>
    <td>Intel® Pentium® 4 HT processor</td>
  </tr>
  <tr>
    <td>16h-17h</td>
    <td>22-23</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>24</td>
    <td>AMD Duron™ Processor Family [1]</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>25</td>
    <td>K5 Family [1]</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>26</td>
    <td>K6 Family [1]</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>27</td>
    <td>K6-2 [1]</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>28</td>
    <td>K6-3 [1]</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>29</td>
    <td>AMD Athlon™ Processor Family [1]</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>30</td>
    <td>AMD29000 Family</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>31</td>
    <td>K6-2+</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>32</td>
    <td>Power PC Family</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>33</td>
    <td>Power PC 601</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>34</td>
    <td>Power PC 603</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>35</td>
    <td>Power PC 603+</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>36</td>
    <td>Power PC 604</td>
  </tr>
  <tr>
    <td>25h</td>
    <td>37</td>
    <td>Power PC 620</td>
  </tr>
  <tr>
    <td>26h</td>
    <td>38</td>
    <td>Power PC x704</td>
  </tr>
  <tr>
    <td>27h</td>
    <td>39</td>
    <td>Power PC 750</td>
  </tr>
  <tr>
    <td>28h</td>
    <td>40</td>
    <td>Intel® Core™ Duo processor</td>
  </tr>
  <tr>
    <td>29h</td>
    <td>41</td>
    <td>Intel® Core™ Duo mobile processor</td>
  </tr>
  <tr>
    <td>2Ah</td>
    <td>42</td>
    <td>Intel® Core™ Solo mobile processor</td>
  </tr>
  <tr>
    <td>2Bh</td>
    <td>43</td>
    <td>Intel® Atom™ processor</td>
  </tr>
  <tr>
    <td>2Ch</td>
    <td>44</td>
    <td>Intel® Core™ M processor</td>
  </tr>
  <tr>
    <td>2Dh</td>
    <td>45</td>
    <td>Intel(R) Core(TM) m3 processor</td>
  </tr>
  <tr>
    <td>2Eh</td>
    <td>46</td>
    <td>Intel(R) Core(TM) m5 processor</td>
  </tr>
  <tr>
    <td>2Fh</td>
    <td>47</td>
    <td>Intel(R) Core(TM) m7 processor</td>
  </tr>
  <tr>
    <td>30h</td>
    <td>48</td>
    <td>Alpha Family [2]</td>
  </tr>
  <tr>
    <td>31h</td>
    <td>49</td>
    <td>Alpha 21064</td>
  </tr>
  <tr>
    <td>32h</td>
    <td>50</td>
    <td>Alpha 21066</td>
  </tr>
  <tr>
    <td>33h</td>
    <td>51</td>
    <td>Alpha 21164</td>
  </tr>
  <tr>
    <td>34h</td>
    <td>52</td>
    <td>Alpha 21164PC</td>
  </tr>
  <tr>
    <td>35h</td>
    <td>53</td>
    <td>Alpha 21164a</td>
  </tr>
  <tr>
    <td>36h</td>
    <td>54</td>
    <td>Alpha 21264</td>
  </tr>
  <tr>
    <td>37h</td>
    <td>55</td>
    <td>Alpha 21364</td>
  </tr>
  <tr>
    <td>38h</td>
    <td>56</td>
    <td>AMD Turion™ II Ultra Dual-Core Mobile M Processor Family</td>
  </tr>
  <tr>
    <td>39h</td>
    <td>57</td>
    <td>AMD Turion™ II Dual-Core Mobile M Processor Family</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>3Ah</td>
    <td>58</td>
    <td>AMD Athlon™ II Dual-Core M Processor Family</td>
  </tr>
  <tr>
    <td>3Bh</td>
    <td>59</td>
    <td>AMD Opteron™ 6100 Series Processor</td>
  </tr>
  <tr>
    <td>3Ch</td>
    <td>60</td>
    <td>AMD Opteron™ 4100 Series Processor</td>
  </tr>
  <tr>
    <td>3Dh</td>
    <td>61</td>
    <td>AMD Opteron™ 6200 Series Processor</td>
  </tr>
  <tr>
    <td>3Eh</td>
    <td>62</td>
    <td>AMD Opteron™ 4200 Series Processor</td>
  </tr>
  <tr>
    <td>3Fh</td>
    <td>63</td>
    <td>AMD FX™ Series Processor</td>
  </tr>
  <tr>
    <td>40h</td>
    <td>64</td>
    <td>MIPS Family</td>
  </tr>
  <tr>
    <td>41h</td>
    <td>65</td>
    <td>MIPS R4000</td>
  </tr>
  <tr>
    <td>42h</td>
    <td>66</td>
    <td>MIPS R4200</td>
  </tr>
  <tr>
    <td>43h</td>
    <td>67</td>
    <td>MIPS R4400</td>
  </tr>
  <tr>
    <td>44h</td>
    <td>68</td>
    <td>MIPS R4600</td>
  </tr>
  <tr>
    <td>45h</td>
    <td>69</td>
    <td>MIPS R10000</td>
  </tr>
  <tr>
    <td>46h</td>
    <td>70</td>
    <td>AMD C-Series Processor</td>
  </tr>
  <tr>
    <td>47h</td>
    <td>71</td>
    <td>AMD E-Series Processor</td>
  </tr>
  <tr>
    <td>48h</td>
    <td>72</td>
    <td>AMD A-Series Processor</td>
  </tr>
  <tr>
    <td>49h</td>
    <td>73</td>
    <td>AMD G-Series Processor</td>
  </tr>
  <tr>
    <td>4Ah</td>
    <td>74</td>
    <td>AMD Z-Series Processor</td>
  </tr>
  <tr>
    <td>4Bh</td>
    <td>75</td>
    <td>AMD R-Series Processor</td>
  </tr>
  <tr>
    <td>4Ch</td>
    <td>76</td>
    <td>AMD Opteron™ 4300 Series Processor</td>
  </tr>
  <tr>
    <td>4Dh</td>
    <td>77</td>
    <td>AMD Opteron™ 6300 Series Processor</td>
  </tr>
  <tr>
    <td>4Eh</td>
    <td>78</td>
    <td>AMD Opteron™ 3300 Series Processor</td>
  </tr>
  <tr>
    <td>4Fh</td>
    <td>79</td>
    <td>AMD FirePro™ Series Processor</td>
  </tr>
  <tr>
    <td>50h</td>
    <td>80</td>
    <td>SPARC Family</td>
  </tr>
  <tr>
    <td>51h</td>
    <td>81</td>
    <td>SuperSPARC</td>
  </tr>
  <tr>
    <td>52h</td>
    <td>82</td>
    <td>microSPARC II</td>
  </tr>
  <tr>
    <td>53h</td>
    <td>83</td>
    <td>microSPARC IleP</td>
  </tr>
  <tr>
    <td>54h</td>
    <td>84</td>
    <td>UltraSPARC</td>
  </tr>
  <tr>
    <td>55h</td>
    <td>85</td>
    <td>UltraSPARC II</td>
  </tr>
  <tr>
    <td>56h</td>
    <td>86</td>
    <td>UltraSPARC III</td>
  </tr>
  <tr>
    <td>57h</td>
    <td>87</td>
    <td>UltraSPARC III</td>
  </tr>
  <tr>
    <td>58h</td>
    <td>88</td>
    <td>UltraSPARC III</td>
  </tr>
  <tr>
    <td>59h-5Fh</td>
    <td>89-95</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>60h</td>
    <td>96</td>
    <td>68040 Family</td>
  </tr>
  <tr>
    <td>61h</td>
    <td>97</td>
    <td>68xxx</td>
  </tr>
  <tr>
    <td>62h</td>
    <td>98</td>
    <td>68000</td>
  </tr>
  <tr>
    <td>63h</td>
    <td>99</td>
    <td>68010</td>
  </tr>
  <tr>
    <td>64h</td>
    <td>100</td>
    <td>68020</td>
  </tr>
  <tr>
    <td>65h</td>
    <td>101</td>
    <td>68030</td>
  </tr>
  <tr>
    <td>66h</td>
    <td>102</td>
    <td>AMD Athlon(TM) X4 Quad-Core Processor Family</td>
  </tr>
  <tr>
    <td>67h</td>
    <td>103</td>
    <td>AMD Opteron(TM) X1000 Series Processor</td>
  </tr>
  <tr>
    <td>68h</td>
    <td>104</td>
    <td>AMD Opteron(TM) X2000 Series APU</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>69h</td>
    <td>105</td>
    <td>AMD Opteron(TM) A-Series Processor</td>
  </tr>
  <tr>
    <td>6Ah</td>
    <td>106</td>
    <td>AMD Opteron(TM) X3000 Series APU</td>
  </tr>
  <tr>
    <td>6Bh</td>
    <td>107</td>
    <td>AMD Zen Processor Family</td>
  </tr>
  <tr>
    <td>6Ch-6Fh</td>
    <td>108-111</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>70h</td>
    <td>112</td>
    <td>Hobbit Family</td>
  </tr>
  <tr>
    <td>71h-77h</td>
    <td>113-119</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>78h</td>
    <td>120</td>
    <td>Crusoe™ TM5000 Family</td>
  </tr>
  <tr>
    <td>79h</td>
    <td>121</td>
    <td>Crusoe™ TM3000 Family</td>
  </tr>
  <tr>
    <td>7Ah</td>
    <td>122</td>
    <td>Efficeon™ TM8000 Family</td>
  </tr>
  <tr>
    <td>7Bh-7Fh</td>
    <td>123-127</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>80h</td>
    <td>128</td>
    <td>Weitek</td>
  </tr>
  <tr>
    <td>81h</td>
    <td>129</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>82h</td>
    <td>130</td>
    <td>Itanium™ processor</td>
  </tr>
  <tr>
    <td>83h</td>
    <td>131</td>
    <td>AMD Athlon™ 64 Processor Family</td>
  </tr>
  <tr>
    <td>84h</td>
    <td>132</td>
    <td>AMD Opteron™ Processor Family</td>
  </tr>
  <tr>
    <td>85h</td>
    <td>133</td>
    <td>AMD Sempron™ Processor Family</td>
  </tr>
  <tr>
    <td>86h</td>
    <td>134</td>
    <td>AMD Turion™ 64 Mobile Technology</td>
  </tr>
  <tr>
    <td>87h</td>
    <td>135</td>
    <td>Dual-Core AMD Opteron™ Processor Family</td>
  </tr>
  <tr>
    <td>88h</td>
    <td>136</td>
    <td>AMD Athlon™ 64 X2 Dual-Core Processor Family</td>
  </tr>
  <tr>
    <td>89h</td>
    <td>137</td>
    <td>AMD Turion™ 64 X2 Mobile Technology</td>
  </tr>
  <tr>
    <td>8Ah</td>
    <td>138</td>
    <td>Quad-Core AMD Opteron™ Processor Family</td>
  </tr>
  <tr>
    <td>8Bh</td>
    <td>139</td>
    <td>Third-Generation AMD Opteron™ Processor Family</td>
  </tr>
  <tr>
    <td>8Ch</td>
    <td>140</td>
    <td>AMD Phenom™ FX Quad-Core Processor Family</td>
  </tr>
  <tr>
    <td>8Dh</td>
    <td>141</td>
    <td>AMD Phenom™ X4 Quad-Core Processor Family</td>
  </tr>
  <tr>
    <td>8Eh</td>
    <td>142</td>
    <td>AMD Phenom™ X2 Dual-Core Processor Family</td>
  </tr>
  <tr>
    <td>8Fh</td>
    <td>143</td>
    <td>AMD Athlon™ X2 Dual-Core Processor Family</td>
  </tr>
  <tr>
    <td>90h</td>
    <td>144</td>
    <td>PA-RISC Family</td>
  </tr>
  <tr>
    <td>91h</td>
    <td>145</td>
    <td>PA-RISC 8500</td>
  </tr>
  <tr>
    <td>92h</td>
    <td>146</td>
    <td>PA-RISC 8000</td>
  </tr>
  <tr>
    <td>93h</td>
    <td>147</td>
    <td>PA-RISC 7300LC</td>
  </tr>
  <tr>
    <td>94h</td>
    <td>148</td>
    <td>PA-RISC 7200</td>
  </tr>
  <tr>
    <td>95h</td>
    <td>149</td>
    <td>PA-RISC 7100LC</td>
  </tr>
  <tr>
    <td>96h</td>
    <td>150</td>
    <td>PA-RISC 7100</td>
  </tr>
  <tr>
    <td>97h-9Fh</td>
    <td>151-159</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>A0h</td>
    <td>160</td>
    <td>V30 Family</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>161</td>
    <td>Quad-Core Intel® Xeon® processor 3200 Series</td>
  </tr>
  <tr>
    <td>A2h</td>
    <td>162</td>
    <td>Dual-Core Intel® Xeon® processor 3000 Series</td>
  </tr>
  <tr>
    <td>A3h</td>
    <td>163</td>
    <td>Quad-Core Intel® Xeon® processor 5300 Series</td>
  </tr>
  <tr>
    <td>A4h</td>
    <td>164</td>
    <td>Dual-Core Intel® Xeon® processor 5100 Series</td>
  </tr>
  <tr>
    <td>A5h</td>
    <td>165</td>
    <td>Dual-Core Intel® Xeon® processor 5000 Series</td>
  </tr>
  <tr>
    <td>A6h</td>
    <td>166</td>
    <td>Dual-Core Intel® Xeon® processor LV</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>A7h</td>
    <td>167</td>
    <td>Dual-Core Intel® Xeon® processor ULV</td>
  </tr>
  <tr>
    <td>A8h</td>
    <td>168</td>
    <td>Dual-Core Intel® Xeon® processor 7100 Series</td>
  </tr>
  <tr>
    <td>A9h</td>
    <td>169</td>
    <td>Quad-Core Intel® Xeon® processor 5400 Series</td>
  </tr>
  <tr>
    <td>AAh</td>
    <td>170</td>
    <td>Quad-Core Intel® Xeon® processor</td>
  </tr>
  <tr>
    <td>ABh</td>
    <td>171</td>
    <td>Dual-Core Intel® Xeon® processor 5200 Series</td>
  </tr>
  <tr>
    <td>ACh</td>
    <td>172</td>
    <td>Dual-Core Intel® Xeon® processor 7200 Series</td>
  </tr>
  <tr>
    <td>ADh</td>
    <td>173</td>
    <td>Quad-Core Intel® Xeon® processor 7300 Series</td>
  </tr>
  <tr>
    <td>AEh</td>
    <td>174</td>
    <td>Quad-Core Intel® Xeon® processor 7400 Series</td>
  </tr>
  <tr>
    <td>AFh</td>
    <td>175</td>
    <td>Multi-Core Intel® Xeon® processor 7400 Series</td>
  </tr>
  <tr>
    <td>B0h</td>
    <td>176</td>
    <td>Pentium® III Xeon™ processor</td>
  </tr>
  <tr>
    <td>B1h</td>
    <td>177</td>
    <td>Pentium® III Processor with Intel® SpeedStep™ Technology</td>
  </tr>
  <tr>
    <td>B2h</td>
    <td>178</td>
    <td>Pentium® 4 Processor</td>
  </tr>
  <tr>
    <td>B3h</td>
    <td>179</td>
    <td>Intel® Xeon® processor</td>
  </tr>
  <tr>
    <td>B4h</td>
    <td>180</td>
    <td>AS400 Family</td>
  </tr>
  <tr>
    <td>B5h</td>
    <td>181</td>
    <td>Intel® Xeon™ processor MP</td>
  </tr>
  <tr>
    <td>B6h</td>
    <td>182</td>
    <td>AMD Athlon™ XP Processor Family</td>
  </tr>
  <tr>
    <td>B7h</td>
    <td>183</td>
    <td>AMD Athlon™ MP Processor Family</td>
  </tr>
  <tr>
    <td>B8h</td>
    <td>184</td>
    <td>Intel® Itanium® 2 processor</td>
  </tr>
  <tr>
    <td>B9h</td>
    <td>185</td>
    <td>Intel® Pentium® M processor</td>
  </tr>
  <tr>
    <td>BAh</td>
    <td>186</td>
    <td>Intel® Celeron® D processor</td>
  </tr>
  <tr>
    <td>BBh</td>
    <td>187</td>
    <td>Intel® Pentium® D processor</td>
  </tr>
  <tr>
    <td>BCh</td>
    <td>188</td>
    <td>Intel® Pentium® Processor Extreme Edition</td>
  </tr>
  <tr>
    <td>BDh</td>
    <td>189</td>
    <td>Intel® Core™ Solo Processor</td>
  </tr>
  <tr>
    <td>BEh</td>
    <td>190</td>
    <td>Reserved [3]</td>
  </tr>
  <tr>
    <td>BFh</td>
    <td>191</td>
    <td>Intel® Core™ 2 Duo Processor</td>
  </tr>
  <tr>
    <td>C0h</td>
    <td>192</td>
    <td>Intel® Core™ 2 Solo processor</td>
  </tr>
  <tr>
    <td>C1h</td>
    <td>193</td>
    <td>Intel® Core™ 2 Extreme processor</td>
  </tr>
  <tr>
    <td>C2h</td>
    <td>194</td>
    <td>Intel® Core™ 2 Quad processor</td>
  </tr>
  <tr>
    <td>C3h</td>
    <td>195</td>
    <td>Intel® Core™ 2 Extreme mobile processor</td>
  </tr>
  <tr>
    <td>C4h</td>
    <td>196</td>
    <td>Intel® Core™ 2 Duo mobile processor</td>
  </tr>
  <tr>
    <td>C5h</td>
    <td>197</td>
    <td>Intel® Core™ 2 Solo mobile processor</td>
  </tr>
  <tr>
    <td>C6h</td>
    <td>198</td>
    <td>Intel® Core™ i7 processor</td>
  </tr>
  <tr>
    <td>C7h</td>
    <td>199</td>
    <td>Dual-Core Intel® Celeron® processor</td>
  </tr>
  <tr>
    <td>C8h</td>
    <td>200</td>
    <td>IBM390 Family</td>
  </tr>
  <tr>
    <td>C9h</td>
    <td>201</td>
    <td>G4</td>
  </tr>
  <tr>
    <td>CAh</td>
    <td>202</td>
    <td>G5</td>
  </tr>
  <tr>
    <td>CBh</td>
    <td>203</td>
    <td>ESA/390 G6</td>
  </tr>
  <tr>
    <td>CCh</td>
    <td>204</td>
    <td>z/Architecture base</td>
  </tr>
  <tr>
    <td>CDh</td>
    <td>205</td>
    <td>Intel® Core™ i5 processor</td>
  </tr>
  <tr>
    <td>CEh</td>
    <td>206</td>
    <td>Intel® Core™ i3 processor</td>
  </tr>
  <tr>
    <td>CFh</td>
    <td>207</td>
    <td>Intel® Core™ i9 processor</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>D0h-D1h</td>
    <td>208-209</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>D2h</td>
    <td>210</td>
    <td>VIA C7™-M Processor Family</td>
  </tr>
  <tr>
    <td>D3h</td>
    <td>211</td>
    <td>VIA C7™-D Processor Family</td>
  </tr>
  <tr>
    <td>D4h</td>
    <td>212</td>
    <td>VIA C7™ Processor Family</td>
  </tr>
  <tr>
    <td>D5h</td>
    <td>213</td>
    <td>VIA Eden™ Processor Family</td>
  </tr>
  <tr>
    <td>D6h</td>
    <td>214</td>
    <td>Multi-Core Intel® Xeon® processor</td>
  </tr>
  <tr>
    <td>D7h</td>
    <td>215</td>
    <td>Dual-Core Intel® Xeon® processor 3xxx Series</td>
  </tr>
  <tr>
    <td>D8h</td>
    <td>216</td>
    <td>Quad-Core Intel® Xeon® processor 3xxx Series</td>
  </tr>
  <tr>
    <td>D9h</td>
    <td>217</td>
    <td>VIA Nano™ Processor Family</td>
  </tr>
  <tr>
    <td>DAh</td>
    <td>218</td>
    <td>Dual-Core Intel® Xeon® processor 5xxx Series</td>
  </tr>
  <tr>
    <td>DBh</td>
    <td>219</td>
    <td>Quad-Core Intel® Xeon® processor 5xxx Series</td>
  </tr>
  <tr>
    <td>DCh</td>
    <td>220</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>DDh</td>
    <td>221</td>
    <td>Dual-Core Intel® Xeon® processor 7xxx Series</td>
  </tr>
  <tr>
    <td>DEh</td>
    <td>222</td>
    <td>Quad-Core Intel® Xeon® processor 7xxx Series</td>
  </tr>
  <tr>
    <td>DFh</td>
    <td>223</td>
    <td>Multi-Core Intel® Xeon® processor 7xxx Series</td>
  </tr>
  <tr>
    <td>E0h</td>
    <td>224</td>
    <td>Multi-Core Intel® Xeon® processor 3400 Series</td>
  </tr>
  <tr>
    <td>E1h-E3h</td>
    <td>225-227</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>E4h</td>
    <td>228</td>
    <td>AMD Opteron™ 3000 Series Processor</td>
  </tr>
  <tr>
    <td>E5h</td>
    <td>229</td>
    <td>AMD Sempron™ II Processor</td>
  </tr>
  <tr>
    <td>E6h</td>
    <td>230</td>
    <td>Embedded AMD Opteron™ Quad-Core Processor Family</td>
  </tr>
  <tr>
    <td>E7h</td>
    <td>231</td>
    <td>AMD Phenom™ Triple-Core Processor Family</td>
  </tr>
  <tr>
    <td>E8h</td>
    <td>232</td>
    <td>AMD Turion™ Ultra Dual-Core Mobile Processor Family</td>
  </tr>
  <tr>
    <td>E9h</td>
    <td>233</td>
    <td>AMD Turion™ Dual-Core Mobile Processor Family</td>
  </tr>
  <tr>
    <td>EAh</td>
    <td>234</td>
    <td>AMD Athlon™ Dual-Core Processor Family</td>
  </tr>
  <tr>
    <td>EBh</td>
    <td>235</td>
    <td>AMD Sempron™ SI Processor Family</td>
  </tr>
  <tr>
    <td>ECh</td>
    <td>236</td>
    <td>AMD Phenom™ II Processor Family</td>
  </tr>
  <tr>
    <td>EDh</td>
    <td>237</td>
    <td>AMD Athlon™ II Processor Family</td>
  </tr>
  <tr>
    <td>EEh</td>
    <td>238</td>
    <td>Six-Core AMD Opteron™ Processor Family</td>
  </tr>
  <tr>
    <td>EFh</td>
    <td>239</td>
    <td>AMD Sempron™ M Processor Family</td>
  </tr>
  <tr>
    <td>F0h-F9h</td>
    <td>240-249</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>FAh</td>
    <td>250</td>
    <td>i860</td>
  </tr>
  <tr>
    <td>FBh</td>
    <td>251</td>
    <td>i960</td>
  </tr>
  <tr>
    <td>FCh-FDh</td>
    <td>252-253</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>FEh</td>
    <td>254</td>
    <td>Indicator to obtain the processor family from the Processor Family 2 field</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>255</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>100h-1FFh</td>
    <td>256-511</td>
    <td>These values are available for assignment, except for the following:</td>
  </tr>
  <tr>
    <td>100h</td>
    <td>256</td>
    <td>ARMv7</td>
  </tr>
  <tr>
    <td>101h</td>
    <td>257</td>
    <td>ARMv8</td>
  </tr>
  <tr>
    <td>102h</td>
    <td>258</td>
    <td>ARMv9</td>
  </tr>
</table>
<table>
  <tr>
    <th>Hex Value</th>
    <th>Decimal Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>103h</td>
    <td>259</td>
    <td>Reserved for future use by ARM</td>
  </tr>
  <tr>
    <td>104h</td>
    <td>260</td>
    <td>SH-3</td>
  </tr>
  <tr>
    <td>105h</td>
    <td>261</td>
    <td>SH-4</td>
  </tr>
  <tr>
    <td>118h</td>
    <td>280</td>
    <td>ARM</td>
  </tr>
  <tr>
    <td>119h</td>
    <td>281</td>
    <td>StrongARM</td>
  </tr>
  <tr>
    <td>12Ch</td>
    <td>300</td>
    <td>6x86</td>
  </tr>
  <tr>
    <td>12Dh</td>
    <td>301</td>
    <td>MediaGX</td>
  </tr>
  <tr>
    <td>12Eh</td>
    <td>302</td>
    <td>MII</td>
  </tr>
  <tr>
    <td>140h</td>
    <td>320</td>
    <td>WinChip</td>
  </tr>
  <tr>
    <td>15Eh</td>
    <td>350</td>
    <td>DSP</td>
  </tr>
  <tr>
    <td>1F4h</td>
    <td>500</td>
    <td>Video Processor</td>
  </tr>
  <tr>
    <td>200h-2FFh</td>
    <td>512-767</td>
    <td>These values are available for assignment, except for the following:</td>
  </tr>
  <tr>
    <td>200h</td>
    <td>512</td>
    <td>RISC-V RV32</td>
  </tr>
  <tr>
    <td>201h</td>
    <td>513</td>
    <td>RISC-V RV64</td>
  </tr>
  <tr>
    <td>202h</td>
    <td>514</td>
    <td>RISC-V RV128</td>
  </tr>
  <tr>
    <td>258h</td>
    <td>600</td>
    <td>LoongArch</td>
  </tr>
  <tr>
    <td>259h</td>
    <td>601</td>
    <td>Loongson™ 1 Processor Family</td>
  </tr>
  <tr>
    <td>25Ah</td>
    <td>602</td>
    <td>Loongson™ 2 Processor Family</td>
  </tr>
  <tr>
    <td>25Bh</td>
    <td>603</td>
    <td>Loongson™ 3 Processor Family</td>
  </tr>
  <tr>
    <td>25Ch</td>
    <td>604</td>
    <td>Loongson™ 2K Processor Family</td>
  </tr>
  <tr>
    <td>25Dh</td>
    <td>605</td>
    <td>Loongson™ 3A Processor Family</td>
  </tr>
  <tr>
    <td>25Eh</td>
    <td>606</td>
    <td>Loongson™ 3B Processor Family</td>
  </tr>
  <tr>
    <td>25Fh</td>
    <td>607</td>
    <td>Loongson™ 3C Processor Family</td>
  </tr>
  <tr>
    <td>260h</td>
    <td>608</td>
    <td>Loongson™ 3D Processor Family</td>
  </tr>
  <tr>
    <td>261h</td>
    <td>609</td>
    <td>Loongson™ 3E Processor Family</td>
  </tr>
  <tr>
    <td>262h</td>
    <td>610</td>
    <td>Dual-Core Loongson™ 2K Processor 2xxx Series</td>
  </tr>
  <tr>
    <td>26Ch</td>
    <td>620</td>
    <td>Quad-Core Loongson™ 3A Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>26Dh</td>
    <td>621</td>
    <td>Multi-Core Loongson™ 3A Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>26Eh</td>
    <td>622</td>
    <td>Quad-Core Loongson™ 3B Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>26Fh</td>
    <td>623</td>
    <td>Multi-Core Loongson™ 3B Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>270h</td>
    <td>624</td>
    <td>Multi-Core Loongson™ 3C Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>271h</td>
    <td>625</td>
    <td>Multi-Core Loongson™ 3D Processor 5xxx Series</td>
  </tr>
  <tr>
    <td>300h-FFFDDh</td>
    <td>768-65533</td>
    <td>Available for assignment</td>
  </tr>
  <tr>
    <td>FFFFh-FFFFh</td>
    <td>65534-65535</td>
    <td>Reserved</td>
  </tr>
</table>

[1] Note that the meaning associated with this value is different from the meaning defined in CIM_Processor.Family for the same value.

[2] Some version 2.0 specification implementations used Processor Family type value 30h to represent a Pentium® Pro processor.

[3] Version 2.5 of this specification listed this value as “available for assignment.” CIM_Processor.mof files assigned this value to AMD K7 processors in the CIM_Processor.Family property, and an SMBIOS change request assigned it to Intel Core 2 processors. Some implementations of the SMBIOS version 2.5 specification are known to use BEh to indicate Intel Core 2 processors. Some implementations of SMBIOS and some implementations of CIM-based software may also have used BEh to indicate AMD K7 processors.
For processor family enumerations from 0 to FDh, Processor Family is identical to Processor Family 2.

For processor family enumerations from 100h to FFFDh, Processor Family has a value of FEh and Processor Family 2 has the enumerated value.

The following values are reserved:

• FFh        Not used. FFh is the un-initialized value of Flash memory.
• FFFFh      Not used. FFFFh is the un-initialized value of Flash memory.
• FFFEh      For special use in the future, such as FEh as the extension indicator.

7.5.3 Processor ID field format

The Processor ID field contains processor-specific information that describes the processor’s features.

7.5.3.1 x86-class CPUs

For x86 class CPUs, the field’s format depends on the processor’s support of the CPUID instruction. If the instruction is supported, the Processor ID field contains two DWORD-formatted values. The first (offsets 08h-0Bh) is the EAX value returned by a CPUID instruction with input EAX set to 1; the second (offsets 0Ch-0Fh) is the EDX value returned by that instruction.

Otherwise, only the first two bytes of the Processor ID field are significant (all others are set to 0) and contain (in WORD-format) the contents of the DX register at CPU reset.

7.5.3.2 ARM32-class CPUs

For ARM32-class CPUs, the Processor ID field contains two DWORD-formatted values. The first (offsets 08h-0Bh) is the contents of the Main ID Register (MIDR); the second (offsets 0Ch-0Fh) is zero.

7.5.3.3 ARM64-class CPUs

For ARM64-class CPUs, the Processor ID field contains two DWORD-formatted values. The field's format depends on the processor's support of the SMCCC_ARCH_SOC_ID architectural call, as defined in the Arm SMC Calling Convention Specification v1.2 at https://developer.arm.com/architectures/system-architectures/software-standards/smccc. Software can determine the support for SoC ID by examining the Processor Characteristics field for “Arm64 SoC ID” bit as defined in Table 27 – Processor Characteristics.

If SoC ID is supported, the first DWORD (offsets 08h-0Bh) is the JEP-106 code for the SiP value returned by a SMCCC_ARCH_SOC_ID call with input parameter SoC_ID_type set to 0; the second DWORD (offsets 0Ch-0Fh) is the SoC revision value returned by the SMCCC_ARCH_SOC_ID call with input parameter SoC_ID_type set to 1.

If SoC ID is not supported, the first DWORD (offsets 08h-0Bh) is the contents of the MIDR_EL1 register; the second DWORD (offsets 0Ch-0Fh) is zero.

7.5.3.4 RISC-V-class CPUs

For RISC-V class CPUs, the Processor ID contains a QWORD Machine Vendor ID CSR (mvendorid) of RISC-V processor hart 0. More information of RISC-V class CPU feature is described in RISC-V processor additional information (SMBIOS structure Type 44, 7.45).

7.5.3.5 LoongArch-class CPUs

For LoongArch class CPUs, the Processor ID field represents the Processor Core ID, which is defined on the CPUCFG instruction, and the format used is: cpucfg rd, rf. The Processor ID contents are a DWORD-formatted value, which is the rd register value returned by CPUCFG instruction when the operand register
rj is set to 0. For other values written into rj, rd will return the features supported by the CPU. For the value range refer to https://loongson.github.io/LoongArch-Documentation/LoongArch-Vol1-EN.html#_cpucfg.

More details on LoongArch-class CPU features are described in section 7.45, Processor Additional Information (Type 44).

7.5.4 Processor Information — Voltage

Two forms of information can be specified by the SMBIOS in this field, dependent on the value present in bit 7 (the most-significant bit). If bit 7 is 0 (legacy mode), the remaining bits of the field represent the specific voltages that the processor socket can accept, as Table 24 shows.

<table>
  <tr>
    <th>Byte Bit Range</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Set to 0, indicating 'legacy' mode for processor voltage</td>
  </tr>
  <tr>
    <td>Bits 6:4</td>
    <td>Reserved, must be zero</td>
  </tr>
  <tr>
    <td>Bits 3:0</td>
    <td>Voltage Capability<br>A set bit indicates that the voltage is supported.<br>Bit 0 – 5V<br>Bit 1 – 3.3V<br>Bit 2 – 2.9V<br>Bit 3 – Reserved, must be zero.<br>NOTE: Setting of multiple bits indicates the socket is configurable.</td>
  </tr>
</table>

If bit 7 is set to 1, the remaining seven bits of the field are set to contain the processor's current voltage times 10.

EXAMPLE: The field value for a processor voltage of 1.8 volts would be:
92h = 80h + (1.8 * 10) = 80h + 18 = 80h +12h

7.5.5 Processor Information — Processor Upgrade

Table 25 describes the byte values for the Processor Information — Processor Upgrade field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Daughter Board</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>ZIF Socket</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Replaceable Piggy Back</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>LIF Socket</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>08h</td>
    <td>Slot 1</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Slot 2</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>370-pin socket</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Slot A</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Slot M</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Socket 423</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Socket A (Socket 462)</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>Socket 478</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Socket 754</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>Socket 940</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>Socket 939</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>Socket mPGA604</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Socket LGA771</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Socket LGA775</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>Socket S1</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>Socket AM2</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>Socket F (1207)</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>Socket LGA1366</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>Socket G34</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>Socket AM3</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>Socket C32</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>Socket LGA1156</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>Socket LGA1567</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>Socket PGA988A</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>Socket BGA1288</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>Socket rPGA988B</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>Socket BGA1023</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>Socket BGA1224</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>Socket LGA1155</td>
  </tr>
  <tr>
    <td>25h</td>
    <td>Socket LGA1356</td>
  </tr>
  <tr>
    <td>26h</td>
    <td>Socket LGA2011</td>
  </tr>
  <tr>
    <td>27h</td>
    <td>Socket FS1</td>
  </tr>
  <tr>
    <td>28h</td>
    <td>Socket FS2</td>
  </tr>
  <tr>
    <td>29h</td>
    <td>Socket FM1</td>
  </tr>
  <tr>
    <td>2Ah</td>
    <td>Socket FM2</td>
  </tr>
  <tr>
    <td>2Bh</td>
    <td>Socket LGA2011-3</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>2Ch</td>
    <td>Socket LGA1356-3</td>
  </tr>
  <tr>
    <td>2Dh</td>
    <td>Socket LGA1150</td>
  </tr>
  <tr>
    <td>2Eh</td>
    <td>Socket BGA1168</td>
  </tr>
  <tr>
    <td>2Fh</td>
    <td>Socket BGA1234</td>
  </tr>
  <tr>
    <td>30h</td>
    <td>Socket BGA1364</td>
  </tr>
  <tr>
    <td>31h</td>
    <td>Socket AM4</td>
  </tr>
  <tr>
    <td>32h</td>
    <td>Socket LGA1151</td>
  </tr>
  <tr>
    <td>33h</td>
    <td>Socket BGA1356</td>
  </tr>
  <tr>
    <td>34h</td>
    <td>Socket BGA1440</td>
  </tr>
  <tr>
    <td>35h</td>
    <td>Socket BGA1515</td>
  </tr>
  <tr>
    <td>36h</td>
    <td>Socket LGA3647-1</td>
  </tr>
  <tr>
    <td>37h</td>
    <td>Socket SP3</td>
  </tr>
  <tr>
    <td>38h</td>
    <td>Socket SP3r2</td>
  </tr>
  <tr>
    <td>39h</td>
    <td>Socket LGA2066</td>
  </tr>
  <tr>
    <td>3Ah</td>
    <td>Socket BGA1392</td>
  </tr>
  <tr>
    <td>3Bh</td>
    <td>Socket BGA1510</td>
  </tr>
  <tr>
    <td>3Ch</td>
    <td>Socket BGA1528</td>
  </tr>
  <tr>
    <td>3Dh</td>
    <td>Socket LGA4189</td>
  </tr>
  <tr>
    <td>3Eh</td>
    <td>Socket LGA1200</td>
  </tr>
  <tr>
    <td>3Fh</td>
    <td>Socket LGA4677</td>
  </tr>
  <tr>
    <td>40h</td>
    <td>Socket LGA1700</td>
  </tr>
  <tr>
    <td>41h</td>
    <td>Socket BGA1744</td>
  </tr>
  <tr>
    <td>42h</td>
    <td>Socket BGA1781</td>
  </tr>
  <tr>
    <td>43h</td>
    <td>Socket BGA1211</td>
  </tr>
  <tr>
    <td>44h</td>
    <td>Socket BGA2422</td>
  </tr>
  <tr>
    <td>45h</td>
    <td>Socket LGA1211</td>
  </tr>
  <tr>
    <td>46h</td>
    <td>Socket LGA2422</td>
  </tr>
  <tr>
    <td>47h</td>
    <td>Socket LGA5773</td>
  </tr>
  <tr>
    <td>48h</td>
    <td>Socket BGA5773</td>
  </tr>
</table>

7.5.6 Processor Information — Core Count

Core Count is the number of cores detected by the BIOS for this processor socket. It does not necessarily indicate the full capability of the processor. For example, platform hardware may have the capability to limit the number of cores reported by the processor without BIOS intervention or knowledge. For a dual-core processor installed in a platform where the hardware is set to limit it to one core, the BIOS reports a value of 1 in Core Count. For a dual-core processor with multi-core support disabled by BIOS, the BIOS reports a value of 2 in Core Count.
The Core Count 2 field supports core counts > 255. For core counts of 256 or greater, the Core Count field is set to FFh and the Core Count 2 field is set to the number of cores. For core counts of 255 or fewer, if Core Count 2 is present it shall be set the same value as Core Count. Table 26 presents examples of the use and interpretation of the Core Count and Core Count 2 fields.

<table>
  <tr>
    <th>Core Count Field</th>
    <th>Core Count 2 Field</th>
    <th>Core Count</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>absent</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>absent</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>absent</td>
    <td>255</td>
  </tr>
  <tr>
    <td>00h</td>
    <td>0000h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>0020h</td>
    <td>32</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>00FFh</td>
    <td>255</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>0100h</td>
    <td>256</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>0200h</td>
    <td>512</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>FFFFh</td>
    <td>Reserved</td>
  </tr>
</table>

Table 26 - Examples of Core Count and Core Count 2 use

7.5.7 Processor Information — Core Enabled

Core Enabled is the number of cores that the BIOS enabled and are available for operating system use. For example, if the BIOS detects a dual-core processor:

• And it leaves both cores enabled, it reports a value of 2.
• And it disables multi-core support, it reports a value of 1.

The Core Enabled 2 field supports core enabled counts > 255. For core enabled counts of 256 or greater, the Core Enabled field is set to FFh and the Core Enabled 2 field is set to the number of enabled cores. For core enabled counts of 255 or fewer, if Core Enabled 2 is present it shall be set to the same value as Core Enabled. This follows the approach used for the Core Count and Core Count 2 fields. See Table 26 for examples.

7.5.8 Processor Information — Thread Count

Thread Count is the total number of threads detected by the BIOS for this processor socket. It is a processor-wide count, not a thread-per-core count. It does not necessarily indicate the full capability of the processor. For example, platform hardware may have the capability to limit the number of threads reported by the processor without BIOS intervention or knowledge. For a dual-thread processor installed in a platform where the hardware is set to limit it to one thread, the BIOS reports a value of 1 in Thread Count. For a dual-thread processor with multi-threading disabled by BIOS, the BIOS reports a value of 2 in Thread Count. For a dual-core, dual-thread-per-core processor, the BIOS reports a value of 4 in Thread Count.

The Thread Count 2 field supports thread counts > 255. For thread counts of 256 or greater, the Thread Count field is set to FFh and the Thread Count 2 field is set to the number of threads. For thread counts of 255 or fewer, if Thread Count 2 is present it shall be set to the same value as Thread Count. This follows the approach used for the Core Count and Core Count 2 fields. See Table 26 for examples.

7.5.9 Processor Characteristics

Table 27 describes the Processor Characteristics field.
64-bit Capable indicates the maximum data width capability of the processor. For example, this bit is set for Intel Itanium, AMD Opteron, and Intel Xeon (with EM64T) processors; this bit is cleared for Intel Xeon processors that do not have EM64T. This bit indicates the maximum capability of the processor and does not indicate the current enabled state.

Multi-Core indicates the processor has more than one core. This bit does not indicate the number of cores (Core Count) enabled by hardware or the number of cores (Core Enabled) enabled by BIOS.

Hardware Thread indicates that the processor supports multiple hardware threads per core. This bit does not indicate the state or number of threads.

Execute Protection indicates that the processor supports marking specific memory regions as non-executable. For example, this is the NX (No eXecute) feature of AMD processors and the XD (eXecute Disable) feature of Intel processors. This bit does not indicate the present state of this feature.

Enhanced Virtualization indicates that the processor can execute enhanced virtualization instructions. This bit does not indicate the present state of this feature.

Power/Performance Control indicates that the processor is capable of load-based power savings. This bit does not indicate the present state of this feature.

Arm64 SoC ID indicates that the processor supports returning a SoC ID value using the SMCCC_ARCH_SOC_ID architectural call, as defined in the Arm SMC Calling Convention Specification v1.2 at https://developer.arm.com/architectures/system-architectures/software-standards/smccc.

NOTE    See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>WORD Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>64-bit Capable</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Multi-Core</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Hardware Thread</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Execute Protection</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>Enhanced Virtualization</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Power/Performance Control</td>
  </tr>
  <tr>
    <td>Bit 8</td>
    <td>128-bit Capable</td>
  </tr>
  <tr>
    <td>Bit 9</td>
    <td>Arm64 SoC ID</td>
  </tr>
  <tr>
    <td>Bits 10:15</td>
    <td>Reserved</td>
  </tr>
</table>

7.5.10 Processor Information - Thread Enabled

Thread Enabled is the number of threads that the BIOS has enabled and are available for operating system use. For example, if the BIOS detects a dual-core processor with two threads supported in each core:

• And it leaves both threads enabled, it reports a value of 4.
• And it disables multi-threading support, it reports a value of 2.
7.6 Memory Controller Information (Type 5, Obsolete)

The information in this structure defines the attributes of the system’s memory controller(s) and the supported attributes of any memory-modules present in the sockets controlled by this controller. See Table 28 for the details of this structure.

NOTE This structure, and its companion, Memory Module Information (Type 6, Obsolete), are obsolete starting with version 2.1 of this specification; the Physical Memory Array (Type 16) and Memory Device (Type 17) structures should be used instead. BIOS providers might choose to implement both memory description types to allow existing DMI browsers to properly display the system’s memory attributes.

Table 28 – Memory Controller Information (Type 5, Obsolete) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>5</td>
    <td>Memory Controller indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Computed by the BIOS as either 15 + (2 * x) for version 2.0 implementations or 16 + (2 * x) for version 2.1 and later implementations, where x is the value present in offset 0Eh.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Error Detecting Method</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.6.1.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Error Correcting Capability</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>See 7.6.2.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Supported Interleave</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.6.3.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Current Interleave</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.6.3.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>Maximum Memory Module Size</td>
    <td>BYTE</td>
    <td>Varies (n)</td>
    <td>Size of the largest memory module supported (per slot), specified as n, where 2^n is the maximum size in MB<br>The maximum amount of memory supported by this controller is that value times the number of slots, as specified in offset 0Eh of this structure.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.0+</td>
    <td>Supported Speeds</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>See 7.6.4 for bit-wise descriptions.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.0+</td>
    <td>Supported Memory Types</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>See 7.7.1 for bit-wise descriptions.</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>2.0+</td>
    <td>Memory Module Voltage</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Describes the required voltages for each of the memory module sockets controlled by this controller:<br>Bits 7:3 Reserved, must be zero<br>Bit 2 2.9V<br>Bit 1 3.3V<br>Bit 0 5V<br><br>NOTE: Setting of multiple bits indicates that the sockets are configurable.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.0+</td>
    <td>Number of Associated Memory Slots (x)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Defines how many of the Memory Module Information blocks are controlled by this controller</td>
  </tr>
  <tr>
    <td>0Fh to 0Fh + (2*x) - 1</td>
    <td>2.0+</td>
    <td>Memory Module Configuration Handles</td>
    <td>x WORDs</td>
    <td>Varies</td>
    <td>Lists memory information structure handles controlled by this controller<br>Value in offset 0Eh (x) defines the count.</td>
  </tr>
  <tr>
    <td>0Fh + (2*x)</td>
    <td>2.1+</td>
    <td>Enabled Error Correcting Capabilities</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Identifies the error-correcting capabilities that were enabled when the structure was built<br>See 7.6.2 for bit-wise definitions.</td>
  </tr>
</table>

7.6.1 Memory Controller Error Detecting Method

Table 29 shows the byte values for the Memory Controller Error Detecting Method field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>8-bit Parity</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>32-bit ECC</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>64-bit ECC</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>128-bit ECC</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>CRC</td>
  </tr>
</table>

7.6.2 Memory Controller Error Correcting Capability

Table 30 shows the values for the Memory Controller Error Correcting Capability field.

<table>
  <tr>
    <th>Byte Bit Position</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>None</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Single-Bit Error Correcting</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Double-Bit Error Correcting</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Error Scrubbing</td>
  </tr>
</table>

7.6.3 Memory Controller Information — Interleave Support

Table 31 shows the byte values for the Memory Controller Information — Interleave Support field.
Table 31 – Memory Controller Information: Interleave Support field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>One-Way Interleave</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Two-Way Interleave</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Four-Way Interleave</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Eight-Way Interleave</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Sixteen-Way Interleave</td>
  </tr>
</table>

7.6.4 Memory Controller Information — Memory Speeds

The bit-field that Table 32 shows describes the speed of the memory modules supported by the system.

Table 32 – Memory Controller Information: Memory Speeds Bit field

<table>
  <tr>
    <th>Word Bit Position</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>70ns</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>60ns</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>50ns</td>
  </tr>
  <tr>
    <td>Bits 5:15</td>
    <td>Reserved, must be zero</td>
  </tr>
</table>

7.7 Memory Module Information (Type 6, Obsolete)

One Memory Module Information structure is included for each memory-module socket in the system. As Table 33 shows, the structure describes the speed, type, size, and error status of each system memory module. The supported attributes of each module are described by the “owning” Memory Controller Information structure.

NOTE This structure and its companion Memory Controller Information (Type 5) are obsolete starting with version 2.1 of this specification; the Physical Memory Array (Type 16) and Memory Device (Type 17) structures should be used instead. BIOS providers might choose to implement both memory description types to allow existing DMI browsers to properly display the system’s memory attributes.

Table 33 – Memory Module Information (Type 6, Obsolete) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>6</td>
    <td>Memory Module Configuration indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>0Ch</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Socket Designation</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for reference designation<br>EXAMPLE: 'J202',0</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Bank Connections</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Each nibble indicates a bank (RAS#) connection; 0xF means no connection.<br><br>EXAMPLE: If banks 1 & 3 (RAS# 1 & 3) were connected to a SIMM socket the byte for that socket would be 13h. If only bank 2 (RAS 2) were connected, the byte for that socket would be 2Fh.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>06h</td>
    <td>Current Speed</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Speed of the memory module, in ns (for example, 70d for a 70ns module)<br>If the speed is unknown, the field is set to 0.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Current Memory Type</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>See 7.7.1.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Installed Size</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.7.2.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Enabled Size</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.7.2.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Error Status</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bits 7:3 Reserved, set to 0s<br>Bit 2 If set, the Error Status information should be obtained from the event log; bits 1and 0 are reserved.<br>Bit 1 Correctable errors received for the module, if set. This bit is reset only during a system reset.<br>Bit 0 Uncorrectable errors received for the module, if set. All or a portion of the module has been disabled. This bit is only reset on power-on.</td>
  </tr>
</table>

7.7.1 Memory Module Information — Memory Types

Table 34 shows the bit-field that describes the physical characteristics of the memory modules that are supported by (and currently installed in) the system.

<table>
  <tr>
    <th>Word Bit Position</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Standard</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Fast Page Mode</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>EDO</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Parity</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>ECC</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>SIMM</td>
  </tr>
  <tr>
    <td>Bit 8</td>
    <td>DIMM</td>
  </tr>
  <tr>
    <td>Bit 9</td>
    <td>Burst EDO</td>
  </tr>
  <tr>
    <td>Bit 10</td>
    <td>SDRAM</td>
  </tr>
  <tr>
    <td>Bits 11:15</td>
    <td>Reserved, must be zero</td>
  </tr>
</table>

7.7.2 Memory Module Information — Memory Size

The Size fields of the Memory Module Configuration Information structure define the amount of memory currently installed (and enabled) in a memory-module connector. Table 35 shows the meaning of the bytes and bits in the Memory Size field.
The Installed Size fields identify the size of the memory module that is installed in the socket, as determined by reading and correlating the module's presence-detect information. If the system does not support presence-detect mechanisms, the Installed Size field is set to 7Dh to indicate that the installed size is not determinable. The Enabled Size field identifies the amount of memory currently enabled for the system's use from the module. If a module is known to be installed in a connector, but all memory in the module has been disabled due to error, the Enabled Size field is set to 7Eh.

Table 35 – Memory Module Information: Memory Size field

<table>
  <tr>
    <th>Byte Bit Range</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bits 0:6</td>
    <td>Indicates size (n), where 2**n is the size in MB, with the following special-case values:
      <ul>
        <li>7Dh Not determinable (Installed Size only)</li>
        <li>7Eh Module is installed, but no memory has been enabled</li>
        <li>7Fh Not installed</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Defines whether the memory module has a single- (0) or double-bank (1) connection</td>
  </tr>
</table>

7.7.3 Memory subsystem example

A system utilizes a memory controller that supports up to four 32 MB 5 V 70 ns parity SIMMs. The memory module sockets are used in pairs A1/A2 and B1/B2 to provide a 64-bit data path to the CPU. No mechanism is provided by the system to read the SIMM IDs. RAS-0 and -1 are connected to the front-and back-size banks of the SIMMs in the A1/A2 sockets and RAS-2 and -3 are similarly connected to the B1/B2 sockets. The current installation is an 8 MB SIMM in sockets A1 and A2, 16 MB total.

<table>
  <tr>
    <td>db 5</td>
    <td>; Memory Controller Information</td>
  </tr>
  <tr>
    <td>db 23</td>
    <td>; Length = 15 + 2*4</td>
  </tr>
  <tr>
    <td>dw 14</td>
    <td>; Memory Controller Handle</td>
  </tr>
  <tr>
    <td>db 4</td>
    <td>; 8-bit parity error detection</td>
  </tr>
  <tr>
    <td>db 0000100b</td>
    <td>; No error correction provided</td>
  </tr>
  <tr>
    <td>db 03h</td>
    <td>; 1-way interleave supported</td>
  </tr>
  <tr>
    <td>db 03h</td>
    <td>; 1-way interleave currently used</td>
  </tr>
  <tr>
    <td>db 5</td>
    <td>; Maximum memory-module size supported is 32 MB (2**5)</td>
  </tr>
  <tr>
    <td>dw 0000100b</td>
    <td>; Only 70ns SIMMs supported</td>
  </tr>
  <tr>
    <td>dw 00A4h</td>
    <td>; Standard, parity SIMMs supported</td>
  </tr>
  <tr>
    <td>db 00000001b</td>
    <td>; 5V provided to each socket</td>
  </tr>
  <tr>
    <td>db 4</td>
    <td>; 4 memory-module sockets supported</td>
  </tr>
  <tr>
    <td>dw 15</td>
    <td>; 1st Memory Module Handle</td>
  </tr>
  <tr>
    <td>dw 16</td>
    <td></td>
  </tr>
  <tr>
    <td>dw 17</td>
    <td></td>
  </tr>
  <tr>
    <td>dw 18</td>
    <td>; 4th ...</td>
  </tr>
  <tr>
    <td>dw 0000h</td>
    <td>; End-of-structure termination</td>
  </tr>
</table>
db 6      ; Memory Module Information
db 0Ch
dw 15     ; Handle
db 1      ; Reference Designation string #1
db 0lh    ; Socket connected to RAS-0 and RAS-1
db 0000010b ; Current speed is Unknown, since can’t read SIMM IDs
db 00000100b ; Upgrade speed is 70ns, since that’s all that’s supported
dw 00A4h   ; Current SIMM must be standard parity
db 7Dh     ; Installed size indeterminable (no SIMM IDs)
db 83h     ; Enabled size is double-bank 8MB (2**3)
db 0       ; No errors
db "A1",0  ; String#1: Reference Designator
db 0       ; End-of-strings

db 6      ; Memory Module Information
db 0Ch
dw 16     ; Handle
db 1      ; Reference Designation string #1
db 0lh    ; Socket connected to RAS-0 and RAS-1
db 0      ; Current speed is Unknown, since can’t read SIMM IDs
dw 00A4h   ; Current SIMM must be standard parity
db 7Dh     ; Installed size indeterminable (no SIMM IDs)
db 83h     ; Enabled size is double-bank 8MB (2**3)
db 0       ; No errors
db "A2",0  ; String#1: Reference Designator
db 0       ; End-of-strings

db 6      ; Memory Module Information
db 0Ch
dw 17     ; Handle
db 1      ; Reference Designation string #1
db 23h    ; Socket connected to RAS-2 and RAS-3
db 0      ; Current speed is Unknown, since can’t read SIMM IDs
dw 0001h  ; Nothing appears to be installed (Other)
db 7Dh     ; Installed size indeterminable (no SIMM IDs)
db 7Fh     ; Enabled size is 0 (nothing installed)
db 0       ; No errors
db "B1",0  ; String#1: Reference Designator
db 0       ; End-of-strings
db 6      ; Memory Module Information
db 0Ch
dw 18     ; Handle
db 1      ; Reference Designation string #1
db 23h    ; Socket connected to RAS-2 and RAS-3
db 0      ; Current speed is Unknown, since can’t read SIMM IDs
dw 0001h  ; Nothing appears to be installed (Other)
db 7Dh    ; Installed size indeterminable (no SIMM IDs)
db 7Fh    ; Enabled size is 0 (nothing installed)
db 0      ; No errors
db "B2",0 ; String#1: Reference Designator
db 0      ; End-of-strings

7.8 Cache Information (Type 7)

As Table 36 shows, the information in this structure defines the attributes of CPU cache device in the system. One structure is specified for each such device, whether the device is internal to or external to the CPU module. Cache modules can be associated with a processor structure in one or two ways depending on the SMBIOS version; see 7.5 and 7.15 for more information.

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>7</td>
    <td>Cache Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Value is 0Fh for version 2.0 implementations, 13h for version 2.1, or 1Bh for version 3.1.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Socket Designation</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for reference designation EXAMPLE: “CACHE1”, 0</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Cache Configuration</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Bits 15:10 Reserved, must be zero<br>
      Bits 9:8 Operational Mode<br>
      00b – Write Through<br>
      01b – Write Back<br>
      10b – Varies with Memory Address<br>
      11b – Unknown<br>
      Bit 7 Enabled/Disabled (at boot time)<br>
      1b – Enabled<br>
      0b – Disabled<br>
      Bits 6:5 Location, relative to the CPU module:<br>
      00b – Internal<br>
      01b – External<br>
      10b – Reserved<br>
      11b – Unknown<br>
      Bit 4 Reserved, must be zero<br>
      Bit 3 Cache Socketed (e.g. Cache on a Stick)<br>
      1b – Socketed<br>
      0b – Not Socketed<br>
      Bits 2:0 Cache Level – 1 through 8 (For example, an L1 cache would use value 000b and an L3 cache would use 010b.)</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Maximum Cache Size</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum size that can be installed<br>
      Bit 15 Granularity<br>
      0 – 1K granularity<br>
      1 – 64K granularity<br>
      Bits 14:0 Max size in given granularity<br>
      See 7.8.1.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.0+</td>
    <td>Installed Size</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Same format as Max Cache Size field; set to 0 if no cache is installed<br>
      See 7.8.1.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.0+</td>
    <td>Supported SRAM Type</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>See 7.8.2.</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>2.0+</td>
    <td>Current SRAM Type</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>See 7.8.2.</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.1+</td>
    <td>Cache Speed</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Cache module speed, in nanoseconds<br>
      The value is 0 if the speed is unknown.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.1+</td>
    <td>Error Correction Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Error-correction scheme supported by this cache component; see 7.8.3</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>2.1+</td>
    <td>System Cache Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Logical type of cache; see 7.8.4</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.1+</td>
    <td>Associativity</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Associativity of the cache; see 7.8.5</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>13h</td>
    <td>3.1+</td>
    <td>Maximum Cache Size 2</td>
    <td>DWORD</td>
    <td>Bit Field</td>
    <td>If this field is present, for cache sizes of 2047 MB or smaller the value in the <i>Max size in given granularity</i> portion of the field equals the size given in the corresponding portion of the <i>Maximum Cache Size</i> field, and the <i>Granularity</i> bit matches the value of the <i>Granularity</i> bit in the <i>Maximum Cache Size</i> field.<br>For Cache sizes greater than 2047 MB, the <i>Maximum Cache Size</i> field is set to 0xFFFF and the <i>Maximum Cache Size 2</i> field is present, the <i>Granularity</i> bit is set to 1b, and the size set as required; see 7.8.1.<br><br>Bit 31 Granularity<br>0 – 1K granularity<br>1 – 64K granularity (always 1b for cache sizes >2047 MB)<br>Bits 30:0 Max size in given granularity</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>3.1+</td>
    <td>Installed Cache Size 2</td>
    <td>DWORD</td>
    <td>Bit Field</td>
    <td>Same format as <i>Maximum Cache Size 2</i> field; Absent or set to 0 if no cache is installed.<br>See 7.8.1.</td>
  </tr>
</table>

7.8.1 Cache Information — Maximum Cache Size and Installed Size

For multi-core processors, the cache size for the different levels of the cache (L1, L2, L3) is the total amount of cache per level per processor socket. The cache size is independent of the core count. For example, the cache size is 2 MB for both a dual core processor with a 2 MB L3 cache shared between the cores and a dual core processor with 1 MB L3 cache (non-shared) per core.

See the descriptions of the <i>Maximum Cache Size 2</i> and <i>Installed Cache 2</i> fields for information on representing cache sizes >2047MB.

7.8.2 Cache Information — SRAM Type

Table 37 shows the values for the Cache Information — SRAM Type field.

<table>
  <tr>
    <th>Word Bit Position</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Non-Burst</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Burst</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Pipeline Burst</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Synchronous</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>Asynchronous</td>
  </tr>
  <tr>
    <td>Bits 7:15</td>
    <td>Reserved, must be zero</td>
  </tr>
</table>
7.8.3 Cache Information — Error Correction Type

Table 38 shows the values for the Cache Information — Error Correction Type field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Parity</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Single-bit ECC</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Multi-bit ECC</td>
  </tr>
</table>

7.8.4 Cache Information — System Cache Type

Table 39 shows the values for the Cache Information — System Cache Type field.

The cache type for a cache level (L1, L2, L3, ...) is type 03h (Instruction) when all the caches at that level are Instruction caches. The cache type for a specific cache level (L1, L2, L3, ...) is type 04h (Data) when all the caches at that level are Data caches. The cache type for a cache level (L1, L2, L3, ...) is type 05h (Unified) when the caches at that level are a mix of Instruction and Data caches.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Instruction</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Data</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Unified</td>
  </tr>
</table>

7.8.5 Cache Information — Associativity

Table 40 shows the values for the Cache Information — Associativity field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.
Table 40 – Cache Information: Associativity field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Direct Mapped</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2-way Set-Associative</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>4-way Set-Associative</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Fully Associative</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>8-way Set-Associative</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>16-way Set-Associative</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>12-way Set-Associative</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>24-way Set-Associative</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>32-way Set-Associative</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>48-way Set-Associative</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>64-way Set-Associative</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>20-way Set-Associative</td>
  </tr>
</table>

7.9 Port Connector Information (Type 8)

As Table 41 shows, the information in this structure defines the attributes of a system port connector (for example, parallel, serial, keyboard, or mouse ports). The port’s type and connector information are provided. One structure is present for each port provided by the system.

Table 41 – Port Connector Information (Type 8) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>8</td>
    <td>Connector Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>9h</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Internal Reference Designator</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for Internal Reference Designator, that is, internal to the system enclosure<br>EXAMPLE: 'J101', 0</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Internal Connector Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Internal Connector type<br>See 7.9.2.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>External Reference Designator</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the External Reference Designation external to the system enclosure<br>EXAMPLE: 'COM A', 0</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>External Connector Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>External Connector type<br>See 7.9.2.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Port Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Describes the function of the port<br>See 7.9.3.</td>
  </tr>
</table>
7.9.1 Port Information example

The following structure shows an example where a DB-9 Pin Male connector on the System Back panel (COM A) is connected to the System Board through a 9-Pin Dual Inline connector (J101).

db 8      ; Indicates Connector Type
db 9h     ; Length
dw ?      ; Reserved for handle
db 01h    ; String 1 – Internal Reference Designation
db 18h    ; 9 Pin Dual Inline
db 02h    ; String 2 – External Reference Designation
db 08h    ; DB-9 Pin Male
db 09h    ; 16550A Compatible
db 'J101',0 ; Internal reference
db 'COM A',0 ; External reference
db 0

If an External Connector is not used (as in the case of a CD-ROM Sound connector), the External Reference Designator and the External Connector Type should be set to zero. If an Internal Connector is not used (as in the case of a soldered-on Parallel Port connector that extends outside of the chassis), the Internal Reference Designation and Connector Type should be set to zero.

7.9.2 Port Information — Connector Types

Table 42 shows the values of the bytes in the Port Information — Connector Types field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Centronics</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Mini Centronics</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Proprietary</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>DB-25 pin male</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>DB-25 pin female</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>DB-15 pin male</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>DB-15 pin female</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>DB-9 pin male</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>DB-9 pin female</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>RJ-11</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>RJ-45</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>50-pin MiniSCSI</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Mini-DIN</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Micro-DIN</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>PS/2</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Infrared</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>HP-HIL</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>Access Bus (USB)</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>SSA SCSI</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>14h</td>
    <td>Circular DIN-8 male</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Circular DIN-8 female</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>On Board IDE</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>On Board Floppy</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>9-pin Dual Inline (pin 10 cut)</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>25-pin Dual Inline (pin 26 cut)</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>50-pin Dual Inline</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>68-pin Dual Inline</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>On Board Sound Input from CD-ROM</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>Mini-Centronics Type-14</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>Mini-Centronics Type-26</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>Mini-jack (headphones)</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>BNC</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>1394</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>SAS/SATA Plug Receptacle</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>USB Type-C Receptacle</td>
  </tr>
  <tr>
    <td>A0h</td>
    <td>PC-98</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>PC-98Hireso</td>
  </tr>
  <tr>
    <td>A2h</td>
    <td>PC-H98</td>
  </tr>
  <tr>
    <td>A3h</td>
    <td>PC-98Note</td>
  </tr>
  <tr>
    <td>A4h</td>
    <td>PC-98Full</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>Other – Use Reference Designator Strings to supply information.</td>
  </tr>
</table>

7.9.3 Port Types

Table 43 shows the values for the Port Types field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Parallel Port XT/AT Compatible</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Parallel Port PS/2</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Parallel Port ECP</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Parallel Port EPP</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Parallel Port ECP/EPP</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Serial Port XT/AT Compatible</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Serial Port 16450 Compatible</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Serial Port 16550 Compatible</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Serial Port 16550A Compatible</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>SCSI Port</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>MIDI Port</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Joy Stick Port</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Keyboard Port</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Mouse Port</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>SSA SCSI</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>USB</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>FireWire (IEEE P1394)</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>PCMCIA Type I<sup>2</sup></td>
  </tr>
  <tr>
    <td>13h</td>
    <td>PCMCIA Type II</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>PCMCIA Type III</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Card bus</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>Access Bus Port</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>SCSI II</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>SCSI Wide</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>PC-98</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>PC-98-Hireso</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>PC-H98</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>Video Port</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>Audio Port</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>Modem Port</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>Network Port</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>SATA</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>SAS</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>MFDP (Multi-Function Display Port)</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>Thunderbolt</td>
  </tr>
  <tr>
    <td>A0h</td>
    <td>8251 Compatible</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>8251 FIFO Compatible</td>
  </tr>
  <tr>
    <td>0FFh</td>
    <td>Other</td>
  </tr>
</table>

7.10 System Slots (Type 9)

As Table 44 shows, the information in this structure defines the attributes of a system slot. One structure is provided for each slot in the system.

Table 44 – System Slots (Type 9) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>9</td>
    <td>System Slot Structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>0Ch for version 2.0 implementations<br>0Dh for versions 2.1 to 2.5<br>11h for versions 2.6 to 3.1.1<br>Minimum of 11h for version 3.2 and later.</td>
  </tr>
</table>

2 Prior to version 2.7.1, this specification incorrectly described this value as “PCMCIA Type II”.
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Slot Designation</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for reference designation<br>EXAMPLE: 'PCI-1',0</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.0+</td>
    <td>Slot Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.10.1.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Slot Data Bus Width</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.10.2.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.0+</td>
    <td>Current Usage</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.10.3.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>Slot Length</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.10.4.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.0+</td>
    <td>Slot ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.10.5.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.0+</td>
    <td>Slot Characteristics 1</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>See 7.10.6.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Slot Characteristics 2</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>See 7.10.7.</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>2.6+</td>
    <td>Segment Group Number (Base)</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.10.8.</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.6+</td>
    <td>Bus Number (Base)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.10.9.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.6+</td>
    <td>Device/Function Number (Base)</td>
    <td>BYTE</td>
    <td>Bit field</td>
    <td>Bits 7:3 – device number<br>Bits 2:0 – function number<br>See 7.10.8.</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>3.2</td>
    <td>Data Bus Width (Base)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Indicate electrical bus width of base Segment/Bus/Device/Function/Width</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>3.2</td>
    <td>Peer (S/B/D/F/Width) grouping count (n)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of peer Segment/Bus/Device/Function/Width groups that follow. Zero if no peer groups.</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>3.2</td>
    <td>Peer (S/B/D/F/Width) groups</td>
    <td>5*n BYTES</td>
    <td>Varies</td>
    <td>Peer Segment/Bus/Device/Function/Width present in the slot; see 7.10.9. This field is absent (not empty) if there are no peer groups (n=0).</td>
  </tr>
  <tr>
    <td>13h + 5*n</td>
    <td>3.4</td>
    <td>Slot Information</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.10.10.</td>
  </tr>
  <tr>
    <td>14h + 5*n</td>
    <td>3.4</td>
    <td>Slot Physical Width</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.10.11.</td>
  </tr>
  <tr>
    <td>15h + 5*n</td>
    <td>3.4</td>
    <td>Slot Pitch</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.10.12.</td>
  </tr>
  <tr>
    <td>17h + 5*n</td>
    <td>3.5</td>
    <td>Slot Height</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.10.13</td>
  </tr>
</table>

7.10.1 System Slots — Slot Type

Table 45 shows the values of the System Slots — Slot Type field.
Table 45 – System Slots: Slot Type field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>ISA</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>MCA</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>EISA</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>PCI</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>PC Card (PCMCIA)</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>VL-VESA</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Proprietary</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Processor Card Slot</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Proprietary Memory Card Slot</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>I/O Riser Card Slot</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>NuBus</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>PCI – 66MHz Capable</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>AGP</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>AGP 2X</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>AGP 4X</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>PCI-X</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>AGP 8X</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>M.2 Socket 1-DP (Mechanical Key A)</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>M.2 Socket 1-SD (Mechanical Key E)</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>M.2 Socket 2 (Mechanical Key B)</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>M.2 Socket 3 (Mechanical Key M)</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>MXM Type I</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>MXM Type II</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>MXM Type III (standard connector)</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>MXM Type III (HE connector)</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>MXM Type IV</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>MXM 3.0 Type A</td>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>MXM 3.0 Type B</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>PCI Express Gen 2 SFF-8639 (U.2)</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>PCI Express Gen 3 SFF-8639 (U.2)</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>PCI Express Mini 52-pin (CEM spec. 2.0) with bottom-side keep-outs. Use Slot Length field value 03h (short length) for "half-Mini card"-only support, 04h (long length) for "full-Mini card" or dual support.</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>PCI Express Mini 52-pin (CEM spec. 2.0) without bottom-side keep-outs. Use Slot Length field value 03h (short length) for "half-Mini card"-only support, 04h (long length) for "full-Mini card" or dual support.</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>PCI Express Mini 76-pin (CEM spec. 2.0) Corresponds to Display-Mini card.</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>PCI Express Gen 4 SFF-8639 (U.2)</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>25h</td>
    <td>PCI Express Gen 5 SFF-8639 (U.2)</td>
  </tr>
  <tr>
    <td>26h</td>
    <td>OCP NIC 3.0 Small Form Factor (SFF)</td>
  </tr>
  <tr>
    <td>27h</td>
    <td>OCP NIC 3.0 Large Form Factor (LFF)</td>
  </tr>
  <tr>
    <td>28h</td>
    <td>OCP NIC Prior to 3.0</td>
  </tr>
  <tr>
    <td>30h</td>
    <td>CXL Flexbus 1.0 (deprecated, see note below)</td>
  </tr>
  <tr>
    <td>A0h</td>
    <td>PC-98/C20</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>PC-98/C24</td>
  </tr>
  <tr>
    <td>A2h</td>
    <td>PC-98/E</td>
  </tr>
  <tr>
    <td>A3h</td>
    <td>PC-98/Local Bus</td>
  </tr>
  <tr>
    <td>A4h</td>
    <td>PC-98/Card</td>
  </tr>
  <tr>
    <td>A5h</td>
    <td>PCI Express (see note below)</td>
  </tr>
  <tr>
    <td>A6h</td>
    <td>PCI Express x1</td>
  </tr>
  <tr>
    <td>A7h</td>
    <td>PCI Express x2</td>
  </tr>
  <tr>
    <td>A8h</td>
    <td>PCI Express x4</td>
  </tr>
  <tr>
    <td>A9h</td>
    <td>PCI Express x8</td>
  </tr>
  <tr>
    <td>AAh</td>
    <td>PCI Express x16</td>
  </tr>
  <tr>
    <td>ABh</td>
    <td>PCI Express Gen 2 (see note below)</td>
  </tr>
  <tr>
    <td>ACh</td>
    <td>PCI Express Gen 2 x1</td>
  </tr>
  <tr>
    <td>ADh</td>
    <td>PCI Express Gen 2 x2</td>
  </tr>
  <tr>
    <td>AEh</td>
    <td>PCI Express Gen 2 x4</td>
  </tr>
  <tr>
    <td>AFh</td>
    <td>PCI Express Gen 2 x8</td>
  </tr>
  <tr>
    <td>B0h</td>
    <td>PCI Express Gen 2 x16</td>
  </tr>
  <tr>
    <td>B1h</td>
    <td>PCI Express Gen 3 (see note below)</td>
  </tr>
  <tr>
    <td>B2h</td>
    <td>PCI Express Gen 3 x1</td>
  </tr>
  <tr>
    <td>B3h</td>
    <td>PCI Express Gen 3 x2</td>
  </tr>
  <tr>
    <td>B4h</td>
    <td>PCI Express Gen 3 x4</td>
  </tr>
  <tr>
    <td>B5h</td>
    <td>PCI Express Gen 3 x8</td>
  </tr>
  <tr>
    <td>B6h</td>
    <td>PCI Express Gen 3 x16</td>
  </tr>
  <tr>
    <td>B8h</td>
    <td>PCI Express Gen 4 (see note below)</td>
  </tr>
  <tr>
    <td>B9h</td>
    <td>PCI Express Gen 4 x1</td>
  </tr>
  <tr>
    <td>BAh</td>
    <td>PCI Express Gen 4 x2</td>
  </tr>
  <tr>
    <td>BBh</td>
    <td>PCI Express Gen 4 x4</td>
  </tr>
  <tr>
    <td>BCh</td>
    <td>PCI Express Gen 4 x8</td>
  </tr>
  <tr>
    <td>BDh</td>
    <td>PCI Express Gen 4 x16</td>
  </tr>
  <tr>
    <td>BEh</td>
    <td>PCI Express Gen 5 (see note below)</td>
  </tr>
  <tr>
    <td>BFh</td>
    <td>PCI Express Gen 5 x1</td>
  </tr>
  <tr>
    <td>C0h</td>
    <td>PCI Express Gen 5 x2</td>
  </tr>
  <tr>
    <td>C1h</td>
    <td>PCI Express Gen 5 x4</td>
  </tr>
  <tr>
    <td>C2h</td>
    <td>PCI Express Gen 5 x8</td>
  </tr>
  <tr>
    <td>C3h</td>
    <td>PCI Express Gen 5 x16</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>C4h</td>
    <td>PCI Express Gen 6 and Beyond (see Slot Information and Slot Physical Width fields for more details)</td>
  </tr>
  <tr>
    <td>C5h</td>
    <td>Enterprise and Datacenter 1U E1 Form Factor Slot (EDSFF E1.S, E1.L)<br>E1 slot length is reported in Slot Length field (see section 7.10.4).<br>E1 slot pitch is reported in Slot Pitch field (see section 7.10.12).<br>See specifications SFF-TA-1006 and SFF-TA-1007 for more details on values for slot length and pitch.</td>
  </tr>
  <tr>
    <td>C6h</td>
    <td>Enterprise and Datacenter 3" E3 Form Factor Slot (EDSFF E3.S, E3.L)<br>E3 slot length is reported in Slot Length field (see section 7.10.4).<br>E3 slot pitch is reported in Slot Pitch field (see section 7.10.12).<br>See specification SFF-TA-1008 for details on values for slot length and pitch.</td>
  </tr>
</table>

NOTES
Slot types A5h, ABh, B1h, B8h, and BEh should be used only for PCI Express slots where the physical width is identical to the electrical width; in that case the System Slots – Slot Data Bus Width field specifies the width. Other PCI Express slot types (A6h-AAh, ACh-B0h, B2h-B6h, B9h-BDh, BFh-C3h) should be used to describe slots where the physical width is different from the maximum electrical width; in these cases the width indicated in this field refers to the physical width of the slot, while electrical width is described in the System Slots – Slot Data Bus Width field.
Although not expressly defined in the table above, slot types A5h through AAh are PCI Express Generation 1 values.
CXL Flexbus-capable slots can be described in Table 51 – Slot Characteristics 2 (section 7.10.7), Bits[6:5] for any PCIe Gen 5 or above (all lengths) slot types. For example, if Slot Type is PCIe Gen 5 x4 and bit 5 of Slot Characteristics 2 is set, this indicates a CXL 1.0-capable x4 slot that can operate at PCIe Gen 5 data rate.

7.10.2 System Slots — Slot Data Bus Width

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 46 shows the values for the System Slots – Slot Data Bus Width field. Slot Data Bus Width meanings of type “n bit” are for parallel buses such as PCI. Slot Data Bus Width meanings of type “nx or xn” are for serial buses such as PCI Express.

NOTE For PCI Express, width refers to the maximum supported electrical width of the “data bus”; physical slot width is described in System Slots – Slot Type, and the actual link width resulting from PCI Express link training can be read from configuration space.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>8 bit</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>16 bit</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>32 bit</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>64 bit</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>128 bit</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>1x or x1</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2x or x2</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>4x or x4</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>8x or x8</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>12x or x12</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>16x or x16</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>32x or x32</td>
  </tr>
</table>

7.10.3 System Slots — Current Usage

Table 47 shows the values of the System Slots — Current Usage field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Available</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>In use</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Unavailable<br>For example, connected to a processor that is not installed.</td>
  </tr>
</table>

7.10.4 System Slots — Slot Length

Table 48 shows the values of the System Slots — Slot Length field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Short Length</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Long Length</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.5" drive form factor</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>3.5" drive form factor</td>
  </tr>
</table>

For EDSFF E1.S slots, use “short length.” For EDSFF E1.L slots, use “long length.”

For EDSFF E3.S slots, use “short length.” For EDSFF E3.L slots, use “long length.”

7.10.5 System Slots — Slot ID

The Slot ID field of the System Slot structure provides a mechanism to correlate the physical attributes of the slot to its logical access method (which varies based on the Slot Type field). The Slot ID field has meaning only for the slot types that Table 49 describes.
Table 49 – System Slots: Slot ID

<table>
  <tr>
    <th>Slot Type</th>
    <th>Slot ID Field Meaning</th>
  </tr>
  <tr>
    <td>MCA</td>
    <td>Identifies the logical Micro Channel slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.</td>
  </tr>
  <tr>
    <td>EISA</td>
    <td>Identifies the logical EISA slot number, in the range 1 to 15, in offset 09h. Offset 0Ah is set to 0.</td>
  </tr>
  <tr>
    <td>PCI, AGP, PCI-X, PCI Express</td>
    <td>On a system that supports ACPI, identifies the value returned in the _SUN object for this slot<br>On a system that supports the <i>PCI IRQ Routing Table Specification</i>, identifies the value present in the Slot Number field of the PCI Interrupt Routing table entry that is associated with this slot, in offset 09h—offset 0Ah is set to 0. The table is returned by the “Get PCI Interrupt Routing Options” PCI BIOS function call and provided directly in the <i>PCI IRQ Routing Table Specification</i> ($PIRQ). Software can determine the PCI bus number and device associated with the slot by matching the “Slot ID” to an entry in the routing-table and ultimately determine what device is present in that slot.<br>NOTE: This definition also applies to the 66 MHz-capable PCI slots.</td>
  </tr>
  <tr>
    <td>PCMCIA</td>
    <td>Identifies the Adapter Number (offset 09h) and Socket Number (offset 0Ah) to be passed to PCMCIA Socket Services to identify this slot.</td>
  </tr>
</table>

7.10.6 Slot Characteristics 1

Table 50 shows the values for the Slot Characteristics 1 field.

Table 50 – Slot Characteristics 1 field

<table>
  <tr>
    <th>BYTE Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Characteristics unknown.</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Provides 5.0 volts.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Provides 3.3 volts.</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Slot’s opening is shared with another slot (for example, PCI/EISA shared slot).</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>PC Card slot supports PC Card-16.</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>PC Card slot supports CardBus.</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>PC Card slot supports Zoom Video.</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>PC Card slot supports Modem Ring Resume.</td>
  </tr>
</table>

7.10.7 Slot Characteristics 2

Table 51 shows the values for the Slot Characteristics 2 field.

Table 51 – Slot Characteristics 2

<table>
  <tr>
    <th>BYTE Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>PCI slot supports Power Management Event (PME#) signal.</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Slot supports hot-plug devices.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>PCI slot supports SMBus signal.</td>
  </tr>
</table>
<table>
  <tr>
    <th>BYTE Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>PCIe slot supports bifurcation. This slot can partition its lanes into two or more PCIe devices plugged into the slot.<br>NOTE: This field does not indicate complete details on what levels of bifurcation are supported by the slot, but only that the slot supports some level of bifurcation.</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Slot supports async/surprise removal, such as removal without prior notification to the operating system, device driver, or applications.</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Flexbus slot, CXL 1.0 capable, see Table 52</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>Flexbus slot, CXL 2.0 capable, see Table 52</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Reserved, set to 0.</td>
  </tr>
</table>

CXL capability of slots should be reported as follows:

<table>
  <tr>
    <th>Bit 5</th>
    <th>Bit 6</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0</td>
    <td>0</td>
    <td>Non CXL-capable slot</td>
  </tr>
  <tr>
    <td>X</td>
    <td>1</td>
    <td>Flexbus slot, CXL 2.0 capable (backward compatible to 1.0)</td>
  </tr>
  <tr>
    <td>1</td>
    <td>0</td>
    <td>Flexbus slot, CXL 1.0 capable</td>
  </tr>
</table>

7.10.8 Segment Group Number, Bus Number, Device/Function Number

For slots that are not of the PCI, AGP, PCI-X, or PCI-Express type that do not have bus/device/function information, OFFh should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.

Segment Group Number is defined in the PCI Firmware Specification. The value is 0 for a single-segment topology.

For PCI Express slots, Bus Number and Device/Function Number See the endpoint in the slot, not the upstream switch.

7.10.9 Peer Devices

Because some slots can be partitioned into smaller electrical widths, additional peer device Segment/Bus/Device/Function are defined. These peer groups are defined in Table 53. The base device is the lowest ordered Segment/Bus/Device/Function and is listed first (offsets 0Dh-11h). Peer devices are listed in the peer grouping section.

This definition does not cover child devices, such as devices behind a PCIe bridge in the slot.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Segment Group Number (Peer)</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.10.8.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Bus Number (Peer)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.10.8.</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Device/Function Number (Peer)</td>
    <td>BYTE</td>
    <td>Bit field</td>
    <td>Bits 7:3 – Device Number<br>Bits 2:0 – Function Number<br>See 7.10.8.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>04h</td>
    <td>Data bus width (Peer)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Indicates electrical bus width of peer Segment/Bus/Device/Function.</td>
  </tr>
</table>

7.10.10 System Slots — Slot Information

The contents of this field depend on what is contained in the Slot Type field.

For Slot Type of C4h this field must contain the numeric value of the PCI Express Generation, such as Gen6 would be 06h.

For other PCI Express Slot Types, this field may be used but it is not required. If not used, it should be set to 00h.

For all other Slot Types, this field should be set to 00h.

7.10.11 System Slots — Slot Physical Width

This field indicates the physical width of the slot whereas Slot Data Bus Width (offset 06h) indicates the electrical width of the slot.

The possible values of both fields are listed in Table 46 – System Slots: Slot Width field.

7.10.12 System Slots — Slot Pitch

The Slot Pitch field contains a numeric value that indicates the pitch of the slot in 1/100 millimeter units. The pitch is defined by each slot/card specification, but typically describes add-in card to add-in card pitch.

For EDSFF slots, the pitch is defined in SFF-TA-1006 table 7.1, SFF-TA-1007 table 7.1 (add-in card to add-in card pitch), and SFF-TA-1008 table 6-1 (SSD to SSD pitch).

For example, if the pitch for the slot is 12.5 mm, the value 1250 would be used.

A value of 0 implies that the slot pitch is not given or is unknown.

7.10.13 System Slots — Slot Height

This field indicates the maximum supported card height for the slot.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Not applicable</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Full height</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Low-profile</td>
  </tr>
</table>

7.11 On Board Devices Information (Type 10, Obsolete)

NOTE This structure is obsolete starting with version 2.6 of this specification; the Onboard Devices Extended Information (Type 41) structure should be used instead (see 7.42). BIOS providers can choose to implement both types to allow existing SMBIOS browsers to properly display the system’s onboard devices information.
Table 55 shows this structure. The information in this structure defines the attributes of devices that are onboard (soldered onto) a system element, usually the baseboard. In general, an entry in this table implies that the BIOS has some level of control over the enabling of the associated device for use by the system.

NOTE Because this structure was originally defined with the Length implicitly defining the number of devices present, no further fields can be added to this structure without adversely affecting existing software’s ability to properly parse the data. Thus, if additional fields are required for this structure type, a brand-new structure must be defined to add a device count field, carry over the existing fields, and add the new information.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>10</td>
    <td>On Board Devices Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Computed by the BIOS as 4 + 2 * (Number of Devices). The user of this structure determines the number of devices as (Length - 4) / 2.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>4+2*(n-1)</td>
    <td>Device<sub>n</sub> Type, n ranges from 1 to Number of Devices</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bit 7 Device Status<br>1 – Device Enabled<br>0 – Device Disabled<br>Bits 6:0 Type of Device (see 7.11.1)</td>
  </tr>
  <tr>
    <td>5+2*(n-1)</td>
    <td>Description String</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of device description</td>
  </tr>
</table>

NOTE There may be a single structure instance containing the information for all onboard devices, or there may be a unique structure instance for each onboard device.

7.11.1 Onboard Device Types

Table 56 shows what the bytes mean for the Onboard Device Types field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Video</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>SCSI Controller</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Ethernet</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Token Ring</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Sound</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>PATA Controller</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>SATA Controller</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>SAS Controller</td>
  </tr>
</table>
7.12 OEM Strings (Type 11)

Table 57 describes this structure. It contains free-form strings defined by the OEM. Examples are part numbers for system reference documents, contact information for the manufacturer, and so on.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>11</td>
    <td>OEM Strings indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>5h</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Count</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of strings</td>
  </tr>
</table>

7.13 System Configuration Options (Type 12)

Table 58 describes this structure. It contains information required to configure the baseboard’s jumpers and switches.

EXAMPLES:

“JP2: 1-2 Cache Size is 256K, 2-3 Cache Size is 512K”
“SW1-1: Close to Disable On Board Video”

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>12</td>
    <td>Configuration Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>5h</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Count</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of strings</td>
  </tr>
</table>

7.14 BIOS Language Information (Type 13)

The information in this structure, which Table 59 shows, defines the installable language attributes of the BIOS.

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>13</td>
    <td>Language Information indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>16h</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Installable Languages</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of languages available<br>Each available language has a description string.<br>This field contains the number of strings that follow the formatted area of the structure.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.1+</td>
    <td>Flags</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Bits 7:1 Reserved<br>Bit 0 If set to 1, the Current Language strings use the abbreviated format. Otherwise, the strings use the long format. See below for details.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Reserved</td>
    <td>15 BYTES</td>
    <td>0</td>
    <td>Reserved for future use</td>
  </tr>
  <tr>
    <td>015h</td>
    <td>2.0+</td>
    <td>Current Language</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number (one-based) of the currently installed language</td>
  </tr>
</table>

The strings describing the languages follow the Current Language byte. The format of the strings depends on the value present in bit 0 of the byte at offset 05h in the structure.

• If the bit is 0, each language string is in the form “ISO 639-1 Language Name | ISO 3166-1-alpha-2 Territory Name | Encoding Method.” See Example 1.

• If the bit is 1, each language string consists of the two-character “ISO 639-1 Language Name” directly followed by the two-character “ISO 3166-1-alpha-2 Territory Name.” See Example 2.

NOTE See ISO 639-1 and ISO 3166-1 for additional information.

EXAMPLE 1: BIOS Language Information (Long Format)

db 13 ; language information
db 16h ; length
dw ?? ; handle
db 3 ; three languages available
db 0 ; use long-format for language strings
db 15 dup (0) ; reserved
db 2 ; current language is French Canadian
db 'en|US|iso8859-1',0 ; language 1 is US English
db 'fr|CA|iso8859-1',0 ; language 2 is French Canadian
db 'ja|JP|unicode',0 ; language 3 is Japanese
db 0 ; Structure termination

EXAMPLE 2: BIOS Language Information (Abbreviated Format)

db 13 ; language information
db 16h ; length
dw ?? ; handle
db 3 ; three languages available
db 01h ; use abbreviated format for language strings
db 15 dup (0) ; reserved
db 2 ; current language is French Canadian
db 'enUS',0 ; language 1 is US English
db 'frCA',0 ; language 2 is French Canadian
db 'jaJP',0 ; language 3 is Japanese
db 0 ; Structure termination
7.15 Group Associations (Type 14)

Table 60 shows the values for the Group Associations (Type 14) structure.

NOTE Because this structure was originally defined with the Length implicitly defining the number of items present, no further fields can be added to this structure without adversely affecting existing software’s ability to properly parse the data. Thus, if additional fields are required for this structure type, a brand new structure must be defined to add an item count field, carry over the existing fields, and add the new information.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>14</td>
    <td>Group Associations indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Computed by the BIOS as 5 + (3 bytes for each item in the group) The user of this structure determines the number of items as (Length - 5) / 3.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Group Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of string describing the group</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Item Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Item (Structure) Type of this member</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Item Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle corresponding to this structure</td>
  </tr>
</table>

The Group Associations structure is provided for OEMs who want to specify the arrangement or hierarchy of certain components (including other Group Associations) within the system. For example, you can use the Group Associations structure to indicate that two CPUs share a common external cache system. These structures might look like the examples that Example 1 and Example 2 show.

EXAMPLE 1: First Group Association Structure

db 14 ; Group Association structure
db 11 ; Length
dw 28h; Handle
db 01h; String Number (First String)
db 04 ; CPU Structure
dw 08h; CPU Structure’s Handle
db 07 ; Cache Structure
dw 09h; Cache Structure’s Handle
db 'Primary CPU Module', 0
db 0

EXAMPLE 2: Second Group Association Structure

db 14 ; Group Association structure
db 11 ; Length
dw 29h; Handle
db 01h; String Number (First String)
db 04 ; CPU Structure
dw 0Ah; CPU Structure’s Handle
db 07 ; Cache Structure
dw 09h; Cache Structure’s Handle
db 'Secondary CPU Module', 0
db 0
In the previous examples, CPU structures 08h and 0Ah are associated with the same cache, 09h. This relationship could also be specified as a single group, as Example 3 shows.

EXAMPLE 3:

db 14 ; Group Association structure
db 14 ; Length (5 + 3 * 3)
dw 28h; Structure handle for Group Association
db 1   ; String Number (First string)
db 4   ; 1st CPU
dw 08h; CPU Structure’s Handle
db 4   ; 2nd CPU
dw 0Ah; CPU Structure’s Handle
db 7   ; Shared cache
dw 09h; Cache Structure’s Handle
db 'Dual-Processor CPU Complex', 0
db 0

7.16 System Event Log (Type 15)

The presence of this structure within the SMBIOS data returned for a system indicates that the system supports an event log. See Table 61 for details. An event log is a fixed-length area within a non-volatile storage element, starting with a fixed-length (and vendor-specific) header record, followed by one or more variable-length log records. See 7.16.4 for more information.

An application can implement event-log change notification by periodically reading the System Event Log structure (by its assigned handle) and looking for a change in the Log Change Token. This token uniquely identifies the last time the event log was updated. When it sees the token changed, the application can retrieve the entire event log and determine the changes since the last time it read the event log.

Table 61 – System Event Log (Type 15) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.0+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>15</td>
    <td>Event Log Type indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.0+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, including the Type and Length fields.<br>The Length is 14h for version 2.0 implementations. For version 2.1 and higher implementations the length is computed by the BIOS as 17h+(x*y), where x is the value present at offset 15h and y is the value present at offset 16h.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.0+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.0+</td>
    <td>Log Area Length</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Length, in bytes, of the overall event log area, from the first byte of header to the last byte of data</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.0+</td>
    <td>Log Header Start Offset</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Defines the starting offset (or index) within the nonvolatile storage of the event-log’s header, from the Access Method Address<br>For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 00h.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.0+</td>
    <td>Log Data Start Offset</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Defines the starting offset (or index) within the nonvolatile storage of the event-log's first data byte, from the Access Method Address For single-byte indexed I/O accesses, the most-significant byte of the start offset is set to 00h.<br>NOTE: The data directly follows any header information. Therefore, the header length can be determined by subtracting the Header Start Offset from the Data Start Offset.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>2.0+</td>
    <td>Access Method</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Defines the Location and Method used by higher-level software to access the log area, one of:<br>00h Indexed I/O: 1 8-bit index port, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O addresses for the index and data ports. See 7.16.2.1 for usage details.<br>01h Indexed I/O: 2 8-bit index ports, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O address for the index and data ports. See 7.16.2.2 for usage details.<br>02h Indexed I/O: 1 16-bit index port, 1 8-bit data port. The Access Method Address field contains the 16-bit I/O address for the index and data ports. See 7.16.2.3 for usage details.<br>03h Memory-mapped physical 32-bit address. The Access Method Address field contains the 4-byte (Intel DWORD format) starting physical address.<br>04h Available through General-Purpose NonVolatile Data functions.<br>The Access Method Address field contains the 2-byte (Intel WORD format) GPNV handle.<br>05h-7Fh Available for future assignment by this specification<br>80h-FFh BIOS Vendor/OEM-specific</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.0+</td>
    <td>Log Status [1]</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Status of the system event-log:<br>Bits 7:2 Reserved, set to 0s<br>Bit 1 Log area full, if 1<br>Bit 0 Log area valid, if 1</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.0+</td>
    <td>Log Change Token</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Unique token that is reassigned every time the event log changes<br>Can be used to determine if additional events have occurred since the last time the log was read.<br>Set to 00000000h if a Log Change Token is not implemented.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.0+</td>
    <td>Access Method Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Address associated with the access method; the data present depends on the Access Method field value</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
    <td></td>
    <td>The area’s format can be described by the following 1-byte-packed ‘C’ union:
union
{
struct
{
short IndexAddr;
short DataAddr;
} IO;
long PhysicalAddr32;
short GPNVHandle;
} AccessMethodAddress;
</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>2.1+</td>
    <td>Log Header Format</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Format of the log header area; see 7.16.5 for details</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>2.1+</td>
    <td>Number of Supported Log Type Descriptors (x)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of supported event log type descriptors that follow<br>If the value is 0, the list that starts at offset 17h is not present.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>2.1+</td>
    <td>Length of each Log Type Descriptor (y)</td>
    <td>BYTE</td>
    <td>2</td>
    <td>Number of bytes associated with each type entry in the list below<br>The value is currently “hard-coded” as 2, because each entry consists of two bytes. This field’s presence enables future additions to the type list. Software that interprets the following list should not assume a list entry’s length.</td>
  </tr>
  <tr>
    <td>17h to 17h+(x*y))-1</td>
    <td>2.1+</td>
    <td>List of Supported Event Log Type Descriptors</td>
    <td>Varies</td>
    <td>Varies</td>
    <td>List of Event Log Type Descriptors (see 7.16.1), if the value specified in offset 15h is non-zero.</td>
  </tr>
</table>

[1] The Log Status and Log Change Token fields might not be up to date (dynamic) when the structure is accessed using the table interface.

7.16.1 Supported Event Log Type descriptors

Each entry consists of a 1-byte type field and a 1-byte data-format descriptor, as Table 62 shows. The presence of an entry identifies that the Log Type is supported by the system and the format of any variable data that accompanies the first bytes of the log’s variable data — a specific log record might have more variable data than specified by its Variable Data Format Type.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Log Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.16.6.1 for list.</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Variable Data Format Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>See 7.16.6.2 for list.</td>
  </tr>
</table>
7.16.2 Indexed I/O Access method

This clause contains examples (in x86 assembly language) that detail the code that is required to access the “indexed I/O” event-log information.

7.16.2.1 One 8-bit Index, One 8-bit Data (00h)

To access the event-log, the caller selects 1 of 256 unique data bytes by
    1) Writing the byte data-selection value (index) to the IndexAddr I/O address
    2) Reading or writing the byte data value to (or from) the DataAddr I/O address

mov dx, IndexAddr ;Value from event-log structure
mov al, WhichLoc ;Identify offset to be accessed
out dx, al
mov dx, DataAddr ;Value from event-log structure
in al, dx ;Read current value

7.16.2.2 Two 8-bit Index, One 8-bit Data (01h)

To access the event-log, the caller selects 1 of 65536 unique data bytes by
    1) Writing the least-significant byte data-selection value (index) to the IndexAddr I/O address
    2) Writing the most-significant byte data-selection value (index) to the (IndexAddr+1) I/O address
    3) Reading or writing the byte data value to (or from) the DataAddr I/O address

mov dx, IndexAddr ;Value from event-log structure
mov ax, WhichLoc ;Identify offset to be accessed
out dx, al ;Select LSB offset
inc dx
xchg ah, al
out dx, al ;Select MSB offset
mov dx, DataAddr ;Value from event-log structure
in al, dx ;Read current value

7.16.2.3 One 16-bit Index, One 8-bit Data (02h)

To access the event-log, the caller selects 1 of 65536 unique data bytes by
    1) Writing the word data-selection value (index) to the IndexAddr I/O address
    2) Reading or writing the byte data value to (or from) the DataAddr I/O address

mov dx, IndexAddr ;Value from event-log structure
mov ax, WhichLoc ;Identify offset to be accessed
out dx, ax
mov dx, DataAddr ;Value from event-log structure
in al, dx ;Read current value

7.16.3 Access Method Address — DWORD layout

Table 63 shows the DWORD layout of the Access Method Address.
Table 63 – Access Method Address: DWORD layout

<table>
  <tr>
    <th>Access Type</th>
    <th>BYTE 3</th>
    <th>BYTE 2</th>
    <th>BYTE 1</th>
    <th>BYTE 0</th>
  </tr>
  <tr>
    <td>00:02 – Indexed I/O</td>
    <td>Data MSB</td>
    <td>Data LSB</td>
    <td>Index MSB</td>
    <td>Index LSB</td>
  </tr>
  <tr>
    <td>03 – Absolute Address</td>
    <td>Byte 3</td>
    <td>Byte 2</td>
    <td>Byte 1</td>
    <td>Byte 0</td>
  </tr>
  <tr>
    <td>04 – Use GPNV</td>
    <td>0</td>
    <td>0</td>
    <td>Handle MSB</td>
    <td>Handle LSB</td>
  </tr>
</table>

7.16.4 Event Log organization

The event log is organized as an optional (and implementation-specific) fixed-length header, followed by one or more variable-length event records, as illustrated in Table 64. From one implementation to the next, the format of the log header and the size of the overall log area might change; all other required fields of the event log area are consistent across all systems.

Table 64 – Event Log organization

<table>
  <tr>
    <th colspan="8">Log Header (Optional)</th>
  </tr>
  <tr>
    <th>Type</th>
    <th>Length</th>
    <th>Year</th>
    <th>Month</th>
    <th>Day</th>
    <th>Hour</th>
    <th>Minute</th>
    <th>Second</th>
    <th>Log Variable Data</th>
  </tr>
  <tr>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Required</td>
    <td>Optional</td>
  </tr>
</table>

7.16.5 Log Header format

Table 65 contains the byte enumeration values (available for SMBIOS 2.1 and later) that identify the standard formats of the event log headers.

Table 65 – Log Header format

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>No header (for example, the header is 0 bytes in length)</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Type 1 log header; see 7.16.5.1</td>
  </tr>
  <tr>
    <td>02h-7Fh</td>
    <td>Available for future assignment by this specification</td>
  </tr>
  <tr>
    <td>80h-FFh</td>
    <td>BIOS vendor or OEM-specific format</td>
  </tr>
</table>

7.16.5.1 Log Header Type 1 format

The type 1 event log header consists of the fields that Table 66 shows.

Table 66 – Log Header Type 1 format

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>OEM Reserved</td>
    <td>5 BYTES</td>
    <td>Varies</td>
    <td>Reserved area for OEM customization, not assignable by this specification</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Multiple Event Time Window</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of minutes that must pass between duplicate log entries that utilize a multiple-event counter, specified in BCD<br>The value ranges from 00h to 99h to represent 0 to 99 minutes.<br>See 7.16.6.3 for usage details.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>06h</td>
    <td>Multiple Event Count Increment</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of occurrences of a duplicate event that must pass before the multiple-event counter associated with the log entry is updated, specified as a numeric value in the range 1 to 255<br>(The value 0 is reserved.)<br>See 7.16.6.3 for usage details.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Pre-boot Event Log Reset — CMOS Address</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>CMOS RAM address (in the range 10h - FFh) associated with the Pre-boot Event Log Reset; the value is 00h if the feature is not supported<br>See below for usage details.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Pre-boot Event Log Reset — CMOS Bit Index</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bit within the CMOS RAM location that is set to indicate that the log should be cleared<br>The value is specified in the range 0 to 7, where 0 specifies the LSB and 7 specified the MSB.<br>See below for usage details.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>CMOS Checksum — Starting Offset</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>CMOS RAM address associated with the start of the area that is to be check summed, if the value is non-zero.<br>If the value is 0, the CMOS Address field lies outside of a check summed region in CMOS RAM. See below for usage details.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>CMOS Checksum — Byte Count</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of consecutive CMOS RAM addresses, starting at the Starting Offset, that participate in the CMOS Checksum region associated with the pre-boot event log reset.<br>See below for usage details.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>CMOS Checksum — Checksum Offset</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>CMOS RAM address associated with the start of two consecutive bytes into which the calculated checksum value is stored.<br>See below for usage details.</td>
  </tr>
  <tr>
    <td>0Ch - 0Eh</td>
    <td>Reserved</td>
    <td>3 BYTES</td>
    <td>000000h</td>
    <td>Available for future assignment by this specification</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>Header Revision</td>
    <td>BYTE</td>
    <td>01h</td>
    <td>Version of Type 1 header implemented</td>
  </tr>
</table>

The Type 1 Log Header also provides pre-boot event log reset support. Application software can set a system-specific location of CMOS RAM memory (accessible through I/O ports 70h and 71h) to cause the event log to be cleared by the BIOS on the next reboot of the system.

To perform the field setting, application software follows these steps, if the Pre-boot Event Log Reset – CMOS Address field of the header is non-zero:

• Read the address specified by Pre-boot Event Log Reset — CMOS Address from CMOS RAM. Set the bit specified by the CMOS Bit Index field to 1. Rewrite the CMOS RAM address with the updated data.

• If the CMOS Checksum – Starting Offset field is non-zero, recalculate the CMOS RAM checksum value for the range starting at the Starting Offset field for Byte Count bytes into a 2-byte value. Subtract that value from 0 to create the checksum value for the range and store that 2-byte value into the CMOS RAM; the least-significant byte of the value is stored at the CMOS RAM Checksum Offset and the most-significant byte of the value is stored at (Checksum Offset)+1.
7.16.6 Log Record format

Each log record consists of a required fixed-length record header, followed by (optional) additional data that is defined by the event type. The fixed-length log record header is present as the first eight bytes of each log record, regardless of event type. Table 67 shows details.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Format</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Event Type</td>
    <td>BYTE</td>
    <td>Specifies the “Type” of event noted in an event-log entry as defined in 7.16.6.1</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Specifies the byte length of the event record, including the record’s Type and Length fields.<br>The most-significant bit of the field specifies whether (0) or not (1) the record has been read. The implication of the record having been read is that the information in the log record has been processed by a higher software layer.</td>
  </tr>
  <tr>
    <td>02h-07h</td>
    <td>Date/Time Fields</td>
    <td>BYTE</td>
    <td>Contains the BCD representation of the date and time (as read from CMOS RAM) of the occurrence of the event.<br>The information is present in year, month, day, hour, minute, and second order.<br><br>NOTE: The century portion of the two-digit year is implied as ‘19’ for year values in the range 80h to 99h and ‘20’ for year values in the range 00h to 79h.</td>
  </tr>
  <tr>
    <td>08h+</td>
    <td>Log Variable Data</td>
    <td>Var</td>
    <td>Contains the (optional) event-specific additional status information.</td>
  </tr>
</table>

7.16.6.1 Event Log types

Table 68 shows the values for Event Log types.

<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Single-bit ECC memory error</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Multi-bit ECC memory error</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Parity memory error</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Bus time-out</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>I/O Channel Check</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Software NMI</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>POST Memory Resize</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>POST Error</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>PCI Parity Error</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>PCI System Error</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>CPU Failure</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>EISA Failsafe Timer time-out</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Correctable memory log disabled</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Logging disabled for a specific Event Type — too many errors of the same type received in a short amount of time</td>
  </tr>
</table>
<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>System Limit Exceeded (for example, voltage or temperature threshold exceeded)</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>Asynchronous hardware timer expired and issued a system reset</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>System configuration information</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>Hard-disk information</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>System reconfigured</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>Uncorrectable CPU-complex error</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>Log Area Reset/Cleared</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>System boot. If implemented, this log entry is guaranteed to be the first one written on any system boot.</td>
  </tr>
  <tr>
    <td>18h-7Fh</td>
    <td>Unused, available for assignment by this specification</td>
  </tr>
  <tr>
    <td>80h-FEh</td>
    <td>Available for system- and OEM-specific assignments</td>
  </tr>
  <tr>
    <td>FFh</td>
    <td>End of log<br>When an application searches through the event-log records, the end of the log is identified when a log record with this type is found.</td>
  </tr>
</table>

7.16.6.2 Event Log Variable Data Format Type

The Variable Data Format Type, specified in the Event Log structure’s Supported Event Type fields, identifies the standard format that application software can apply to the first \( n \) bytes of the associated Log Type’s variable data. Additional OEM-specific data might follow in the log’s variable data field. Table 69 shows the values for this field.

<table>
  <tr>
    <th>Value</th>
    <th>Name</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>None</td>
    <td>No standard format data is available; the first byte of the variable data (if present) contains OEM-specific unformatted information.</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Handle</td>
    <td>The first WORD of the variable data contains the handle of the SMBIOS structure associated with the hardware element that failed.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Multiple-Event</td>
    <td>The first DWORD of the variable data contains a multiple-event counter (see 7.16.6.3 for details).</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Multiple-Event Handle</td>
    <td>The first WORD of the variable data contains the handle of the SMBIOS structure associated with the hardware element that failed; it is followed by a DWORD containing a multiple-event counter (see 7.16.6.3 for details).</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>POST Results Bitmap</td>
    <td>The first two DWORDs of the variable data contain the POST Results Bitmap, as described in 7.16.6.4.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>System Management Type</td>
    <td>The first DWORD of the variable data contains a value that identifies a system-management condition. See 7.16.6.5 for the enumerated values.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Multiple-Event System Management Type</td>
    <td>The first DWORD of the variable data contains a value that identifies a system-management condition. (See 7.16.6.5 for the enumerated values.) This DWORD is directly followed by a DWORD that contains a multiple-event counter (see 7.16.6.3 for details).</td>
  </tr>
  <tr>
    <td>07h-7Fh</td>
    <td>Unused</td>
    <td>Unused, available for assignment by this specification.</td>
  </tr>
  <tr>
    <td>80h-FFh</td>
    <td>OEM assigned</td>
    <td>Available for system- and OEM-specific assignments.</td>
  </tr>
</table>
7.16.6.3 Multiple-Event Counter

Some system events can be persistent; after they occur, it is possible to quickly fill the log with redundant multiple logs. The Multiple Event Count Increment (MECI) and Multiple Event Time Window (METW) values can be used to reduce the occurrence of these multiple logs while providing multiple event counts.

NOTE These values are normally specified within the event log header; see 7.16.5.1 for an example. If the values are not specified in the header, the application software can assume that the MECI value is 1 and the METW value is 60 (minutes).

The multiple-event counter is a DWORD (32-bit) value that tracks the number of logs of the same type that have occurred within METW minutes. The counter value is initialized (in the log entry) to FFFFFFFFh, implying that only a single event of that type has been detected, and the internal BIOS counter3 specific to that log type is reset to 0. The counter is incremented by setting its next non-zero bit to zero; this allows counting up to 33 events. When the counter reaches 00000000h, it is full.

EXAMPLE: If the current counter value is FFFFFFFFCh (meaning a count of 3 events), it is incremented to FFFFFFFF8h (meaning a count of 4).

When the BIOS receives the next event of that type, it increments its internal counter and checks to see what recording of the error is to be performed:

– If the date/time of the original log entry is outside of METW minutes: a new log entry is written, and the internal BIOS counter is reset to 0;
– If the log’s current multiple-event counter is 00000000h or if the internal BIOS counter is less than the MECI value: no recording happens (other than the internal counter increment);
– Otherwise: The next non-zero bit of the multiple-event counter is set to 0.

7.16.6.4 POST Results Bitmap

This variable data type, when present, is expected to be associated with the POST Error (08h) event log type and identifies that one or more error types have occurred. The bitmap consists of two DWORD values, described in Table 70. Any bit within the DWORD pair that is specified as Reserved is set to 0 within the log data and is available for assignment by this specification. A set bit (‘1’b) at a DWORD bit position implies that the error associated with that position has occurred.

<table>
  <tr>
    <th>Bit Position</th>
    <th>First DWORD</th>
    <th>Second DWORD</th>
  </tr>
  <tr>
    <td>0</td>
    <td>Channel 2 Timer error</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>1</td>
    <td>Primary PIC (8259 #1) error</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>2</td>
    <td>Secondary PIC (8259 #2) error</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>3</td>
    <td>CMOS RAM Battery Failure</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>4</td>
    <td>CMOS RAM System Options Not Set</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>5</td>
    <td>CMOS RAM Checksum Error</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>6</td>
    <td>CMOS RAM Configuration Error</td>
    <td>Normally 0; available for OEM assignment</td>
  </tr>
  <tr>
    <td>7</td>
    <td>Mouse and Keyboard Swapped</td>
    <td>PCI Memory Conflict</td>
  </tr>
  <tr>
    <td>8</td>
    <td>Keyboard Locked</td>
    <td>PCI I/O Conflict</td>
  </tr>
</table>

3 All BIOS counters that support the Multiple-Event Counters are reset to zero each time the system boots.
<table>
  <tr>
    <th>Bit Position</th>
    <th>First DWORD</th>
    <th>Second DWORD</th>
  </tr>
  <tr>
    <td>9</td>
    <td>Keyboard Not Functional</td>
    <td>PCI IRQ Conflict</td>
  </tr>
  <tr>
    <td>10</td>
    <td>Keyboard Controller Not Functional</td>
    <td>PNP Memory Conflict</td>
  </tr>
  <tr>
    <td>11</td>
    <td>CMOS Memory Size Different</td>
    <td>PNP 32 bit Memory Conflict</td>
  </tr>
  <tr>
    <td>12</td>
    <td>Memory Decreased in Size</td>
    <td>PNP I/O Conflict</td>
  </tr>
  <tr>
    <td>13</td>
    <td>Cache Memory Error</td>
    <td>PNP IRQ Conflict</td>
  </tr>
  <tr>
    <td>14</td>
    <td>Floppy Drive 0 Error</td>
    <td>PNP DMA Conflict</td>
  </tr>
  <tr>
    <td>15</td>
    <td>Floppy Drive 1 Error</td>
    <td>Bad PNP Serial ID Checksum</td>
  </tr>
  <tr>
    <td>16</td>
    <td>Floppy Controller Failure</td>
    <td>Bad PNP Resource Data Checksum</td>
  </tr>
  <tr>
    <td>17</td>
    <td>Number of ATA Drives Reduced Error</td>
    <td>Static Resource Conflict</td>
  </tr>
  <tr>
    <td>18</td>
    <td>RTC Time Not Set</td>
    <td>NVRAM Checksum Error, NVRAM Cleared</td>
  </tr>
  <tr>
    <td>19</td>
    <td>DDC Monitor Configuration Change</td>
    <td>System Board Device Resource Conflict</td>
  </tr>
  <tr>
    <td>20</td>
    <td>Reserved, set to 0</td>
    <td>Primary Output Device Not Found</td>
  </tr>
  <tr>
    <td>21</td>
    <td>Reserved, set to 0</td>
    <td>Primary Input Device Not Found</td>
  </tr>
  <tr>
    <td>22</td>
    <td>Reserved, set to 0</td>
    <td>Primary Boot Device Not Found</td>
  </tr>
  <tr>
    <td>23</td>
    <td>Reserved, set to 0</td>
    <td>NVRAM Cleared By Jumper</td>
  </tr>
  <tr>
    <td>24</td>
    <td>Second DWORD has valid data</td>
    <td>NVRAM Data Invalid, NVRAM Cleared</td>
  </tr>
  <tr>
    <td>25</td>
    <td>Reserved, set to 0</td>
    <td>FDC Resource Conflict</td>
  </tr>
  <tr>
    <td>26</td>
    <td>Reserved, set to 0</td>
    <td>Primary ATA Controller Resource Conflict</td>
  </tr>
  <tr>
    <td>27</td>
    <td>Reserved, set to 0</td>
    <td>Secondary ATA Controller Resource Conflict</td>
  </tr>
  <tr>
    <td>28</td>
    <td>Normally 0; available for OEM assignment</td>
    <td>Parallel Port Resource Conflict</td>
  </tr>
  <tr>
    <td>29</td>
    <td>Normally 0; available for OEM assignment</td>
    <td>Serial Port 1 Resource Conflict</td>
  </tr>
  <tr>
    <td>30</td>
    <td>Normally 0; available for OEM assignment</td>
    <td>Serial Port 2 Resource Conflict</td>
  </tr>
  <tr>
    <td>31</td>
    <td>Normally 0; available for OEM assignment</td>
    <td>Audio Resource Conflict</td>
  </tr>
</table>

7.16.6.5 System management types

Table 71 defines the system management types present in an event log record’s variable data. In general, each type is associated with a management event that occurred within the system.

<table>
  <tr>
    <th>Value</th>
    <th>Name</th>
  </tr>
  <tr>
    <td>00000000h</td>
    <td>+2.5V Out of range, #1</td>
  </tr>
  <tr>
    <td>00000001h</td>
    <td>+2.5V Out of range, #2</td>
  </tr>
  <tr>
    <td>00000002h</td>
    <td>+3.3V Out of range</td>
  </tr>
  <tr>
    <td>00000003h</td>
    <td>+5V Out of range</td>
  </tr>
  <tr>
    <td>00000004h</td>
    <td>-5V Out of range</td>
  </tr>
  <tr>
    <td>00000005h</td>
    <td>+12V Out of range</td>
  </tr>
  <tr>
    <td>00000006h</td>
    <td>-12V Out of range</td>
  </tr>
</table>
<table>
  <tr>
    <th>Value</th>
    <th>Name</th>
  </tr>
  <tr>
    <td>00000007h - 0000000Fh</td>
    <td>Reserved for future out-of-range voltage levels, assigned by this specification</td>
  </tr>
  <tr>
    <td>00000010h</td>
    <td>System board temperature out of range</td>
  </tr>
  <tr>
    <td>00000011h</td>
    <td>Processor #1 temperature out of range</td>
  </tr>
  <tr>
    <td>00000012h</td>
    <td>Processor #2 temperature out of range</td>
  </tr>
  <tr>
    <td>00000013h</td>
    <td>Processor #3 temperature out of range</td>
  </tr>
  <tr>
    <td>00000014h</td>
    <td>Processor #4 temperature out of range</td>
  </tr>
  <tr>
    <td>00000015h - 0000001Fh</td>
    <td>Reserved for future out-of-range temperatures, assigned by this specification</td>
  </tr>
  <tr>
    <td>00000020h - 00000027h</td>
    <td>Fan n (n = 0 to 7) Out of range</td>
  </tr>
  <tr>
    <td>00000028h - 0000002Fh</td>
    <td>Reserved for future assignment by this specification</td>
  </tr>
  <tr>
    <td>00000030h</td>
    <td>Chassis secure switch activated</td>
  </tr>
  <tr>
    <td>00000031h - 0000FFFFh</td>
    <td>Reserved for future assignment by this specification</td>
  </tr>
  <tr>
    <td>0001xxxxh</td>
    <td>A system-management probe or cooling device is out of range. The xxxx portion of the value contains the handle of the SMBIOS structure associated with the errant device.</td>
  </tr>
  <tr>
    <td>00020000h - 7FFFFFFFh</td>
    <td>Reserved for future assignment by this specification</td>
  </tr>
  <tr>
    <td>80000000h - FFFFFFFFh</td>
    <td>OEM assigned</td>
  </tr>
</table>

7.17 Physical Memory Array (Type 16)

This structure describes a collection of memory devices that operate together to form a memory address space.

Table 72 provides the details.

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>16</td>
    <td>Physical Memory Array type</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, 0Fh for version 2.1, 17h for version 2.7 and later</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Location</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Physical location of the Memory Array, whether on the system board or an add-in board<br>See 7.17.1 for definitions.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.1+</td>
    <td>Use</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Function for which the array is used<br>See 7.17.2 for definitions.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.1+</td>
    <td>Memory Error Correction</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Primary hardware error correction or detection method supported by this memory array<br>See 7.17.3 for definitions.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.1+</td>
    <td>Maximum Capacity</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Maximum memory capacity, in kilobytes, for this array<br>If the capacity is not represented in this field, then this field contains 8000 0000h and the Extended Maximum Capacity field should be used. Values 2 TB (8000 0000h) or greater must be represented in the Extended Maximum Capacity field.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.1+</td>
    <td>Memory Error Information Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with any error that was previously detected for the array<br>If the system does not provide the error information structure, the field contains FFFEh; otherwise, the field contains either FFFFh (if no error was detected) or the handle of the error-information structure. See 7.18.4 and 7.34.</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>2.1+</td>
    <td>Number of Memory Devices</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of slots or sockets available for Memory Devices in this array<br>This value represents the number of Memory Device structures that compose this Memory Array. Each Memory Device has a reference to the “owning” Memory Array.</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.7+</td>
    <td>Extended Maximum Capacity</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Maximum memory capacity, in bytes, for this array<br>This field is only valid when the Maximum Capacity field contains 8000 0000h. When Maximum Capacity contains a value that is not 8000 0000h, Extended Maximum Capacity must contain zeros.</td>
  </tr>
</table>

7.17.1 Memory Array — Location

Table 73 describes the byte values for the Memory Array — Location field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>System board or motherboard</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>ISA add-on card</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>EISA add-on card</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>PCI add-on card</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>MCA add-on card</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>PCMCIA add-on card</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Proprietary add-on card</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>NuBus</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>A0h</td>
    <td>PC-98/C20 add-on card</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>PC-98/C24 add-on card</td>
  </tr>
  <tr>
    <td>A2h</td>
    <td>PC-98/E add-on card</td>
  </tr>
  <tr>
    <td>A3h</td>
    <td>PC-98/Local bus add-on card</td>
  </tr>
  <tr>
    <td>A4h</td>
    <td>CXL add-on card</td>
  </tr>
</table>

7.17.2 Memory Array — Use

Table 74 describes the byte values for the Memory Array — Use field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>System memory</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Video memory</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Flash memory</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Non-volatile RAM</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Cache memory</td>
  </tr>
</table>

7.17.3 Memory Array — Error Correction Types

Table 75 describes the byte values for the Memory Array — Error Correction Types field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>None</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Parity</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Single-bit ECC</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Multi-bit ECC</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>CRC</td>
  </tr>
</table>

7.18 Memory Device (Type 17)

This structure describes a single memory device that is part of a larger Physical Memory Array (Type 16) structure. See 7.17 for more details.
Table 76 provides information about the Memory Device (Type 17) structure.

NOTE    If a system includes memory-device sockets, the SMBIOS implementation includes a *Memory Device* structure instance for each slot, whether the socket is currently populated.
Table 76 – Memory Device (Type 17) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>17</td>
    <td>Memory Device type</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, 15h for version 2.1, 1Bh for version 2.3, 1Ch for version 2.6, 22h for version 2.7, 28h for version 2.8, 54h for version 3.2, 5Ch for version 3.3 and later</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Physical Memory Array Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the Physical Memory Array to which this device belongs</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.1+</td>
    <td>Memory Error Information Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with any error that was previously detected for the device If the system does not provide the error information structure, the field contains FFFEh; otherwise, the field contains either FFFFh (if no error was detected) or the handle of the error-information structure. See 7.18.4 and 7.34.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.1+</td>
    <td>Total Width</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Total width, in bits, of this memory device, including any check or error-correction bits<br>If there are no error-correction bits, this value should be equal to Data Width. If the width is unknown, the field is set to FFFFh.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>2.1+</td>
    <td>Data Width</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Data width, in bits, of this memory device<br>A Data Width of 0 and a Total Width of 8 indicates that the device is being used solely to provide 8 error-correction bits. If the width is unknown, the field is set to FFFFh.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Size</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Size of the memory device<br>If the value is 0, no memory device is installed in the socket; if the size is unknown, the field value is FFFFh. If the size is 32 GB-1 MB or greater, the field value is 7FFFh and the actual size is stored in the Extended Size field.<br>The granularity in which the value is specified depends on the setting of the most-significant bit (bit 15). If the bit is 0, the value is specified in megabyte units; if the bit is 1, the value is specified in kilobyte units. For example, the value 8100h identifies a 256 KB memory device and 0100h identifies a 256 MB memory device.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.1+</td>
    <td>Form Factor</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Implementation form factor for this memory device<br>See 7.18.1 for definitions.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.1+</td>
    <td>Device Set</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Identifies when the Memory Device is one of a set of Memory Devices that must be populated with all devices of the same type and size, and the set to which this device belongs<br>A value of 0 indicates that the device is not part of a set; a value of FFh indicates that the attribute is unknown.<br><br>NOTE: A Device Set number must be unique within the context of the Memory Array containing this Memory Device.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.1+</td>
    <td>Device Locator</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the string that identifies the physically-labeled socket or board position where the memory device is located<br><br>EXAMPLE: "SIMM 3"</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>2.1+</td>
    <td>Bank Locator</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the string that identifies the physically labeled bank where the memory device is located<br><br>EXAMPLE: "Bank 0" or "A"</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.1+</td>
    <td>Memory Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Type of memory used in this device; see 7.18.2 for definitions</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>2.1+</td>
    <td>Type Detail</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>Additional detail on the memory device type; see 7.18.3 for definitions</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>2.3+</td>
    <td>Speed</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Identifies the maximum capable speed of the device, in megatransfers per second (MT/s). See 7.18.4 for details.<br><br>0000h = the speed is unknown<br>FFFFh = the speed is 65,535 MT/s or greater, and the actual speed is stored in the <i>Extended Speed</i> field</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>2.3+</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the manufacturer of this memory device</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>2.3+</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the serial number of this memory device.<br><br>This value is set by the manufacturer and normally is not changeable.</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>2.3+</td>
    <td>Asset Tag</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the asset tag of this memory device</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>2.3+</td>
    <td>Part Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the part number of this memory device.<br><br>This value is set by the manufacturer and normally is not changeable.</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>2.6+</td>
    <td>Attributes</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bits 7-4: reserved<br>Bits 3-0: rank<br>Value=0 for unknown rank information</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>2.7+</td>
    <td>Extended Size</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Extended size of the memory device (complements the Size field at offset 0Ch)<br>See 7.18.5 for details.</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>2.7+</td>
    <td>Configured Memory Speed</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Identifies the configured speed of the memory device, in megatransfers per second (MT/s). See 7.18.4 for details.<br><br>0000h = the speed is unknown<br>FFFFh = the speed is 65,535 MT/s or greater, and the actual speed is stored in the Extended Configured Memory Speed field</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>2.8+</td>
    <td>Minimum voltage</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Minimum operating voltage for this device, in millivolts<br>If the value is 0, the voltage is unknown.</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>2.8+</td>
    <td>Maximum voltage</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum operating voltage for this device, in millivolts<br>If the value is 0, the voltage is unknown.</td>
  </tr>
  <tr>
    <td>26h</td>
    <td>2.8+</td>
    <td>Configured voltage</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Configured voltage for this device, in millivolts<br>If the value is 0, the voltage is unknown.</td>
  </tr>
  <tr>
    <td>28h</td>
    <td>3.2+</td>
    <td>Memory Technology</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Memory technology type for this memory device.<br>See 7.18.6 for definitions.</td>
  </tr>
  <tr>
    <td>29h</td>
    <td>3.2+</td>
    <td>Memory Operating Mode Capability</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>The operating modes supported by this memory device.<br>See 7.18.7 for definitions.</td>
  </tr>
  <tr>
    <td>2Bh</td>
    <td>3.2+</td>
    <td>Firmware Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number for the firmware version of this memory device.</td>
  </tr>
  <tr>
    <td>2Ch</td>
    <td>3.2+</td>
    <td>Module Manufacturer ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>The two-byte module manufacturer ID found in the SPD of this memory device; LSB first.<br>See 7.18.8 for definitions.</td>
  </tr>
  <tr>
    <td>2Eh</td>
    <td>3.2+</td>
    <td>Module Product ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>The two-byte module product ID found in the SPD of this memory device; LSB first.<br>See 7.18.9 for definitions.</td>
  </tr>
  <tr>
    <td>30h</td>
    <td>3.2+</td>
    <td>Memory Subsystem Controller Manufacturer ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>The two-byte memory subsystem controller manufacturer ID found in the SPD of this memory device; LSB first.<br>See 7.18.10 for definitions.</td>
  </tr>
  <tr>
    <td>32h</td>
    <td>3.2+</td>
    <td>Memory Subsystem Controller Product ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>The two-byte memory subsystem controller product ID found in the SPD of this memory device; LSB first.<br>See 7.18.11 for definitions.</td>
  </tr>
  <tr>
    <td>34h</td>
    <td>3.2+</td>
    <td>Non-volatile Size</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Size of the Non-volatile portion of the memory device in Bytes, if any. If the value is 0, there is no non-volatile portion. If the Non-volatile Size is unknown, the field is set to FFFFFFFF FFFFFFFFh.<br>See 7.18.12.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>3Ch</td>
    <td>3.2+</td>
    <td>Volatile Size</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Size of the Volatile portion of the memory device in Bytes, if any. If the value is 0, there is no Volatile portion. If the Volatile Size is unknown, the field is set to FFFFFFFF FFFFFFFFh.<br>See 7.18.12.</td>
  </tr>
  <tr>
    <td>44h</td>
    <td>3.2+</td>
    <td>Cache Size</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Size of the Cache portion of the memory device in Bytes, if any. If the value is 0, there is no Cache portion. If the Cache Size is unknown, the field is set to FFFFFFFF FFFFFFFFh.<br>See 7.18.12.</td>
  </tr>
  <tr>
    <td>4Ch</td>
    <td>3.2+</td>
    <td>Logical Size</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Size of the Logical memory device in Bytes. If the size is unknown, the field is set to FFFFFFFF FFFFFFFFh.<br>See 7.18.13.</td>
  </tr>
  <tr>
    <td>54h</td>
    <td>3.3+</td>
    <td>Extended Speed</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Extended speed of the memory device (complements the <i>Speed</i> field at offset 15h). Identifies the maximum capable speed of the device, in megatransfers per second (MT/s).<br>See 7.18.14 for details.</td>
  </tr>
  <tr>
    <td>58h</td>
    <td>3.3+</td>
    <td>Extended Configured Memory Speed</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Extended configured memory speed of the memory device (complements the <i>Configured Memory Speed</i> field at offset 20h). Identifies the configured speed of the memory device, in megatransfers per second (MT/s).<br>See 7.18.14 for details.</td>
  </tr>
</table>

7.18.1 Memory Device — Form Factor

Table 77 describes the byte values for the Memory Device — Form Factor field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>SIMM</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>SIP</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Chip</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>DIP</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>ZIP</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Proprietary Card</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>DIMM</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>TSOP</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Row of chips</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>RIMM</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>SODIMM</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>SRIMM</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>FB-DIMM</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Die</td>
  </tr>
</table>

7.18.2 Memory Device — Type

Table 78 describes the byte values for the Memory Device — Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>DRAM</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>EDRAM</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>VRAM</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>SRAM</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>RAM</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>ROM</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>FLASH</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>EEPROM</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>FEPROM</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>EPROM</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>CDRAM</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>3DRAM</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>SDRAM</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>SGRAM</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>RDRAM</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>DDR</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>DDR2</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>DDR2 FB-DIMM</td>
  </tr>
  <tr>
    <td>15h-17h</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>18h</td>
    <td>DDR3</td>
  </tr>
  <tr>
    <td>19h</td>
    <td>FBD2</td>
  </tr>
  <tr>
    <td>1Ah</td>
    <td>DDR4</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>LPDDR</td>
  </tr>
  <tr>
    <td>1Ch</td>
    <td>LPDDR2</td>
  </tr>
  <tr>
    <td>1Dh</td>
    <td>LPDDR3</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>1Eh</td>
    <td>LPDDR4</td>
  </tr>
  <tr>
    <td>1Fh</td>
    <td>Logical non-volatile device</td>
  </tr>
  <tr>
    <td>20h</td>
    <td>HBM (High Bandwidth Memory)</td>
  </tr>
  <tr>
    <td>21h</td>
    <td>HBM2 (High Bandwidth Memory Generation 2)</td>
  </tr>
  <tr>
    <td>22h</td>
    <td>DDR5</td>
  </tr>
  <tr>
    <td>23h</td>
    <td>LPDDR5</td>
  </tr>
  <tr>
    <td>24h</td>
    <td>HBM3 (High Bandwidth Memory Generation 3)</td>
  </tr>
</table>

7.18.3 Memory Device — Type Detail

Table 79 shows what the word bit positions mean for the Memory Device — Type Detail field.

NOTE    Multiple bits are set if more than one attribute applies.

<table>
  <tr>
    <th>Word Bit Position</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Reserved, set to 0</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Fast-paged</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Static column</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Pseudo-static</td>
  </tr>
  <tr>
    <td>Bit 6</td>
    <td>RAMBUS</td>
  </tr>
  <tr>
    <td>Bit 7</td>
    <td>Synchronous</td>
  </tr>
  <tr>
    <td>Bit 8</td>
    <td>CMOS</td>
  </tr>
  <tr>
    <td>Bit 9</td>
    <td>EDO</td>
  </tr>
  <tr>
    <td>Bit 10</td>
    <td>Window DRAM</td>
  </tr>
  <tr>
    <td>Bit 11</td>
    <td>Cache DRAM</td>
  </tr>
  <tr>
    <td>Bit 12</td>
    <td>Non-volatile</td>
  </tr>
  <tr>
    <td>Bit 13</td>
    <td>Registered (Buffered)</td>
  </tr>
  <tr>
    <td>Bit 14</td>
    <td>Unbuffered (Unregistered)</td>
  </tr>
  <tr>
    <td>Bit 15</td>
    <td>LRDIMM</td>
  </tr>
</table>

7.18.4 Memory Device — Memory Speed

Memory speed is expressed in mega transfers per second (MT/s). Previous revisions (3.0.0 and earlier) of this specification used MHz to indicate clock speed. With double data rate memory, clock speed is distinct from transfer rate because data is transferred on both the rising and the falling edges of the clock signal. This maintains backward compatibility with observed DDR implementations prior to this revision, which already reported transfer rate instead of clock speed, such as DDR4-2133 (PC4-17000) memory was reported as 2133 instead of 1066.
7.18.5 Memory Device — Extended Size

The Extended Size field is intended to represent memory devices larger than 32,767 MB (32 GB - 1 MB), which cannot be described using the Size field. This field is only meaningful if the value in the Size field is 7FFFh. For compatibility with older SMBIOS parsers, memory devices smaller than (32 GB - 1 MB) should be represented using their size in the Size field, leaving the Extended Size field set to 0.

Bit 31 is reserved for future use and must be set to 0.

Bits 30:0 represent the size of the memory device in megabytes.

EXAMPLE: 0000_8000h indicates a 32 GB memory device (32,768 MB), 0002_0000h represents a 128 GB memory device (131,072 MB), and 0000_7FFFh represents a 32,767 MB (32 GB – 1 MB) device.

7.18.6 Memory Device — Memory Technology

Table 80 describes the byte values for the Memory Device - Memory Technology field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>DRAM</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>NVDIMM-N</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>NVDIMM-F</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>NVDIMM-P</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Intel® Optane™ persistent memory</td>
  </tr>
</table>

7.18.7 Memory Device — Memory Operating Mode Capability

Table 81 shows what the word bit positions mean for the Memory Device - Memory Operating Mode Capability field. This field indicates the supported operating mode(s); it does not indicate the current configured operating mode(s).

<table>
  <tr>
    <th>WORD Bit Position</th>
    <th>Meaning If Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Reserved, set to 0</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Volatile memory</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Byte-accessible persistent memory</td>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Block-accessible persistent memory</td>
  </tr>
  <tr>
    <td>Bit 6:15</td>
    <td>Reserved, set to 0</td>
  </tr>
</table>

7.18.8 Memory Device — Module Manufacturer ID

The Module Manufacturer ID indicates the manufacturer of the memory device. This field shall be set to the value of the SPD Module Manufacturer ID Code. See JEDEC Standard JEP106AV for the list of manufacturer IDs. A value of 0000h indicates the Module Manufacture ID is unknown.
NOTE The location (byte addresses) of the SPD Module Manufacturer ID Code may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 320 and the second byte corresponds to the value in byte 321.

7.18.9 Memory Device — Module Product ID

The Module Product ID is the identifier of the memory device, which is assigned by the manufacturer of the memory device. This field shall be set to the value of the SPD Module Product Identifier. A value of 0000h indicates the Module Product ID is unknown.

NOTE The location (byte addresses) of the SPD Module Product Identifier may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 192 and the second byte corresponds to the value in byte 193.

7.18.10 Memory Device — Memory Subsystem Controller Manufacturer ID

The Memory Subsystem Controller Manufacturer ID indicates the vendor of the memory subsystem controller. This field shall be set to the value of the SPD Memory Subsystem Controller Manufacturer ID Code. See JEDEC Standard JEP106AV for the list of manufacturer IDs. A value of 0000h indicates the Memory Subsystem Controller Manufacturer ID is unknown.

NOTE The location (byte addresses) of the SPD Memory Subsystem Controller Manufacturer ID Code may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 194 and the second byte corresponds to the value in byte 195.

7.18.11 Memory Device — Memory Subsystem Controller Product ID

The Memory Subsystem Controller Product ID is the identifier of the memory subsystem controller, which is assigned by the vendor of the memory subsystem controller. This field shall be set to the value of the SPD Memory Subsystem Controller Product Identifier. A value of 0000h indicates the Memory Subsystem Controller Product ID is unknown.

NOTE The location (byte addresses) of the SPD Memory Subsystem Controller Product Identifier may vary and is defined by the memory type/technology SPD Standard. For example, for NVDIMM-N DDR4, this field will have the first byte correspond to the value in byte 196 and the second byte corresponds to the value in byte 197.

7.18.12 Memory Device — Volatile Size, Non-volatile Size, Cache Size

These fields are intended to represent the size of the portions of the memory device used for volatile, non-volatile and cache respectively. The existing Size and ExtendedSize fields shall continue to report the total physical capacity of the device, except when the Memory Device – Type is set to 1Fh (Logical). See clause 7.18.13. It is not required that the Volatile Size, Non-volatile Size and Cache Size add up to the total physical capacity of the device.

If the memory device has any non-volatile capacity, the Non-volatile size field shall be set to a non-zero value or all Fs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 1.

If the memory device has no non-volatile capacity, the Non-volatile size field shall be set to 0 or all 0xFs and Bit 12 (Non-volatile) in the Memory Device – Type Detail field shall be set to 0.

Sample implementations:

• For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), Volatile Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Cache Size = 0.
• For volatile memory device (such as Memory Type = DDR4 and Memory Technology = DRAM), configured for cache, Cache Size would equal the total physical size of the memory device, with Non-volatile Size = 0 and Volatile Size = 0.
• For single use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-N), Non-volatile Size is less than or equal to the total physical size of the memory device, with Volatile Size = 0 and Cache Size = 0.
• For multiple use non-volatile memory device (such as Memory Type = DDR4 and Memory Technology = NVDIMM-P), that is configured for non-volatile and volatile usage, Cache Size = 0, with the value of Non-Volatile Size plus Volatile Size less than or equal to the total physical size of the memory device.

The total amount of available volatile memory shall be calculated by adding the total of Volatile Size not set to unknown for all memory devices.

The total amount of available non-volatile memory shall be calculated by adding the total of Non-volatile Size not set to unknown for all memory devices.

7.18.13 Memory Device – Type Logical and Logical Size

Logical non-volatile memory devices are not physically installed in the system. Logical memory devices are created using memory capacity from the installed physical volatile memory devices. Logical memory devices are not created from installed physical non-volatile memory devices.

The size of the Logical memory device is described in the Logical Size field. Logical Size is valid when Memory Type is Logical. When Memory Type is not Logical, Logical Size shall be 0. The total amount of Logical memory from all Logical Size fields shall never by be larger than the total amount of physical volatile memory.

Non-volatile Logical devices using Memory Device Type enumeration value 1Fh (Logical) shall set the existing Size field to FFFFh indicating the size is unknown. The new Non-volatile Size field shall report the size of the Non-volatile Logical device.

Logical memory device properties:
• Created using memory capacity from installed physical memory devices.
• Logical memory device is identified by:
  – Memory Type = Logical
  – Type Detail bit 12 = Non-volatile
  – Size = Unknown (FFFFh)
  – Extended Size = 0
  – Logical Size = the size of the Logical memory device
• Logical memory device only has non-volatile memory capacity. That is:
  – Non-volatile Size is less than or equal to Logical Size
  – Volatile Size = 0
  – Cache Size = 0

The total amount of available volatile memory shall be calculated by using the algorithm described in clause 7.18.12 and then subtracting the total Logical Size of all Logical memory devices.

The SMBIOS Memory Device (Type 17) structure for a Logical memory device shall set the Physical Memory Array Handle to the same value as the physical volatile memory devices used to create the Logical memory device. In cases where the physical volatile memory used to create the Logical memory device, spans Physical Memory Array devices, the first Physical Memory Array Handle shall be used.
Other fields in the SMBIOS Memory Device (Type 17) structure for a Logical memory device shall be set, as appropriate, based on the values in the physical volatile memory devices SMBIOS Memory Device (Type 17) structures used for the Logical memory device.

7.18.14 Memory Device – Extended Speed

The Extended Speed and Extended Configured Memory Speed fields are intended to represent memory devices that operate faster than 65,535 MT/s, which cannot be described using the Speed or Configured Memory Speed fields. These fields are only meaningful if the value in the Speed or Configured Memory Speed fields are FFFFh. For compatibility with older SMBIOS parsers, memory devices slower than 65,535 MT/s should represent their speed using the Speed and Configured Memory Speed fields, leaving the Extended Speed and Extended Configured Memory Speed fields set to 0.

Bit 31 is reserved for future use and must be set to 0

Bits 30:0 represent the speed or configured memory speed of the device in MT/s. See 7.18.4 for details.

7.19 32-Bit Memory Error Information (Type 18)

This structure identifies the specifics of an error that might be detected within a Physical Memory Array. Table 82 shows the details for this structure.

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>18</td>
    <td>32-bit Memory Error Information type</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>17h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Error Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Type of error that is associated with the current status reported for the memory array or device See 7.19.1 for definitions.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.1+</td>
    <td>Error Granularity</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Granularity (for example, device versus Partition) to which the error can be resolved See 7.19.2 for definitions.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.1+</td>
    <td>Error Operation</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Memory access operation that caused the error See 7.19.3 for definitions.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.1+</td>
    <td>Vendor Syndrome</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Vendor-specific ECC syndrome or CRC data associated with the erroneous access If the value is unknown, this field contains 0000 0000h.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>2.1+</td>
    <td>Memory Array Error Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>32-bit physical address of the error based on the addressing of the bus to which the memory array is connected If the address is unknown, this field contains 8000 0000h.</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.1+</td>
    <td>Device Error Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>32-bit physical address of the error relative to the start of the failing memory device, in bytes If the address is unknown, this field contains 8000 0000h.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>13h</td>
    <td>2.1+</td>
    <td>Error Resolution</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Range, in bytes, within which the error can be determined, when an error address is given<br>If the range is unknown, this field contains 8000 0000h.</td>
  </tr>
</table>

7.19.1 Memory Error — Error Type

Table 83 describes the byte values for the Memory Error — Error Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>OK</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Bad read</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Parity error</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Single-bit error</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Double-bit error</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Multi-bit error</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Nibble error</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Checksum error</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>CRC error</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Corrected single-bit error</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Corrected error</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Uncorrectable error</td>
  </tr>
</table>

7.19.2 Memory Error — Error Granularity

Table 84 describes the byte values for the Memory Error — Error Granularity field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Device level</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Memory partition level</td>
  </tr>
</table>

7.19.3 Memory Error — Error Operation

Table 85 describes the byte values for the Memory Error — Error Operation field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.
Table 85 – Memory Error: Error Operation field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Read</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Write</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Partial write</td>
  </tr>
</table>

7.20 Memory Array Mapped Address (Type 19)

This structure provides the address mapping for a Physical Memory Array. Details are provided in Table 86.

One structure is present for each contiguous address range described.

See 7.17, 7.18, and 7.21 for more information.

Table 86 – Memory Array Mapped Address (Type 19) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>19</td>
    <td>Memory Array Mapped Address indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, 0Fh for version 2.1, 1Fh for version 2.7 and later.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Starting Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Physical address, in kilobytes, of a range of memory mapped to the specified Physical Memory Array<br>When the field value is FFFF FFFFh, the actual address is stored in the Extended Starting Address field. When this field contains a valid address, Ending Address must also contain a valid address. When this field contains FFFF FFFFh, Ending Address must also contain FFFF FFFFh.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.1+</td>
    <td>Ending Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Physical ending address of the last kilobyte of a range of addresses mapped to the specified Physical Memory Array<br>When the field value is FFFF FFFFh and the Starting Address field also contains FFFF FFFFh, the actual address is stored in the Extended Ending Address field. When this field contains a valid address, Starting Address must also contain a valid address.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Memory Array Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the Physical Memory Array to which this address range is mapped<br>Multiple address ranges can be mapped to a single Physical Memory Array.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.1+</td>
    <td>Partition Width</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of Memory Devices that form a single row of memory for the address partition defined by this structure</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.7+</td>
    <td>Extended Starting Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Physical address, in bytes, of a range of memory mapped to the specified Physical Memory Array This field is valid when <i>Starting Address</i> contains the value FFFF FFFFh. If <i>Starting Address</i> contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, <i>Extended Ending Address</i> must also contain a valid address.</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>2.7+</td>
    <td>Extended Ending Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Physical ending address, in bytes, of the last of a range of addresses mapped to the specified Physical Memory Array<br>This field is valid when both <i>Starting Address</i> and <i>Ending Address</i> contain the value FFFF FFFFh. If <i>Ending Address</i> contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, <i>Extended Starting Address</i> must also contain a valid address.</td>
  </tr>
</table>

7.21 Memory Device Mapped Address (Type 20)

This structure maps memory address space usually to a device-level granularity. Details are provided in Table 87.

One structure is present for each contiguous address range described.

NOTE A Memory Device Mapped Address structure is provided only if a Memory Device has a mapped address; there is no provision within this structure to map a zero-length address space.

See 7.17, 7.18, and 7.21 for more information.

Table 87 – Memory Device Mapped Address (Type 20) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>20</td>
    <td>Memory Device Mapped Address indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, 13h for version 2.1, 23h for version 2.7 and later.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Starting Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Physical address, in kilobytes, of a range of memory mapped to the referenced Memory Device<br>When the field value is FFFF FFFFh the actual address is stored in the <i>Extended Starting Address</i> field. When this field contains a valid address, <i>Ending Address</i> must also contain a valid address. When this field contains FFFF FFFFh, <i>Ending Address</i> must also contain FFFF FFFFh.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.1+</td>
    <td>Ending Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Physical ending address of the last kilobyte of a range of addresses mapped to the referenced Memory Device<br>When the field value is FFFF FFFFh the actual address is stored in the <i>Extended Ending Address</i> field. When this field contains a valid address, <i>Starting Address</i> must also contain a valid address.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Memory Device Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the Memory Device structure to which this address range is mapped<br>Multiple address ranges can be mapped to a single Memory Device.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.1+</td>
    <td>Memory Array Mapped Address Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the Memory Array Mapped Address structure to which this device address range is mapped<br>Multiple address ranges can be mapped to a single Memory Array Mapped Address.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.1+</td>
    <td>Partition Row Position</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Position of the referenced Memory Device in a row of the address partition<br>For example, if two 8-bit devices form a 16-bit row, this field’s value is either 1 or 2.<br><br>The value 0 is reserved. If the position is unknown, the field contains FFh.</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>2.1+</td>
    <td>Interleave Position</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Position of the referenced Memory Device in an interleave<br>The value 0 indicates non-interleaved, 1 indicates first interleave position, 2 the second interleave position, and so on. If the position is unknown, the field contains FFh.<br><br>EXAMPLES: In a 2:1 interleave, the value 1 indicates the device in the “even” position. In a 4:1 interleave, the value 1 indicates the first of four possible positions.</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.1+</td>
    <td>Interleaved Data Depth</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Maximum number of consecutive rows from the referenced Memory Device that are accessed in a single interleaved transfer<br>If the device is not part of an interleave, the field contains 0; if the interleave configuration is unknown, the value is FFh.<br><br>EXAMPLES: If a device transfers two rows each time it is read, its Interleaved Data Depth is set to 2. If that device is 2:1 interleaved and in Interleave Position 1, the rows mapped to that device are 1, 2, 5, 6, 9, 10, and so on.</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>2.7+</td>
    <td>Extended Starting Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Physical address, in bytes, of a range of memory mapped to the referenced Memory Device<br>This field is valid when Starting Address contains the value FFFF FFFFh. If Starting Address contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, Extended Ending Address must also contain a valid address.</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>2.7+</td>
    <td>Extended Ending Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Physical ending address, in bytes, of the last of a range of addresses mapped to the referenced Memory Device<br>This field is valid when both Starting Address and Ending Address contain the value FFFF FFFFh. If Ending Address contains a value other than FFFF FFFFh, this field contains zeros. When this field contains a valid address, Extended Starting Address must also contain a valid address.</td>
  </tr>
</table>
7.22 Built-in Pointing Device (Type 21)

This structure describes the attributes of the built-in pointing device for the system. Table 88 provides details.

The presence of this structure does not imply that the built-in pointing device is active for the system’s use.

Table 88 – Built-in Pointing Device (Type 21) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>21</td>
    <td>Built-in Pointing Device indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>07h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Type of pointing device; see 7.22.1</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.1+</td>
    <td>Interface</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Interface type for the pointing device; see 7.22.2</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.1+</td>
    <td>Number of Buttons</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of buttons on the pointing device<br>If the device has three buttons, the field value is 03h.</td>
  </tr>
</table>

7.22.1 Pointing Device — Type

Table 89 describes the byte values for the Pointing Device — Type field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

Table 89 – Pointing Device: Type field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Mouse</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Track Ball</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Track Point</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Glide Point</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Touch Pad</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Touch Screen</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Optical Sensor</td>
  </tr>
</table>

7.22.2 Pointing Device — Interface

Table 90 describes the byte values for the Pointing Device — Interface field.
Table 90 – Pointing Device: Interface field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Serial</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>PS/2</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Infrared</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>HP-HIL</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Bus mouse</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>ADB (Apple Desktop Bus)</td>
  </tr>
  <tr>
    <td>A0h</td>
    <td>Bus mouse DB-9</td>
  </tr>
  <tr>
    <td>A1h</td>
    <td>Bus mouse micro-DIN</td>
  </tr>
  <tr>
    <td>A2h</td>
    <td>USB</td>
  </tr>
  <tr>
    <td>A3h</td>
    <td>I<sup>2</sup>C</td>
  </tr>
  <tr>
    <td>A4h</td>
    <td>SPI</td>
  </tr>
</table>

7.23 Portable Battery (Type 22)

This structure describes the attributes of the portable battery or batteries for the system. The structure contains the static attributes for the group. Each structure describes attributes for a single battery pack. Table 91 provides details:

Table 91 – Portable Battery (Type 22) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.1+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>22</td>
    <td>Portable Battery indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.1+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>1Ah</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.1+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.1+</td>
    <td>Location</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that identifies the location of the battery<br>EXAMPLE: “in the back, on the left-hand side”</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>2.1+</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that names the company that manufactured the battery</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.1+</td>
    <td>Manufacture Date</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that identifies the date on which the battery was manufactured<br>Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the SBDS Manufacture Date field contains the information.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.1+</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the serial number for the battery<br>Version 2.2+ implementations that use a Smart Battery set this field to 0 (no string) to indicate that the SBDS Serial Number field contains the information.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.1+</td>
    <td>Device Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that names the battery device<br>EXAMPLE: "DR-36"</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>2.1+</td>
    <td>Device Chemistry</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Identifies the battery chemistry; see 7.23.1 Version 2.2+ implementations that use a Smart Battery set this field to 02h (Unknown) to indicate that the SBDS Device Chemistry field contains the information.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>2.1+</td>
    <td>Design Capacity</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Design capacity of the battery in mWatt-hours<br>If the value is unknown, the field contains 0. For version 2.2+ implementations, this value is multiplied by the Design Capacity Multiplier to produce the actual value.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.1+</td>
    <td>Design Voltage</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Design voltage of the battery in mVolts<br>If the value is unknown, the field contains 0.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.1+</td>
    <td>SBDS Version Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the Smart Battery Data Specification version number supported by this battery<br>If the battery does not support the function, no string is supplied.</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>2.1+</td>
    <td>Maximum Error in Battery Data</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Maximum error (as a percentage in the range 0 to 100) in the Watt-hour data reported by the battery, indicating an upper bound on how much additional energy the battery might have above the energy it reports having<br>If the value is unknown, the field contains FFh.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>2.2+</td>
    <td>SBDS Serial Number</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>16-bit value that identifies the battery’s serial number<br>This value, when combined with the Manufacturer, Device Name, and Manufacture Date, uniquely identifies the battery. The Serial Number field must be set to 0 (no string) for this field to be valid.</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>2.2+</td>
    <td>SBDS Manufacture Date</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Date the cell pack was manufactured, in packed format:<br>Bits 15:9 Year, biased by 1980, in the range 0 to 127<br>Bits 8:5 Month, in the range 1 to 12<br>Bits 4:0 Date, in the range 1 to 31<br>EXAMPLE: 01 February 2000 would be identified as 0010 1000 0100 0001b (0x2841)<br>The Manufacture Date field must be set to 0 (no string) for this field to be valid.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>14h</td>
    <td>2.2+</td>
    <td>SBDS Device Chemistry</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that identifies the battery chemistry (for example, “PbAc”)<br>The Device Chemistry field must be set to 02h (Unknown) for this field to be valid.</td>
  </tr>
  <tr>
    <td>15h</td>
    <td>2.2+</td>
    <td>Design Capacity Multiplier</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Multiplication factor of the Design Capacity value, which assures that the mWatt hours value does not overflow for SBDS implementations The multiplier default is 1, SBDS implementations use the value 10 to correspond to the data as returned from the SBDS Function 18h.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>2.2+</td>
    <td>OEM-specific</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Contains OEM- or BIOS vendor-specific information</td>
  </tr>
</table>

7.23.1 Portable Battery — Device Chemistry

Table 92 describes the byte values for the Portable Battery — Device Chemistry field.

NOTE See 6.3 for the CIM properties associated with this enumerated value.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Lead Acid</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Nickel Cadmium</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Nickel metal hydride</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Lithium-ion</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Zinc air</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Lithium Polymer</td>
  </tr>
</table>

7.24 System Reset (Type 23)

This structure describes whether Automatic System Reset functions are enabled (Status). Details are provided in Table 93.

If the system has a watchdog timer and the timer is not reset (Timer Reset) before the Interval elapses, an automatic system reset occurs. The system re-boots according to the Boot Option. This function may repeat until the Limit is reached, at which time the system re-boots according to the Boot Option at Limit.

NOTE This structure type was added for version 2.2 of this specification.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>23</td>
    <td>System Reset indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>0Dh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>04h</td>
    <td>Capabilities</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Identifies the system-reset capabilities for the system<br>Bits 7:6 Reserved for future assignment by this specification; set to 00b<br>Bit 5 System contains a watchdog timer: either True (1) or False (0)<br>Bits 4:3 Boot Option on Limit. Identifies one of the following system actions to be taken when the Reset Limit is reached:<br>00b Reserved, do not use.<br>01b Operating system<br>10b System utilities<br>11b Do not reboot<br>Bits 2:1 Boot Option. Indicates one of the following actions to be taken after a watchdog reset:<br>00b Reserved, do not use.<br>01b Operating system<br>10b System utilities<br>11b Do not reboot<br>Bit 0 Status. Identifies whether (1) or not (0) the system reset is enabled by the user.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Reset Count</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of automatic system resets since the last intentional reset<br>A value of 0FFFFh indicates unknown.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Reset Limit</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of consecutive times the system reset is attempted<br>A value of 0FFFFh indicates unknown.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Timer Interval</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of minutes to use for the watchdog timer<br>If the timer is not reset within this interval, the system reset timeout begins. A value of 0FFFFh indicates unknown.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Timeout</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Number of minutes before the reboot is initiated<br>It is used after a system power cycle, system reset (local or remote), and automatic system reset. A value of 0FFFFh indicates unknown.</td>
  </tr>
</table>

7.25 Hardware Security (Type 24)

This structure describes the system-wide hardware security settings. Table 94 provides details.

NOTE This structure type was added in version 2.2 of this specification.

Table 94 – Hardware Security (Type 24) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>24</td>
    <td>Hardware Security indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>05h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>04h</td>
    <td>Hardware Security Settings</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Identifies the password and reset status for the system:<br>
      Bits 7:6  Power-on Password Status value:<br>
        00b  Disabled<br>
        01b  Enabled<br>
        10b  Not Implemented<br>
        11b  Unknown<br>
      Bits 5:4  Keyboard Password Status value:<br>
        00b  Disabled<br>
        01b  Enabled<br>
        10b  Not Implemented<br>
        11b  Unknown<br>
      Bits 3:2  Administrator Password Status value:<br>
        00b  Disabled<br>
        01b  Enabled<br>
        10b  Not Implemented<br>
        11b  Unknown<br>
      Bits 1:0  Front Panel Reset Status value:<br>
        00b  Disabled<br>
        01b  Enabled<br>
        10b  Not Implemented<br>
        11b  Unknown
    </td>
  </tr>
</table>

7.26 System Power Controls (Type 25)

This structure describes the attributes for controlling the main power supply to the system. Table 95 shows details.

Software that interprets this structure uses the month, day, hour, minute, and second values to determine the number of seconds until the next power-on of the system. The presence of this structure implies that a timed power-on facility is available for the system.

NOTE  This structure type was added in version 2.2 of the specification.

Table 95 – System Power Controls (Type 25) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>25</td>
    <td>System Power Controls indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>09h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Next Scheduled Power-on Month</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>BCD value of the month on which the next scheduled power-on is to occur, in the range 01h to 12h; see 7.26.1</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>05h</td>
    <td>Next Scheduled Power-on Day-of-month</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>BCD value of the day-of-month on which the next scheduled power-on is to occur, in the range 01h to 31h; see 7.26.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Next Scheduled Power-on Hour</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>BCD value of the hour on which the next scheduled power-on is to occur, in the range 00h to 23h; see 7.26.1</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Next Scheduled Power-on Minute</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>BCD value of the minute on which the next scheduled power-on is to occur, in the range 00h to 59h; see 7.26.1</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Next Scheduled Power-on Second</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>BCD value of the second on which the next scheduled power-on is to occur, in the range 00h to 59h; see 7.26.1</td>
  </tr>
</table>

7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time

The DMTF System Power Controls group contains a Next Scheduled Power-on Time, specified as the number of seconds until the next scheduled power-on of the system. Management software uses the date and time information specified in the associated SMBIOS structure to calculate the total number of seconds.

Any date or time field in the structure whose value is outside of the field’s specified range does not contribute to the total-seconds count. For example, if the Month field contains the value 0xFF the next power-on is scheduled to fall within the next month, perhaps on a specific day-of-month and time.

7.27 Voltage Probe (Type 26)

This describes the attributes for a voltage probe in the system. Each structure describes a single voltage probe. Table 96 shows details.

NOTE This structure type was added in version 2.2 of this specification.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>26</td>
    <td>Voltage Probe indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, at least 14h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the probe or its location</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Location and Status</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Probe’s physical location and status of the voltage monitored by this voltage probe; see 7.27.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Maximum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum voltage level readable by this probe, in millivolts<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Minimum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Minimum voltage level readable by this probe, in millivolts<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Resolution</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Resolution for the probe’s reading, in tenths of millivolts<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Tolerance</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Tolerance for reading from this probe, in plus/minus millivolts<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Accuracy</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Accuracy for reading from this probe, in plus/minus 1/100th of a percent<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>10h</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information.</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Nominal Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Nominal value for the probe’s reading in millivolts<br>If the value is unknown, the field is set to 0x8000. This field is present in the structure only if the structure’s length is larger than 14h.</td>
  </tr>
</table>

7.27.1 Voltage Probe — Location and Status

Table 97 provides details about the Location and Status fields.

Table 97 – Voltage Probe: Location and Status fields

<table>
  <tr>
    <th>Bit Range</th>
    <th>Field Name</th>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td rowspan="6">7:5</td>
    <td>Status</td>
    <td>001.....</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>010.....</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>011.....</td>
    <td>OK</td>
  </tr>
  <tr>
    <td></td>
    <td>100.....</td>
    <td>Non-critical</td>
  </tr>
  <tr>
    <td></td>
    <td>101.....</td>
    <td>Critical</td>
  </tr>
  <tr>
    <td></td>
    <td>110.....</td>
    <td>Non-recoverable</td>
  </tr>
  <tr>
    <td rowspan="13">4:0</td>
    <td>Location</td>
    <td>...00001</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>...00010</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>...00011</td>
    <td>Processor</td>
  </tr>
  <tr>
    <td></td>
    <td>...00100</td>
    <td>Disk</td>
  </tr>
  <tr>
    <td></td>
    <td>...00101</td>
    <td>Peripheral Bay</td>
  </tr>
  <tr>
    <td></td>
    <td>...00110</td>
    <td>System Management Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...00111</td>
    <td>Motherboard</td>
  </tr>
  <tr>
    <td></td>
    <td>...01000</td>
    <td>Memory Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01001</td>
    <td>Processor Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01010</td>
    <td>Power Unit</td>
  </tr>
  <tr>
    <td></td>
    <td>...01011</td>
    <td>Add-in Card</td>
  </tr>
</table>

7.28 Cooling Device (Type 27)

This structure describes the attributes for a cooling device in the system. Each structure describes a single cooling device. Table 98 shows details.

NOTE This structure type was added in version 2.2 of this specification.

Table 98 – Cooling Device (Type 27) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>2.2+</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>27</td>
    <td>Cooling Device indicator</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Spec. Version</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>2.2+</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, at least 0Ch</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>2.2+</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>2.2+</td>
    <td>Temperature Probe Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of the temperature probe (see 7.29) monitoring this cooling device.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>2.2+</td>
    <td>Device Type and Status</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Cooling device type and status; see 7.28.1</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>2.2+</td>
    <td>Cooling Unit Group</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Cooling unit group to which this cooling device is associated<br>Having multiple cooling devices in the same cooling unit implies a redundant configuration. The value is 00h if the cooling device is not a member of a redundant cooling unit. Non-zero values imply redundancy and that at least one other cooling device will be enumerated with the same value.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>2.2+</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>2.2+</td>
    <td>Nominal Speed</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Nominal value for the cooling device’s rotational speed, in revolutions-per-minute (rpm)<br>If the value is unknown or the cooling device is non-rotating, the field is set to 0x8000. This field is present in the structure only if the structure’s length is larger than 0Ch.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>2.7+</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the cooling device or its location<br>This field is present in the structure only if the structure’s length is 0Fh or larger.</td>
  </tr>
</table>

7.28.1 Cooling Device — Device Type and Status

Table 99 shows details about the Device Type and Status fields.

<table>
  <tr>
    <th>Bit Range</th>
    <th>Field Name</th>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td rowspan="6">7:5</td>
    <td>Status</td>
    <td>001....</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>010.....</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>011.....</td>
    <td>OK</td>
  </tr>
  <tr>
    <td></td>
    <td>100.....</td>
    <td>Non-critical</td>
  </tr>
  <tr>
    <td></td>
    <td>101.....</td>
    <td>Critical</td>
  </tr>
  <tr>
    <td></td>
    <td>110.....</td>
    <td>Non-recoverable</td>
  </tr>
  <tr>
    <td rowspan="4">4:0</td>
    <td>Device Type</td>
    <td>...00001</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>...00010</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>...00011</td>
    <td>Fan</td>
  </tr>
  <tr>
    <td></td>
    <td>...00100</td>
    <td>Centrifugal Blower</td>
  </tr>
</table>
<table>
  <tr>
    <th>Bit Range</th>
    <th>Field Name</th>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...00101</td>
    <td>Chip Fan</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...00110</td>
    <td>Cabinet Fan</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...00111</td>
    <td>Power Supply Fan</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...01000</td>
    <td>Heat Pipe</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...01001</td>
    <td>Integrated Refrigeration</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...10000</td>
    <td>Active Cooling</td>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>...10001</td>
    <td>Passive Cooling</td>
  </tr>
</table>

7.29 Temperature Probe (Type 28)

This structure describes the attributes for a temperature probe in the system. Each structure describes a single temperature probe. Table 100 provides details.

NOTE This structure type was added in version 2.2 of this specification.

Table 100 – Temperature Probe (Type 28) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>28</td>
    <td>Temperature Probe indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, at least 14h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the probe or its location</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Location and Status</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Probe’s physical location and the status of the temperature monitored by this temperature probe; see 7.29.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Maximum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum temperature readable by this probe, in 1/10<sup>th</sup> degrees C<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Minimum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Minimum temperature readable by this probe, in 1/10<sup>th</sup> degrees C<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Resolution</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Resolution for the probe’s reading, in 1/1000<sup>th</sup> degrees C<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Tolerance</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Tolerance for reading from this probe, in plus/minus 1/10<sup>th</sup> degrees C<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Accuracy</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Accuracy for reading from this probe, in plus/minus 1/100<sup>th</sup> of a percent<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Nominal Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Nominal value for the probe’s reading in 1/10<sup>th</sup> degrees C<br>If the value is unknown, the field is set to 0x8000. This field is present in the structure only if the structure’s Length is larger than 14h.</td>
  </tr>
</table>

7.29.1 Temperature Probe — Location and Status

Table 101 provides details about the Location and Status fields.
NOTE    See 6.3 for the CIM properties associated with these enumerated values.

Table 101 – Temperature Probe: Location and Status field

<table>
  <tr>
    <th>Bit Range</th>
    <th>Field Name</th>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td rowspan="6">7:5</td>
    <td>Status</td>
    <td>001.....</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>010.....</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>011.....</td>
    <td>OK</td>
  </tr>
  <tr>
    <td></td>
    <td>100.....</td>
    <td>Non-critical</td>
  </tr>
  <tr>
    <td></td>
    <td>101.....</td>
    <td>Critical</td>
  </tr>
  <tr>
    <td></td>
    <td>110.....</td>
    <td>Non-recoverable</td>
  </tr>
  <tr>
    <td rowspan="14">4:0</td>
    <td>Location</td>
    <td>...00001</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>...00010</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>...00011</td>
    <td>Processor</td>
  </tr>
  <tr>
    <td></td>
    <td>...00100</td>
    <td>Disk</td>
  </tr>
  <tr>
    <td></td>
    <td>...00101</td>
    <td>Peripheral Bay</td>
  </tr>
  <tr>
    <td></td>
    <td>...00110</td>
    <td>System Management Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...00111</td>
    <td>Motherboard</td>
  </tr>
  <tr>
    <td></td>
    <td>...01000</td>
    <td>Memory Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01001</td>
    <td>Processor Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01010</td>
    <td>Power Unit</td>
  </tr>
  <tr>
    <td></td>
    <td>...01011</td>
    <td>Add-in Card</td>
  </tr>
  <tr>
    <td></td>
    <td>...01100</td>
    <td>Front Panel Board</td>
  </tr>
  <tr>
    <td></td>
    <td>...01101</td>
    <td>Back Panel Board</td>
  </tr>
  <tr>
    <td></td>
    <td>...01110</td>
    <td>Power System Board</td>
  </tr>
  <tr>
    <td></td>
    <td>...01111</td>
    <td>Drive Back Plane</td>
  </tr>
</table>

7.30 Electrical Current Probe (Type 29)

This structure describes the attributes for an electrical current probe in the system. Each structure describes a single electrical current probe. Table 102 provides details.

NOTE    This structure type was added in version 2.2 of this specification.

Table 102 – Electrical Current Probe (Type 29) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>29</td>
    <td>Electrical Current Probe indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, at least 14h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the probe or its location</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Location and Status</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Defines the probe’s physical location and the status of the current monitored by this current probe; see 7.30.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Maximum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum current readable by this probe, in millamps<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>08h</td>
    <td>Minimum Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Minimum current readable by this probe, in milliamps<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Resolution</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Resolution for the probe’s reading, in tenths of milliamps If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Tolerance</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Tolerance for reading from this probe, in plus/minus milliamps<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Accuracy</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Accuracy for reading from this probe, in plus/minus 1/100<sup>th</sup> of a percent<br>If the value is unknown, the field is set to 0x8000.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Nominal Value</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Nominal value for the probe’s reading in milliamps<br>If the value is unknown, the field is set to 0x8000. This field is present in the structure only if the structure’s length is larger than 14h.</td>
  </tr>
</table>

7.30.1 Current Probe — Location and Status

Table 103 provides details about the Location and Status fields.

NOTE See 6.3 for the CIM properties associated with these enumerated values.

<table>
  <tr>
    <th>Bit Range</th>
    <th>Field Name</th>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td rowspan="6">7:5</td>
    <td>Status</td>
    <td>001.....</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>010....</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>011....</td>
    <td>OK</td>
  </tr>
  <tr>
    <td></td>
    <td>100....</td>
    <td>Non-critical</td>
  </tr>
  <tr>
    <td></td>
    <td>101....</td>
    <td>Critical</td>
  </tr>
  <tr>
    <td></td>
    <td>110....</td>
    <td>Non-recoverable</td>
  </tr>
  <tr>
    <td rowspan="12">4:0</td>
    <td>Location</td>
    <td>...00001</td>
    <td>Other</td>
  </tr>
  <tr>
    <td></td>
    <td>...00010</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td></td>
    <td>...00011</td>
    <td>Processor</td>
  </tr>
  <tr>
    <td></td>
    <td>...00100</td>
    <td>Disk</td>
  </tr>
  <tr>
    <td></td>
    <td>...00101</td>
    <td>Peripheral Bay</td>
  </tr>
  <tr>
    <td></td>
    <td>...00110</td>
    <td>System Management Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...00111</td>
    <td>Motherboard</td>
  </tr>
  <tr>
    <td></td>
    <td>...01000</td>
    <td>Memory Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01001</td>
    <td>Processor Module</td>
  </tr>
  <tr>
    <td></td>
    <td>...01010</td>
    <td>Power Unit</td>
  </tr>
  <tr>
    <td></td>
    <td>...01011</td>
    <td>Add-in Card</td>
  </tr>
</table>
7.31 Out-of-Band Remote Access (Type 30)

This structure describes the attributes and policy settings of a hardware facility that may be used to gain remote access to a hardware system when the operating system is not available due to power-down status, hardware failures, or boot failures. Table 104 provides details.

NOTE This structure type was added in version 2.2 of this specification.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>30</td>
    <td>Out-of-Band Remote Access indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>06h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Manufacturer Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the manufacturer of the out-of-band access facility</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Connections</td>
    <td>BYTE</td>
    <td>Bit-field</td>
    <td>Current remote-access connections:<br>Bits 7:2 Reserved for future definition by this specification; set to all zeros<br>Bit 1 Outbound Connection Enabled. Identifies whether (1) or not (0) the facility is allowed to initiate outbound connections to contact an alert management facility when critical conditions occur<br>Bit 0 Inbound Connection Enabled. Identifies whether (1) or not (0) the facility is allowed to initiate outbound connections to receive incoming connections for the purpose of remote operations or problem management</td>
  </tr>
</table>

7.32 Boot Integrity Services (BIS) Entry Point (Type 31)

Structure type 31 (decimal) is reserved for use by the Boot Integrity Services (BIS). See the Boot Integrity Services API Specification for details.

NOTE This structure type was added in version 2.3 of this specification.

7.33 System Boot Information (Type 32)

The client system firmware (for example, BIOS) communicates the System Boot Status to the client’s Pre-boot Execution Environment (PXE) boot image or OS-present management application through this structure. Table 105 provides details on this structure.

When used in the PXE environment, for example, this code identifies the reason the PXE was initiated and can be used by boot-image software to further automate an enterprise’s PXE sessions. For example, an enterprise could choose to automatically download a hardware-diagnostic image to a client whose reason code indicated either a firmware- or an operating system-detected hardware failure.

NOTE This structure type was added in version 2.3 of this specification.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>32</td>
    <td>System Boot Information structure identifier</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, in bytes; at least 0Bh</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Reserved</td>
    <td>6 BYTES</td>
    <td>00h</td>
    <td>Reserved for future assignment by this specification; all bytes are set to 00h</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Boot Status</td>
    <td>Length-10 Bytes</td>
    <td>Varies</td>
    <td>Status and Additional Data fields that identify the boot status See 7.33.1 for additional information.</td>
  </tr>
</table>

7.33.1 System boot status

Table 106 provides information about system boot status.

Table 106 – System boot status

<table>
  <tr>
    <th>Description</th>
    <th>Status</th>
    <th>Additional Data</th>
  </tr>
  <tr>
    <td>No errors detected</td>
    <td>0</td>
    <td>None</td>
  </tr>
  <tr>
    <td>No bootable media</td>
    <td>1</td>
    <td>None</td>
  </tr>
  <tr>
    <td>"normal" operating system failed to load</td>
    <td>2</td>
    <td>None</td>
  </tr>
  <tr>
    <td>Firmware-detected hardware failure, including "unknown" failure types</td>
    <td>3</td>
    <td>None</td>
  </tr>
  <tr>
    <td>Operating system-detected hardware failure<br>For ACPI operating systems, the system firmware might set this reason code when the OS reports a boot failure through interfaces defined in the <a href="https://www.dmtf.org/sites/default/files/standards/documents/DSP0134_2_3.pdf">Simple Boot Flag Specification</a>.</td>
    <td>4</td>
    <td>None</td>
  </tr>
  <tr>
    <td>User-requested boot, usually through a keystroke</td>
    <td>5</td>
    <td>None</td>
  </tr>
  <tr>
    <td>System security violation</td>
    <td>6</td>
    <td>None</td>
  </tr>
  <tr>
    <td>Previously requested image<br>This reason code allows coordination between OS-present software and the OS-absent environment. For example, an OS-present application might enable (through a platform-specific interface) the system to boot to the PXE and request a specific boot-image.</td>
    <td>7</td>
    <td>Varies</td>
  </tr>
  <tr>
    <td>System watchdog timer expired, causing the system to reboot</td>
    <td>8</td>
    <td>None</td>
  </tr>
  <tr>
    <td>Reserved for future assignment by this specification</td>
    <td>9-127</td>
    <td>Varies</td>
  </tr>
  <tr>
    <td>Vendor/OEM-specific implementations<br>The Vendor/OEM identifier is the "Manufacturer" string found in the System Information structure.</td>
    <td>128-191</td>
    <td>Varies</td>
  </tr>
  <tr>
    <td>Product-specific implementations<br>The product identifier is formed by the concatenation of the "Manufacturer" and "Product Name" strings found in the System Information structure.</td>
    <td>192-255</td>
    <td>Varies</td>
  </tr>
</table>

7.34 64-Bit Memory Error Information (Type 33)

This structure describes an error within a Physical Memory Array when the error address is above 4G (0xFFFFFFFF). Table 107 provides details.

NOTE This structure type was added in version 2.3 of this specification.
Table 107 – 64-Bit Memory Error Information (Type 33) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>33</td>
    <td>64-bit Memory Error Information type</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>1Fh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Error Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Type of error that is associated with the status reported for the memory array or device<br>See 7.19.1 for definitions.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Error Granularity</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Granularity (for example, device versus Partition) to which the error can be resolved<br>See 7.19.2 for definitions.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Error Operation</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Memory access operation that caused the error<br>See 7.19.3 for definitions.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Vendor Syndrome</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Vendor-specific ECC syndrome or CRC data associated with the erroneous access<br>If the value is unknown, this field contains 0000 0000h.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Memory Array Error Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>64-bit physical address of the error based on the addressing of the bus to which the memory array is connected<br>If the address is unknown, this field contains 8000 0000 0000 0000h.</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>Device Error Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>64-bit physical address of the error relative to the start of the failing memory device, in bytes<br>If the address is unknown, this field contains 8000 0000 0000 0000h.</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>Error Resolution</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Range, in bytes, within which the error can be determined, when an error address is given<br>If the range is unknown, this field contains 8000 0000h.</td>
  </tr>
</table>

7.35 Management Device (Type 34)

The information in this structure defines the attributes of a Management Device. Table 108 provides details.

A Management Device might control one or more fans or voltage, current, or temperature probes as defined by one or more Management Device Component structures. See 7.36 for more information.

NOTE This structure type was added in version 2.3 of this specification.

Table 108 – Management Device (Type 34) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>34</td>
    <td>Management Device indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>0Bh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the device or its location</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Device’s type; see 7.35.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Address</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>Device’s address</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Address Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Type of addressing used to access the device; see 7.35.2</td>
  </tr>
</table>

7.35.1 Management Device — Type

Table 109 describes the byte values for the Management Device — Type field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>National Semiconductor LM75</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>National Semiconductor LM78</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>National Semiconductor LM79</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>National Semiconductor LM80</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>National Semiconductor LM81</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Analog Devices ADM9240</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Dallas Semiconductor DS1780</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Maxim 1617</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Genesys GL518SM</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Winbond W83781D</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>Holtek HT82H791</td>
  </tr>
</table>

7.35.2 Management Device — Address Type

Table 110 describes the byte values for the Management Device — Address Type field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>I/O Port</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Memory</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>SM Bus</td>
  </tr>
</table>

7.36 Management Device Component (Type 35)

This structure associates a cooling device or environmental probe with structures that define the controlling hardware device and (optionally) the component’s thresholds. Table 111 provides details.

NOTE This structure type was added in version 2.3 of this specification.
Table 111 – Management Device Component (Type 35) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>35</td>
    <td>Management Device Component indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>0Bh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains additional descriptive information about the component</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Management Device Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of the Management Device (see 7.35) that contains this component</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Component Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of the probe or cooling device that defines this component. See 7.27, 7.28, 7.29, and 7.30.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Threshold Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the device thresholds; see 7.37.</td>
  </tr>
</table>

7.37 Management Device Threshold Data (Type 36)

The information in this structure defines threshold information for a component (probe or cooling-unit) contained within a Management Device. Table 112 provides details.

For each threshold field present in the structure:
• The threshold units (millivolts, milliamps, 1/10^{th} degrees C, or RPMs) are as defined by the associated probe or cooling-unit component structure.
• If the value is unavailable, the field is set to 0x8000.

NOTE This structure type was added in version 2.3 of this specification.

Table 112 – Management Device Threshold Data (Type 36) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>36</td>
    <td>Management Device Threshold Data structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>10h</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Lower Threshold – Non-critical</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Lower non-critical threshold for this component</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Upper Threshold – Non-critical</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Upper non-critical threshold for this component</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Lower Threshold – Critical</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Lower critical threshold for this component</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Upper Threshold – Critical</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Upper critical threshold for this component</td>
  </tr>
  <tr>
    <td>0ch</td>
    <td>Lower Threshold – Non-recoverable</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Lower non-recoverable threshold for this component</td>
  </tr>
  <tr>
    <td>0eh</td>
    <td>Upper Threshold – Non-recoverable</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Upper non-recoverable threshold for this component</td>
  </tr>
</table>
7.38 Memory Channel (Type 37)

The information in this structure provides the correlation between a Memory Channel and its associated Memory Devices. Table 113 provides details.

Each device presents one or more loads to the channel; the sum of all device loads cannot exceed the channel’s defined maximum.

NOTE    This structure type was added in version 2.3 of this specification.

Table 113 – Memory Channel (Type 37) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>37</td>
    <td>Management Device Threshold Data structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td></td>
    <td>Length of the structure, computed by the BIOS as 7 + 3 * (Memory Device Count)<br>NOTE: To allow future structure growth by appending information after the Load/Handle list, this field must not be used to determine the number of memory devices specified within the structure.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Channel Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Type of memory associated with the channel; see 7.38.1</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Maximum Channel Load</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Maximum load supported by the channel; the sum of all device loads cannot exceed this value</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Memory Device Count (n)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Number of Memory Devices (Type 11h) that are associated with this channel<br>This value also defines the number of Load/Handle pairs that follow.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Memory1 Device Load</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Channel load provided by the first Memory Device associated with this channel</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Memory Device1 Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Structure handle that identifies the first Memory Device associated with this channel</td>
  </tr>
  <tr>
    <td>7 + 3*(n-1)</td>
    <td>Memory Device<sub>n</sub> Load</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Channel load provided by the nth Memory Device associated with this channel</td>
  </tr>
  <tr>
    <td>8 + 3*(n-1)</td>
    <td>Memory Device<sub>n</sub> Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Structure handle that identifies the nth Memory Device associated with this channel</td>
  </tr>
</table>

7.38.1 Memory Channel — Channel Type

Table 114 describes the byte values for the Memory Channel — Channel Type field.

NOTE: Enumerated values are controlled by the DMTF, not by this specification.

Table 114 – Memory Channel: Channel Type field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>03h</td>
    <td>Rambus</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>SyncLink</td>
  </tr>
</table>

7.39 IPMI Device Information (Type 38)

The information in this structure defines the attributes of an Intelligent Platform Management Interface (IPMI) Baseboard Management Controller (BMC). Table 115 provides the details about this structure. See the Intelligent Platform Management Interface (IPMI) Interface Specification for full documentation of IPMI and additional information on the use of this structure.

The Type 42 structure can also be used to describe a physical management controller host interface and one or more protocols that share that interface. If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used. Providing Type 38 is recommended for backward compatibility. See 7.43 for additional information on Type 42.

Table 115 – IPMI Device Information (Type 38) Structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>38</td>
    <td>IPMI Device Information structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, a minimum of 10h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Interface Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Baseboard Management Controller (BMC) interface type; see 7.39.1</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>IPMI Specification Revision</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>IPMI specification revision, in BCD format, to which the BMC was designed<br><br>Bits 7:4 hold the most significant digit of the revision, while bits 3:0 hold the least significant bits.<br><br>EXAMPLE: A value of 10h indicates revision 1.0.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>I2C Target Address</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Target address on the I2C bus of this BMC</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>NV Storage Device Address</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Bus ID of the NV storage device<br>If no storage device exists for this BMC, the field is set to OFFh.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Base Address</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Base address (either memory-mapped or I/O) of the BMC<br>If the least-significant bit of the field is a 1, the address is in I/O space; otherwise, the address is memory-mapped. See the IPMI Interface Specification for usage details.</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>10h</td>
    <td>Base Address Modifier / Interrupt Info</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Base Address Modifier<br>(This field is unused and set to 00h for SSIF.)<br><br>bit 7:6 – Register spacing<br>00b = Interface registers are on successive byte boundaries.<br>01b = Interface registers are on 32-bit boundaries.<br>10b = Interface registers are on 16-byte boundaries.<br>11b = Reserved.<br>bit 5 – Reserved. Return as 0b.<br>bit 4 – LS-bit for addresses:<br>0b = Address bit 0 = 0b<br>1b = Address bit 0 = 1b<br><br>Interrupt Info<br>Identifies the type and polarity of the interrupt associated with the IPMI system interface, if any.<br>bit 3 – Interrupt Info<br>1b = Interrupt information specified<br>0b = Interrupt information not specified<br>bit 2 – Reserved. Return as 0b<br>bit 1 – Interrupt Polarity<br>1b = active high<br>0b = active low<br>bit 0 – Interrupt Trigger Mode<br>1b = level<br>0b = edge</td>
  </tr>
  <tr>
    <td>11h</td>
    <td>Interrupt Number</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Interrupt number for IPMI System Interface<br>00h = unspecified/unsupported</td>
  </tr>
</table>

7.39.1 IPMI Device Information — BMC Interface Type

Table 116 describes the byte values for the IPMI Device Information — BMC Interface Type field.

Table 116 – IPMI Device Information: BMC Interface Type field

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>KCS: Keyboard Controller Style</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>SMIC: Server Management Interface Chip</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>BT: Block Transfer</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>SSIF: SMBus System Interface</td>
  </tr>
  <tr>
    <td>05h to OFFh</td>
    <td>Reserved for future assignment by this specification</td>
  </tr>
</table>

7.40 System Power Supply (Type 39)

This structure identifies attributes of a system power supply. Table 117 provides details. One instance of this structure is present for each possible power supply in a system.

NOTE This structure type was added in version 2.3.1 of this specification.
Table 117 – System Power Supply (Type 39) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>39</td>
    <td>Power Supply Structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, a minimum of 10h</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the power supply structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Power Unit Group</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Power unit group to which this power supply is associated. Specifying the same Power Unit Group value for more than one System Power Supply structure indicates a redundant power supply configuration. The field’s value is 00h if the power supply is not a member of a redundant power unit. Non-zero values imply redundancy and that at least one other power supply will be enumerated with the same value.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Location</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that identifies the location of the power supply<br>EXAMPLES: “in the back, on the left-hand side” or “Left Supply Bay”</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Device Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that names the power supply device<br>EXAMPLE: “DR-36”</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that names the company that manufactured the supply</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Serial Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the serial number for the power supply</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Asset Tag Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the Asset Tag Number</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Model Part Number</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the string that contains the OEM Part Order Number</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Revision Level</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Power supply Revision String<br>EXAMPLE: “2.30”</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Max Power Capacity</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Maximum sustained power output in Watts<br>Set to 0x8000 if unknown. Note that the units specified by the DMTF for this field are milliWatts.</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Power Supply Characteristics</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.40.1.</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>Input Voltage Probe Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of a voltage probe (Type 26) monitoring this power supply’s input voltage.</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>Cooling Device Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of a cooling device (Type 27) associated with this power supply.</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Input Current Probe Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, of the electrical current probe (Type 29) monitoring this power supply’s input current.</td>
  </tr>
</table>

7.40.1 Power supply characteristics

Table 118 provides information about power supply characteristics.

NOTE See 6.3 for the CIM properties associated with these enumerated values.
Table 118 – Power supply characteristics

<table>
  <tr>
    <th>Bit Range</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>15 to 14</td>
    <td>Reserved; set to 00b</td>
  </tr>
  <tr>
    <td>13 to 10</td>
    <td>DMTF Power Supply Type<br>0001b Other<br>0010b Unknown<br>0011b Linear<br>0100b Switching<br>0101b Battery<br>0110b UPS<br>0111b Converter<br>1000b Regulator<br>1001b to 1111b — Reserved for future assignment</td>
  </tr>
  <tr>
    <td>9 to 7</td>
    <td>Status<br>001b Other<br>010b Unknown<br>011b OK<br>100b Non-critical<br>101b Critical; power supply has failed and has been taken off-line.</td>
  </tr>
  <tr>
    <td>6 to 3</td>
    <td>DMTF Input Voltage Range Switching<br>0001b Other<br>0010b Unknown<br>0011b Manual<br>0100b Auto-switch<br>0101b Wide range<br>0110b Not applicable<br>0111b to 1111b — Reserved for future assignment</td>
  </tr>
  <tr>
    <td>2</td>
    <td>1b power supply is unplugged from the wall</td>
  </tr>
  <tr>
    <td>1</td>
    <td>1b power supply is present</td>
  </tr>
  <tr>
    <td>0</td>
    <td>1b power supply is hot-replaceable</td>
  </tr>
</table>

7.41 Additional Information (Type 40)

This structure is intended to provide additional information for handling unspecified enumerated values and interim field updates in another structure. Table 119 provides details.

NOTE This structure type was added in version 2.6 of this specification.

Table 119 – Additional Information (Type 40) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>40</td>
    <td>Additional Information type</td>
  </tr>
</table>
<table>
  <tr>
    <th>01h</th>
    <th>Length</th>
    <th>BYTE</th>
    <th>Varies</th>
    <th>Length of the structure, a minimum of 0Bh</th>
  </tr>
  <tr>
    <th>02h</th>
    <th>Handle</th>
    <th>WORD</th>
    <th>Varies</th>
    <th>Handle, or instance number, associated with the structure</th>
  </tr>
  <tr>
    <th>04h</th>
    <th>Number of Additional Information entries (n)</th>
    <th>BYTE</th>
    <th>Varies</th>
    <th>Number of Additional Information Entries that follow</th>
  </tr>
  <tr>
    <th>05h</th>
    <th>Additional Information entries</th>
    <th>Varies</th>
    <th>Varies</th>
    <th>Additional Information entries; see7.41.1</th>
  </tr>
</table>

7.41.1 Additional Information Entry format

Table 120 describes an Additional Information Entry format.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Entry Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of this Additional Information Entry instance; a minimum of 6</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Referenced Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure for which additional information is provided</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Referenced Offset</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Offset of the field within the structure referenced by the <i>Referenced Handle</i> for which additional information is provided</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>String</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>Number of the optional string to be associated with the field referenced by the <i>Referenced Offset</i></td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Value</td>
    <td>Varies</td>
    <td>Varies</td>
    <td>Enumerated value or updated field content that has not yet been approved for publication in this specification and therefore could not be used in the field referenced by <i>Referenced Offset</i><br><br>NOTE: This field is the same type and size as the field being referenced by this Additional Information Entry.</td>
  </tr>
</table>

The following guidance applies to using this structure to provide additional information for an enumerated value field, such as processor type:

• If a value has been proposed:
  – Set the field in the original structure to “Other.”
  – Use the proposed value in the value field of the Additional Information Entry that references the enumerated field in the original structure.
  – The Additional Information Entry String field may also be used to uniquely describe this new item (for example the CPU ID string).

• If a value has not been proposed:
  – The field in the original structure and the <i>Additional Information Entry Value</i> field that references it should both be set to “Other.”
  – The <i>Additional Information Entry String</i> field should be filled to uniquely describe this new item (for example the CPU ID string).

The following guidance is given for using this structure to provide additional information for a field update:

• If a change has been proposed:
  – Set the field in the original structure as best as possible using only fully approved settings.
– Place the modified value in the value field of the Additional Information Entry that references the field in the original structure.

– The Additional Information Entry String field may also be used to uniquely describe this modification.

• If a change has not been proposed:
  – The field in the original structure and Additional Information Entry Value field that references it should both be set to the same value (the best possible value using only fully approved settings).
  – The Additional Information Entry String field should be filled to uniquely describe what needs to be modified (for example, “XYZ capability needs to be defined”).

7.42 Onboard Devices Extended Information (Type 41)

The information in this structure defines the attributes of devices that are onboard (soldered onto) a system element, usually the baseboard. Table 121 provides details.

In general, an entry in this table implies that the BIOS has some level of control over the enablement of the associated device for use by the system.

To describe multi-function devices, use one type 41 structure per function, and one type 14 (Group Association) structure referencing all the function handles.

NOTE This structure replaces Onboard Device Information (Type 10) starting with version 2.6 of this specification. BIOS providers can choose to implement both types to allow existing SMBIOS browsers to properly display the system’s onboard devices information.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>41</td>
    <td>Onboard Devices Extended Information</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>0Bh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Reference Designation</td>
    <td>BYTE</td>
    <td>String</td>
    <td>String number of the onboard device reference designation See 7.42.1.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Device Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Bit 7 – Device Status:<br>1 – Device Enabled<br>0 – Device Disabled<br>Bits 6:0 – Type of Device (see 7.42.2)</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Device Type Instance</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.42.3</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Segment Group Number</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.42.4</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Bus Number</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.42.4</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Device/Function Number</td>
    <td>BYTE</td>
    <td>Bit Field</td>
    <td>Bits 7:3 – Device number<br>Bits 2:0 – Function number<br>See 7.42.4</td>
  </tr>
</table>
7.42.1 Reference Designation

The Reference Designation string is typically the silkscreen label.

7.42.2 Onboard Device Types

Table 122 describes the byte values for the Onboard Device Types field.

<table>
  <tr>
    <th>Byte Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Video</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>SCSI Controller</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Ethernet</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Token Ring</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Sound</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>PATA Controller</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>SATA Controller</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>SAS Controller</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Wireless LAN</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Bluetooth</td>
  </tr>
  <tr>
    <td>0Dh</td>
    <td>WWAN</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>eMMC (embedded Multi-Media Controller)</td>
  </tr>
  <tr>
    <td>0Fh</td>
    <td>NVMe Controller</td>
  </tr>
  <tr>
    <td>10h</td>
    <td>UFS Controller</td>
  </tr>
</table>

7.42.3 Device Type Instance

Device Type Instance is a unique value (within a given onboard device type) used to indicate the order the device is designated by the system. For example, a system with two identical Ethernet NICs may designate one NIC (with higher Bus/Device/Function=15/0/0) as the first onboard NIC (instance 1) and the other NIC (with lower Bus/Device/Function =3/0/0) as the second onboard NIC (instance 2).

7.42.4 Segment Group Number, Bus Number, Device/Function Number

For devices that are not of types PCI, AGP, PCI-X, or PCI-Express and that do not have bus/device/function information, 0FFh should be populated in the fields of Segment Group Number, Bus Number, Device/Function Number.

Segment Group Number is defined in the PCI Firmware Specification. The value is 0 for a single-segment topology.

7.43 Management Controller Host Interface (Type 42)

The information in this structure defines the attributes of a Management Controller Host Interface that is not discoverable by “Plug and Play” mechanisms. Table 123 provides details. The Type 42 structure can
be used to describe a physical management controller host interface and one or more protocols that share that interface.

Type 42 should be used for management controller host interfaces that use protocols other than IPMI or that use multiple protocols on a single host interface type.

This structure should also be provided if IPMI is shared with other protocols over the same interface hardware. If IPMI is not shared with other protocols, either the Type 38 or the Type 42 structures can be used. Providing Type 38 is recommended for backward compatibility. The structures are not required to be mutually exclusive. Type 38 and Type 42 structures may be implemented simultaneously to provide backward compatibility with IPMI applications or drivers that do not yet recognize the Type 42 structure. See the Intelligent Platform Management Interface (IPMI) Interface Specification for full documentation of IPMI and additional information on the use of this structure with IPMI.

Table 123 – Management Controller Host Interface (Type 42) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>42</td>
    <td>Management Controller Host Interface structure indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure, a minimum of 0Bh</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td></td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Interface Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Management Controller Interface Type (see 7.43.1)</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Interface Type Specific Data Length</td>
    <td>BYTE</td>
    <td>N</td>
    <td></td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Interface Type Specific Data</td>
    <td>N BYTEs</td>
    <td>Varies</td>
    <td>Management Controller Host Interface Data as specified by the Interface Type<br>This field has a minimum of four bytes. If interface type = OEM, the first four bytes are the vendor ID (MSB first), as assigned by the Internet Assigned Numbers Authority (IANA). This format uses the "Enterprise Number" that is assigned and maintained by IANA (www.iana.org) as the means of identifying a particular vendor, company, or organization.</td>
  </tr>
  <tr>
    <td>06h + N</td>
    <td>Number of Protocol Records</td>
    <td>BYTE</td>
    <td>X</td>
    <td>X number of Protocol Records for this Host Interface Type</td>
  </tr>
  <tr>
    <td>07h + N</td>
    <td>Protocol Records</td>
    <td>M BYTEs</td>
    <td>Varies</td>
    <td>Protocol Records (see Table 124)</td>
  </tr>
</table>

In SMBIOS 3.2, a Change Request is applied to this structure to add the information that is required to completely parse the structure.

The addition of the Interface Type Specific Data Length field may cause parser compatibility issue in versions earlier than SMBIOS 3.2 when Interface Type = OEM.

Before SMBIOS 3.2 when Interface Type = OEM, the first four bytes following the Interface Type field is the IANA-assigned vendor ID.
Table 124 – Protocol Record Data Format

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Protocol Type</td>
    <td>BYTE</td>
    <td>ENUM</td>
    <td>Protocol Type. See 7.43.2 for protocol type definitions.</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Protocol Type Specific Data Length</td>
    <td>BYTE</td>
    <td>N</td>
    <td></td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Protocol Type Specific Data</td>
    <td>N BYTEs</td>
    <td>Varies</td>
    <td></td>
  </tr>
</table>

7.43.1 Management Controller Host Interface - Interface Types
Table 125 describes the possible values for the Interface Type field.

Table 125 - Management Controller Host Interface Types

<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h – 3Fh</td>
    <td>MCTP Host Interfaces - See DSP0239 for the definition and assignment of MCTP host interface type values</td>
  </tr>
  <tr>
    <td>40h</td>
    <td>Network Host Interface - See DSP0270 for the definition and details of the Network Host Interface type</td>
  </tr>
  <tr>
    <td>F0h</td>
    <td>OEM-defined</td>
  </tr>
  <tr>
    <td>All others</td>
    <td>Reserved</td>
  </tr>
</table>

7.43.2 Management Controller Host Interface - Protocol Types
Table 126 describes the possible values for the Protocol 1…n Type fields.

Table 126 - Management Controller Host Interface Protocol Types

<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Reserved</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>IPMI: Intelligent Platform Management Interface: See IPMI Appendix C1</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>MCTP: Management Component Transport Protocol: See DSP0236 for the definition and details of the MCTP protocol type</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Redfish over IP: See DSP0270 for the definition and details of the Redfish over IP protocol type</td>
  </tr>
  <tr>
    <td>F0h</td>
    <td>OEM-defined</td>
  </tr>
  <tr>
    <td>All others</td>
    <td>Reserved</td>
  </tr>
</table>
7.44 TPM Device (Type 43)

Table 127 – TPM Device (Type 43) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>43</td>
    <td>TPM Device</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>1Fh</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Vendor ID</td>
    <td>4 BYTEs</td>
    <td>Varies</td>
    <td>Specified as four ASCII characters, as defined by TCG Vendor ID (see CAP_VID in TCG Vendor ID Registry).<br>For example:<br>Vendor ID string of "ABC" = (41 42 43 00)<br>Vendor ID string of "ABCD" = (41 42 43 44)</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Major Spec Version</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Major TPM version supported by the TPM device. For example, the value is 01h for TPM v1.2 and is 02h for TPM v2.0.</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Minor Spec Version</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Minor TPM version supported by the TPM device. For example, the value is 02h for TPM v1.2 and is 00h for TPM v2.0.</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Firmware Version 1</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>For <i>Major Spec Version</i> 01h, this field contains the TPM_VERSION structure defined in the TPM Main Specification, Part 2, Section 5.3.<br>For <i>Major Spec Version</i> 02h, this field contains the most significant 32 bits of a TPM vendor-specific value for firmware version (see TPM_PT_FIRMWARE_VERSION_1 in TPM Structures specification).</td>
  </tr>
  <tr>
    <td>0Eh</td>
    <td>Firmware Version 2</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>For <i>Major Spec Version</i> 01h, this field contains 00h.<br>For <i>Major Spec Version</i> 02h, this field contains the least significant 32 bits of a TPM vendor-specific value for firmware version (see TPM_PT_FIRMWARE_VERSION_2 in TPM Structures specification).</td>
  </tr>
  <tr>
    <td>12h</td>
    <td>Description</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of descriptive information of the TPM device.</td>
  </tr>
  <tr>
    <td>13h</td>
    <td>Characteristics</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>TPM device characteristics information (see 7.44.1)</td>
  </tr>
  <tr>
    <td>1Bh</td>
    <td>OEM-defined</td>
    <td>DWORD</td>
    <td>Varies</td>
    <td>OEM- or BIOS vendor-specific information</td>
  </tr>
</table>

7.44.1 TPM Device Characteristics

Table 128 – TPM Device Characteristics

<table>
  <tr>
    <th>DWORD Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 0</td>
    <td>Reserved.</td>
  </tr>
  <tr>
    <td>Bit 1</td>
    <td>Reserved.</td>
  </tr>
  <tr>
    <td>Bit 2</td>
    <td>TPM Device Characteristics are not supported.</td>
  </tr>
  <tr>
    <td>Bit 3</td>
    <td>Family configurable via firmware update; for example, switching between TPM 1.2 and TPM 2.0.</td>
  </tr>
  <tr>
    <td>Bit 4</td>
    <td>Family configurable via platform software support, such as BIOS Setup; for example, switching between TPM 1.2 and TPM 2.0.</td>
  </tr>
</table>
<table>
  <tr>
    <th>DWORD Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>Bit 5</td>
    <td>Family configurable via OEM proprietary mechanism; for example, switching between TPM 1.2 and TPM 2.0.</td>
  </tr>
  <tr>
    <td>Bits 6:63</td>
    <td>Reserved.</td>
  </tr>
</table>

7.45 Processor Additional Information (Type 44)

The information in this structure defines the processor additional information in case SMBIOS type 4 is not sufficient to describe processor characteristics. The SMBIOS type 44 structure has a reference handle field to link back to the related SMBIOS type 4 structure. There may be multiple SMBIOS type 44 structures linked to the same SMBIOS type 4 structure. For example, when cores are not identical in a processor, SMBIOS type 44 structures describe different core-specific information.

SMBIOS type 44 defines the standard header for the processor-specific block (see 7.45.1), while the contents of processor-specific data are maintained by processor architecture workgroups or vendors in separate documents (see 7.45.2).

Table 129 – Processor Additional Information (Type 44) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>44</td>
    <td>Processor Additional Information</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>6 + Y</td>
    <td>Length of the structure. Y is the length of <i>Processor-specific Block</i> specified at offset 06h.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Referenced Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the <i>Processor</i> structure (SMBIOS type 4) which the <i>Processor Additional Information</i> structure describes.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Processor-Specific Block</td>
    <td>Varies (Y)</td>
    <td>Varies</td>
    <td>Processor-specific block (see Table 130)</td>
  </tr>
</table>

7.45.1 Processor-specific Block

The <i>Processor-specific Block</i> is the standard container of processor-specific data.

Table 130 – Processor-Specific Block Format

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Block Length</td>
    <td>BYTE</td>
    <td>Varies (N)</td>
    <td>Length of Processor-specific Data</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Processor Type</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>The processor architecture delineated by this Processor-specific Block. (See Table 131)</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Processor-Specific Data</td>
    <td>N BYTEs</td>
    <td>Varies</td>
    <td>Processor-specific data (See section 7.45.2)</td>
  </tr>
</table>

Table 131 – Processor Architecture Types

<table>
  <tr>
    <th>Byte value</th>
    <th>Meaning</th>
    <th>Reference</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Reserved</td>
    <td>None</td>
  </tr>
</table>
<table>
  <tr>
    <th>Byte value</th>
    <th>Meaning</th>
    <th>Reference</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>IA32 (x86)</td>
    <td>None</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>x64 (x86-64, Intel64, AMD64, EM64T)</td>
    <td>None</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Intel® Itanium® architecture</td>
    <td>None</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>32-bit ARM (Aarch32)</td>
    <td>None</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>64-bit ARM (Aarch64)</td>
    <td>None</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>32-bit RISC-V (RV32)</td>
    <td>See 7.45.2.1 for RISC-V Processor Processor-specific Data</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>64-bit RISC-V (RV64)</td>
    <td></td>
  </tr>
  <tr>
    <td>08h</td>
    <td>128-bit RISC-V (RV128)</td>
    <td></td>
  </tr>
  <tr>
    <td>09h</td>
    <td>32-bit LoongArch (LoongArch32)</td>
    <td>See 7.45.2.2 for LoongArch Processor Processor-specific Data</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>64-bit LoongArch (LoongArch64)</td>
    <td></td>
  </tr>
</table>

7.45.2 Processor-Specific Data

The format of processor-specific data varies between different processor architecture and is maintained in a separate document according to each processor architecture. See the following subsections.

7.45.2.1 RISC-V Processor Processor-Specific Data

See https://github.com/riscv/riscv-smbios for the RISC-V processor-specific data block.

7.45.2.2 LoongArch Processor Processor-specific Data

For LoongArch processor-specific data blocks and more additional information, please refer to https://loongson.github.io/LoongArch-Documentation/LoongArch-Processor-SMBIOS-Spec-EN.html.

7.46 Firmware Inventory Information (Type 45)

The information in this structure defines an inventory of firmware components in the system. This can include firmware components such as BIOS, BMC, as well as firmware for other devices in the system. The information can be used by software to display the firmware inventory in a uniform manner. It can also be used by a management controller, such as a BMC, for remote system management. This structure is not intended to replace other standard programmatic interfaces for firmware updates.

One Type 45 structure is provided for each firmware component.

NOTE: This structure type was added in version 3.5 of this specification.

Table 132 – Firmware Inventory Information (Type 45) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>45</td>
    <td>Firmware Inventory Information</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Description</th>
    <th>Type</th>
    <th>Size</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of this structure, computed by the BIOS as 24 + (2 * n), where n is the Number of Associated Components.<br><br>NOTE: To allow future structure growth by appending information after the <i>Associated Components Handles</i> list, this field must not be used to determine the number of <i>Associated Components Handles</i> specified within the structure.</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Firmware Component Name</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the Firmware Component Name.<br><br>EXAMPLE: ‘BMC Firmware’,0</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Firmware Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the Firmware Version of this firmware. The format of this value is defined by the <i>Version Format</i>.</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>Version Format</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.46.1</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Firmware ID</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the Firmware ID of this firmware. The format of this value is defined by the <i>Firmware ID Format</i>.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>Firmware ID Format</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>See 7.46.2</td>
  </tr>
  <tr>
    <td>09h</td>
    <td>Release Date</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the firmware release date.<br><br>The date string, if supplied, follows the Date-Time values format, as defined in DSP0266.<br><br>EXAMPLE: ‘2021-05-15T04:14:33+06:00’,0<br><br>EXAMPLE: When the time is unknown or not specified: ‘2021-05-15T00:00:00Z’,0</td>
  </tr>
  <tr>
    <td>0Ah</td>
    <td>Manufacturer</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the manufacturer or producer of this firmware.</td>
  </tr>
  <tr>
    <td>0Bh</td>
    <td>Lowest Supported Firmware Version</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number of the lowest version to which this firmware can be rolled back to. The format of this value is defined by the <i>Version Format</i>.</td>
  </tr>
  <tr>
    <td>0Ch</td>
    <td>Image Size</td>
    <td>QWORD</td>
    <td>Varies</td>
    <td>Size of the firmware image that is currently programmed in the device, in bytes. If the Firmware Image Size is unknown, the field is set to FFFFFFFF00000000h.</td>
  </tr>
  <tr>
    <td>14h</td>
    <td>Characteristics</td>
    <td>WORD</td>
    <td>Bit Field</td>
    <td>Firmware characteristics information. See 7.46.3.</td>
  </tr>
  <tr>
    <td>16h</td>
    <td>State</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Firmware state information. See 7.46.4.</td>
  </tr>
  <tr>
    <td>17h</td>
    <td>Number of Associated Components (n)</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Defines how many <i>Associated Component Handles</i> are associated with this firmware.</td>
  </tr>
</table>
<table>
  <tr>
    <th>18h</th>
    <td>Associated Component Handles</td>
    <td>n WORDS</td>
    <td>Varies</td>
    <td>Lists the SMBIOS structure handles that are associated with this firmware, if any. Value of number of Associated Components field (n) defines the count.<br><br>NOTE: This list may contain zero or more handles to any SMBIOS structure that represents a device with a firmware component. For example, this may include:
      <ul>
        <li>Type 9 handle (for describing the firmware of a device in a slot)</li>
        <li>Type 17 handle (for describing the firmware of a memory device)</li>
        <li>Type 41 handle (for describing the firmware of an onboard device)</li>
        <li>Type 43 handle (for describing the firmware of a TPM device)</li>
      </ul>
    </td>
  </tr>
</table>

7.46.1 Version Format

Table 133 describes the format of the Firmware Version and the Lowest Supported Firmware Version fields.

Table 133 – Version Formats

<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>The format is a free-form string that is implementation specific.<br>EXAMPLE: ‘1.45.455b66-rev4’,0</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>The format is “MAJOR.MINOR”, where MAJOR and MINOR are decimal string representations of the numeric values of the major/minor version numbers.<br>EXAMPLE: ‘1.45’,0</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>The format is a hexadecimal string representation of the 32-bit numeric value of the version, in the format of “0xhhhhhhhh.” Each h represents a hexadecimal digit (0-f).<br>EXAMPLE: ‘0x0001002d’,0</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>The format is a hexadecimal string representation of the 64-bit numeric value of the version, in the format of “0xhhhhhhhhhhhhhhhh.” Each h represents a hexadecimal digit (0-f).<br>EXAMPLE: ‘0x000000010000002d’,0</td>
  </tr>
  <tr>
    <td>04h – 7Fh</td>
    <td>Available for future assignment by this specification</td>
  </tr>
  <tr>
    <td>80h–FFh</td>
    <td>BIOS Vendor/OEM-specific</td>
  </tr>
</table>

7.46.2 Firmware ID Format

Table 134 describes the format of the Firmware ID field.

<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>The format is a free-form string that is implementation specific.<br>EXAMPLE: ‘35EQP72B’,0</td>
  </tr>
</table>
<table>
  <tr>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>The format is a string representation of the UEFI ESRT FwClass GUID or the UEFI Firmware Management Protocol ImageTypeId, as defined by the UEFI Specification. To represent the GUID, the string is formatted using the 36-character UUID string format specified in RFC4122: "xxxxxxxx-xxxx-xxxx-xxxx-xxxxxxxxxxxx." Each x represents a hexadecimal digit (0-F).<br>EXAMPLE: '1624a9df-5e13-47fc-874a-df3aff143089',0</td>
  </tr>
  <tr>
    <td>02h – 7Fh</td>
    <td>Available for future assignment by this specification</td>
  </tr>
  <tr>
    <td>80h–FFh</td>
    <td>BIOS Vendor/OEM-specific</td>
  </tr>
</table>

7.46.3 Firmware Inventory Characteristics Information

Table 135 shows some characteristics defined for this firmware.

<table>
  <tr>
    <th colspan="2">Table 135 – Firmware Inventory Characteristics</th>
  </tr>
  <tr>
    <th>WORD Bit Position</th>
    <th>Meaning if Set</th>
  </tr>
  <tr>
    <td>0</td>
    <td>Updatable: This firmware can be updated by software.</td>
  </tr>
  <tr>
    <td>1</td>
    <td>Write-Protect: This firmware is in a write-protected state.</td>
  </tr>
  <tr>
    <td>2-15</td>
    <td>Reserved.</td>
  </tr>
</table>

7.46.4 Firmware Inventory State Information

Table 136 defines the state information for this firmware. These values correspond to Redfish Status.State property enumeration values, which DSP2046 defines.

<table>
  <tr>
    <th colspan="2">Table 136 – Firmware Inventory State Information</th>
  </tr>
  <tr>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Other</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Unknown</td>
  </tr>
  <tr>
    <td>03h</td>
    <td>Disabled: This firmware component is disabled.</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>Enabled: This firmware component is enabled.</td>
  </tr>
  <tr>
    <td>05h</td>
    <td>Absent: This firmware component is either not present or not detected</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>StandbyOffline: This firmware is enabled but awaits an external action to activate it.</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>StandbySpare: This firmware is part of a redundancy set and awaits a failover or other external action to activate it.</td>
  </tr>
  <tr>
    <td>08h</td>
    <td>UnavailableOffline: This firmware component is present but cannot be used.</td>
  </tr>
</table>

7.47 String Property (Type 46)

This structure defines a string property for another structure. This allows adding string properties that are common to several structures without having to modify the definitions of these structures. Multiple type 46 structures can add string properties to the same parent structure.

NOTE: This structure type was added in version 3.5 of this specification.
Table 137 – String Property (Type 46) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>46</td>
    <td>String Property</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>9</td>
    <td>Length of this structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
  <tr>
    <td>04h</td>
    <td>String Property ID</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>See 7.47.1</td>
  </tr>
  <tr>
    <td>06h</td>
    <td>String Property Value</td>
    <td>BYTE</td>
    <td>STRING</td>
    <td>String number</td>
  </tr>
  <tr>
    <td>07h</td>
    <td>Parent handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle corresponding to the structure this string property applies to</td>
  </tr>
</table>

7.47.1 String property ID

This field identifies the string property described in the structure.

Table 138 – String Property IDs

<table>
  <tr>
    <th>Value</th>
    <th>Meaning</th>
  </tr>
  <tr>
    <td>0</td>
    <td>Reserved – do not use</td>
  </tr>
  <tr>
    <td>1</td>
    <td>UEFI device path – string representation of a UEFI device path, as converted by EFI_DEVICE_PATH_TO_TEXT_PROTOCOL. ConvertDevicePathToText() and then converted to UTF-8</td>
  </tr>
  <tr>
    <td>2-32767</td>
    <td>Reserved for future DMTF use</td>
  </tr>
  <tr>
    <td>32768-49151</td>
    <td>Reserved for BIOS vendor use</td>
  </tr>
  <tr>
    <td>49152-65535</td>
    <td>Reserved for OEM use</td>
  </tr>
</table>

7.48 Inactive (Type 126)

This structure definition supports a system implementation where the SMBIOS structure-table is a superset of all supported system attributes and provides a standard mechanism for the system BIOS to signal that a structure is currently inactive and should not be interpreted by the upper-level software. Table 139 provides details.

For example, a portable system might include System Slot structures that are reported only when the portable is docked. An undocked system would report those structures as Inactive. When the system is docked, the system-specific software would change the Type structure from Inactive to the System Slot equivalent.

Upper-level software that interprets the SMBIOS structure-table should bypass an Inactive structure just as it would for a structure type that the software does not recognize.

NOTE This structure type was added in version 2.2 of this specification.

Table 139 – Inactive (Type 126) structure

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>126</td>
    <td>Inactive structure indicator</td>
  </tr>
</table>
<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
</table>

7.49 End-of-Table (Type 127)

This structure type identifies the end of the structure table that might be earlier than the last byte within the buffer specified by the structure. Table 140 provides details.

To ensure backward compatibility with management software written to previous versions of this specification, a system implementation should use the end-of-table indicator in a manner similar to the Inactive (Type 126) structure type; the structure table is still reported as a fixed-length, and the entire length of the table is still indexable. If the end-of-table indicator is used in the last physical structure in a table, the field’s length is encoded as 4.

NOTE This structure type was added in version 2.2 of this specification.

<table>
  <tr>
    <th>Offset</th>
    <th>Name</th>
    <th>Length</th>
    <th>Value</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>00h</td>
    <td>Type</td>
    <td>BYTE</td>
    <td>127</td>
    <td>End-of-table indicator</td>
  </tr>
  <tr>
    <td>01h</td>
    <td>Length</td>
    <td>BYTE</td>
    <td>Varies</td>
    <td>Length of the structure</td>
  </tr>
  <tr>
    <td>02h</td>
    <td>Handle</td>
    <td>WORD</td>
    <td>Varies</td>
    <td>Handle, or instance number, associated with the structure</td>
  </tr>
</table>
ANNEX A
(informative)

Conformance guidelines

The following conformance requirements apply for SMBIOS 2.5 or later implementations.

1. The table anchor string "_SM_" is present in the address range 0xF0000 to 0xFFFFF on a 16-byte boundary.
2. Table entry-point verification:
   2.1 The Entry Point Length field value is at least 0x1F.
   2.2 The entry-point checksum evaluates to 0.
   2.3 The SMBIOS version (Major.Minor) is at least 2.4.
   2.4 The Intermediate Anchor String is "_DMI_"
   2.5 The intermediate checksum evaluates to 0.
3. The structure-table is traversable and conforms to the entry-point specifications:
   3.1 The structure-table's linked-list is traversable within the length and structure-count bounds specified by the entry-point structure.
   3.2 The overall size of the structure table is less than or equal to the Structure Table Length specified by the entry-point structure.
   3.3 Each structure's length must be at least 4 (the size of a structure header).
   3.4 No structure handle number is repeated.
   3.5 The last structure is the end-of-table (0x7F).
   3.6 The number of structures found within the table equals the Number of SMBIOS Structures field present in the entry-point.
   3.7 The maximum structure size (formatted area plus its string-pool) is less than or equal to the Maximum Structure Size specified by the entry-point.
4. Required structures and corresponding data are present (see 6.2):
   4.1 BIOS Information (Type 0)
      4.1.1 One and only one structure of this type is present.
      4.1.2 The structure Length field is at least 18h.
      4.1.3 BIOS Version string is present and non-null.
      4.1.4 BIOS Release Date string is present, non-null, and includes a 4-digit year.
      4.1.5 BIOS Characteristics: bits 3:0 are all 0, and at least one of bits 31:4 is set to 1.
   4.2 System Information (Type 1)
      4.2.1 One and only one structure of this type is present.
      4.2.2 The structure Length field is at least 1Bh.
      4.2.3 Manufacturer string is present and non-null.
      4.2.4 Product Name string is present and non-null.
      4.2.5 UUID field is neither 00000000 00000000 nor FFFFFFFF.
      4.2.6 Wake-up Type field is neither 00h (Reserved) nor 02h (Unknown).
   4.3 System Enclosure (Type 3)
4.3.1 One or more structures of this type is present.
4.3.2 The structure length is at least 0Dh.
4.3.3 The Manufacturer string is present and non-null in each structure.
4.3.4 Type field is neither 00h (Reserved) nor 02h (Unknown).
4.4 Processor Information (Type 4)
    4.4.1 The number of structures defines the maximum number of processors supported by the system; at least one structure with a Processor Type field of "Central Processor" must be present.
    4.4.2 Each structure's length is at least 20h.
    4.4.3 Socket Designation string is present and non-null.
    4.4.4 Processor Type field is neither 00h (Reserved) nor 02h (Unknown).
    4.4.5 (*)Processor Family field is neither 00h (Reserved) nor 02h (Unknown).
    4.4.6 (*)Processor Manufacturer string is present and non-null.
    4.4.7 Max Speed field is non-0.
    4.4.8 (*)CPU Status sub-field of the Status field is not 0 (Unknown).
    4.4.9 Processor Upgrade field is neither 00h (Reserved) nor 02h (Unknown).
    4.4.10 Lx (x=1,2,3) Cache Handle fields, if not set to 0xFFFF, reference Cache Information (Type 7) structures.
NOTE Fields preceded by (*) are checked only if the CPU Socket Populated sub-field of the Status field is set to "CPU Populated."
4.5 Cache Information (Type 7)
    4.5.1 One structure is present for each external-to-the-processor cache.
    4.5.2 Each structure's Length is at least 13h.
    4.5.3 Socket Designation string is present and non-null if the cache is external to the processor (Location sub-field of Cache Configuration field is 01b).
    4.5.4 Operational Mode and Location sub-fields of the Cache Configuration field are not 11b (Unknown).
4.6 System Slots (Type 9)
    4.6.1 One structure is present for each upgradeable system slot.
    4.6.2 Each structure's Length is at least 0Dh.
    4.6.3 Slot Designation string is present and non-null.
    4.6.4 Slot Type is neither 00h (Reserved) nor 02h (Unknown).
    4.6.5 Slot Data Bus Width is neither 00h (Reserved) or 02h (Unknown).
    4.6.6 Current Usage is not set to 00h (Reserved). If the "Slot Type" provides device presence-detect capabilities (for example, PCI or AGP), Current Usage is not set to 02h (Unknown).
    4.6.7 Slot ID is set to a meaningful value.
    4.6.8 Slot Characteristics 1, bit 0, is not set to 1.
4.7 Physical Memory Array (Type 16)
    4.7.1 At least one structure is present with "Use" set to 03h (System memory).
    4.7.2 Each structure's length is at least 0Fh.
    4.7.3 Location is neither 00h (Reserved) nor 02h (Unknown).
    4.7.4 Use is neither 00h (Reserved) nor 02h (Unknown).
    4.7.5 Memory Error Correction is neither 00h (Reserved) nor 02h (Unknown).
4.7.6  Either Maximum Capacity or Extended Maximum Capacity must be set to a known, non-zero value.

4.7.7  Number of Memory Devices is not 0 and equals the number of Memory Device (Type 17) structures that reference the handle of the Physical Memory Array structure.

4.8  Memory Device (Type 17)

4.8.1  For each Physical Memory Array, there must be "Number of Memory Devices" Memory Device structures that map back (through the Handle) to the referencing memory array. One structure is required for each socketed system-memory device, whether or not the socket is currently populated. If the system includes soldered-on system memory, one additional structure is required to identify that memory device.

4.8.2  Each structure's length is at least 15h.

4.8.3  Memory Array Handle references a Physical Memory Array (Type 16) structure.

4.8.4  Total Width is not 0FFFFh (Unknown) if the memory device is installed. (Size is not 0.)

4.8.5  Data Width is not 0FFFFh (Unknown).

4.8.6  For Memory Type not equal to 1Fh (Logical), Size is not 0FFFFh (Unknown). For Memory Type equal to 1Fh (Logical), Size is 0FFFFh (Unknown) and Extended Size is 0.

4.8.7  Form Factor is not 00h (Reserved) or 02h (Unknown).

4.8.8  Device Set is not 0FFh (Unknown).

4.8.9  Device Locator string is present and non-null.

4.8.10  Non-volatile Size is not 0xFFFFFFFFFFFFFFFFh (Unknown).

4.8.11  Volatile Size is not 0xFFFFFFFFFFFFFFFFh (Unknown).

4.8.12  Cache Size is not 0xFFFFFFFFFFFFFFFFh (Unknown).

4.8.13  Logical Size is not 0xFFFFFFFFFFFFFFFFh (Unknown).

4.9  Memory Array Mapped Address (Type 19)

4.9.1  One structure is provided for each contiguous block of memory addresses mapped to a Physical Memory Array.

4.9.2  Each structure's length is at least 0Fh.

4.9.3  Ending Address value is higher in magnitude than the Starting Address value, or Extended Ending Address value is higher in magnitude than the Extended Starting Address value.

4.9.4  Memory Array Handle references a Physical Memory Array (Type 16).

4.9.5  Each structure's address range (Starting Address to Ending Address or Extended Starting Address to Extended Ending Address) is unique and non-overlapping.

4.9.6  Partition Width is not 0.

4.10  Boot Integrity Services (BIS) Entry Point (Type 31). This structure is optional, but if it is present the following checks are performed:

    4.10.1  The structure's length is at least 1Ch.
    4.10.2  The structure-level checksum evaluates to 00h.
    4.10.3  16-bit Entry Point is not 0.
    4.10.4  32-bit Entry Point is not 0.

4.11  System Boot Information (Type 32)

    4.11.1  One and only one structure of this type is present.
    4.11.2  The structure's length is at least 0Bh.
ANNEX B
(informative)

Using the table convention

This clause contains pseudo-code that describes the method that application software can use to parse the table based SMBIOS structures. The example searches for the first structure of the type specified, returning the handle of the structure found or 0xFFFF if no structure of the type was found in the list. TableAddress and StructureCount values are those previously found by locating the Table Entry Point structure in low memory.

typedef unsigned short ushort;
typedef unsigned char uchar;
typedef struct
{
    uchar Type;
    uchar Length;
    ushort Handle;
} HEADER;
ushort FindStructure( char *TableAddress, ushort StructureCount, uchar Type )
{
    ushort i, handle;
    uchar lasttype;
    i = 0;
    handle = 0xFFFF;
    while( i < StructureCount && handle == 0xFFFF )
    {
        i++;
        lasttype = ((HEADER *)TableAddress)->Type;
        if( lasttype == Type )
        {
            handle = ((HEADER *)TableAddress)->Handle;
        } /* Found first structure of the requested type */
        else
        {
            TableAddress += ((HEADER *)TableAddress)->Length;
            while( *((int *)TableAddress) != 0 )
            {
                TableAddress++;
            } /* Get past trailing string-list */
            TableAddress += 2;
        } /* Increment address to start of next structure */
    } /* END while-loop looking for structure type */
    return handle;
} /* END FindStructure */
ANNEX C
(informative)

Change log

<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>2.0D</td>
    <td>1995-09-14</td>
    <td>Initial Release of DRAFT COPY</td>
  </tr>
  <tr>
    <td>2.0M</td>
    <td>1995-12-12</td>
    <td>Final draft released, with the following changes:
      <ul>
        <li>Specified that dmiStorageBase (Function 50h) and NVStorageBase (Function 55h) must be paragraph-aligned.</li>
        <li>Added Command value to change a string to function 52h; Command enumeration values modified.</li>
        <li>Removed redundant enumerations from Processor Family list</li>
        <li>Corrected Memory Subsystem Example</li>
        <li>Corrected/clarified Indexed I/O access-methods for event-log; Access Method enumeration values and Access Method Address union modified</li>
        <li>Added clarifications to some of the event log types</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.00</td>
    <td>1996-03-06</td>
    <td>Final release, with the following changes:
      <ul>
        <li>Specified that all structures end with a terminating NULL, even if the formatted portion of the structure contains string-reference fields and all the string fields are set to 0.</li>
        <li>Corrected the Memory Subsystem Example, handles are now correctly created with a 'dw'.</li>
        <li>Fixed formatting of some bit definition fields and function examples.</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.00.1</td>
    <td>1996-07-18</td>
    <td>Minor updates for new technology and clarifications.
      <ul>
        <li>Added definitions for Pentium® Pro, Burst EDO, and SDRAM.</li>
        <li>Added clarifications to the Memory Controller Error Status.</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.1.0</td>
    <td>1997-06-16</td>
    <td>Added definition for static table interface, to allow the information to be accessed from new operating systems (see 5.2). In addition:
      <ul>
        <li>Changed references to DMI BIOS to SMBIOS throughout; these changes are unmarked.</li>
        <li>Added SubFunction DMI_CLEAR_EVENT_LOG2 to Function 54h - SMBIOS Control.</li>
        <li>For those structure entries that are string numbers, changed the Value field definition of the field from Varies to STRING throughout; these changes are unmarked.</li>
        <li>BIOS Information structure: Added support for 4-digit year and additional BIOS Characteristics through Characteristics Extension Byte 1.</li>
        <li>System Information structure: Added Wakeup Type and UUID fields.</li>
        <li>System Enclosure and Chassis structure: Added Bootup State, Power Supply State, Thermal State, and Security Status to allow the DMTF Physical Container Global Table to be populated.</li>
        <li>Processor Information structure: Voltage value can now be specified, rather than using bit-flags, and added enumeration values for Pentium® Pro, Pentium® II, and Slot 1. Also added notes to this section, indicating that the enumerated values for the structure are assigned by the DMTF. This structure was also updated to include the Cache Information handles identifying the L1, L2, and L3 caches associated with the processor.</li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>
      <ul>
        <li>Memory Controller Information structure: Added Enabled Error Correcting field. Also added note that this structure can never be updated to add string values, to preserve backwards compatibility.</li>
        <li>Cache Information structure: Added Speed, Error Correction Type, Type, and Associativity fields.</li>
        <li>Port Connector Information structure: Added enumerated values to Connector Types and Port Types.</li>
        <li>System Slots structure: Added AGP enumeration values to Slot Type field.</li>
        <li>BIOS Language Information structure: Added abbreviated format for language strings and corrected example.</li>
        <li>System Event Log structure: OEM-specific Access Methods can now be defined, added standard log header definitions, and a mechanism to allow the log entry’s variable data formats to be described. Added note that this structure can never be updated to include string values, to preserve backwards compatibility.</li>
        <li>Added Physical Memory Array, Memory Device, Memory Error Information, Memory Array Mapped Address, and Memory Device Mapped Address structures to support the population of the DMTF Enhanced Physical Memory groups.</li>
        <li>Added Built-in Pointing Device structure to support the population of the DMTF Pointing Device group.</li>
        <li>Added Portable Battery structure to support the population of the DMTF Portable Battery group.</li>
        <li>Added appendices that contain a structure checklist and table-convention parsing pseudo-code.</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.2.0</td>
    <td>1998-03-16</td>
    <td>
      The following changes were made to version 2.1 of the document to produce this version:
      <ul>
        <li>Accepted all changes introduced at Version 2.1</li>
        <li>Added ACPI statement-of-direction for dynamic state and event notification</li>
        <li>Table-convention is required for version 2.2 and later compliance</li>
        <li>Corrected Structure Table entry point length value.</li>
        <li>Added Command type 06h to the Plug-and-Play Set SMBIOS Structure function (52h).</li>
        <li>Added new processor enumerations from the updated DMTF MASTER.MIF</li>
        <li>System Enclosure: Added enumeration value for “Sealed-case PC”, to support Net PC-type chassis’.</li>
        <li>Memory Controller Information: Corrected description of how the BIOS computes the structure Length.</li>
        <li>System Event Log:
          <ul>
            <li>Added definition for end-of-log data, Event Log Type 0FFh.</li>
            <li>Added generic system-management event type; the handle of an associated probe or cooling device identifies the specific failing device.</li>
          </ul>
        </li>
        <li>Memory Error Information: Corrected structure size and offsets.</li>
        <li>Portable Battery: Corrected the structure length and some of the offsets, added Smart Battery-formatted fields</li>
        <li>Memory Device: Added RIMM form factor</li>
        <li>Added the following new structures
          <ul>
            <li>System Reset structure to support the population of the DMTF Automatic System Reset group.</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="12"></td>
    <td rowspan="12"></td>
    <td>
      – Hardware Security structure to support the population of the DMTF System Hardware Security group.<br>
      – System Power Control structure to support the population of the DMTF System Power Control group.<br>
      – Added Voltage Probe structure to support the population of the DMTF Voltage Probe group.<br>
      – Cooling Device structure to support the population of the DMTF Cooling Device group.<br>
      – Temperature Probe structure to support the population of the DMTF Temperature Probe group.<br>
      – Electrical Current Probe structure to support the population of the DMTF Electrical Current Probe group.<br>
      – Out-of-Band Remote Access structure to support the population of the DMTF Out-of-Band Remote Access group.<br>
      – Inactive structure type to support standard structure superset definitions.<br>
      – End-of-Table structure type to facilitate easier traversing of the structure data.
    </td>
  </tr>
  <tr>
    <td>2.3.0</td>
    <td>1998-08-12</td>
    <td>
      The following changes were made to version 2.2 of the document to produce this version:
      <ul>
        <li>Accepted all changes introduced at Version 2.2</li>
        <li>Clarified and corrected referenced documents</li>
        <li>A minimum set of structures (and their data) is now required for SMBIOS compliance.</li>
        <li>Documented an additional structure usage guideline, to optional structure growth.</li>
        <li>BIOS Information:
          <ul>
            <li>4-digit year format for BIOS Release Date required for SMBIOS 2.3 and later</li>
            <li>Added BIOS Characteristic Extension Byte 2 to include status that the BIOS supports the BIOS Boot Specification.</li>
          </ul>
        </li>
        <li>System Information:
          <ul>
            <li>Added enumeration for Wake-up Type</li>
          </ul>
        </li>
        <li>System Enclosure or Chassis:
          <ul>
            <li>Added OEM-defined field.</li>
          </ul>
        </li>
        <li>Processor Information:
          <ul>
            <li>Added enumerated values for new processors from the updated MASTER.MIF and identified that one structure is present for each processor instance.</li>
            <li>Modified interpretation of Lx Cache Handle fields for version 2.3 and later implementations</li>
          </ul>
        </li>
        <li>Memory Module Information:
          <ul>
            <li>Corrected example, adding double-null to terminate the structure.</li>
          </ul>
        </li>
        <li>System Slots:
          <ul>
            <li>Added hot-plug characteristic definition and clarified usage of the PCI “Slot ID” field.</li>
          </ul>
        </li>
        <li>Memory Device:
          <ul>
            <li>Added enumerations for Form Factor and Device Type</li>
            <li>Added new field for memory Speed</li>
          </ul>
        </li>
        <li>System Event Log:</li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>
      <ul>
        <li>Added note describing how century portion of the 2-digit year within a log record is to be interpreted.</li>
        <li>Voltage Probe, Temperature Probe, Electrical Current Probe, Cooling Device:
          <ul>
            <li>Added Nominal Value field</li>
            <li>Added the following new structures</li>
          </ul>
        </li>
        <li>Boot Integrity Services (BIS) Entry Point</li>
        <li>System Boot Information</li>
        <li>64-bit Memory Error Information</li>
        <li>Management Device</li>
        <li>Management Device Component</li>
        <li>Management Device Threshold Data</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.3.1</td>
    <td>1999-03-16</td>
    <td>
      The following changes were made to version 2.3 of the document to produce this version:
      <ul>
        <li>Accepted all changes introduced at Version 2.3</li>
        <li>Adopted a three-tier document numbering procedure, see <a href="Document_Version_Number_Conventions">Document Version Number Conventions</a> for more information.</li>
        <li>BIOS Information:
          <ul>
            <li>Added BIOS Characteristic Extension Byte 2, bit 1, to identify that the BIOS supports F12=Network Boot functionality</li>
          </ul>
        </li>
        <li>Processor Information:
          <ul>
            <li>Added Processor Family enumeration for new Pentium processors, defined reserved values for future Pentium processors.</li>
            <li>Added fields: Asset Tag, Serial Number, and Part Number.</li>
          </ul>
        </li>
        <li>System Slots:
          <ul>
            <li>Added slot type enumeration for PCI-X</li>
            <li>Added slot characteristic to identify support for (to-be) standard SMBus interface for PCI slots</li>
          </ul>
        </li>
        <li>Memory Device:
          <ul>
            <li>Added enumerated values for Memory Type and Form Factor, required for Rambus implementations</li>
            <li>Added fields: Manufacturer, Asset Tag, Serial Number, and Part Number.</li>
          </ul>
        </li>
        <li>Added the following new structures:
          <ul>
            <li>Memory Channel (to support Rambus and SyncLink memory implementations)</li>
            <li>IPMI Device, to abstract the IPMI hardware dependencies to management software</li>
            <li>System Power Supply</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.3.1</td>
    <td>2000-12-14</td>
    <td>Released as DMTF Preliminary Specification DSP0119.</td>
  </tr>
  <tr>
    <td>2.3.2</td>
    <td>2001-10-12</td>
    <td>
      The following changes were made to version 2.3.1 of the document to produce this version:
      <ul>
        <li>Accepted all changes introduced at version 2.3.1</li>
        <li>Released as DMTF Specification DSP0130 (Preliminary)</li>
        <li>Updated the Abstract and Overview sections to be more DMTF-general than DMI-specific. Change bars are present in the Overview section only.</li>
        <li>Deleted section 1.1 (future direction for ACPI interface specification). Any ACPI interface to provide these structures should be provided by a future version of the ACPI specification itself.</li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="12"></td>
    <td rowspan="12"></td>
    <td>
      <ul>
        <li>Removed "References" that had broken links.</li>
        <li>Modified sections 2 and 2.2 to indicate that the PnP calling interface is being deprecated at this specification version.</li>
        <li>Noted in section 2.1 that the structure table data is boot-time static.</li>
        <li>For each enumerated list that indicated that the enumeration is controlled by the "DMTF, not this specification", identified which CIM class, property and DMI group/attribute are mapped to the enumerated value. Also added a note in the Overview section to indicate where change requests should be sent.</li>
        <li>Baseboard Information (Type 2)<br>
          – Added fields: Asset Tag, Feature Flags, Location in Chassis, Chassis Handle, Baseboard Type, and Contained Objects to support multi-system chassis like server blades.
        </li>
        <li>System Enclosure or Chassis (Type 3)<br>
          – Added fields: Height, Number of Power Cords, Contained Element Count, and Contained Elements to support multi-system chassis like server blades.
        </li>
        <li>Processor Information (Type 4)<br>
          – Added new enumerations to Processor Family and Processor Upgrade<br>
          – Removed (SMBIOS-only) reserved ranges. These ranges are controlled by the DMTF, not the SMBIOS group. The DMTF Device MOF (starting with version 2.3) has commentary around the Processor Family enumeration that suggests that enumerations below 256 be used only for those processor types that are going to be reported by SMBIOS (because this specification’s Processor Family field is a 1-byte entity).
        </li>
        <li>Cache (Type 7)<br>
          – Added new enumerations to Associativity
        </li>
        <li>Memory Device (Type 17)<br>
          – Added new enumerations to Memory Type
        </li>
        <li>Built-in Pointing Device (Type 21)<br>
          – Added new enumerations to Pointing Device Type<br>
          – Removed out-of-date section Correlation to DMTF Groups, in favor of updated section 3.3.
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.3.3</td>
    <td>2002-05-10</td>
    <td>The following changes were made to version 2.3.2 of the document to produce this version:<br>
      <ul>
        <li>Accepted all changes introduced at version 2.3.2</li>
        <li>Updated the Abstract to contain the updated DMTF copyright statement.</li>
        <li>Processor Information (Type 4)<br>
          – Added new enumerations to Processor Family and Processor Upgrade
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.3.4</td>
    <td>2002-12-06</td>
    <td>The following changes were made to version 2.3.3 of the document to produce this version:<br>
      <ul>
        <li>System Enclosure Information (Type 3)<br>
          – Provided clarification regarding contained element types
        </li>
        <li>Processor Information (Type 4)<br>
          – Added and corrected enumerations to Processor Family (CR00002)<br>
          – Provided clarification for Max Speed and Current Speed.
        </li>
        <li>Additions to Processor Upgrade (CR00002)</li>
        <li>System Slots (Type 9)<br>
          – Added AGP8X enumeration to Slot Type
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>2.4.0</td>
    <td>2004-07-21</td>
    <td>The following changes were made to version 2.3.4 of the document to produce this version:
      <ul>
        <li>Processor Information (Type 4)
          <ul>
            <li>Added new enumerations to Processor Family (CR00951, CR01152)</li>
          </ul>
        </li>
        <li>System Slots (Type 9)
          <ul>
            <li>Added PCI Express enumeration to Slot Type (CR01259)</li>
            <li>Added new enumerations to Slot Data Bus Width (CR01324)</li>
          </ul>
        </li>
        <li>Memory Device (Type 17)
          <ul>
            <li>Added DDR2 enumeration to Type (CR01263)</li>
          </ul>
        </li>
        <li>BIOS Information (Type 0)
          <ul>
            <li>Added fields: System BIOS Major Release, System BIOS Minor Release, Embedded Controller Firmware Major Release, and Embedded Controller Firmware Minor Release (CR01270)</li>
            <li>Added BIOS Characteristic Extension Byte 2, bit 2, to identify that the BIOS supports Targeted Content Distribution (CR01270)</li>
          </ul>
        </li>
        <li>System Information (Type 1)
          <ul>
            <li>Added fields: SKU Number and Family (CR01270)</li>
            <li>Updated Conformance Guidelines and added corrections</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.5.0</td>
    <td>2006-09-05</td>
    <td>The following changes were made to version 2.4 of the document to produce this version:
      <ul>
        <li>Shortened abstract</li>
        <li>Removed obsolete references to DMI, which is no longer maintained by the DMTF. Added references to the Pre-OS and CIM Core Working Groups. (PreOSCR00017.001)</li>
        <li>References:
          <ul>
            <li>Updated specification revisions and URLs (PreOSCR00019.001)</li>
          </ul>
        </li>
        <li>Table Convention:
          <ul>
            <li>Added EFI-specific information (PreOSCR00011.005)</li>
          </ul>
        </li>
        <li>SMBIOS Structure Table Entry Point:
          <ul>
            <li>Corrected typo, the SMBIOS BCD Revision is at offset 1Eh, not 1Dh (PreOSCR00020.000)</li>
          </ul>
        </li>
        <li>Required Structures and Data:
          <ul>
            <li>Added DIG64 information (PreOSCR00013.000)</li>
          </ul>
        </li>
        <li>System Enclosure or Chassis (Type 3)
          <ul>
            <li>Added new types for CompactPCI and AdvancedTCA (PreOSCR00012.001)</li>
          </ul>
        </li>
        <li>Processor Information (Type 4)
          <ul>
            <li>Added AMD Sempron to Processor Family (DMTFCR01473)</li>
            <li>Added AMD Turion to Processor Family (SysdevCR00708)</li>
            <li>Added multi-core, multi-thread and 64-bit extension processor characteristics (PreOSCR00002)</li>
            <li>Added new processor values (Celeron D, Pentium D, Pentium Extreme Edition) (PreOSCR00005)</li>
            <li>Added new processor upgrade (socket 939) (DMI CR00005)</li>
            <li>Added AMD dual-core Opteron and Athlon 64 X2 (PreOSCR00015.003)</li>
            <li>Added new Processor Upgrade values (PreOSCR00016.001)</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>
      <ul>
        <li>Cache Information (Type 7)<br>
          – Added note on cache size for multi-core processors (PreOSCR00002)</li>
        <li>Port connector Information (Type 8)<br>
          – Added SATA and SAS (PreOSCR00021.002)</li>
        <li>System Slots (Type 9)<br>
          – Updated Slot ID description with ACPI and PCI Express (PreOSCR00018.000)</li>
        <li>Onboard Devices Information (Type 10)<br>
          – Added SATA and SAS (PreOSCR00021.002)</li>
        <li>Memory Device (Type 17)<br>
          – Added values for FB-DIMM (PreOSCR00010.004)</li>
        <li>Memory Device Mapped Address (Type 20)<br>
          – Moved structure from 'required' to 'optional' (PreOSCR00009.002)<br>
          – Moved 'Plug-and-Play Calling Convention' to Appendix C (PreOSCR00022.001)</li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.6.0</td>
    <td>2008-06-30</td>
    <td>
      The following changes were made to version 2.5 of the document to produce this version:
      <ul>
        <li>References: added PCI Firmware Specification (SMBIOSCR00042)</li>
        <li>System Information (Type 1): clarification of UUID format (SMBIOSCR00037, SMBIOSCR00061)</li>
        <li>System Enclosure or Chassis (Type 3): added new values to System Enclosure or Chassis Types (Blade, Blade Enclosure) (SMBIOSCR00034)</li>
        <li>Processor Information (Type 4):
          <ul>
            <li>Added Processor Family 2 field (SMBIOSCR00043)</li>
            <li>Added new values to Processor Information – Processor Family (PreOSCR00025, SMBIOSCR00035, SMBIOSCR00040, SMBIOSCR00041, SMBIOSCR00044)</li>
            <li>Added footnote to Processor Information – Processor Family (SMBIOSCR00039)</li>
            <li>Added new values to Processor Information – Processor Upgrade (PreOSCR00028, SMBIOSCR00029)</li>
            <li>Corrected values for BDh and BFh in Processor Information – Processor Family (SMBIOSCR00057)</li>
            <li>Added “decimal values” column in Processor Information – Processor Family to simplify cross-referencing with CIM_Processor.mof data</li>
            <li>Corrected typos for “AMD29000” (was “AMD2900”) and “UltraSPARC III” (was “UltraSPARC iii”) (SMBIOSCR00054)</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>Added new fields for Segment Group Number, Bus Number, Device/Function Number (SMBIOSCR00042)</li>
            <li>Added new values to System Slots – Slot Type for PCI Express (SMBIOSCR00038)</li>
          </ul>
        </li>
        <li>On Board Devices Information (Type 10): marked structure type as Obsolete, replaced with type 41 (SMBIOSCR00042)</li>
        <li>Memory Device (Type 17): added new field for rank information (PreOSCR00023)</li>
        <li>Additional Information (Type 40): new structure type to handle unknown enumerations and other interim field updates (SMBIOSCR00031)</li>
        <li>Onboard Devices Extended Information (Type 41): new structure type to replace type 10 (SMBIOSCR00042)</li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td>2.6.1</td>
    <td>2009-03-17</td>
    <td>The following changes were made to version 2.6 of the document to produce this version:
      <ul>
        <li>System Information (Type 1):
          <ul>
            <li>Fixed typo in section 3.3.2 (Type 1 structure): at offset 18h (Wake-up type), the cross-reference should be to 3.3.2.2, not 3.3.2.1.</li>
          </ul>
        </li>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00046: Added Processor Family values: AMD Quad Core and Third Generation Opteron Processors</li>
            <li>SMBIOSCR00047: Added Processor Family values: AMD Phenom and Athlon Processors</li>
            <li>SMBIOSCR00049: Added Processor Family value: Embedded AMD Opteron Processor</li>
            <li>SMBIOSCR00051: Added processor family value: AMD Phenom Triple-Core Processor Family</li>
            <li>SMBIOSCR00055: Added processor values for Intel processors</li>
            <li>SMBIOSCR00058: Added processor family values for AMD processors</li>
            <li>SMBIOSCR00059: Added value for Intel(R) Atom(TM) processors</li>
            <li>SMBIOSCR00060: Added number for "Quad-Core Intel(R) Xeon(R) processor 5400 Series" and a general number for "Quad-Core Intel(R) Xeon(R) processor"</li>
            <li>SMBIOSCR00065: Added LGA1366 to Processor Upgrade enum</li>
            <li>SMBIOSCR00068: Added numbers for new Intel processors</li>
          </ul>
        </li>
        <li>Cache Information (Type 7):
          <ul>
            <li>SMBIOSCR00062: Added values to cache associativity enum to cover new processors</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00064: Added PCIe Gen 2 slot types to Type 9</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00052: Added memory device types: DDR3 and FBD2</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.7.0</td>
    <td>2010-07-21</td>
    <td>The following changes were made to version 2.6.1 of the document to produce this version:
      <ul>
        <li>Document layout:
          <ul>
            <li>SMBIOSCR00073: Moved SMBIOS structure definitions to a new top-level section</li>
            <li>SMBIOSCR00074: Removed Appendix C, “Plug-and-Play Calling Convention”</li>
          </ul>
        </li>
        <li>Various sections:
          <ul>
            <li>SMBIOSCR00096: Miscellaneous clerical changes</li>
          </ul>
        </li>
        <li>Section 1.1, Document Version Number Conventions:
          <ul>
            <li>SMBIOSCR00085: Added more description to the document version number convention</li>
          </ul>
        </li>
        <li>Section 3.1.2, Structure Header Format:
          <ul>
            <li>SMBIOSCR00048: Reserve handle number for consistency with UEFI PI specification</li>
          </ul>
        </li>
        <li>Section 3.1.3, Text Strings:
          <ul>
            <li>SMBIOSCR00086: Removed maximum string size limitation</li>
          </ul>
        </li>
        <li>Section 3.2, Required Structures and Data:</li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>
      – SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.<br>
      • Bios Information (Type 0):
        – SMBIOSCR00056: Added UEFI support to BIOS characteristics
        – SMBIOSCR00071: Added support to describe virtualized platforms (bit 4)<br>
      • System Enclosure or Chassis (Type 3):
        – SMBIOSCR00076: Added SKU Number field to type 3 structure (System Enclosure or Chassis)
        – SMBIOSCR00096: Fixed offset for SKU Number entry (to 15h+n*m instead of 16h+n*m)<br>
      • Processor Information (Type 4):
        – SMBIOSCR00063: Added processor characteristics to Type 4
        – SMBIOSCR00070: Added processor family values for AMD processors
        – SMBIOSCR00072: Added processor family values for AMD processors
        – SMBIOSCR00077: Added processor family values for VIA processors
        – SMBIOSCR00080: Added numbers for new Intel processors
        – SMBIOSCR00082: Added number for new AMD processor family
        – SMBIOSCR00083: Added processor upgrade type (Socket G34)
        – SMBIOSCR00087: Added processor upgrade type (Socket AM3)
        – SMBIOSCR00088: Added number for new Intel processor family: "Intel(R) Core(TM) i3 processor"
        – SMBIOSCR00090: Added number for new AMD processor family
        – SMBIOSCR00091: Added processor upgrade type (Socket C32)
        – SMBIOSCR00092: Added processor upgrade type (Socket LGA1156, Socket LGA1567)
        – SMBIOSCR00093: Added processor upgrade type (Socket PGA988A, Socket BGA1288)
        – SMBIOSCR00094: Added footnote in processor family table for types 24-29
        – SMBIOSCR00097: Updated processor trademarks for Intel processors<br>
      • Physical Memory Array (Type 16):
        – SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.<br>
      • Memory Device (Type 17):
        – SMBIOSCR00050: Added support for memory >= 32GB in type 17
        – SMBIOSCR00053: Added memory type details of Registered and Unbuffered
        – SMBIOSCR00081: Added configured memory clock speed<br>
      • Memory Array Mapped Address (Type 19) and Memory Device Mapped Address (Type 20):
        – SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.<br>
      • Cooling Device (Type 27):
        – SMBIOSCR00075: Added “description” field in structure type 27<br>
      • IPMI Device Information (Type 38):
        – SMBIOSCR00078: Updated Type 38 to match IPMI specification
        – SMBIOSCR00079: Added Type 42 Management Controller Host Interface
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="2"></td>
    <td></td>
    <td>
      – SMBIOSCR00096: Replaced “record” with “structure”
      <ul>
        <li>Management Controller Host Interface (Type 42):
          <ul>
            <li>SMBIOSCR00079: Added Type 42 Management Controller Host Interface</li>
            <li>SMBIOSCR00096: Replaced “record” with “structure”</li>
          </ul>
        </li>
        <li>Appendix A, Conformance Guidelines:
          <ul>
            <li>SMBIOSCR00095: Increased the capacity to represent system memory of 4 terabytes or greater.</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.7.1<br>2011-01-26</td>
    <td>The following changes were made to version 2.7 of the document to produce this version:
      <ul>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00099: Added new processor upgrade types</li>
            <li>SMBIOSCR00100: Added new processor family types</li>
            <li>SMBIOSCR00101: Added new processor family type</li>
            <li>SMBIOSCR00103: Added new processor upgrade types</li>
          </ul>
        </li>
        <li>Cache Information (Type 7):
          <ul>
            <li>SMBIOSCR00102: Added new cache associativity value</li>
          </ul>
        </li>
        <li>Port Connector Information (Type 8):
          <ul>
            <li>SMBIOSCR00104: Fixed typo in Port Types (table 41)</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00105: Added PCIe Gen 3 slot types</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>2.8.0<br>2012-12-14</td>
    <td>The following changes were made to version 2.7 of the document to produce this version:
      <ul>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00106: processor family name correction (48h)</li>
            <li>SMBIOSCR00107: new processor family types</li>
            <li>SMBIOSCR00108: new processor family type</li>
            <li>SMBIOSCR00110: correct typo in table 24 (processor upgrade)</li>
            <li>SMBIOSCR00118: new processor family types</li>
            <li>SMBIOSCR00121: new processor family type</li>
            <li>SMBIOSCR00122: new processor upgrade type</li>
            <li>SMBIOSCR00125: Added Intel socket type</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00109: add minimum, maximum and configured voltages</li>
            <li>SMBIOSCR00114: add LRDIMM to memory device list</li>
          </ul>
        </li>
        <li>Other:
          <ul>
            <li>SMBIOSCR00116: correct/clarify structure length fields</li>
            <li>SMBIOSCR00120: Added supported processor architectures</li>
            <li>SMBIOSCR00123: update referenced specifications</li>
            <li>Wording updates for clarity and consistency</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.0.0<br>2015-02-12</td>
    <td>The following changes were made to version 2.8.0 of the document to produce this version:
      <ul>
        <li>Accessing SMBIOS Information:
          <ul>
            <li>SMBIOSCR00115: Added entry point</li>
            <li>SMBIOSCR00139: add GUID values for discovering SMBIOS tables in UEFI</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="12"></td>
    <td rowspan="12"></td>
    <td>
      <ul>
        <li>System Enclosure or Chassis (Type 3):
          <ul>
            <li>SMBIOSCR00130: Added chassis types: Tablet, Convertible, and Detachable</li>
          </ul>
        </li>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00124: extend core, core enabled and thread count ranges</li>
            <li>SMBIOSCR00126: Added socket type Intel LGA1150</li>
            <li>SMBIOSCR00127: Added socket type Intel BGA1168</li>
            <li>SMBIOSCR00128: add processor family names</li>
            <li>SMBIOSCR00136: Added Intel socket types BGA1234 and BGA1364</li>
            <li>SMBIOSCR00137: Added Intel processor family type—SMBIOSCR00138: update SMBIOSCR00124. Extend core, core enabled, and thread count ranges.</li>
          </ul>
        </li>
        <li>Cache Information (Type 7):
          <ul>
            <li>SMBIOSCR00134: add additional description for Unified cache type</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00132: add M.2 family of form factors</li>
            <li>SMBIOSCR00133: add MXM family of slots</li>
            <li>SMBIOSCR00135: add SFF-8639 slot types</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00129: Added memory device type: DDR4</li>
            <li>SMBIOSCR00131: Added memory device types: LPDDR, LPDDR2, LPDDR3, LPDDR4</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.1.0</td>
    <td>2016-11-16</td>
    <td>
      The following changes were made to version 3.0.0 of the document to produce this version:
      <ul>
        <li>Structure Standards:
          <ul>
            <li>SMBIOSCR00151: Clarify limitation on string lengths</li>
          </ul>
        </li>
        <li>BIOS Information (Type 0):
          <ul>
            <li>SMBIOSCR00156: Added entry for extended BIOS ROM size</li>
          </ul>
        </li>
        <li>System Enclosure or Chassis (Type 3):
          <ul>
            <li>SMBIOSCR00148: Added chassis types: IoT Gateway and Embedded PC</li>
            <li>SMBIOSCR00155: Added chassis types: Mini PC and Stick PC</li>
          </ul>
        </li>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00142: Add Intel Core m3 m5 m7 processors</li>
            <li>SMBIOSCR00143: Add processor socket AM4</li>
            <li>SMBIOSCR00144: Add processor socket LGA1151</li>
            <li>SMBIOSCR00145: Add processor socket BGA1356, BGA1440, BGA1515</li>
            <li>SMBIOSCR00146: Add AMD Opteron A-Series processor</li>
            <li>SMBIOSCR00149: Add processor socket LGA3647-1</li>
            <li>SMBIOSCR00150: Add processor socket SP3</li>
            <li>SMBIOSCR00153: Clarify the Processor ID field for ARM32 and ARM64 Processors</li>
            <li>SMBIOSCR00154: Add families for ARMv7 and ARMv8</li>
            <li>SMBIOSCR00157: Add family for AMD Opteron(TM) X3000 Series APU</li>
          </ul>
        </li>
        <li>Cache Information (Type 7):
          <ul>
            <li>SMBIOSCR00140: Extend to support Cache sizes >2047 MB</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td></td>
    <td></td>
    <td>
      <ul>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00141: Add Mini PCIe support</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00147: Clarify Speed</li>
          </ul>
        </li>
        <li>TPM (Type 43):
          <ul>
            <li>SMBIOSCR00152: Added structure type for TPM</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.1.1</td>
    <td>2016-12-15</td>
    <td>The following changes were made to version 3.0.0 of the document to produce this version:
      <ul>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00158: add socket SP3r2</li>
            <li>SMBIOSCR00160: add AMD Zen Processor Family</li>
          </ul>
        </li>
        <li>Management Controller Host Interface (Type 42):
          <ul>
            <li>SMBIOSCR00159: include Host Interface Type and Protocol Identifier enumerations</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.2.0</td>
    <td>2018-04-26</td>
    <td>The following changes were made to version 3.1.1 of the document to produce this version:
      <ul>
        <li>Table convention (section 5.2):
          <ul>
            <li>SMBIOSCR00177: Erratum: clarify that 32-bit and 64-bit tables must be the same version</li>
          </ul>
        </li>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00163: add socket LGA2066</li>
            <li>SMBIOSCR00173: add Intel Core i9</li>
            <li>SMBIOSCR00176: Added processor sockets</li>
          </ul>
        </li>
        <li>Port Connector Information (Type 8):
          <ul>
            <li>SMBIOSCR00168: add USB Type-C</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00164: add “unavailable” to current usage field</li>
            <li>SMBIOSCR00167: add support for PCIe bifurcation</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00162: add support for NVDIMMs</li>
            <li>SMBIOSCR00166: extend support for NVDIMMs and add support for logical memory type</li>
            <li>SMBIOSCR00172: rename “Configured Memory Clock Speed” to “Configured Memory Speed”</li>
            <li>SMBIOSCR00174: Added memory technology value (Intel Persistent Memory, 3D XPoint)</li>
          </ul>
        </li>
        <li>IPMI Device Information (Type 38):
          <ul>
            <li>SMBIOSCR00171: add SSIF</li>
          </ul>
        </li>
        <li>Management Controller Host Interface (Type 42)
          <ul>
            <li>SMBIOSCR00175: fix structure data parsing issue</li>
          </ul>
        </li>
        <li>Annex A:
          <ul>
            <li>SMBIOSCR00169: updated conformance for logical memory</li>
            <li>SMBIOSCR00170: updated conformance for memory size fields</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.3.0</td>
    <td>2019-08-22</td>
    <td>The following changes were made to version 3.2.0 of the document to produce this version:</td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="3">3.4.0</td>
    <td rowspan="3">2020-07-17</td>
    <td>
      <ul>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00184: add PCI Express Gen 4 values</li>
            <li>SMBIOSCR00185: clarify bus number usage for PCI Express</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00178: Added memory device type value (HBM) and new form factor value (Die)</li>
            <li>SMBIOSCR00179: update the string for Intel persistent memory</li>
          </ul>
        </li>
        <li>Various:
          <ul>
            <li>SMBIOSCR00181: Added support for RISC-V processors, add structure type 44 (processor-additional information)</li>
            <li>SMBIOSCR00183: Added support for CXL Flexbus</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td colspan="2">
      The following changes were made to version 3.3.0 of the document to produce this version:
      <ul>
        <li>Processor Information (Type 4):
          <ul>
            <li>SMBIOSCR00189: update the definition of Type 4 Processor Id for ARM64 CPUs</li>
            <li>SMBIOSCR00190: add Socket LGA4189</li>
            <li>SMBIOSCR00191: add Socket LGA1200</li>
            <li>SMBIOSCR00192: erratum: link processor characteristics with CIM MOF properties</li>
          </ul>
        </li>
        <li>System Slots (Type 9):
          <ul>
            <li>SMBIOSCR00186: add PCI Express Gen 5 and U.2 values</li>
            <li>SMBIOSCR00188: add OCP NIC 3.0 values</li>
            <li>SMBIOSCR00193: add OCP NIC Prior to 3.0</li>
            <li>SMBIOSCR00196: Slot Type extensions for PCIe Gen6 and beyond</li>
            <li>SMBIOSCR00197: Add support for CXL 2.0 devices</li>
            <li>SMBIOSCR00199: Add support for EDSFF slot types</li>
          </ul>
        </li>
        <li>Memory Device (Type 17):
          <ul>
            <li>SMBIOSCR00187: Added memory device types (DDR5, LPDDR5)</li>
            <li>SMBIOSCR00195: update description for Intel persistent memory device</li>
            <li>SMBIOSCR00197: Add support for CXL 2.0 devices</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
  <tr>
    <td>3.5.0</td>
    <td></td>
    <td>
      The following changes were made to version 3.4.0 of the document to produce this version:
      <ul>
        <li>Normative references (section 2): various updates</li>
        <li>Terms and Definitions (section 3):
          <ul>
            <li>SMBIOSCR00206: Clarification on unknown/other</li>
          </ul>
        </li>
        <li>Table Convention (section 5.2):
          <ul>
            <li>SMBIOSCR00207: Log Change Token is volatile</li>
          </ul>
        </li>
        <li>Structure Header Format (section 6.1.2):
          <ul>
            <li>SMBIOSCR00213: Clarified invalid reference handle value</li>
          </ul>
        </li>
        <li>Text Strings (section 6.1.3):
          <ul>
            <li>SMBIOSCR00212: Specified that string encoding is UTF-8</li>
          </ul>
        </li>
        <li>BIOS Information (Type 0):
          <ul>
            <li>SMBIOSCR00209: Added support for manufacturing mode</li>
          </ul>
        </li>
      </ul>
    </td>
  </tr>
</table>
<table>
  <tr>
    <th>Version</th>
    <th>Release Date</th>
    <th>Description</th>
  </tr>
  <tr>
    <td rowspan="12"></td>
    <td rowspan="12"></td>
    <td>
      – SMBIOSCR00210: Updated the definition of BIOS Starting Address Segment for UEFI systems<br>
      • Processor Information (Type 4):
        – SMBIOSCR00205: Added processor socket (LGA4677)<br>
      • System Slots (Type 9):
        – SMBIOSCR00202: Added support for slot height<br>
        – SMBIOSCR00203: Errata: correct offsets<br>
      • Built-in Pointing Device (Type 21):
        – SMBIOSCR00200: Added support for new Pointing Device interfaces<br>
      • Onboard Devices Extended Information (Type 41):
        – SMBIOSCR00201: Added support for new Onboard Device Types<br>
        – SMBIOSCR00204: Added note on how to describe multi-function devices<br>
      • Firmware Inventory Information (Type 45, new):
        – SMBIOSCR00208: Added structure type for Firmware Inventory Information<br>
      • String Property (Type 46, new):
        – SMBIOSCR00211: Added structure for string properties
    </td>
  </tr>
  <tr><td>3.6.0</td><td>TBD</td><td>The following changes were made to version 3.5.0 of the document to produce this version:<br>
      • Processor Information (Type 4):
        – SMBIOSCR00214: Added new processor sockets<br>
        – SMBIOSCR00215: Added processor family ID for ARMv9<br>
        – SMBIOSCR00218: Added new processor socket types<br>
        – SMBIOSCR00219: Added “thread enabled” field<br>
      • Memory Device (Type 17):
        – SMBIOSCR00220: Added HBM3<br>
      • Various:
        – SMBIOSCR00217: Added LoongArch processor architecture
    </td></tr>
</table>
Bibliography

DMTF DSP4014, DMTF Process for Working Bodies, 2.10.0,
https://www.dmtf.org/sites/default/files/standards/documents/DSP4014_2.10.0.pdf