<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443696042367" xml:lang="en-us">
  <title class="- topic/title ">TRCVICTLR, ViewInst Main Control Register</title>
  <shortdesc class="- topic/shortdesc ">The TRCVICTLR controls instruction trace filtering.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">The TRCVICTLR is a 32-bit register.</p>
      <fig class="- topic/fig ">
        <title class="- topic/title ">TRCVICTLR bit assignments</title>
        <image class="- topic/image " href="lau1443696079541.svg" placement="inline">
          <alt class="- topic/alt ">TRCVICTLR bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [31:24]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">EXLEVEL_NS, [23:20]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">In Non-secure state, each bit controls whether instruction tracing is enabled for
              the corresponding Exception level:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Trace unit generates instruction trace, in Non-secure state, for
                  Exception level <varname class="+ topic/keyword sw-d/varname ">n</varname>.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd "><p class="- topic/p ">Trace unit does not generate instruction trace, in Non-secure state, for
                    Exception level <varname class="+ topic/keyword sw-d/varname ">n</varname>.</p>
                </dd>
              </dlentry>
              </dl>
                  <p class="- topic/p ">The Exception levels are:</p>
                  <dl class="- topic/dl " compact="yes">
                    <dlentry class="- topic/dlentry ">
                      <dt class="- topic/dt ">Bit[20]</dt>
                      <dd class="- topic/dd "><p class="- topic/p ">Exception level 0.</p></dd>
                    </dlentry>
                    <dlentry class="- topic/dlentry ">
                      <dt class="- topic/dt ">Bit[21]</dt>
                      <dd class="- topic/dd ">Exception level 1.</dd>
                    </dlentry>
                    <dlentry class="- topic/dlentry ">
                      <dt class="- topic/dt ">Bit[22]</dt>
                      <dd class="- topic/dd ">Exception level 2.</dd>
                    </dlentry>
                    <dlentry class="- topic/dlentry ">
                      <dt class="- topic/dt ">Bit[23]</dt>
                      <dd class="- topic/dd ">RAZ/WI. Instruction tracing is not implemented for
                  Exception level 3.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">EXLEVEL_S, [19:16]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">In Secure state, each bit controls whether instruction tracing is enabled for the
              corresponding Exception level:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Trace unit generates instruction trace, in Secure state, for
                  Exception level <varname class="+ topic/keyword sw-d/varname ">n</varname>.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Trace unit does not generate instruction trace, in Secure state,
                  for Exception level <varname class="+ topic/keyword sw-d/varname ">n</varname>.</dd>
              </dlentry>
            </dl><p class="- topic/p ">The Exception levels are:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">Bit[16]</dt>
                <dd class="- topic/dd ">Exception level 0.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">Bit[17]</dt>
                <dd class="- topic/dd ">Exception level 1.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">Bit[18]</dt>
                <dd class="- topic/dd ">RAZ/WI. Instruction tracing is not implemented for Exception
                  level 2.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">Bit[19]</dt>
                <dd class="- topic/dd ">Exception level 3.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [15:12]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TRCERR, [11]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Selects whether a system error exception must
              always be traced:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">System error exception is traced only if the instruction or
                  exception immediately before the system error exception is traced.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">System error exception is always traced regardless of the value
                  of ViewInst.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TRCRESET, [10]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Selects whether a reset exception must always be
              traced:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Reset exception is traced only if the instruction or exception
                  immediately before the reset exception is traced.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Reset exception is always traced regardless of the value of
                  ViewInst.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SSSTATUS, [9]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Indicates the current status of the start/stop
              logic:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Start/stop logic is in the stopped state.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Start/stop logic is in the started state.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [8]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TYPE, [7]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Selects the resource type for the viewinst
              event:</p><dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
                <dd class="- topic/dd ">Single selected resource.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
                <dd class="- topic/dd ">Boolean combined resource pair.</dd>
              </dlentry>
            </dl></dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">RES0, [6:4]</dt>
          <dd class="- topic/dd ">
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">res0</term></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">SEL, [3:0]</dt>
          <dd class="- topic/dd "><p class="- topic/p ">Selects the resource number to use for the
              viewinst event, based on the value of TYPE:</p><p class="- topic/p ">When TYPE is 0,
              selects a single selected resource from 0-15 defined by bits[3:0].</p><p class="- topic/p ">When TYPE is 1, selects a Boolean combined resource pair from 0-7
              defined by bits[2:0].</p></dd>
        </dlentry>
      </dl>
      <p class="- topic/p ">Bit fields and details not provided in this description are
        architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The TRCVICTLR can be accessed through the external debug interface, offset <codeph class="+ topic/ph pr-d/codeph "><ph class="- topic/ph " otherprops="g.number.hex">080</ph></codeph>.</p>
     
    </section>
  </refbody>
</reference>