<annotationInfo>
<annotationInfo>
<item  id="30" filename="./../hw_library/axi_dma_slave.h" linenumber="41" name="icmp_ln41" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="icmp_ln41_fu_107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="34" filename="./../hw_library/axi_dma_slave.h" linenumber="56" name="KER_size_0" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="35" filename="./../hw_library/axi_dma_slave.h" linenumber="57" name="KER_size_1" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="36" filename="./../hw_library/axi_dma_slave.h" linenumber="58" name="KER_bound" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="43" filename="./../hw_library/axi_dma_slave.h" linenumber="63" name="icmp_ln63" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="icmp_ln63_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="44" filename="./../hw_library/axi_dma_slave.h" linenumber="63" name="i_11" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="i_11_fu_134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="59" filename="./../hw_library/axi_dma_slave.h" linenumber="42" name="IFM_size_0" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/axi_dma_slave.h" linenumber="43" name="IFM_size_1" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="61" filename="./../hw_library/axi_dma_slave.h" linenumber="44" name="IFM_bound" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="cifar_10_mul_32s_bkb_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="68" filename="./../hw_library/axi_dma_slave.h" linenumber="49" name="icmp_ln49" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="icmp_ln49_fu_149_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="69" filename="./../hw_library/axi_dma_slave.h" linenumber="49" name="i" contextFuncName="AXI_DMA_SLAVE" moduleName="AXI_DMA_SLAVE" rtlName="i_fu_154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="107" name="inputBuf_V" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="inputBuf_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="7" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="127" name="inElem_V" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="inElem_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="24" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="100" name="icmp_ln100" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln100_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="28" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="183" name="KER_size_0" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="cifar_10_mul_32s_bkb_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="29" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="184" name="KER_size_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="cifar_10_mul_32s_bkb_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="30" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="185" name="KER_bound" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="cifar_10_mul_32s_bkb_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="37" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="icmp_ln189" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln189_fu_378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="38" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="i" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="i_fu_383_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="121" name="baseIterBound" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="cifar_10_mul_32s_cud_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="75" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="icmp_ln123" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln123_fu_389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="76" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="i_8" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="i_8_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="82" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="sext_ln126" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="sext_ln126_fu_403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="83" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="icmp_ln126" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln126_fu_407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="90" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="or_ln129_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="91" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_16" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_16_fu_419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="92" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_17" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_17_fu_427_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="93" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_18" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_18_fu_437_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="94" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_5" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="or_ln129_5_fu_447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="27" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="95" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="icmp_ln129" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln129_fu_453_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_2" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="or_ln129_2_fu_459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="100" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="trunc_ln214_fu_471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="103" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_63" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="trunc_ln214_63_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="106" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_64" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="trunc_ln214_64_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="117" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="shl_ln141" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="shl_ln141_fu_476_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="118" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="sub_ln141" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="sub_ln141_fu_482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="119" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln141_fu_700_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="add_ln141" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln141_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="124" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln141_1_fu_719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="128" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="add_ln141_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln141_1_fu_704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="129" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_2" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln141_2_fu_709_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="132" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="143" name="inp" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="inp_fu_465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="133" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="144" name="inp_j" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="inp_j_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="134" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="icmp_ln145" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln145_fu_643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="135" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="147" name="inp_i" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="inp_i_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="136" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="icmp_ln148" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln148_fu_655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="137" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="select_ln148" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="select_ln148_fu_661_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="138" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="select_ln145_fu_669_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="139" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="select_ln145_1_fu_677_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="146" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="icmp_ln153" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln153_fu_488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="156" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="add_ln156" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln156_fu_524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="157" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="add_ln156_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln156_1_fu_530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="158" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="input_ind" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="input_ind_fu_536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="159" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="shl_ln159" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="shl_ln159_fu_724_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="160" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="sub_ln159" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="sub_ln159_fu_729_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="161" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln159_fu_734_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="164" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_304" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_V_304_fu_750_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="166" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln159_fu_739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="167" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln159_1_fu_745_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="170" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_305" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_V_305_fu_755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="172" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="add_ln159_1_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="173" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_2" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="zext_ln159_2_fu_764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="176" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_306" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="tmp_V_306_fu_769_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="178" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="162" name="kx" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="kx_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="179" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="163" name="icmp_ln163" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln163_fu_548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="185" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="165" name="ky" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="ky_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="186" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="166" name="icmp_ln166" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln166_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="194" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="168" name="ox" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="ox_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="195" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="169" name="icmp_ln169" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln169_fu_585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="171" name="oy" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="oy_fu_599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="205" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="icmp_ln172" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="icmp_ln172_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="206" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="select_ln172_fu_611_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="207" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172_1" contextFuncName="SCIG&lt;5, 3, 32, 32, 32, 2&gt;" moduleName="SCIG" rtlName="select_ln172_1_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="77" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="72" name="icmp_ln72" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln72_fu_2235_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="82" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="95" name="icmp_ln95" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln95_fu_2248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="86" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="143" name="KER_size_0" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="87" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="144" name="KER_size_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="88" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="145" name="KER_bound" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="95" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="icmp_ln149" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln149_fu_2297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="i" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="i_fu_2302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="109" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="zext_ln96" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln96_fu_2257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="110" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="p_shl1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="p_shl1_fu_2261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="111" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="sub_ln96" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sub_ln96_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="115" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="icmp_ln96" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln96_fu_2308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="116" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="num_imag" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="num_imag_fu_2313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="120" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="A_COL_ITER" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="A_COL_ITER_fu_2323_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="zext_ln102" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln102_fu_2334_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="126" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="icmp_ln102" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln102_fu_2338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="127" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="add_ln102" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln102_fu_2343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="137" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="icmp_ln105" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln105_fu_2349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="139" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="j_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="j_3_fu_2355_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="142" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="zext_ln105" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln105_fu_2361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="146" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="108" name="icmp_ln108" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln108_fu_2369_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="147" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="108" name="add_ln108" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln108_fu_2375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="148" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="108" name="add_ln108_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln108_1_fu_2381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="151" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="tmp_7" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_7_reg_3479" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="152" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="zext_ln180_9" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln180_9_fu_2407_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="258" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="trunc_ln68_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="trunc_ln68_3_fu_2436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="259" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="tmp_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_3_reg_3483" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="260" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="zext_ln180_8" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln180_8_fu_2465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="365" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="add_ln115" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln115_fu_2494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="366" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="icmp_ln115" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln115_fu_2500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="367" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="select_ln115" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln115_fu_2506_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="368" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="add_ln115_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln115_1_fu_2514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="369" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="icmp_ln115_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln115_1_fu_2520_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="370" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="115" name="select_ln115_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln115_1_fu_2526_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="382" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="icmp_ln121" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln121_fu_2534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="383" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="add_ln121" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln121_fu_2539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="386" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="ib" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="ib_fu_2545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="388" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln124_fu_2551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="389" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln127_fu_2844_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="390" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_5" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln127_5_fu_2557_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="391" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_6" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln127_6_fu_2565_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="392" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="trunc_ln215" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="trunc_ln215_fu_2573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="393" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="trunc_ln215_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="trunc_ln215_1_fu_2577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="394" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="sext_ln215_148_cast" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sext_ln215_148_cast_fu_2581_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="395" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="sub_ln215" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sub_ln215_fu_2589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="399" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln215_fu_2628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="400" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln215_3_fu_2595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="426" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln215" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln215_fu_2599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="427" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="sext_ln215_148" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sext_ln215_148_fu_2611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="457" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="462" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_49" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="467" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_50" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="472" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_51" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="477" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_52" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="482" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_53" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="487" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_54" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="492" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_55" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="497" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_56" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="502" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_57" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="507" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_58" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="512" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_59" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="517" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_60" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="522" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_61" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="527" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_62" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="532" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_63" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="537" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_64" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="542" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_65" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="547" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_66" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="552" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_67" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="557" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_68" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="562" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_69" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="567" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_70" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_71" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="577" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_72" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="578" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="579" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_49" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="580" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_50" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="581" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_51" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="582" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_52" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_52_fu_2811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="583" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_53" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="584" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_54" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="585" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_55" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="586" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_56" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="587" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_57" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_57_fu_2815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="588" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_58" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_58_fu_2819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="589" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_59" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="590" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_60" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="591" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_61" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="592" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_62" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="593" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_63" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_63_fu_2825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="594" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_64" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="595" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_65" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="596" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_66" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="597" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_67" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="598" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_68" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_68_fu_2829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="599" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_69" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_69_fu_2833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="600" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_70" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_70_fu_2838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="601" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_71" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_71_fu_2851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_72" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln700_72_fu_2855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="604" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="ic" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="ic_fu_2605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="605" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln124_3_fu_2623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="608" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_9" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_9_fu_2877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="609" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sub_ln1371_fu_2861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="610" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_62" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_62_reg_4090" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="611" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln1371_fu_2884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="612" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sub_ln1371_3_fu_2887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="613" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_63" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_63_fu_2893_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="614" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln1371_3_fu_2902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="615" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="output_data" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="output_data_fu_2906_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="616" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_V_123" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_V_123_fu_2914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln75_fu_2280_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="633" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln75_3_fu_2919_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="641" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln78_fu_2929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="642" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln82_3_fu_2933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="643" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="icmp_ln78" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln78_fu_2938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="644" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="add_ln78" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln78_fu_2944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="647" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="i_5" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="i_5_fu_2950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="649" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="icmp_ln79" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln79_fu_2956_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="650" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln78_fu_2962_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="651" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78_3" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln78_3_fu_2971_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="652" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_5" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln78_5_fu_2975_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="653" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="zext_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln180_fu_3017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="654" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_61" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="tmp_61_fu_3020_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="655" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="sub_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sub_ln180_fu_3027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="656" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_4" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln82_4_fu_2983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="657" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_6" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="select_ln78_6_fu_2988_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="658" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="zext_ln79" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln79_fu_2996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="661" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="icmp_ln82_fu_3000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="662" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="and_ln82" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="and_ln82_fu_3005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="665" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="zext_ln180_11" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln180_1_fu_3056_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="666" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="mul_ln180_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln180_1_fu_3056_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="667" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="udiv_ln180_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="udiv_ln180_1_fu_3062_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="668" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="urem_ln180_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_urem_7ns1iI_U20" latency="10" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="669" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="zext_ln180_12" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln180_12_fu_3033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="670" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="add_ln180_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln180_1_fu_3037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="671" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="sext_ln180_1" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sext_ln180_1_fu_3072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="777" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="trunc_ln68" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="trunc_ln68_fu_3100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="778" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="zext_ln180_7" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln180_fu_3132_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="779" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="mul_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="mul_ln180_fu_3132_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="41" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="780" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="udiv_ln" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="udiv_ln_fu_3138_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="781" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="urem_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="cifar_10_urem_7ns1iI_U20" latency="10" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="782" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="zext_ln180_10" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="zext_ln180_10_fu_3043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="783" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="add_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="add_ln180_fu_3047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="784" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="sext_ln180" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="sext_ln180_fu_3148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="891" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="j" contextFuncName="SMM&lt;1, 75, 32&gt;" moduleName="SMM&lt;1u, 75u, 32u&gt;" rtlName="j_fu_3011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="./../hw_library/pool.h" linenumber="119" name="buf" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="8" filename="./../hw_library/pool.h" linenumber="121" name="acc" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="acc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="25" filename="./../hw_library/pool.h" linenumber="109" name="icmp_ln109" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln109_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="39" filename="./../hw_library/pool.h" linenumber="123" name="icmp_ln123" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln123_fu_815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="41" filename="./../hw_library/pool.h" linenumber="123" name="j" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="j_fu_821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="44" filename="./../hw_library/pool.h" linenumber="126" name="tmp_s" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_s_fu_827_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="45" filename="./../hw_library/pool.h" linenumber="126" name="zext_ln126" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln126_fu_835_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="47" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_fu_846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="48" filename="./../hw_library/pool.h" linenumber="126" name="tmp_12" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_12_fu_851_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="50" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_1_fu_860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="51" filename="./../hw_library/pool.h" linenumber="126" name="tmp_13" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_13_fu_865_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="53" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_2" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_2_fu_874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="54" filename="./../hw_library/pool.h" linenumber="126" name="tmp_14" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_14_fu_879_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="56" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_3" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_3_fu_888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="57" filename="./../hw_library/pool.h" linenumber="126" name="tmp_15" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_15_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="59" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_4" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_4_fu_902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/pool.h" linenumber="126" name="tmp_16" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_16_fu_907_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="62" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_5" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_5_fu_916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="63" filename="./../hw_library/pool.h" linenumber="126" name="tmp_17" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_17_fu_921_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="65" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_6" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_6_fu_930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="66" filename="./../hw_library/pool.h" linenumber="126" name="tmp_18" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_18_fu_935_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="68" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_7" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_7_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="69" filename="./../hw_library/pool.h" linenumber="126" name="tmp_19" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_19_fu_949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="71" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_8" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_8_fu_958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="72" filename="./../hw_library/pool.h" linenumber="126" name="tmp_20" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_20_fu_963_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="74" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_9" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_9_fu_972_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="75" filename="./../hw_library/pool.h" linenumber="126" name="tmp_21" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_21_fu_977_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="77" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_10" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_10_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="78" filename="./../hw_library/pool.h" linenumber="126" name="tmp_22" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_22_fu_991_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="80" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_11" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_11_fu_1000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="81" filename="./../hw_library/pool.h" linenumber="126" name="tmp_23" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_23_fu_1005_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="83" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_12" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_12_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="84" filename="./../hw_library/pool.h" linenumber="126" name="tmp_24" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_24_fu_1019_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="86" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_13" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_13_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="87" filename="./../hw_library/pool.h" linenumber="126" name="tmp_25" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_25_fu_1033_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="89" filename="./../hw_library/pool.h" linenumber="126" name="or_ln126_14" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="or_ln126_14_fu_1042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="90" filename="./../hw_library/pool.h" linenumber="126" name="tmp_26" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_26_fu_1047_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="174" filename="./../hw_library/pool.h" linenumber="137" name="icmp_ln137" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln137_fu_840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="178" filename="./../hw_library/pool.h" linenumber="188" name="KER_size_0" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="179" filename="./../hw_library/pool.h" linenumber="189" name="KER_size_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="180" filename="./../hw_library/pool.h" linenumber="190" name="KER_bound" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="187" filename="./../hw_library/pool.h" linenumber="194" name="icmp_ln194" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln194_fu_1121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="188" filename="./../hw_library/pool.h" linenumber="194" name="i" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="i_fu_1126_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="202" filename="./../hw_library/pool.h" linenumber="138" name="tmp_27" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_27_reg_1444" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="203" filename="./../hw_library/pool.h" linenumber="138" name="tmp_28" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_28_fu_1074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/pool.h" linenumber="138" name="tmp_29" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_29_fu_1082_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="205" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln138_fu_1090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="206" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_3" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="mul_ln138_fu_1098_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="207" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="mul_ln138_fu_1098_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="208" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_4" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="mul_ln138_2_fu_1107_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="209" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138_2" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="mul_ln138_2_fu_1107_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="213" filename="./../hw_library/pool.h" linenumber="139" name="icmp_ln139" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln139_fu_1132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="214" filename="./../hw_library/pool.h" linenumber="139" name="add_ln139" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln139_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="221" filename="./../hw_library/pool.h" linenumber="141" name="icmp_ln141" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln141_fu_1143_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="222" filename="./../hw_library/pool.h" linenumber="141" name="add_ln141" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln141_fu_1148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="225" filename="./../hw_library/pool.h" linenumber="142" name="icmp_ln142" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln142_fu_1154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="226" filename="./../hw_library/pool.h" linenumber="142" name="select_ln142" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln142_fu_1159_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="231" filename="./../hw_library/pool.h" linenumber="144" name="icmp_ln144" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln144_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="232" filename="./../hw_library/pool.h" linenumber="144" name="add_ln144" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln144_fu_1172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="235" filename="./../hw_library/pool.h" linenumber="145" name="icmp_ln145" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln145_fu_1178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="236" filename="./../hw_library/pool.h" linenumber="145" name="select_ln145" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln145_fu_1184_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="240" filename="./../hw_library/pool.h" linenumber="148" name="zext_ln148" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln148_fu_1192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="243" filename="./../hw_library/pool.h" linenumber="148" name="icmp_ln148" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln148_fu_1201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="244" filename="./../hw_library/pool.h" linenumber="148" name="select_ln148" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln148_fu_1207_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="247" filename="./../hw_library/pool.h" linenumber="145" name="ch" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="ch_fu_1196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="250" filename="./../hw_library/pool.h" linenumber="153" name="trunc_ln153" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="trunc_ln153_fu_1216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="254" filename="./../hw_library/pool.h" linenumber="153" name="icmp_ln153" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln153_fu_1219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="256" filename="./../hw_library/pool.h" linenumber="153" name="ch_2" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="ch_2_fu_1225_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="261" filename="./../hw_library/pool.h" linenumber="156" name="zext_ln156" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln156_fu_1231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="262" filename="./../hw_library/pool.h" linenumber="156" name="tmp_30" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_30_fu_1236_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="263" filename="./../hw_library/pool.h" linenumber="156" name="zext_ln156_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln156_1_fu_1244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="264" filename="./../hw_library/pool.h" linenumber="156" name="add_ln156" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln156_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="265" filename="./../hw_library/pool.h" linenumber="156" name="zext_ln156_2" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln156_2_fu_1253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="270" filename="./../hw_library/pool.h" linenumber="156" name="icmp_ln156" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln156_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="271" filename="./../hw_library/pool.h" linenumber="156" name="select_ln156" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln156_fu_1264_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="277" filename="./../hw_library/pool.h" linenumber="142" name="xp" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="xp_fu_1273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="285" filename="./../hw_library/pool.h" linenumber="167" name="icmp_ln167" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln167_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="286" filename="./../hw_library/pool.h" linenumber="167" name="add_ln167" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln167_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="289" filename="./../hw_library/pool.h" linenumber="167" name="outpix" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="outpix_fu_1289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="290" filename="./../hw_library/pool.h" linenumber="168" name="icmp_ln168" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln168_fu_1295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="291" filename="./../hw_library/pool.h" linenumber="170" name="select_ln170" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln170_fu_1301_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="292" filename="./../hw_library/pool.h" linenumber="170" name="select_ln170_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="select_ln170_1_fu_1309_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="293" filename="./../hw_library/pool.h" linenumber="168" name="trunc_ln168" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="trunc_ln168_fu_1317_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="296" filename="./../hw_library/pool.h" linenumber="170" name="zext_ln170" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln170_fu_1321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="297" filename="./../hw_library/pool.h" linenumber="170" name="trunc_ln170" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="trunc_ln170_fu_1326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="298" filename="./../hw_library/pool.h" linenumber="170" name="zext_ln170_2_cast" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln170_2_cast_fu_1330_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="299" filename="./../hw_library/pool.h" linenumber="170" name="add_ln170" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="add_ln170_fu_1338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="300" filename="./../hw_library/pool.h" linenumber="170" name="zext_ln170_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="zext_ln170_1_fu_1344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="303" filename="./../hw_library/pool.h" linenumber="170" name="trunc_ln170_1" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="trunc_ln170_1_fu_1355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="304" filename="./../hw_library/pool.h" linenumber="170" name="icmp_ln170" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="icmp_ln170_fu_1359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="305" filename="./../hw_library/pool.h" linenumber="170" name="tmp_V_36" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_V_36_fu_1365_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="306" filename="./../hw_library/pool.h" linenumber="170" name="tmp_V_37" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="tmp_V_37_fu_1373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="312" filename="./../hw_library/pool.h" linenumber="168" name="outch" contextFuncName="pool&lt;2, 32, 32&gt;" moduleName="pool&lt;2u, 32u, 32u&gt;" rtlName="outch_fu_1349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="107" name="inputBuf_V" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="inputBuf_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="7" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="127" name="inElem_V" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="inElem_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="24" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="100" name="icmp_ln100" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln100_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="28" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="183" name="KER_size_0" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="cifar_10_mul_32s_bkb_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="29" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="184" name="KER_size_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="cifar_10_mul_32s_bkb_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="30" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="185" name="KER_bound" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="cifar_10_mul_32s_bkb_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="37" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="icmp_ln189" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln189_fu_1102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="38" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="i" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="i_fu_1107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="121" name="baseIterBound" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="cifar_10_mul_32s_6jw_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="104" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="icmp_ln123" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln123_fu_1113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="105" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="i_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="i_6_fu_1118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="111" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="sext_ln126" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="sext_ln126_fu_1127_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="112" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="icmp_ln126" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln126_fu_1131_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="119" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln129_fu_1137_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="120" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_10_fu_1143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="121" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_11_fu_1151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="122" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_12_fu_1161_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln129_1_fu_1171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="28" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="124" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="icmp_ln129" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln129_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln129_2_fu_1183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="129" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_fu_1189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="132" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_1_fu_1194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="135" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_2_fu_1205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="138" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_3" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_3_fu_1381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="141" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_4" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_4_fu_1408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="144" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_5" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_5_fu_1438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="147" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_6_fu_1468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="150" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_7" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_7_fu_1498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="153" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_8" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_8_fu_1528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="156" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_9" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_9_fu_1558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="159" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_10_fu_1588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="162" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_11_fu_1618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="165" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_12_fu_1648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="168" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_13" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_13_fu_1678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="171" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_14" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_14_fu_1708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="174" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_15" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_15_fu_1738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="177" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_16" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_16_fu_1768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="180" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_17" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_17_fu_1798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="183" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_18" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_18_fu_1828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="186" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_19" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_19_fu_1858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="189" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_20" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_20_fu_1888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="192" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_21" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_21_fu_1918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="195" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_22" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_22_fu_1948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="198" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_23" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_23_fu_1978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="201" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_24" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_24_fu_2008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_25" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_25_fu_2038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="207" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_26" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_26_fu_2068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="210" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_27" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_27_fu_2098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="213" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_28" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_28_fu_2128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="216" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_29" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_29_fu_2158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="219" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_30" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_30_fu_2188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="222" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_31" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln214_31_fu_2276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="262" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="shl_ln141" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="shl_ln141_fu_1210_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="263" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_fu_1216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="267" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_fu_1386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="268" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_1_fu_1391_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="272" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_1_fu_1413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="273" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_2_fu_1418_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="277" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_2_fu_1443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="278" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_3" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_3_fu_1448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="282" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_3" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_3_fu_1473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="283" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_4" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_4_fu_1478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="287" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_4" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_4_fu_1503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="288" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_5" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_5_fu_1508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="292" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_5" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_5_fu_1533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="293" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_6_fu_1538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="297" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_6_fu_1563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="298" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_7" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_7_fu_1568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="302" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_7" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_7_fu_1593_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="303" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_8" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_8_fu_1598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="307" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_8" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_8_fu_1623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="308" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_9" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_9_fu_1628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="312" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_9" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_9_fu_1653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="313" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_10_fu_1658_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="317" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_10_fu_1683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="318" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_11_fu_1688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="322" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_11_fu_1713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="323" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_12_fu_1718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="327" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_12_fu_1743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="328" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_13" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_13_fu_1748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="332" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_13" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_13_fu_1773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="333" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_14" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_14_fu_1778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="337" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_14" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_14_fu_1803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="338" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_15" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_15_fu_1808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="342" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_15" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_15_fu_1833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="343" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_16" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_16_fu_1838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="347" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_16" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_16_fu_1863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="348" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_17" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_17_fu_1868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="352" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_17" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_17_fu_1893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="353" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_18" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_18_fu_1898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="357" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_18" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_18_fu_1923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="358" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_19" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_19_fu_1928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="362" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_19" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_19_fu_1953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="363" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_20" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_20_fu_1958_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="367" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_20" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_20_fu_1983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="368" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_21" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_21_fu_1988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="372" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_21" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_21_fu_2013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="373" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_22" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_22_fu_2018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="377" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_22" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_22_fu_2043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="378" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_23" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_23_fu_2048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="382" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_23" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_23_fu_2073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="383" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_24" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_24_fu_2078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="387" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_24" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_24_fu_2103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="388" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_25" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_25_fu_2108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="392" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_25" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_25_fu_2133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="393" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_26" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_26_fu_2138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="397" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_26" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_26_fu_2163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="398" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_27" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_27_fu_2168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="402" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_27" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_27_fu_2193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="403" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_28" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_28_fu_2198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="407" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_28" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_28_fu_2281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="408" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_29" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_29_fu_2286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="412" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_29" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_29_fu_2306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="413" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_30" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_30_fu_2311_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="417" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_30" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln141_30_fu_2331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="418" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_31" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln141_31_fu_2336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="421" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="143" name="inp" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="inp_fu_1199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="422" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="144" name="inp_j" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="inp_j_fu_2203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="423" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="icmp_ln145" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln145_fu_2209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="424" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="147" name="inp_i" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="inp_i_fu_2215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="425" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="icmp_ln148" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln148_fu_2221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="426" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="select_ln148" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="select_ln148_fu_2227_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="427" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="select_ln145_fu_2235_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="428" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="select_ln145_1_fu_2243_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="435" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="icmp_ln153" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln153_fu_1221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="447" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="trunc_ln156" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln156_fu_1265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="448" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="trunc_ln156_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="trunc_ln156_1_fu_1269_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="449" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="add_ln159_1_fu_1273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="450" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="add_ln159_2_fu_1279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="34" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="451" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="add_ln159_fu_1285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="452" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="shl_ln1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="shl_ln1_fu_1396_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="453" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_fu_1403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="456" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_173" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_173_fu_1423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="458" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_fu_1428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="459" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_1_fu_1433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="462" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_174" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_174_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="464" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_1_fu_1458_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="465" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_2_fu_1463_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="468" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_175" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_175_fu_1483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="470" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_2" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_2_fu_1488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="471" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_3" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_3_fu_1493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="474" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_176" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_176_fu_1513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="476" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_3" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_3_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="477" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_4" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_4_fu_1523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="480" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_177" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_177_fu_1543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="482" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_4" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_4_fu_1548_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="483" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_5" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_5_fu_1553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="486" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_178" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_178_fu_1573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="488" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_5" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_5_fu_1578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="489" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_6_fu_1583_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="492" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_179" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_179_fu_1603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="494" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_6" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_6_fu_1608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="495" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_7" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_7_fu_1613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="498" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_180" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_180_fu_1633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="500" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_7" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_7_fu_1638_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="501" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_8" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_8_fu_1643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="504" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_181" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_181_fu_1663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="506" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_8" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_8_fu_1668_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="507" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_9" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_9_fu_1673_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="510" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_182" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_182_fu_1693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="512" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_9" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_9_fu_1698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="513" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_10_fu_1703_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="516" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_183" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_183_fu_1723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="518" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_10" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_10_fu_1728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="519" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_11_fu_1733_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="522" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_184" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_184_fu_1753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="524" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_11" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_11_fu_1758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="525" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_12_fu_1763_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="528" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_185" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_185_fu_1783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="530" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_12" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_12_fu_1788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="531" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_13" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_13_fu_1793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="534" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_186" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_186_fu_1813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="536" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_13" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_13_fu_1818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="537" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_14" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_14_fu_1823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="540" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_187" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_187_fu_1843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="542" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_14" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_14_fu_1848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="543" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_15" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_15_fu_1853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="546" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_188" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_188_fu_1873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="548" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_15" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_15_fu_1878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="549" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_16" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_16_fu_1883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="552" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_189" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_189_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="554" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_16" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_16_fu_1908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="555" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_17" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_17_fu_1913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="558" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_190" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_190_fu_1933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="560" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_17" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_17_fu_1938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="561" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_18" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_18_fu_1943_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="564" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_191" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_191_fu_1963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="566" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_18" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_18_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="567" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_19" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_19_fu_1973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="570" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_192" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_192_fu_1993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_19" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_19_fu_1998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="573" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_20" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_20_fu_2003_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="576" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_193" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_193_fu_2023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="578" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_20" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_20_fu_2028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="579" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_21" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_21_fu_2033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="582" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_194" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_194_fu_2053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="584" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_21" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_21_fu_2058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="585" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_22" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_22_fu_2063_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="588" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_195" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_195_fu_2083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="590" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_22" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_22_fu_2088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="591" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_23" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_23_fu_2093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="594" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_196" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_196_fu_2113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="596" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_23" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_23_fu_2118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="597" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_24" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_24_fu_2123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="600" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_197" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_197_fu_2143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_24" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_24_fu_2148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="603" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_25" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_25_fu_2153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="606" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_198" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_198_fu_2173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="608" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_25" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_25_fu_2178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="609" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_26" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_26_fu_2183_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="612" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_199" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_199_fu_2261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="614" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_26" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_26_fu_2266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="615" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_27" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_27_fu_2271_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="618" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_200" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_200_fu_2291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="620" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_27" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_27_fu_2296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="621" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_28" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_28_fu_2301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="624" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_201" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_201_fu_2316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="626" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_28" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_28_fu_2321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="627" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_29" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_29_fu_2326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="630" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_202" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_202_fu_2341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_29" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_29_fu_2346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="633" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_30" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_30_fu_2351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="636" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_203" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_203_fu_2356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="638" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_30" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="or_ln159_30_fu_2361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="639" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_31" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="zext_ln159_31_fu_2366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="642" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_204" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="tmp_V_204_fu_2371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="644" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="162" name="kx" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="kx_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="645" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="163" name="icmp_ln163" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln163_fu_1297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="651" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="165" name="ky" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="ky_fu_1308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="652" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="166" name="icmp_ln166" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln166_fu_1314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="660" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="168" name="ox" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="ox_fu_1328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="661" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="169" name="icmp_ln169" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln169_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="670" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="171" name="oy" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="oy_fu_1348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="671" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="icmp_ln172" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="icmp_ln172_fu_1354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="672" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="select_ln172_fu_1360_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="673" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172_1" contextFuncName="SCIG&lt;5, 32, 16, 32, 16, 2&gt;" moduleName="SCIG.2" rtlName="select_ln172_1_fu_1368_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="77" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="72" name="icmp_ln72" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln72_fu_2159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="82" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="95" name="icmp_ln95" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln95_fu_2172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="86" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="143" name="KER_size_0" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="87" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="144" name="KER_size_1" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="88" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="145" name="KER_bound" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_32s_bkb_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="95" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="icmp_ln149" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln149_fu_2211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="i" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="i_fu_2216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="109" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="tmp_52" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_52_fu_2181_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="113" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="icmp_ln96" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln96_fu_2222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="114" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="num_imag" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="num_imag_fu_2227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="118" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="A_COL_ITER" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="A_COL_ITER_fu_2237_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="zext_ln102" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln102_fu_2248_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="124" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="icmp_ln102" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln102_fu_2252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="add_ln102" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln102_fu_2257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="131" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="icmp_ln105" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln105_fu_2263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="133" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="j_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="j_2_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="136" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="zext_ln105" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln105_fu_2275_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="140" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="108" name="icmp_ln108" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln108_fu_2283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="143" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="tmp_58" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="reg_2151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="144" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="trunc_ln180_6" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln180_6_fu_2289_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="145" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="zext_ln180_6" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln180_6_fu_2297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="251" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="trunc_ln68_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln68_2_fu_2325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="252" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="tmp_57" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="reg_2151" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="253" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="trunc_ln180_5" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln180_5_fu_2293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="254" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="zext_ln180_5" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln180_5_fu_2354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="370" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="icmp_ln121" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln121_fu_2382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="371" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="add_ln121" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln121_fu_2387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="374" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="ib" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="ib_fu_2393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="376" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln124_fu_2399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="377" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln127_fu_2684_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="378" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_3" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln127_3_fu_2405_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="379" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln127_4_fu_2413_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="380" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="trunc_ln124" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln124_fu_2421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="381" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="sext_ln215_99_cast" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="sext_ln215_99_cast_fu_2425_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="385" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln215_fu_2462_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="386" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln215_2_fu_2433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="412" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln215" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln215_fu_2437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="413" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="sext_ln215_99" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="sext_ln215_99_fu_2443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="443" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="448" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_25" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="453" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_26" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U74" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="458" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_27" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="463" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_28" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="468" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_29" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="473" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_30" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U96" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="478" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_31" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="483" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_32" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U76" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="488" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_33" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U97" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="493" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_34" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="498" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_35" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="503" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_36" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="508" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_37" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="513" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_38" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U78" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="518" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_39" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="523" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_40" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U92" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="528" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_41" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U79" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="533" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_42" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="538" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_43" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U93" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="543" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_44" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U80" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="548" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_45" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U94" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="553" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_46" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U81" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="558" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_47" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U95" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="563" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_48" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mul_mul_2iS_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="564" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U84" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="565" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_25" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U83" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="566" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_26" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U86" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="567" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_27" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U85" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="568" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_28" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_28_fu_2651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="569" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_29" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U87" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="570" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_30" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U96" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="571" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_31" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U88" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_32" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U97" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="573" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_33" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_33_fu_2655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="574" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_34" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_34_fu_2659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="575" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_35" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U90" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="576" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_36" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U89" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="577" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_37" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U92" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="578" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_38" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U91" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="579" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_39" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_39_fu_2665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="580" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_40" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U93" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="581" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_41" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U98" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="582" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_42" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U94" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="583" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_43" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="cifar_10_mac_mula3i2_U95" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="584" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_44" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_44_fu_2669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="585" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_45" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_45_fu_2673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="586" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_46" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_46_fu_2678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="587" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_47" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_47_fu_2691_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="588" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_48" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln700_48_fu_2695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="590" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="ic" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="ic_fu_2456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="591" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln124_2_fu_2478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="594" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_2_fu_2717_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="595" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="sub_ln1371_fu_2701_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="596" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_59" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_59_reg_3868" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="597" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln1371_fu_2724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="598" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="sub_ln1371_2_fu_2727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="599" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_60" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_60_fu_2733_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="600" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln1371_2_fu_2742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="601" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="output_data" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="output_data_fu_2746_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="icmp_ln131" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln131_fu_2754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="603" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="output_data_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="output_data_4_fu_2759_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="604" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="tmp_V_101" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_V_101_fu_2767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="620" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="mul_ln75_fu_2194_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="621" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="mul_ln75_2_fu_2772_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="629" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln78_fu_2782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="630" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln82_2_fu_2786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="631" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="icmp_ln78" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln78_fu_2791_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="add_ln78" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="add_ln78_fu_2797_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="635" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="i_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="i_4_fu_2803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="637" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="icmp_ln79" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln79_fu_2809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="638" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln78_fu_2815_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="639" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78_2" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln78_2_fu_2824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="640" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_3" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln78_3_fu_2828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="641" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_3" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln82_3_fu_2836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="642" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="select_ln78_4_fu_2841_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="643" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="zext_ln79" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln79_fu_2849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="646" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="icmp_ln82_fu_2853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="647" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="and_ln82" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="and_ln82_fu_2858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="650" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="tmp_55" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="651" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="trunc_ln180_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln180_4_fu_2870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="652" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="tmp_56" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_56_fu_2873_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="653" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="zext_ln180_4" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln180_4_fu_2880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="759" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="trunc_ln68" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln68_fu_2909_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="760" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_53" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="761" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="trunc_ln180" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="trunc_ln180_fu_2938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="762" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_54" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="tmp_54_fu_2941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="763" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="zext_ln180" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="zext_ln180_fu_2948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="870" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="j" contextFuncName="SMM&lt;1, 800, 32&gt;" moduleName="SMM&lt;1u, 800u, 32u&gt;" rtlName="j_fu_2864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="./../hw_library/pool.h" linenumber="119" name="buf" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="8" filename="./../hw_library/pool.h" linenumber="121" name="acc" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="acc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="25" filename="./../hw_library/pool.h" linenumber="109" name="icmp_ln109" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln109_fu_718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="39" filename="./../hw_library/pool.h" linenumber="123" name="icmp_ln123" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln123_fu_738_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="41" filename="./../hw_library/pool.h" linenumber="123" name="j" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="j_fu_744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="44" filename="./../hw_library/pool.h" linenumber="127" name="tmp_31" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_31_fu_750_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="45" filename="./../hw_library/pool.h" linenumber="127" name="zext_ln127" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln127_fu_758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="47" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="48" filename="./../hw_library/pool.h" linenumber="127" name="tmp_32" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_32_fu_773_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="50" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_3" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_3_fu_782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="51" filename="./../hw_library/pool.h" linenumber="127" name="tmp_33" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_33_fu_787_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="53" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_4" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_4_fu_796_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="54" filename="./../hw_library/pool.h" linenumber="127" name="tmp_34" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_34_fu_801_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="56" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_5" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_5_fu_810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="57" filename="./../hw_library/pool.h" linenumber="127" name="tmp_35" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_35_fu_815_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="59" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_6" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_6_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/pool.h" linenumber="127" name="tmp_36" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_36_fu_829_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="62" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_7" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_7_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="63" filename="./../hw_library/pool.h" linenumber="127" name="tmp_37" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_37_fu_843_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="65" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_8" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="or_ln127_8_fu_852_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="66" filename="./../hw_library/pool.h" linenumber="127" name="tmp_38" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_38_fu_857_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="142" filename="./../hw_library/pool.h" linenumber="137" name="icmp_ln137" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln137_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="146" filename="./../hw_library/pool.h" linenumber="188" name="KER_size_0" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="cifar_10_mul_32s_bkb_U103" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="147" filename="./../hw_library/pool.h" linenumber="189" name="KER_size_1" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="cifar_10_mul_32s_bkb_U104" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="148" filename="./../hw_library/pool.h" linenumber="190" name="KER_bound" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="cifar_10_mul_32s_bkb_U105" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="155" filename="./../hw_library/pool.h" linenumber="194" name="icmp_ln194" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln194_fu_931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="156" filename="./../hw_library/pool.h" linenumber="194" name="i" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="i_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="170" filename="./../hw_library/pool.h" linenumber="138" name="tmp_39" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_39_reg_1230" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="171" filename="./../hw_library/pool.h" linenumber="138" name="tmp_40" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_40_fu_884_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="172" filename="./../hw_library/pool.h" linenumber="138" name="tmp_41" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_41_fu_892_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="173" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln138_fu_900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="174" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_5" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="mul_ln138_fu_908_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="175" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="mul_ln138_fu_908_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="176" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_6" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="mul_ln138_3_fu_917_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="177" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138_3" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="mul_ln138_3_fu_917_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="181" filename="./../hw_library/pool.h" linenumber="139" name="icmp_ln139" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln139_fu_942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="182" filename="./../hw_library/pool.h" linenumber="139" name="add_ln139" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln139_fu_947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="189" filename="./../hw_library/pool.h" linenumber="141" name="icmp_ln141" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln141_fu_953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="190" filename="./../hw_library/pool.h" linenumber="141" name="add_ln141" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln141_fu_958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="193" filename="./../hw_library/pool.h" linenumber="142" name="icmp_ln142" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln142_fu_964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="194" filename="./../hw_library/pool.h" linenumber="142" name="select_ln142" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="select_ln142_fu_969_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="199" filename="./../hw_library/pool.h" linenumber="144" name="icmp_ln144" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln144_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="200" filename="./../hw_library/pool.h" linenumber="144" name="add_ln144" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln144_fu_982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="203" filename="./../hw_library/pool.h" linenumber="145" name="icmp_ln145" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln145_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/pool.h" linenumber="145" name="select_ln145" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="select_ln145_fu_994_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="208" filename="./../hw_library/pool.h" linenumber="149" name="zext_ln149" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln149_fu_1002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="211" filename="./../hw_library/pool.h" linenumber="149" name="add_ln149" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln149_fu_1007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="214" filename="./../hw_library/pool.h" linenumber="145" name="ch_3" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="ch_3_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="217" filename="./../hw_library/pool.h" linenumber="153" name="trunc_ln153" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="trunc_ln153_fu_1019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="221" filename="./../hw_library/pool.h" linenumber="153" name="icmp_ln153" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln153_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="223" filename="./../hw_library/pool.h" linenumber="153" name="ch" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="ch_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="228" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160_2" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln160_2_fu_1034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="229" filename="./../hw_library/pool.h" linenumber="160" name="tmp_42" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_42_fu_1039_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="230" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln160_fu_1047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="231" filename="./../hw_library/pool.h" linenumber="160" name="add_ln160_2" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln160_2_fu_1051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="232" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160_3" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln160_3_fu_1056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="237" filename="./../hw_library/pool.h" linenumber="160" name="add_ln160" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln160_fu_1061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="243" filename="./../hw_library/pool.h" linenumber="142" name="xp" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="xp_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="251" filename="./../hw_library/pool.h" linenumber="167" name="icmp_ln167" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln167_fu_1073_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="252" filename="./../hw_library/pool.h" linenumber="167" name="add_ln167" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln167_fu_1078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="255" filename="./../hw_library/pool.h" linenumber="167" name="outpix" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="outpix_fu_1084_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="256" filename="./../hw_library/pool.h" linenumber="168" name="icmp_ln168" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="icmp_ln168_fu_1090_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="257" filename="./../hw_library/pool.h" linenumber="171" name="select_ln171" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="select_ln171_fu_1096_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="258" filename="./../hw_library/pool.h" linenumber="171" name="select_ln171_2" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="select_ln171_2_fu_1104_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="259" filename="./../hw_library/pool.h" linenumber="168" name="trunc_ln168" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="trunc_ln168_fu_1112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="262" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171_2" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln171_2_fu_1116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="263" filename="./../hw_library/pool.h" linenumber="171" name="trunc_ln171" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="trunc_ln171_fu_1121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="264" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171_4_cast" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln171_4_cast_fu_1125_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="265" filename="./../hw_library/pool.h" linenumber="171" name="add_ln171" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="add_ln171_fu_1133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="266" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="zext_ln171_fu_1139_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="269" filename="./../hw_library/pool.h" linenumber="171" name="tmp_V_s" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_V_s_fu_1150_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="270" filename="./../hw_library/pool.h" linenumber="171" name="tmp_V_56" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="tmp_V_56_fu_1160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="276" filename="./../hw_library/pool.h" linenumber="168" name="outch" contextFuncName="pool&lt;2, 32, 16&gt;" moduleName="pool&lt;2u, 32u, 16u&gt;" rtlName="outch_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="6" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="107" name="inputBuf_V" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="inputBuf_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="7" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="127" name="inElem_V" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="inElem_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="24" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="100" name="icmp_ln100" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln100_fu_1055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="28" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="183" name="KER_size_0" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="cifar_10_mul_32s_bkb_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="29" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="184" name="KER_size_1" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="cifar_10_mul_32s_bkb_U111" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="30" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="185" name="KER_bound" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="cifar_10_mul_32s_bkb_U112" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="37" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="icmp_ln189" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln189_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="38" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="189" name="i" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="i_fu_1103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="60" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="121" name="baseIterBound" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="cifar_10_mul_32s_bXr_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="104" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="icmp_ln123" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln123_fu_1109_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="105" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="123" name="i_7" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="i_7_fu_1114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="111" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="sext_ln126" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="sext_ln126_fu_1123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="112" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="126" name="icmp_ln126" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln126_fu_1127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="119" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln129_fu_1133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="120" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_13" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_13_fu_1139_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="121" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_14" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_14_fu_1147_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="122" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="tmp_15" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_15_fu_1157_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln129_3_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="124" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="icmp_ln129" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln129_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="129" name="or_ln129_4" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln129_4_fu_1179_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="129" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_fu_1185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="132" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_32" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_32_fu_1190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="135" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_33" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_33_fu_1201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="138" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_34" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_34_fu_1361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="141" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_35" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_35_fu_1398_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="144" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_36" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_36_fu_1428_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="147" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_37" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_37_fu_1458_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="150" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_38" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_38_fu_1488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="153" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_39" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_39_fu_1518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="156" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_40" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_40_fu_1548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="159" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_41" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_41_fu_1578_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="162" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_42" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_42_fu_1608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="165" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_43" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_43_fu_1638_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="168" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_44" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_44_fu_1668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="171" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_45" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_45_fu_1698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="174" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_46" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_46_fu_1728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="177" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_47" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_47_fu_1758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="180" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_48" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_48_fu_1788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="183" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_49" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_49_fu_1818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="186" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_50" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_50_fu_1848_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="189" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_51" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_51_fu_1878_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="192" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_52" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_52_fu_1908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="195" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_53" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_53_fu_1938_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="198" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_54" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_54_fu_1968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="201" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_55" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_55_fu_1998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_56" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_56_fu_2028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="207" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_57" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_57_fu_2058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="210" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_58" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_58_fu_2088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="213" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_59" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_59_fu_2118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="216" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_60" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_60_fu_2148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="219" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_61" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_61_fu_2178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="222" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="137" name="trunc_ln214_62" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln214_62_fu_2266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="262" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="shl_ln141" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="shl_ln141_fu_1206_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="263" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_fu_1212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="267" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_fu_1366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="268" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_1" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_1_fu_1371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="272" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_1" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_1_fu_1403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="273" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_32" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_32_fu_1408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="277" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_2_fu_1433_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="278" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_3_fu_1438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="282" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_3_fu_1463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="283" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_4" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_4_fu_1468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="287" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_4" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_4_fu_1493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="288" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_5" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_5_fu_1498_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="292" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_5" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_5_fu_1523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="293" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_6" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_6_fu_1528_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="297" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_6" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_6_fu_1553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="298" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_7" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_7_fu_1558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="302" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_7" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_7_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="303" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_8" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_8_fu_1588_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="307" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_8" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_8_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="308" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_9" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_9_fu_1618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="312" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_9" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_9_fu_1643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="313" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_10" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_10_fu_1648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="317" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_10" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_10_fu_1673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="318" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_11" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_11_fu_1678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="322" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_11" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_11_fu_1703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="323" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_12" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_12_fu_1708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="327" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_12" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_12_fu_1733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="328" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_13" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_13_fu_1738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="332" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_13" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_13_fu_1763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="333" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_14" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_14_fu_1768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="337" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_14" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_14_fu_1793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="338" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_15" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_15_fu_1798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="342" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_15" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_15_fu_1823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="343" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_16" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_16_fu_1828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="347" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_16" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_16_fu_1853_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="348" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_17" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_17_fu_1858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="352" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_17" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_17_fu_1883_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="353" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_18" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_18_fu_1888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="357" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_18" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_18_fu_1913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="358" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_19" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_19_fu_1918_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="362" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_19" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_19_fu_1943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="363" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_20" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_20_fu_1948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="367" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_20" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_20_fu_1973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="368" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_21" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_21_fu_1978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="372" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_21" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_21_fu_2003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="373" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_22" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_22_fu_2008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="377" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_22" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_22_fu_2033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="378" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_23" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_23_fu_2038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="382" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_23" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_23_fu_2063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="383" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_24" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_24_fu_2068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="387" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_24" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_24_fu_2093_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="388" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_25" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_25_fu_2098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="392" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_25" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_25_fu_2123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="393" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_26" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_26_fu_2128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="397" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_26" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_26_fu_2153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="398" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_27" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_27_fu_2158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="402" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_27" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_27_fu_2183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="403" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_28" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_28_fu_2188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="407" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_28" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_28_fu_2271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="408" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_29" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_29_fu_2276_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="412" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_29" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_29_fu_2296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="413" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_30" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_30_fu_2301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="417" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="or_ln141_30" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln141_30_fu_2321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="418" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="141" name="zext_ln141_31" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln141_31_fu_2326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="421" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="143" name="inp" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="inp_fu_1195_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="422" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="144" name="inp_j" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="inp_j_fu_2193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="423" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="icmp_ln145" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln145_fu_2199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="424" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="147" name="inp_i" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="inp_i_fu_2205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="425" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="icmp_ln148" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln148_fu_2211_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="426" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="148" name="select_ln148" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="select_ln148_fu_2217_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="427" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="select_ln145_fu_2225_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="428" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="145" name="select_ln145_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="select_ln145_2_fu_2233_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="435" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="153" name="icmp_ln153" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln153_fu_1217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="446" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="trunc_ln156" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln156_fu_1259_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="447" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="trunc_ln156_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln156_2_fu_1263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="448" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="156" name="trunc_ln156_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="trunc_ln156_3_fu_1267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="449" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="add_ln159_2_fu_1376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="450" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="add_ln159" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="add_ln159_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="451" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="shl_ln2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="shl_ln2_fu_1385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="452" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_fu_1393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="455" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_253" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_253_fu_1413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="457" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_fu_1418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="458" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_1" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_1_fu_1423_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="461" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_254" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_254_fu_1443_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="463" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_1" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_1_fu_1448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="464" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_2_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="467" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_255" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_255_fu_1473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="469" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_2_fu_1478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="470" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_3_fu_1483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="473" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_256" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_256_fu_1503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="475" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_3" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_3_fu_1508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="476" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_4" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_4_fu_1513_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="479" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_257" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_257_fu_1533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="481" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_4" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_4_fu_1538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="482" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_5" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_5_fu_1543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="485" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_258" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_258_fu_1563_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="487" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_5" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_5_fu_1568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="488" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_6" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_6_fu_1573_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="491" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_259" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_259_fu_1593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="493" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_6" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_6_fu_1598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="494" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_7" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_7_fu_1603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="497" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_260" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_260_fu_1623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="499" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_7" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_7_fu_1628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="500" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_8" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_8_fu_1633_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="503" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_261" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_261_fu_1653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="505" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_8" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_8_fu_1658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="506" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_9" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_9_fu_1663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="509" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_262" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_262_fu_1683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="511" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_9" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_9_fu_1688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="512" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_10" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_10_fu_1693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="515" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_263" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_263_fu_1713_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="517" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_10" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_10_fu_1718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="518" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_11" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_11_fu_1723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="521" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_264" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_264_fu_1743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="523" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_11" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_11_fu_1748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="524" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_12" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_12_fu_1753_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="527" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_265" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_265_fu_1773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="529" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_12" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_12_fu_1778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="530" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_13" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_13_fu_1783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="533" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_266" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_266_fu_1803_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="535" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_13" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_13_fu_1808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="536" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_14" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_14_fu_1813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="539" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_267" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_267_fu_1833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="541" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_14" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_14_fu_1838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="542" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_15" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_15_fu_1843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="545" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_268" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_268_fu_1863_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="547" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_15" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_15_fu_1868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="548" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_16" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_16_fu_1873_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="551" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_269" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_269_fu_1893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="553" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_16" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_16_fu_1898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="554" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_17" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_17_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="557" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_270" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_270_fu_1923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="559" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_17" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_17_fu_1928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="560" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_18" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_18_fu_1933_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="563" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_271" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_271_fu_1953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="565" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_18" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_18_fu_1958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="566" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_19" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_19_fu_1963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="569" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_272" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_272_fu_1983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="571" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_19" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_19_fu_1988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_20" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_20_fu_1993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="575" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_273" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_273_fu_2013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="577" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_20" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_20_fu_2018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="578" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_21" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_21_fu_2023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="581" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_274" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_274_fu_2043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="583" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_21" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_21_fu_2048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="584" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_22" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_22_fu_2053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="587" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_275" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_275_fu_2073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="589" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_22" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_22_fu_2078_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="590" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_23" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_23_fu_2083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="593" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_276" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_276_fu_2103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="595" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_23" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_23_fu_2108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="596" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_24" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_24_fu_2113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="599" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_277" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_277_fu_2133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="601" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_24" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_24_fu_2138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_25" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_25_fu_2143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="605" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_278" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_278_fu_2163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="607" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_25" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_25_fu_2168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="608" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_26" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_26_fu_2173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="611" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_279" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_279_fu_2251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="613" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_26" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_26_fu_2256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="614" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_27" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_27_fu_2261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="617" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_280" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_280_fu_2281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="619" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_27" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_27_fu_2286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="620" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_28" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_28_fu_2291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="623" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_281" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_281_fu_2306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="625" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_28" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_28_fu_2311_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="626" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_29" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_29_fu_2316_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="629" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_282" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_282_fu_2331_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="631" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_29" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_29_fu_2336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_30" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_30_fu_2341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="635" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_283" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_283_fu_2346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="637" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="or_ln159_30" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="or_ln159_30_fu_2351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="638" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="zext_ln159_31" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="zext_ln159_31_fu_2356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="641" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="159" name="tmp_V_284" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="tmp_V_284_fu_2361_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="643" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="162" name="kx" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="kx_fu_1271_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="644" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="163" name="icmp_ln163" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln163_fu_1277_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="650" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="165" name="ky" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="ky_fu_1288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="651" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="166" name="icmp_ln166" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln166_fu_1294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="659" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="168" name="ox" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="ox_fu_1308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="660" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="169" name="icmp_ln169" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln169_fu_1314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="669" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="171" name="oy" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="oy_fu_1328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="670" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="icmp_ln172" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="icmp_ln172_fu_1334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="671" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="select_ln172_fu_1340_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="672" filename="./../hw_library/stream_convolution_slideWindow.h" linenumber="172" name="select_ln172_2" contextFuncName="SCIG&lt;5, 32, 8, 64, 8, 2&gt;" moduleName="SCIG.1" rtlName="select_ln172_2_fu_1348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="77" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="72" name="icmp_ln72" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln72_fu_2163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="82" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="95" name="icmp_ln95" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln95_fu_2176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="86" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="143" name="KER_size_0" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U116" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="87" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="144" name="KER_size_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U117" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="88" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="145" name="KER_bound" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U118" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="95" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="icmp_ln149" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln149_fu_2215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="149" name="i" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="i_fu_2220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="109" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="tmp_43" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_43_fu_2185_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="113" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="icmp_ln96" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln96_fu_2226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="114" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="96" name="num_imag" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="num_imag_fu_2231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="118" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="98" name="A_COL_ITER" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="A_COL_ITER_fu_2241_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="zext_ln102" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln102_fu_2252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="124" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="icmp_ln102" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln102_fu_2256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="102" name="add_ln102" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln102_fu_2261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="131" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="icmp_ln105" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln105_fu_2267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="133" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="j_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="j_1_fu_2273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="136" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="105" name="zext_ln105" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln105_fu_2279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="140" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="108" name="icmp_ln108" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln108_fu_2287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="143" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="tmp_49" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="144" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="trunc_ln180_3" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln180_3_fu_2293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="145" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="113" name="zext_ln180_3" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln180_3_fu_2301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="251" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="trunc_ln68_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln68_1_fu_2329_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="252" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="tmp_48" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="reg_2155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="253" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="trunc_ln180_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln180_2_fu_2297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="254" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="110" name="zext_ln180_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln180_2_fu_2358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="370" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="icmp_ln121" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln121_fu_2386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="371" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="add_ln121" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln121_fu_2391_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="374" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="121" name="ib" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="ib_fu_2397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="376" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln124_fu_2403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="377" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln127_fu_2688_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="378" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln127_1_fu_2409_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="379" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="select_ln127_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln127_2_fu_2417_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="380" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="trunc_ln124" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln124_fu_2425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="381" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="sext_ln215_50_cast" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="sext_ln215_50_cast_fu_2429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="385" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln215_fu_2466_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="386" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="zext_ln215_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln215_1_fu_2437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="412" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln215" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln215_fu_2441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="413" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="sext_ln215_50" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="sext_ln215_50_fu_2447_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="443" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="448" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="453" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U119" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="458" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_3" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="463" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_4" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="468" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_5" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U120" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="473" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_6" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U141" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="478" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_7" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U132" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="483" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_8" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U121" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="488" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_9" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U142" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="493" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_10" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="498" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_11" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="503" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_12" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="508" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_13" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="513" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_14" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U123" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="518" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_15" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="523" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_16" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="528" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_17" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U124" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="533" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_18" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="538" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_19" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="543" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_20" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U125" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="548" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_21" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="553" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_22" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U126" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="558" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_23" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U140" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="563" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="mul_ln1352_24" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U127" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="564" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U129" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="565" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U128" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="566" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U131" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="567" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_3" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="568" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_4" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_4_fu_2655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="569" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_5" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U132" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="570" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_6" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U141" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="571" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_7" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U133" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_8" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U142" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="573" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_9" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_9_fu_2659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="574" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_10" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_10_fu_2663_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="575" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_11" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="576" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_12" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U134" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="577" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_13" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U137" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="578" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_14" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U136" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="579" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_15" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_15_fu_2669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="580" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_16" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="581" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_17" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U143" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="582" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_18" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U139" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="583" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_19" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U140" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="584" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_20" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_20_fu_2673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="585" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_21" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_21_fu_2677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="586" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_22" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_22_fu_2682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="587" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_23" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_23_fu_2695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="588" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="127" name="add_ln700_24" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln700_24_fu_2699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="590" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="ic" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="ic_fu_2460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="591" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="124" name="icmp_ln124_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln124_1_fu_2482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="594" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_1_fu_2721_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="595" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="sub_ln1371_fu_2705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="596" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_50" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_50_reg_3872" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="597" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln1371_fu_2728_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="598" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="sub_ln1371_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="sub_ln1371_1_fu_2731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="599" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="tmp_51" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_51_fu_2737_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="600" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="zext_ln1371_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln1371_1_fu_2746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="601" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="130" name="output_data" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="output_data_fu_2750_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="icmp_ln131" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln131_fu_2758_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="603" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="output_data_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="output_data_2_fu_2763_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="604" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="131" name="tmp_V_79" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_V_79_fu_2771_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="620" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="mul_ln75_fu_2198_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="621" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="75" name="mul_ln75_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="mul_ln75_1_fu_2776_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="629" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln78_fu_2786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="630" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln82_1_fu_2790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="631" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="icmp_ln78" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln78_fu_2795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="add_ln78" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="add_ln78_fu_2801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="635" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="i_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="i_2_fu_2807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="637" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="icmp_ln79" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln79_fu_2813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="638" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln78_fu_2819_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="639" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="zext_ln78_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln78_1_fu_2828_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="640" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln78_1_fu_2832_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="641" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln82_2_fu_2840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="642" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="78" name="select_ln78_2" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="select_ln78_2_fu_2845_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="643" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="zext_ln79" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln79_fu_2853_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="646" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="icmp_ln82" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="icmp_ln82_fu_2857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="647" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="82" name="and_ln82" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="and_ln82_fu_2862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="650" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="tmp_46" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="reg_2159" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="651" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="trunc_ln180_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln180_1_fu_2874_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="652" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="tmp_47" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_47_fu_2877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="653" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="89" name="zext_ln180_1" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln180_1_fu_2884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="759" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="trunc_ln68" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln68_fu_2913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="760" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_44" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="reg_2159" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="761" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="trunc_ln180" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="trunc_ln180_fu_2942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="762" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="tmp_45" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="tmp_45_fu_2945_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="763" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="84" name="zext_ln180" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="zext_ln180_fu_2952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="870" filename="./../hw_library/fixed_point_stream_convolution.h" linenumber="79" name="j" contextFuncName="SMM&lt;1, 800, 64&gt;" moduleName="SMM&lt;1u, 800u, 64u&gt;" rtlName="j_fu_2868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="./../hw_library/pool.h" linenumber="119" name="buf" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="buf_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="8" filename="./../hw_library/pool.h" linenumber="121" name="acc" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="acc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="25" filename="./../hw_library/pool.h" linenumber="109" name="icmp_ln109" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln109_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="39" filename="./../hw_library/pool.h" linenumber="123" name="icmp_ln123" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln123_fu_1024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="41" filename="./../hw_library/pool.h" linenumber="123" name="j" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="j_fu_1030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="44" filename="./../hw_library/pool.h" linenumber="127" name="tmp_5" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_5_fu_1036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="45" filename="./../hw_library/pool.h" linenumber="127" name="zext_ln127" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln127_fu_1044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="47" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="or_ln127_fu_1054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="48" filename="./../hw_library/pool.h" linenumber="127" name="tmp_6" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_6_fu_1059_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="50" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="or_ln127_1_fu_1068_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="51" filename="./../hw_library/pool.h" linenumber="127" name="tmp_7" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_7_fu_1073_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="53" filename="./../hw_library/pool.h" linenumber="127" name="or_ln127_2" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="or_ln127_2_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="54" filename="./../hw_library/pool.h" linenumber="127" name="tmp_8" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_8_fu_1087_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="190" filename="./../hw_library/pool.h" linenumber="137" name="icmp_ln137" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln137_fu_1049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="194" filename="./../hw_library/pool.h" linenumber="188" name="KER_size_0" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="cifar_10_mul_32s_bkb_U147" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="195" filename="./../hw_library/pool.h" linenumber="189" name="KER_size_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="cifar_10_mul_32s_bkb_U148" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="196" filename="./../hw_library/pool.h" linenumber="190" name="KER_bound" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="cifar_10_mul_32s_bkb_U149" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="203" filename="./../hw_library/pool.h" linenumber="194" name="icmp_ln194" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln194_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="204" filename="./../hw_library/pool.h" linenumber="194" name="i" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="i_fu_1166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="218" filename="./../hw_library/pool.h" linenumber="138" name="tmp_9" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_9_reg_1456" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="219" filename="./../hw_library/pool.h" linenumber="138" name="tmp_s" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_s_fu_1114_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="220" filename="./../hw_library/pool.h" linenumber="138" name="tmp_10" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_10_fu_1122_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="221" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln138_fu_1130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="222" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="mul_ln138_fu_1138_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="223" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="mul_ln138_fu_1138_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="224" filename="./../hw_library/pool.h" linenumber="138" name="zext_ln138_2" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="mul_ln138_1_fu_1147_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="225" filename="./../hw_library/pool.h" linenumber="138" name="mul_ln138_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="mul_ln138_1_fu_1147_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="229" filename="./../hw_library/pool.h" linenumber="139" name="icmp_ln139" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln139_fu_1172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="230" filename="./../hw_library/pool.h" linenumber="139" name="add_ln139" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln139_fu_1177_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="237" filename="./../hw_library/pool.h" linenumber="141" name="icmp_ln141" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln141_fu_1183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="238" filename="./../hw_library/pool.h" linenumber="141" name="add_ln141" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln141_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="241" filename="./../hw_library/pool.h" linenumber="142" name="icmp_ln142" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln142_fu_1194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="242" filename="./../hw_library/pool.h" linenumber="142" name="select_ln142" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="select_ln142_fu_1199_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="247" filename="./../hw_library/pool.h" linenumber="144" name="icmp_ln144" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln144_fu_1207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="248" filename="./../hw_library/pool.h" linenumber="144" name="add_ln144" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln144_fu_1212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="251" filename="./../hw_library/pool.h" linenumber="145" name="icmp_ln145" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln145_fu_1218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="252" filename="./../hw_library/pool.h" linenumber="145" name="select_ln145" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="select_ln145_fu_1224_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="256" filename="./../hw_library/pool.h" linenumber="149" name="zext_ln149" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln149_fu_1232_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="259" filename="./../hw_library/pool.h" linenumber="149" name="add_ln149" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln149_fu_1237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="262" filename="./../hw_library/pool.h" linenumber="145" name="ch_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="ch_1_fu_1244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="265" filename="./../hw_library/pool.h" linenumber="153" name="trunc_ln153" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="trunc_ln153_fu_1249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="269" filename="./../hw_library/pool.h" linenumber="153" name="icmp_ln153" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln153_fu_1252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="271" filename="./../hw_library/pool.h" linenumber="153" name="ch" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="ch_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="276" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln160_fu_1264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="277" filename="./../hw_library/pool.h" linenumber="160" name="tmp_11" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_11_fu_1269_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="278" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln160_1_fu_1277_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="279" filename="./../hw_library/pool.h" linenumber="160" name="add_ln160_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln160_1_fu_1281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="280" filename="./../hw_library/pool.h" linenumber="160" name="zext_ln160_2" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln160_2_fu_1286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="285" filename="./../hw_library/pool.h" linenumber="160" name="add_ln160" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln160_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="291" filename="./../hw_library/pool.h" linenumber="142" name="xp" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="xp_fu_1298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="299" filename="./../hw_library/pool.h" linenumber="167" name="icmp_ln167" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln167_fu_1303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="300" filename="./../hw_library/pool.h" linenumber="167" name="add_ln167" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln167_fu_1308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="70" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="303" filename="./../hw_library/pool.h" linenumber="167" name="outpix" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="outpix_fu_1314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="304" filename="./../hw_library/pool.h" linenumber="168" name="icmp_ln168" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="icmp_ln168_fu_1320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="305" filename="./../hw_library/pool.h" linenumber="171" name="select_ln171" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="select_ln171_fu_1326_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="306" filename="./../hw_library/pool.h" linenumber="171" name="select_ln171_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="select_ln171_1_fu_1334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="31" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="307" filename="./../hw_library/pool.h" linenumber="168" name="trunc_ln168" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="trunc_ln168_fu_1342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="310" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln171_fu_1346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="311" filename="./../hw_library/pool.h" linenumber="171" name="trunc_ln171" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="trunc_ln171_fu_1351_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="312" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171_2_cast" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln171_2_cast_fu_1355_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="313" filename="./../hw_library/pool.h" linenumber="171" name="add_ln171" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="add_ln171_fu_1363_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="314" filename="./../hw_library/pool.h" linenumber="171" name="zext_ln171_1" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="zext_ln171_1_fu_1369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="317" filename="./../hw_library/pool.h" linenumber="171" name="tmp_V_s" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_V_s_fu_1380_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="318" filename="./../hw_library/pool.h" linenumber="171" name="tmp_V_17" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="tmp_V_17_fu_1390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="324" filename="./../hw_library/pool.h" linenumber="168" name="outch" contextFuncName="pool&lt;2, 64, 8&gt;" moduleName="pool&lt;2u, 64u, 8u&gt;" rtlName="outch_fu_1374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="91" filename="./../hw_library/fully_connected.h" linenumber="72" name="icmp_ln72" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln72_fu_2679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/fully_connected.h" linenumber="95" name="icmp_ln95" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln95_fu_2692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="100" filename="./../hw_library/fully_connected.h" linenumber="143" name="KER_size_0" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U153" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="101" filename="./../hw_library/fully_connected.h" linenumber="144" name="KER_size_1" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U154" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="102" filename="./../hw_library/fully_connected.h" linenumber="145" name="KER_bound" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_32s_bkb_U155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="109" filename="./../hw_library/fully_connected.h" linenumber="149" name="icmp_ln149" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln149_fu_2731_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="110" filename="./../hw_library/fully_connected.h" linenumber="149" name="i" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="i_fu_2736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="123" filename="./../hw_library/fully_connected.h" linenumber="96" name="tmp_69" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_69_fu_2701_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="127" filename="./../hw_library/fully_connected.h" linenumber="96" name="icmp_ln96" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln96_fu_2742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="128" filename="./../hw_library/fully_connected.h" linenumber="96" name="num_imag" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="num_imag_fu_2747_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="132" filename="./../hw_library/fully_connected.h" linenumber="98" name="A_COL_ITER" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="A_COL_ITER_fu_2757_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="137" filename="./../hw_library/fully_connected.h" linenumber="102" name="zext_ln102" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln102_fu_2768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="138" filename="./../hw_library/fully_connected.h" linenumber="102" name="icmp_ln102" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln102_fu_2772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="139" filename="./../hw_library/fully_connected.h" linenumber="102" name="add_ln102" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln102_fu_2777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="145" filename="./../hw_library/fully_connected.h" linenumber="105" name="icmp_ln105" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln105_fu_2783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="147" filename="./../hw_library/fully_connected.h" linenumber="105" name="j_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="j_5_fu_2789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="150" filename="./../hw_library/fully_connected.h" linenumber="105" name="zext_ln105" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln105_fu_2795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="154" filename="./../hw_library/fully_connected.h" linenumber="108" name="icmp_ln108" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln108_fu_2803_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="157" filename="./../hw_library/fully_connected.h" linenumber="113" name="trunc_ln180_8" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="reg_2671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="158" filename="./../hw_library/fully_connected.h" linenumber="113" name="trunc_ln180_12" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln180_12_fu_2809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="159" filename="./../hw_library/fully_connected.h" linenumber="113" name="zext_ln180_15" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln180_15_fu_2817_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="293" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln68_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln68_5_fu_2852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="294" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln180_6" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="reg_2671" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="295" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln180_11" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln180_11_fu_2813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="296" filename="./../hw_library/fully_connected.h" linenumber="110" name="zext_ln180_14" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln180_14_fu_2888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="440" filename="./../hw_library/fully_connected.h" linenumber="121" name="icmp_ln121" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln121_fu_2923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="441" filename="./../hw_library/fully_connected.h" linenumber="121" name="add_ln121" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln121_fu_2928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="44" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="444" filename="./../hw_library/fully_connected.h" linenumber="121" name="ib" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="ib_fu_2934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="446" filename="./../hw_library/fully_connected.h" linenumber="124" name="icmp_ln124" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln124_fu_2940_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="447" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln127_fu_3324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="448" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127_9" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln127_9_fu_2946_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="449" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127_10" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln127_10_fu_2954_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="450" filename="./../hw_library/fully_connected.h" linenumber="124" name="trunc_ln124" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln124_fu_2962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="451" filename="./../hw_library/fully_connected.h" linenumber="124" name="sext_ln215_242_cast" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="sext_ln215_242_cast_fu_2966_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="455" filename="./../hw_library/fully_connected.h" linenumber="127" name="zext_ln215" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln215_fu_3010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="456" filename="./../hw_library/fully_connected.h" linenumber="127" name="zext_ln215_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln215_5_fu_2974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="489" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln215" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln215_fu_2978_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="490" filename="./../hw_library/fully_connected.h" linenumber="127" name="sext_ln215_242" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="sext_ln215_242_fu_2984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="527" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U172" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="532" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_88" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U156" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="537" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_89" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U173" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="542" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_90" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U157" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="547" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_91" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U174" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="552" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_92" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U158" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="557" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_93" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U175" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="562" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_94" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U159" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="567" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_95" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U176" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="572" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_96" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U160" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="577" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_97" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U177" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="582" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_98" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U161" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="587" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_99" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="592" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_100" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U162" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="597" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_101" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U179" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="602" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_102" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U163" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="607" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_103" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U180" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="612" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_104" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U164" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="617" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_105" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U181" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="622" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_106" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U165" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="627" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_107" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U182" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="632" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_108" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U166" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="637" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_109" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U183" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="642" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_110" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U167" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="647" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_111" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U184" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="652" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_112" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U168" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="657" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_113" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="662" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_114" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U169" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="667" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_115" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="672" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_116" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U170" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="677" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_117" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U187" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="682" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_118" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mul_mul_2iS_U171" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="683" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U172" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="684" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_88" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U173" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="685" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_89" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_89_fu_3258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="686" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_90" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U174" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="687" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_91" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U175" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="688" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_92" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_92_fu_3266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="689" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_93" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_93_fu_3270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="690" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_94" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U176" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="691" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_95" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U177" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="692" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_96" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_96_fu_3275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="693" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_97" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U178" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="694" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_98" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U179" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="695" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_99" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_99_fu_3279_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="696" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_100" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_100_fu_3283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="697" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_101" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_101_fu_3289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="698" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_102" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U180" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="699" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_103" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U181" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="700" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_104" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_104_fu_3262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="701" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_105" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U182" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="702" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_106" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U183" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="703" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_107" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_107_fu_3295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="704" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_108" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_108_fu_3299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="705" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_109" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U184" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="706" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_110" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="707" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_111" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_111_fu_3304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="708" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_112" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="709" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_113" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="cifar_10_mac_mula3i2_U187" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="710" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_114" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_114_fu_3308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="711" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_115" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_115_fu_3312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="712" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_116" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_116_fu_3318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="713" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_117" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_117_fu_3331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="714" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_118" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln700_118_fu_3335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="716" filename="./../hw_library/fully_connected.h" linenumber="124" name="ic" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="ic_fu_3004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="717" filename="./../hw_library/fully_connected.h" linenumber="124" name="icmp_ln124_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln124_5_fu_3033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="720" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_20" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_20_fu_3357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="721" filename="./../hw_library/fully_connected.h" linenumber="130" name="sub_ln1371" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="sub_ln1371_fu_3341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="722" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_72" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_72_reg_4704" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="723" filename="./../hw_library/fully_connected.h" linenumber="130" name="zext_ln1371" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln1371_fu_3364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="724" filename="./../hw_library/fully_connected.h" linenumber="130" name="sub_ln1371_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="sub_ln1371_5_fu_3367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="725" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_73" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_73_fu_3373_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="726" filename="./../hw_library/fully_connected.h" linenumber="130" name="zext_ln1371_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln1371_5_fu_3382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="727" filename="./../hw_library/fully_connected.h" linenumber="130" name="output_data" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="output_data_fu_3386_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="728" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_V_349" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_V_349_fu_3394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="744" filename="./../hw_library/fully_connected.h" linenumber="75" name="mul_ln75" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="mul_ln75_fu_2714_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="745" filename="./../hw_library/fully_connected.h" linenumber="75" name="mul_ln75_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="mul_ln75_5_fu_3399_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="753" filename="./../hw_library/fully_connected.h" linenumber="78" name="zext_ln78" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln78_fu_3409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="754" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln82_5_fu_3413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="755" filename="./../hw_library/fully_connected.h" linenumber="78" name="icmp_ln78" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln78_fu_3418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="756" filename="./../hw_library/fully_connected.h" linenumber="78" name="add_ln78" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="add_ln78_fu_3424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="759" filename="./../hw_library/fully_connected.h" linenumber="78" name="i_10" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="i_10_fu_3430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="761" filename="./../hw_library/fully_connected.h" linenumber="79" name="icmp_ln79" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln79_fu_3436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="762" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln78_fu_3442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="763" filename="./../hw_library/fully_connected.h" linenumber="78" name="zext_ln78_5" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln78_5_fu_3451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="764" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78_9" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln78_9_fu_3455_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="765" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82_6" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln82_6_fu_3463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="766" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78_10" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="select_ln78_10_fu_3468_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="767" filename="./../hw_library/fully_connected.h" linenumber="79" name="zext_ln79" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln79_fu_3476_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="770" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="icmp_ln82_fu_3480_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="771" filename="./../hw_library/fully_connected.h" linenumber="82" name="and_ln82" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="and_ln82_fu_3485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="774" filename="./../hw_library/fully_connected.h" linenumber="89" name="trunc_ln180_4" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="reg_2675" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="775" filename="./../hw_library/fully_connected.h" linenumber="89" name="trunc_ln180_10" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln180_10_fu_3491_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="776" filename="./../hw_library/fully_connected.h" linenumber="89" name="tmp_71" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_71_fu_3505_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="777" filename="./../hw_library/fully_connected.h" linenumber="89" name="zext_ln180_16" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln180_16_fu_3511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="911" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln68" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln68_fu_3547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="912" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln180_s" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="reg_2675" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="913" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln180" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="trunc_ln180_fu_3495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="914" filename="./../hw_library/fully_connected.h" linenumber="84" name="tmp_70" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="tmp_70_fu_3583_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="915" filename="./../hw_library/fully_connected.h" linenumber="84" name="zext_ln180" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="zext_ln180_fu_3589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="1050" filename="./../hw_library/fully_connected.h" linenumber="79" name="j" contextFuncName="FC&lt;1, 1024, 64&gt;" moduleName="FC&lt;1u, 1024u, 64u&gt;" rtlName="j_fu_3499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="59" filename="./../hw_library/fully_connected.h" linenumber="72" name="icmp_ln72" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln72_fu_1497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="64" filename="./../hw_library/fully_connected.h" linenumber="95" name="icmp_ln95" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln95_fu_1510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="68" filename="./../hw_library/fully_connected.h" linenumber="143" name="KER_size_0" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_32s_bkb_U190" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="69" filename="./../hw_library/fully_connected.h" linenumber="144" name="KER_size_1" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_32s_bkb_U191" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="70" filename="./../hw_library/fully_connected.h" linenumber="145" name="KER_bound" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_32s_bkb_U192" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="77" filename="./../hw_library/fully_connected.h" linenumber="149" name="icmp_ln149" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln149_fu_1549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="78" filename="./../hw_library/fully_connected.h" linenumber="149" name="i" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="i_fu_1554_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="91" filename="./../hw_library/fully_connected.h" linenumber="96" name="tmp_64" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_64_fu_1519_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="95" filename="./../hw_library/fully_connected.h" linenumber="96" name="icmp_ln96" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln96_fu_1560_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="96" filename="./../hw_library/fully_connected.h" linenumber="96" name="num_imag" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="num_imag_fu_1565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="100" filename="./../hw_library/fully_connected.h" linenumber="98" name="A_COL_ITER" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="A_COL_ITER_fu_1575_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="105" filename="./../hw_library/fully_connected.h" linenumber="102" name="zext_ln102" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln102_fu_1586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="106" filename="./../hw_library/fully_connected.h" linenumber="102" name="icmp_ln102" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln102_fu_1590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="107" filename="./../hw_library/fully_connected.h" linenumber="102" name="add_ln102" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln102_fu_1595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="113" filename="./../hw_library/fully_connected.h" linenumber="105" name="icmp_ln105" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln105_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="115" filename="./../hw_library/fully_connected.h" linenumber="105" name="j_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="j_4_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="118" filename="./../hw_library/fully_connected.h" linenumber="105" name="zext_ln105" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln105_fu_1613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="122" filename="./../hw_library/fully_connected.h" linenumber="108" name="icmp_ln108" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln108_fu_1621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="125" filename="./../hw_library/fully_connected.h" linenumber="113" name="trunc_ln180_3" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="reg_1489" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="126" filename="./../hw_library/fully_connected.h" linenumber="113" name="trunc_ln180_9" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln180_9_fu_1627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="127" filename="./../hw_library/fully_connected.h" linenumber="113" name="zext_ln180_12" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln180_12_fu_1635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="197" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln68_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln68_4_fu_1654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="198" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln180_2" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="reg_1489" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="199" filename="./../hw_library/fully_connected.h" linenumber="110" name="trunc_ln180_8" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln180_8_fu_1631_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="200" filename="./../hw_library/fully_connected.h" linenumber="110" name="zext_ln180_11" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln180_11_fu_1674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="280" filename="./../hw_library/fully_connected.h" linenumber="121" name="icmp_ln121" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln121_fu_1693_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="281" filename="./../hw_library/fully_connected.h" linenumber="121" name="add_ln121" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln121_fu_1698_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="41" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="284" filename="./../hw_library/fully_connected.h" linenumber="121" name="ib" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="ib_fu_1704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="286" filename="./../hw_library/fully_connected.h" linenumber="124" name="icmp_ln124" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln124_fu_1710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="287" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln127_fu_1916_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="288" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127_7" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln127_7_fu_1716_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="289" filename="./../hw_library/fully_connected.h" linenumber="127" name="select_ln127_8" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln127_8_fu_1724_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="290" filename="./../hw_library/fully_connected.h" linenumber="124" name="trunc_ln124" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln124_fu_1732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="291" filename="./../hw_library/fully_connected.h" linenumber="124" name="sext_ln215_179_cast" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="sext_ln215_179_cast_fu_1736_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="295" filename="./../hw_library/fully_connected.h" linenumber="127" name="zext_ln215" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln215_fu_1768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="296" filename="./../hw_library/fully_connected.h" linenumber="127" name="zext_ln215_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln215_4_fu_1744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="313" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln215" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln215_fu_1748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="314" filename="./../hw_library/fully_connected.h" linenumber="127" name="sext_ln215_179" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="sext_ln215_179_fu_1754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="335" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U197" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="340" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_73" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U193" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="345" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_74" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="350" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_75" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U194" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="355" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_76" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U205" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="360" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_77" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U199" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="365" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="370" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_79" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U200" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="375" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_80" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="380" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_81" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U195" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="385" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_82" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U202" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="390" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_83" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U196" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="395" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_84" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U207" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="400" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_85" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U203" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="405" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_86" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U208" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="410" filename="./../hw_library/fully_connected.h" linenumber="127" name="mul_ln1352_87" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mul_mul_2iS_U204" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="411" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U197" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="412" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_73" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U198" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="413" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_74" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_74_fu_1888_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="414" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_75" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U205" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="415" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_76" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U206" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="416" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_77" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_77_fu_1892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="417" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_78_fu_1896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="418" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_79" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U201" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="419" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_80" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U202" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="420" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_81" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_81_fu_1902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="421" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_82" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U207" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="422" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_83" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="cifar_10_mac_mula3i2_U208" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="423" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_84" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_84_fu_1906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="424" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_85" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_85_fu_1910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="425" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_86" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_86_fu_1923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="426" filename="./../hw_library/fully_connected.h" linenumber="127" name="add_ln700_87" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln700_87_fu_1927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="428" filename="./../hw_library/fully_connected.h" linenumber="124" name="ic" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="ic_fu_1762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="429" filename="./../hw_library/fully_connected.h" linenumber="124" name="icmp_ln124_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln124_4_fu_1775_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="432" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_19" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_19_fu_1949_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="433" filename="./../hw_library/fully_connected.h" linenumber="130" name="sub_ln1371" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="sub_ln1371_fu_1933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="434" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_67" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_67_reg_2810" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="435" filename="./../hw_library/fully_connected.h" linenumber="130" name="zext_ln1371" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln1371_fu_1956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="436" filename="./../hw_library/fully_connected.h" linenumber="130" name="sub_ln1371_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="sub_ln1371_4_fu_1959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="437" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_68" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_68_fu_1965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="438" filename="./../hw_library/fully_connected.h" linenumber="130" name="zext_ln1371_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln1371_4_fu_1974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="439" filename="./../hw_library/fully_connected.h" linenumber="130" name="output_data" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="output_data_fu_1978_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="440" filename="./../hw_library/fully_connected.h" linenumber="130" name="tmp_V_327" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_V_327_fu_1986_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="456" filename="./../hw_library/fully_connected.h" linenumber="75" name="mul_ln75" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="mul_ln75_fu_1532_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="457" filename="./../hw_library/fully_connected.h" linenumber="75" name="mul_ln75_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="mul_ln75_4_fu_1991_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="465" filename="./../hw_library/fully_connected.h" linenumber="78" name="zext_ln78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln78_fu_2001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="466" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln82_4_fu_2005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="467" filename="./../hw_library/fully_connected.h" linenumber="78" name="icmp_ln78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln78_fu_2010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="468" filename="./../hw_library/fully_connected.h" linenumber="78" name="add_ln78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="add_ln78_fu_2016_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="471" filename="./../hw_library/fully_connected.h" linenumber="78" name="i_9" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="i_9_fu_2022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="473" filename="./../hw_library/fully_connected.h" linenumber="79" name="icmp_ln79" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln79_fu_2028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="474" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln78_fu_2034_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="475" filename="./../hw_library/fully_connected.h" linenumber="78" name="zext_ln78_4" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln78_4_fu_2043_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="476" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78_7" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln78_7_fu_2047_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="477" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82_5" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln82_5_fu_2055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="478" filename="./../hw_library/fully_connected.h" linenumber="78" name="select_ln78_8" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="select_ln78_8_fu_2060_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="479" filename="./../hw_library/fully_connected.h" linenumber="79" name="zext_ln79" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln79_fu_2068_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="482" filename="./../hw_library/fully_connected.h" linenumber="82" name="icmp_ln82" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="icmp_ln82_fu_2072_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="483" filename="./../hw_library/fully_connected.h" linenumber="82" name="and_ln82" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="and_ln82_fu_2077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="486" filename="./../hw_library/fully_connected.h" linenumber="89" name="trunc_ln180_1" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="reg_1493" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="487" filename="./../hw_library/fully_connected.h" linenumber="89" name="trunc_ln180_7" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln180_7_fu_2083_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="488" filename="./../hw_library/fully_connected.h" linenumber="89" name="tmp_66" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_66_fu_2097_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="489" filename="./../hw_library/fully_connected.h" linenumber="89" name="zext_ln180_13" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln180_13_fu_2103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="559" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln68" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln68_fu_2123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="560" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln180_s" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="reg_1493" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="561" filename="./../hw_library/fully_connected.h" linenumber="84" name="trunc_ln180" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="trunc_ln180_fu_2087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="562" filename="./../hw_library/fully_connected.h" linenumber="84" name="tmp_65" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="tmp_65_fu_2143_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="563" filename="./../hw_library/fully_connected.h" linenumber="84" name="zext_ln180" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="zext_ln180_fu_2149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="634" filename="./../hw_library/fully_connected.h" linenumber="79" name="j" contextFuncName="FC&lt;1, 64, 10&gt;" moduleName="FC&lt;1u, 64u, 10u&gt;" rtlName="j_fu_2091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="22" filename="./../hw_library/axi_dma_master.h" linenumber="50" name="icmp_ln50" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="icmp_ln50_fu_112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="26" filename="./../hw_library/axi_dma_master.h" linenumber="67" name="KER_size_0" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U213" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="27" filename="./../hw_library/axi_dma_master.h" linenumber="68" name="KER_size_1" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U215" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="28" filename="./../hw_library/axi_dma_master.h" linenumber="69" name="KER_bound" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U216" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="32" filename="./../hw_library/axi_dma_master.h" linenumber="77" name="add_ln77" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="add_ln77_fu_136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="36" filename="./../hw_library/axi_dma_master.h" linenumber="74" name="icmp_ln74" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="icmp_ln74_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="37" filename="./../hw_library/axi_dma_master.h" linenumber="74" name="i_12" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="i_12_fu_146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="43" filename="./../hw_library/axi_dma_master.h" linenumber="77" name="tmp_last_1" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_last_1_fu_152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="52" filename="./../hw_library/axi_dma_master.h" linenumber="51" name="OFM_size_0" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U214" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="53" filename="./../hw_library/axi_dma_master.h" linenumber="52" name="OFM_size_1" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U217" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="54" filename="./../hw_library/axi_dma_master.h" linenumber="53" name="OFM_bound" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="cifar_10_mul_32s_bkb_U218" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="58" filename="./../hw_library/axi_dma_master.h" linenumber="61" name="add_ln61" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="add_ln61_fu_166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="62" filename="./../hw_library/axi_dma_master.h" linenumber="58" name="icmp_ln58" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="icmp_ln58_fu_171_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="63" filename="./../hw_library/axi_dma_master.h" linenumber="58" name="i" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="i_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
<item  id="69" filename="./../hw_library/axi_dma_master.h" linenumber="61" name="tmp_last" contextFuncName="AXI_DMA_MASTER" moduleName="AXI_DMA_MASTER" rtlName="tmp_last_fu_182_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="283" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_0_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_0_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="286" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_1_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_1_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="289" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_2_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_2_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="292" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_3_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_3_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="295" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_4_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_4_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="298" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_5_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_5_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="301" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_6_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_6_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="304" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_7_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_7_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="307" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_8_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_8_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="310" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_9_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_9_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="313" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_10_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_10_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="316" filename="CIFAR_10_wrapper.cpp" linenumber="13" name="connect_11_V_V" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="connect_11_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="322" filename="CIFAR_10_wrapper.cpp" linenumber="31" name="_ln31" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="AXI_DMA_SLAVE_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="323" filename="CIFAR_10_wrapper.cpp" linenumber="32" name="_ln32" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SCIG_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="324" filename="CIFAR_10_wrapper.cpp" linenumber="33" name="_ln33" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SMM_1u_75u_32u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="325" filename="CIFAR_10_wrapper.cpp" linenumber="34" name="_ln34" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="pool_2u_32u_32u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="326" filename="CIFAR_10_wrapper.cpp" linenumber="35" name="_ln35" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SCIG_2_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="327" filename="CIFAR_10_wrapper.cpp" linenumber="36" name="_ln36" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SMM_1u_800u_32u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="328" filename="CIFAR_10_wrapper.cpp" linenumber="37" name="_ln37" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="pool_2u_32u_16u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="329" filename="CIFAR_10_wrapper.cpp" linenumber="38" name="_ln38" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SCIG_1_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="330" filename="CIFAR_10_wrapper.cpp" linenumber="39" name="_ln39" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="SMM_1u_800u_64u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="331" filename="CIFAR_10_wrapper.cpp" linenumber="40" name="_ln40" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="pool_2u_64u_8u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="332" filename="CIFAR_10_wrapper.cpp" linenumber="41" name="_ln41" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="FC_1u_1024u_64u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="333" filename="CIFAR_10_wrapper.cpp" linenumber="42" name="_ln42" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="FC_1u_64u_10u_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<item  id="334" filename="CIFAR_10_wrapper.cpp" linenumber="43" name="_ln43" contextFuncName="cifar_10" moduleName="cifar_10" rtlName="AXI_DMA_MASTER_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\bilal\Desktop\School\Projects\FPGAHardware\PYNQ-Classification-master\hw\script_design_flow\CIFAR_10_wrapper"><\/item>
<\/annotationInfo>
</annotationInfo>
