/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [18:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [15:0] celloutsig_0_24z;
  wire [17:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [42:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [19:0] celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_92z;
  reg [7:0] celloutsig_0_93z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_5z[10:7];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 19'h00000;
    else _01_ <= { celloutsig_0_6z[9:5], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_0z = ! in_data[48:41];
  assign celloutsig_0_55z = ! celloutsig_0_28z[11:4];
  assign celloutsig_0_7z = ! { celloutsig_0_1z[3:1], celloutsig_0_3z };
  assign celloutsig_0_8z = ! { celloutsig_0_5z[29:21], celloutsig_0_2z };
  assign celloutsig_1_0z = ! in_data[103:97];
  assign celloutsig_1_4z = ! { celloutsig_1_2z[11:7], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ! celloutsig_1_3z[10:1];
  assign celloutsig_1_10z = ! celloutsig_1_8z;
  assign celloutsig_1_13z = ! celloutsig_1_5z[5:0];
  assign celloutsig_1_15z = ! { celloutsig_1_9z[8], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_16z = ! { celloutsig_1_9z[9:3], celloutsig_1_4z };
  assign celloutsig_1_17z = ! celloutsig_1_6z[2:0];
  assign celloutsig_1_18z = ! { celloutsig_1_14z[7:6], celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_16z };
  assign celloutsig_0_12z = ! { in_data[84:75], celloutsig_0_4z, celloutsig_0_9z, _00_, celloutsig_0_8z };
  assign celloutsig_0_2z = ! { celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_21z = ! { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_29z = ! celloutsig_0_13z[4:2];
  assign celloutsig_0_3z = ! in_data[74:72];
  assign celloutsig_0_32z = ! { in_data[94:74], celloutsig_0_13z };
  assign celloutsig_0_39z = ! { celloutsig_0_5z[37:33], celloutsig_0_34z };
  assign celloutsig_0_4z = ! { in_data[66:51], celloutsig_0_3z };
  assign celloutsig_0_5z = - { in_data[88:49], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_6z = - in_data[18:7];
  assign celloutsig_0_83z = - { celloutsig_0_19z[2], celloutsig_0_32z, celloutsig_0_29z, celloutsig_0_55z, celloutsig_0_24z };
  assign celloutsig_0_9z = - celloutsig_0_5z[13:2];
  assign celloutsig_0_92z = - { celloutsig_0_83z[19:3], celloutsig_0_4z };
  assign celloutsig_1_1z = - in_data[137:126];
  assign celloutsig_1_2z = - { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = - { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = - celloutsig_1_3z[8:2];
  assign celloutsig_1_6z = - celloutsig_1_2z[11:6];
  assign celloutsig_1_8z = - { celloutsig_1_1z[5:2], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_9z = - { celloutsig_1_3z[10:3], celloutsig_1_1z };
  assign celloutsig_1_11z = - celloutsig_1_3z[8:3];
  assign celloutsig_1_14z = - { celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_1_19z = - { celloutsig_1_1z[3:2], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_15z };
  assign celloutsig_0_1z = - in_data[58:55];
  assign celloutsig_0_13z = - { in_data[28:23], celloutsig_0_0z };
  assign celloutsig_0_19z = - _01_[15:13];
  assign celloutsig_0_24z = - { celloutsig_0_5z[37:36], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_28z = - { celloutsig_0_5z[42:26], celloutsig_0_0z };
  assign celloutsig_0_34z = - { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_29z };
  always_latch
    if (clkin_data[32]) celloutsig_0_93z = 8'h00;
    else if (clkin_data[64]) celloutsig_0_93z = { in_data[48:42], celloutsig_0_39z };
  assign { out_data[128], out_data[107:96], out_data[49:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_92z, celloutsig_0_93z };
endmodule
