INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_111111111111111/project_8/project_8.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_111111111111111/project_8/project_8.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_111111111111111/project_8/project_8.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
