
*** Running vivado
    with args -log lab5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab5.tcl -notrace
Command: synth_design -top lab5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1796
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:82]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
	Parameter num bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
	Parameter num bound to: 99999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (1#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
	Parameter ending bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
	Parameter ending bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
INFO: [Synth 8-6157] synthesizing module 'ring' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [Synth 8-6090] variable 'an' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ring' (3#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [Synth 8-567] referenced signal 'Q1' should be on the sensitivity list [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:97]
WARNING: [Synth 8-567] referenced signal 'Q0' should be on the sensitivity list [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:97]
INFO: [Synth 8-6155] done synthesizing module 'lab5' (4#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1025.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]
Finished Parsing XDC File [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1025.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1025.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log lab5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source lab5.tcl -notrace
Command: synth_design -top lab5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:82]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
	Parameter num bound to: 99999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
	Parameter num bound to: 99999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (1#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
	Parameter ending bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
	Parameter ending bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:57]
INFO: [Synth 8-6157] synthesizing module 'ring' [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [Synth 8-6090] variable 'an' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:50]
INFO: [Synth 8-6155] done synthesizing module 'ring' (3#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [Synth 8-567] referenced signal 'Q1' should be on the sensitivity list [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:97]
WARNING: [Synth 8-567] referenced signal 'Q0' should be on the sensitivity list [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:97]
INFO: [Synth 8-6155] done synthesizing module 'lab5' (4#1) [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/sources_1/new/lab5.v:82]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1024.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1024.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]
Finished Parsing XDC File [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/l/Desktop/lab5/lab5/lab5/lab5.srcs/constrs_1/new/lab5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1045.164 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     4|
|4     |LUT3   |     2|
|5     |LUT4   |    15|
|6     |LUT5   |     4|
|7     |LUT6   |     8|
|8     |FDCE   |     8|
|9     |FDRE   |    51|
|10    |IBUF   |     2|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1045.164 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1045.164 ; gain = 20.680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1051.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1051.551 ; gain = 27.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/l/Desktop/lab5/lab5/lab5/lab5.runs/synth_1/lab5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5_utilization_synth.rpt -pb lab5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 29 21:00:22 2021...
