Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/kevinlim/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/kevinlim/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/kevinlim/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/34-openroad-cts/serdes_8bit.odb'…
Reading design constraints file at '/nix/store/dygnx4pddrv785rmrg7jb5gks9z6hrx7-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 66 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.014 |   0.000 | _450_/D
    final |       0 |      88 |            0 |   0.110 |   0.000 | _419_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 88 hold buffers.
Placement Analysis
---------------------------------
total displacement        718.1 u
average displacement        1.2 u
max displacement           19.3 u
original HPWL            5101.3 u
legalized HPWL           5963.2 u
delta HPWL                   17 %

[INFO DPL-0020] Mirrored 163 instances
[INFO DPL-0021] HPWL before            5963.2 u
[INFO DPL-0022] HPWL after             5607.9 u
[INFO DPL-0023] HPWL delta               -6.0 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                62     232.72
  Tap cell                                 99     123.87
  Clock buffer                             13     274.01
  Timing Repair Buffer                    119    1028.49
  Inverter                                 10      37.54
  Clock inverter                            3      42.54
  Sequential cell                          85    1669.10
  Multi-Input combinational cell          198    1582.77
  Total                                   589    4991.04
Writing OpenROAD database to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/36-openroad-resizertimingpostcts/serdes_8bit.odb'…
Writing netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/36-openroad-resizertimingpostcts/serdes_8bit.nl.v'…
Writing powered netlist to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/36-openroad-resizertimingpostcts/serdes_8bit.pnl.v'…
Writing layout to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/36-openroad-resizertimingpostcts/serdes_8bit.def'…
Writing timing constraints to '/home/kevinlim/rtl/serdes/backend/runs/RUN_2026-01-28_17-21-54/36-openroad-resizertimingpostcts/serdes_8bit.sdc'…
