INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hrwrd/Desktop/Tlc/Tlc.srcs/sources_1/new/Tlc_d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hrwrd/Desktop/Tlc/Tlc.srcs/sim_1/new/tlc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_control_tb
