(edif CGROM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 4 15 16 26 39)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure CGROM.ngc CGROM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB18E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<3:0>") 4)
              (direction INPUT))
          )
      )
    )
  )

  (library CGROM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell CGROM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<8:0>") 9)
              (direction INPUT))
            (port (array (rename douta "douta<7:0>") 8)
              (direction OUTPUT))
            (designator "7a100tcsg324-1")
            (property TYPE (string "CGROM") (owner "Xilinx"))
            (property BUS_INFO (string "9:INPUT:addra<8:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:douta<7:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.6") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "CGROM,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "CGROM,blk_mem_gen_v7_3,{c_addra_width=9,c_addrb_width=9,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_0/tmp/_cg/,c_enable_32bit_address=0,c_family=artix7,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=CGROM.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=512,c_read_depth_b=512,c_read_width_a=8,c_read_width_b=8,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=1,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=512,c_write_depth_b=512,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=8,c_write_width_b=8,c_xdevicefamily=artix7}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "CGROM_CGROM") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000000030300010200020102000001020302010203020102010200030300") (owner "Xilinx"))
              (property INIT_01 (string "0000000001020102010201020102010201030302010201020003030000010200") (owner "Xilinx"))
              (property INIT_02 (string "0000000001030300010201020102010201030300010201020102010201030300") (owner "Xilinx"))
              (property INIT_03 (string "0000000000030300010201020102000001020000010200000102010200030300") (owner "Xilinx"))
              (property INIT_04 (string "0000000001030200010203000102010201020102010201020102030001030200") (owner "Xilinx"))
              (property INIT_05 (string "0000000001030302010200000102000001030200010200000102000001030302") (owner "Xilinx"))
              (property INIT_06 (string "0000000001020000010200000102000001030200010200000102000001030302") (owner "Xilinx"))
              (property INIT_07 (string "0000000000030300010201020102010201020302010200000102010200030300") (owner "Xilinx"))
              (property INIT_08 (string "0000000001020102010201020102010201030302010201020102010201020102") (owner "Xilinx"))
              (property INIT_09 (string "0000000000030300000102000001020000010200000102000001020000030300") (owner "Xilinx"))
              (property INIT_0A (string "0000000000030200010203000000030000000300000003000000030000010302") (owner "Xilinx"))
              (property INIT_0B (string "0000000001020102010203000103020001030000010302000102030001020102") (owner "Xilinx"))
              (property INIT_0C (string "0000000001030302010200000102000001020000010200000102000001020000") (owner "Xilinx"))
              (property INIT_0D (string "0000000001020003010200030102000301020203010303030103010301020003") (owner "Xilinx"))
              (property INIT_0E (string "0000000001020102010201020102030201030302010303020103010201020102") (owner "Xilinx"))
              (property INIT_0F (string "0000000000030300010201020102010201020102010201020102010200030300") (owner "Xilinx"))
              (property INIT_10 (string "0000000001020000010200000102000001030300010201020102010201030300") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000302000303000102010201020102010201020102010200030300") (owner "Xilinx"))
              (property INIT_12 (string "0000000001020102010203000103020001030300010201020102010201030300") (owner "Xilinx"))
              (property INIT_13 (string "0000000000030300010201020000010200030300010200000102010200030300") (owner "Xilinx"))
              (property INIT_14 (string "0000000000010200000102000001020000010200000102000001020001030302") (owner "Xilinx"))
              (property INIT_15 (string "0000000000030300010201020102010201020102010201020102010201020102") (owner "Xilinx"))
              (property INIT_16 (string "0000000000010200000303000102010201020102010201020102010201020102") (owner "Xilinx"))
              (property INIT_17 (string "0000000001020003010301030103030301020203010200030102000301020003") (owner "Xilinx"))
              (property INIT_18 (string "0000000001020102010201020003030000010200000303000102010201020102") (owner "Xilinx"))
              (property INIT_19 (string "0000000000010200000102000001020000030300010201020102010201020102") (owner "Xilinx"))
              (property INIT_1A (string "0000000001030302010200000003000000010200000003000000010201030302") (owner "Xilinx"))
              (property INIT_1B (string "0000000000030300000300000003000000030000000300000003000000030300") (owner "Xilinx"))
              (property INIT_1C (string "0000000000010200000303000103030200010200000102000001020000010200") (owner "Xilinx"))
              (property INIT_1D (string "0000000000030300000003000000030000000300000003000000030000030300") (owner "Xilinx"))
              (property INIT_1E (string "0001020000010200000102000001020001030302000303000001020000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000010000000300000103030301030303000300000001000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000010200000000000000000000010200000102000001020000010200") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000010201020102010201020102") (owner "Xilinx"))
              (property INIT_23 (string "0000000001020102010201020303030301020102030303030102010201020102") (owner "Xilinx"))
              (property INIT_24 (string "0000000000010200010303000000010200030300010200000003030200010200") (owner "Xilinx"))
              (property INIT_25 (string "0000000001000102010201020003000000010200000003000102010201020002") (owner "Xilinx"))
              (property INIT_26 (string "0000000000030303010201020102010300030200000303000102010200030300") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000102000000030000000102") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000300000102000003000000030000000300000001020000000300") (owner "Xilinx"))
              (property INIT_29 (string "0000000000030000000102000000030000000300000003000001020000030000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000010201020003030003030303000303000102010200000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000102000001020001030302000102000001020000000000") (owner "Xilinx"))
              (property INIT_2C (string "0003000000010200000102000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000001030302000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000010200000102000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000001020000000300000001020000000300000001020000000300000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000030300010201020102010201030102010203020102010200030300") (owner "Xilinx"))
              (property INIT_31 (string "0000000001030302000102000001020000010200000302000001020000010200") (owner "Xilinx"))
              (property INIT_32 (string "0000000001030302010200000003000000000300000001020102010200030300") (owner "Xilinx"))
              (property INIT_33 (string "0000000000030300010201020000010200010300000001020102010200030300") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000102000001020103030301020102000103020000030200000102") (owner "Xilinx"))
              (property INIT_35 (string "0000000000030300010201020000010200000102010303000102000001030302") (owner "Xilinx"))
              (property INIT_36 (string "0000000000030300010201020102010201030300010200000102010200030300") (owner "Xilinx"))
              (property INIT_37 (string "0000000000010200000102000001020000010200000003000102010201030302") (owner "Xilinx"))
              (property INIT_38 (string "0000000000030300010201020102010200030300010201020102010200030300") (owner "Xilinx"))
              (property INIT_39 (string "0000000000030300010201020000010200030302010201020102010200030300") (owner "Xilinx"))
              (property INIT_3A (string "0000000001020102010201020102010201030302010201020003030000010200") (owner "Xilinx"))
              (property INIT_3B (string "0000000001030300010201020102010201030300010201020102010201030300") (owner "Xilinx"))
              (property INIT_3C (string "0000000000030300010201020102000001020000010200000102010200030300") (owner "Xilinx"))
              (property INIT_3D (string "0000000001030200010203000102010201020102010201020102030001030200") (owner "Xilinx"))
              (property INIT_3E (string "0000000001030302010200000102000001030200010200000102000001030302") (owner "Xilinx"))
              (property INIT_3F (string "0000000001020000010200000102000001030200010200000102000001030302") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 18) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 18) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 18) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 18) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOADO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOADO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOBDO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOBDO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOBDO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOBDO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design CGROM
    (cellRef CGROM
      (libraryRef CGROM_lib)
    )
    (property PART (string "7a100tcsg324-1") (owner "Xilinx"))
  )
)

