{"abstract":[{"text":"A ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" variable.","type":"text"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/variable(name:)"],"traits":[{"interfaceLanguage":"swift"}]}],"metadata":{"title":"TransitionCondition.variable(name:)","role":"symbol","externalID":"s:12VHDLMachines19TransitionConditionO8variableyAC11VHDLParsing12VariableNameV_tcACmF","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"variable","kind":"identifier"},{"kind":"text","text":"("},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":")"}],"symbolKind":"case","modules":[{"name":"VHDLMachines"}],"roleHeading":"Case"},"schemaVersion":{"minor":3,"major":0,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"variable","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier"},{"text":")","kind":"text"}],"languages":["swift"],"platforms":["Linux"]}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/variable(name:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/variable(name:)":{"role":"symbol","kind":"symbol","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"variable","kind":"identifier"},{"text":"(","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","kind":"typeIdentifier","text":"VariableName"},{"kind":"text","text":")"}],"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/variable(name:)","type":"topic","abstract":[{"text":"A ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" variable.","type":"text"}],"title":"TransitionCondition.variable(name:)","url":"\/documentation\/vhdlmachines\/transitioncondition\/variable(name:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]}}}