Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Mon Jan 25 19:27:40 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc2_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc2_1_reg/CK (DFF_X1)                               0.00 #     0.00 r
  ALUsrc2_1_reg/Q (DFF_X1)                                0.11       0.11 r
  EX_STAGE/ALUsrc2_1 (EXECUTE_abs)                        0.00       0.11 r
  EX_STAGE/U39/Z (MUX2_X1)                                0.09       0.20 f
  EX_STAGE/ALU_DP/B[0] (ALU_abs)                          0.00       0.20 f
  EX_STAGE/ALU_DP/ADD/B[0] (ADDER_N64_1)                  0.00       0.20 f
  EX_STAGE/ALU_DP/ADD/add_14/B[0] (ADDER_N64_1_DW01_add_1)
                                                          0.00       0.20 f
  EX_STAGE/ALU_DP/ADD/add_14/U710/ZN (NAND2_X1)           0.05       0.24 r
  EX_STAGE/ALU_DP/ADD/add_14/U686/ZN (OAI21_X1)           0.04       0.28 f
  EX_STAGE/ALU_DP/ADD/add_14/U538/ZN (AOI21_X1)           0.04       0.32 r
  EX_STAGE/ALU_DP/ADD/add_14/U725/ZN (OAI21_X1)           0.03       0.36 f
  EX_STAGE/ALU_DP/ADD/add_14/U501/ZN (AOI21_X1)           0.04       0.40 r
  EX_STAGE/ALU_DP/ADD/add_14/U709/ZN (OAI21_X1)           0.03       0.43 f
  EX_STAGE/ALU_DP/ADD/add_14/U539/ZN (AOI21_X1)           0.04       0.47 r
  EX_STAGE/ALU_DP/ADD/add_14/U758/ZN (OAI21_X1)           0.03       0.50 f
  EX_STAGE/ALU_DP/ADD/add_14/U678/ZN (AOI21_X1)           0.04       0.55 r
  EX_STAGE/ALU_DP/ADD/add_14/U751/ZN (OAI21_X1)           0.03       0.58 f
  EX_STAGE/ALU_DP/ADD/add_14/U749/ZN (AOI21_X1)           0.04       0.62 r
  EX_STAGE/ALU_DP/ADD/add_14/U748/ZN (OAI21_X1)           0.03       0.65 f
  EX_STAGE/ALU_DP/ADD/add_14/U724/ZN (AOI21_X1)           0.04       0.70 r
  EX_STAGE/ALU_DP/ADD/add_14/U723/ZN (OAI21_X1)           0.03       0.73 f
  EX_STAGE/ALU_DP/ADD/add_14/U393/ZN (AOI21_X1)           0.04       0.77 r
  EX_STAGE/ALU_DP/ADD/add_14/U708/ZN (OAI21_X1)           0.03       0.80 f
  EX_STAGE/ALU_DP/ADD/add_14/U536/ZN (AOI21_X1)           0.04       0.84 r
  EX_STAGE/ALU_DP/ADD/add_14/U756/ZN (OAI21_X1)           0.03       0.88 f
  EX_STAGE/ALU_DP/ADD/add_14/U534/ZN (AOI21_X1)           0.04       0.92 r
  EX_STAGE/ALU_DP/ADD/add_14/U757/ZN (OAI21_X1)           0.03       0.95 f
  EX_STAGE/ALU_DP/ADD/add_14/U747/ZN (AOI21_X1)           0.04       0.99 r
  EX_STAGE/ALU_DP/ADD/add_14/U746/ZN (OAI21_X1)           0.03       1.03 f
  EX_STAGE/ALU_DP/ADD/add_14/U699/ZN (AOI21_X1)           0.04       1.07 r
  EX_STAGE/ALU_DP/ADD/add_14/U722/ZN (OAI21_X1)           0.03       1.10 f
  EX_STAGE/ALU_DP/ADD/add_14/U521/ZN (AOI21_X1)           0.04       1.14 r
  EX_STAGE/ALU_DP/ADD/add_14/U695/ZN (OAI21_X1)           0.03       1.18 f
  EX_STAGE/ALU_DP/ADD/add_14/U365/ZN (AOI21_X1)           0.04       1.22 r
  EX_STAGE/ALU_DP/ADD/add_14/U754/ZN (OAI21_X1)           0.03       1.25 f
  EX_STAGE/ALU_DP/ADD/add_14/U519/ZN (AOI21_X1)           0.04       1.29 r
  EX_STAGE/ALU_DP/ADD/add_14/U755/ZN (OAI21_X1)           0.03       1.32 f
  EX_STAGE/ALU_DP/ADD/add_14/U745/ZN (AOI21_X1)           0.04       1.37 r
  EX_STAGE/ALU_DP/ADD/add_14/U744/ZN (OAI21_X1)           0.03       1.40 f
  EX_STAGE/ALU_DP/ADD/add_14/U707/ZN (AOI21_X1)           0.04       1.44 r
  EX_STAGE/ALU_DP/ADD/add_14/U721/ZN (OAI21_X1)           0.03       1.47 f
  EX_STAGE/ALU_DP/ADD/add_14/U523/ZN (AOI21_X1)           0.04       1.52 r
  EX_STAGE/ALU_DP/ADD/add_14/U706/ZN (OAI21_X1)           0.03       1.55 f
  EX_STAGE/ALU_DP/ADD/add_14/U525/ZN (AOI21_X1)           0.04       1.59 r
  EX_STAGE/ALU_DP/ADD/add_14/U752/ZN (OAI21_X1)           0.03       1.62 f
  EX_STAGE/ALU_DP/ADD/add_14/U497/ZN (AOI21_X1)           0.04       1.66 r
  EX_STAGE/ALU_DP/ADD/add_14/U753/ZN (OAI21_X1)           0.03       1.70 f
  EX_STAGE/ALU_DP/ADD/add_14/U495/ZN (AOI21_X1)           0.04       1.74 r
  EX_STAGE/ALU_DP/ADD/add_14/U735/ZN (OAI21_X1)           0.03       1.77 f
  EX_STAGE/ALU_DP/ADD/add_14/U500/ZN (AOI21_X1)           0.04       1.81 r
  EX_STAGE/ALU_DP/ADD/add_14/U734/ZN (OAI21_X1)           0.03       1.85 f
  EX_STAGE/ALU_DP/ADD/add_14/U21/CO (FA_X1)               0.10       1.95 f
  EX_STAGE/ALU_DP/ADD/add_14/U340/ZN (NAND2_X1)           0.05       1.99 r
  EX_STAGE/ALU_DP/ADD/add_14/U342/ZN (NAND3_X1)           0.04       2.03 f
  EX_STAGE/ALU_DP/ADD/add_14/U350/ZN (NAND2_X1)           0.03       2.06 r
  EX_STAGE/ALU_DP/ADD/add_14/U346/ZN (NAND3_X1)           0.04       2.11 f
  EX_STAGE/ALU_DP/ADD/add_14/U355/ZN (NAND2_X1)           0.04       2.14 r
  EX_STAGE/ALU_DP/ADD/add_14/U344/ZN (NAND3_X1)           0.04       2.19 f
  EX_STAGE/ALU_DP/ADD/add_14/U448/ZN (NAND2_X1)           0.04       2.23 r
  EX_STAGE/ALU_DP/ADD/add_14/U376/ZN (NAND3_X1)           0.04       2.27 f
  EX_STAGE/ALU_DP/ADD/add_14/U480/ZN (NAND2_X1)           0.04       2.30 r
  EX_STAGE/ALU_DP/ADD/add_14/U470/ZN (NAND3_X1)           0.04       2.35 f
  EX_STAGE/ALU_DP/ADD/add_14/U485/ZN (NAND2_X1)           0.04       2.39 r
  EX_STAGE/ALU_DP/ADD/add_14/U374/ZN (NAND3_X1)           0.04       2.43 f
  EX_STAGE/ALU_DP/ADD/add_14/U388/ZN (NAND2_X1)           0.03       2.46 r
  EX_STAGE/ALU_DP/ADD/add_14/U391/ZN (NAND3_X1)           0.04       2.49 f
  EX_STAGE/ALU_DP/ADD/add_14/U13/CO (FA_X1)               0.10       2.59 f
  EX_STAGE/ALU_DP/ADD/add_14/U410/ZN (NAND2_X1)           0.05       2.63 r
  EX_STAGE/ALU_DP/ADD/add_14/U404/ZN (NAND3_X1)           0.04       2.67 f
  EX_STAGE/ALU_DP/ADD/add_14/U416/ZN (NAND2_X1)           0.04       2.71 r
  EX_STAGE/ALU_DP/ADD/add_14/U345/ZN (NAND3_X1)           0.04       2.74 f
  EX_STAGE/ALU_DP/ADD/add_14/U461/ZN (NAND2_X1)           0.04       2.78 r
  EX_STAGE/ALU_DP/ADD/add_14/U452/ZN (NAND3_X1)           0.04       2.82 f
  EX_STAGE/ALU_DP/ADD/add_14/U468/ZN (NAND2_X1)           0.04       2.86 r
  EX_STAGE/ALU_DP/ADD/add_14/U469/ZN (NAND3_X1)           0.04       2.90 f
  EX_STAGE/ALU_DP/ADD/add_14/U422/ZN (NAND2_X1)           0.04       2.94 r
  EX_STAGE/ALU_DP/ADD/add_14/U403/ZN (NAND3_X1)           0.04       2.97 f
  EX_STAGE/ALU_DP/ADD/add_14/U428/ZN (NAND2_X1)           0.03       3.01 r
  EX_STAGE/ALU_DP/ADD/add_14/U373/ZN (NAND3_X1)           0.04       3.05 f
  EX_STAGE/ALU_DP/ADD/add_14/U399/ZN (NAND2_X1)           0.03       3.08 r
  EX_STAGE/ALU_DP/ADD/add_14/U402/ZN (NAND3_X1)           0.04       3.11 f
  EX_STAGE/ALU_DP/ADD/add_14/U5/CO (FA_X1)                0.10       3.21 f
  EX_STAGE/ALU_DP/ADD/add_14/U439/ZN (NAND2_X1)           0.04       3.25 r
  EX_STAGE/ALU_DP/ADD/add_14/U441/ZN (NAND3_X1)           0.04       3.29 f
  EX_STAGE/ALU_DP/ADD/add_14/U434/ZN (NAND2_X1)           0.03       3.32 r
  EX_STAGE/ALU_DP/ADD/add_14/U394/ZN (AND3_X1)            0.05       3.37 r
  EX_STAGE/ALU_DP/ADD/add_14/U395/ZN (XNOR2_X1)           0.06       3.43 r
  EX_STAGE/ALU_DP/ADD/add_14/SUM[63] (ADDER_N64_1_DW01_add_1)
                                                          0.00       3.43 r
  EX_STAGE/ALU_DP/ADD/S[63] (ADDER_N64_1)                 0.00       3.43 r
  EX_STAGE/ALU_DP/U578/ZN (AOI22_X1)                      0.03       3.46 f
  EX_STAGE/ALU_DP/U585/ZN (NAND2_X1)                      0.03       3.49 r
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       3.49 r
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       3.49 r
  ALU_RESULT_1_reg[63]/D (DFF_X1)                         0.01       3.50 r
  data arrival time                                                  3.50

  clock MY_CLK (rise edge)                                3.60       3.60
  clock network delay (ideal)                             0.00       3.60
  clock uncertainty                                      -0.07       3.53
  ALU_RESULT_1_reg[63]/CK (DFF_X1)                        0.00       3.53 r
  library setup time                                     -0.03       3.50
  data required time                                                 3.50
  --------------------------------------------------------------------------
  data required time                                                 3.50
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
