
MicrocontrollerApplication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f8c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  080090d0  080090d0  000190d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080095bc  080095bc  000195bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080095c4  080095c4  000195c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080095c8  080095c8  000195c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  080095cc  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002248  200001e0  080097a8  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002428  080097a8  00022428  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001aeea  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002fc5  00000000  00000000  0003b0fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016f8  00000000  00000000  0003e0c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000015e0  00000000  00000000  0003f7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001fd02  00000000  00000000  00040d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000168d3  00000000  00000000  00060a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000c83c1  00000000  00000000  0007736d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0013f72e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000733c  00000000  00000000  0013f784  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	080090b4 	.word	0x080090b4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	080090b4 	.word	0x080090b4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_ldivmod>:
 8000b58:	b97b      	cbnz	r3, 8000b7a <__aeabi_ldivmod+0x22>
 8000b5a:	b972      	cbnz	r2, 8000b7a <__aeabi_ldivmod+0x22>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bfbe      	ittt	lt
 8000b60:	2000      	movlt	r0, #0
 8000b62:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000b66:	e006      	blt.n	8000b76 <__aeabi_ldivmod+0x1e>
 8000b68:	bf08      	it	eq
 8000b6a:	2800      	cmpeq	r0, #0
 8000b6c:	bf1c      	itt	ne
 8000b6e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000b72:	f04f 30ff 	movne.w	r0, #4294967295
 8000b76:	f000 b9b9 	b.w	8000eec <__aeabi_idiv0>
 8000b7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b82:	2900      	cmp	r1, #0
 8000b84:	db09      	blt.n	8000b9a <__aeabi_ldivmod+0x42>
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	db1a      	blt.n	8000bc0 <__aeabi_ldivmod+0x68>
 8000b8a:	f000 f84d 	bl	8000c28 <__udivmoddi4>
 8000b8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b96:	b004      	add	sp, #16
 8000b98:	4770      	bx	lr
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	db1b      	blt.n	8000bdc <__aeabi_ldivmod+0x84>
 8000ba4:	f000 f840 	bl	8000c28 <__udivmoddi4>
 8000ba8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bb0:	b004      	add	sp, #16
 8000bb2:	4240      	negs	r0, r0
 8000bb4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bb8:	4252      	negs	r2, r2
 8000bba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bbe:	4770      	bx	lr
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bc6:	f000 f82f 	bl	8000c28 <__udivmoddi4>
 8000bca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd2:	b004      	add	sp, #16
 8000bd4:	4240      	negs	r0, r0
 8000bd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bda:	4770      	bx	lr
 8000bdc:	4252      	negs	r2, r2
 8000bde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000be2:	f000 f821 	bl	8000c28 <__udivmoddi4>
 8000be6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bee:	b004      	add	sp, #16
 8000bf0:	4252      	negs	r2, r2
 8000bf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <DWT_Init>:
#endif

//#############################################################################################
TIM_HandleTypeDef htim2;
__STATIC_INLINE void DWT_Init(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // allow to use counter
 8000ef4:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <DWT_Init+0x28>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	4a07      	ldr	r2, [pc, #28]	; (8000f18 <DWT_Init+0x28>)
 8000efa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000efe:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // start counter
 8000f00:	4b06      	ldr	r3, [pc, #24]	; (8000f1c <DWT_Init+0x2c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <DWT_Init+0x2c>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6013      	str	r3, [r2, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	e000edf0 	.word	0xe000edf0
 8000f1c:	e0001000 	.word	0xe0001000

08000f20 <hx711_delay_us>:
void hx711_delay_us(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
	uint32_t delay = _HX711_DELAY_US_LOOP;
 8000f26:	2304      	movs	r3, #4
 8000f28:	607b      	str	r3, [r7, #4]
	  while (delay > 0)
 8000f2a:	e006      	b.n	8000f3a <hx711_delay_us+0x1a>
	  {
	    delay--;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	607b      	str	r3, [r7, #4]
	    asm("NOP"); asm("NOP"); asm("NOP"); asm("NOP");
 8000f32:	bf00      	nop
 8000f34:	bf00      	nop
 8000f36:	bf00      	nop
 8000f38:	bf00      	nop
	  while (delay > 0)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1f5      	bne.n	8000f2c <hx711_delay_us+0xc>
	  }

}
 8000f40:	bf00      	nop
 8000f42:	bf00      	nop
 8000f44:	370c      	adds	r7, #12
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <hx711_lock>:
//#############################################################################################
void hx711_lock(hx711_t *hx711)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  while (hx711->lock)
 8000f56:	e002      	b.n	8000f5e <hx711_lock+0x10>
    hx711_delay(1);
 8000f58:	2001      	movs	r0, #1
 8000f5a:	f000 ffa5 	bl	8001ea8 <HAL_Delay>
  while (hx711->lock)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7d1b      	ldrb	r3, [r3, #20]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f8      	bne.n	8000f58 <hx711_lock+0xa>
  hx711->lock = 1;      
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2201      	movs	r2, #1
 8000f6a:	751a      	strb	r2, [r3, #20]
}
 8000f6c:	bf00      	nop
 8000f6e:	3708      	adds	r7, #8
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <hx711_unlock>:
//#############################################################################################
void hx711_unlock(hx711_t *hx711)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  hx711->lock = 0;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	751a      	strb	r2, [r3, #20]
}
 8000f82:	bf00      	nop
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <hx711_init>:
//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b08a      	sub	sp, #40	; 0x28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	603b      	str	r3, [r7, #0]
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	80fb      	strh	r3, [r7, #6]
  DWT_Init();
 8000f9e:	f7ff ffa7 	bl	8000ef0 <DWT_Init>
  hx711_lock(hx711);
 8000fa2:	68f8      	ldr	r0, [r7, #12]
 8000fa4:	f7ff ffd3 	bl	8000f4e <hx711_lock>
  hx711->clk_gpio = clk_gpio;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	68ba      	ldr	r2, [r7, #8]
 8000fac:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	88fa      	ldrh	r2, [r7, #6]
 8000fb2:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	683a      	ldr	r2, [r7, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8000fbe:	815a      	strh	r2, [r3, #10]
  
  GPIO_InitTypeDef  gpio = {0};
 8000fc0:	f107 0314 	add.w	r3, r7, #20
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8000fdc:	88fb      	ldrh	r3, [r7, #6]
 8000fde:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	68b8      	ldr	r0, [r7, #8]
 8000fe8:	f002 fa44 	bl	8003474 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8000ff8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8000ffa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4619      	mov	r1, r3
 8001002:	6838      	ldr	r0, [r7, #0]
 8001004:	f002 fa36 	bl	8003474 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	6818      	ldr	r0, [r3, #0]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	891b      	ldrh	r3, [r3, #8]
 8001010:	2201      	movs	r2, #1
 8001012:	4619      	mov	r1, r3
 8001014:	f002 fbae 	bl	8003774 <HAL_GPIO_WritePin>
  hx711_delay(10);
 8001018:	200a      	movs	r0, #10
 800101a:	f000 ff45 	bl	8001ea8 <HAL_Delay>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	6818      	ldr	r0, [r3, #0]
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	891b      	ldrh	r3, [r3, #8]
 8001026:	2200      	movs	r2, #0
 8001028:	4619      	mov	r1, r3
 800102a:	f002 fba3 	bl	8003774 <HAL_GPIO_WritePin>
  hx711_delay(10);  
 800102e:	200a      	movs	r0, #10
 8001030:	f000 ff3a 	bl	8001ea8 <HAL_Delay>
  hx711_value(hx711);
 8001034:	68f8      	ldr	r0, [r7, #12]
 8001036:	f000 f80a 	bl	800104e <hx711_value>
  hx711_value(hx711);
 800103a:	68f8      	ldr	r0, [r7, #12]
 800103c:	f000 f807 	bl	800104e <hx711_value>
  hx711_unlock(hx711); 
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f7ff ff97 	bl	8000f74 <hx711_unlock>
}
 8001046:	bf00      	nop
 8001048:	3728      	adds	r7, #40	; 0x28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}

0800104e <hx711_value>:
//#############################################################################################
int32_t hx711_value(hx711_t *hx711)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	b086      	sub	sp, #24
 8001052:	af00      	add	r7, sp, #0
 8001054:	6078      	str	r0, [r7, #4]
  uint32_t data = 0;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  uint32_t  startTime = HAL_GetTick();
 800105a:	f000 ff0d 	bl	8001e78 <HAL_GetTick>
 800105e:	60f8      	str	r0, [r7, #12]
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 8001060:	e00b      	b.n	800107a <hx711_value+0x2c>
  {
    hx711_delay(1);
 8001062:	2001      	movs	r0, #1
 8001064:	f000 ff20 	bl	8001ea8 <HAL_Delay>
    if(HAL_GetTick() - startTime > 150)
 8001068:	f000 ff06 	bl	8001e78 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b96      	cmp	r3, #150	; 0x96
 8001074:	d901      	bls.n	800107a <hx711_value+0x2c>
      return 0;
 8001076:	2300      	movs	r3, #0
 8001078:	e055      	b.n	8001126 <hx711_value+0xd8>
  while(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	895b      	ldrh	r3, [r3, #10]
 8001082:	4619      	mov	r1, r3
 8001084:	4610      	mov	r0, r2
 8001086:	f002 fb5d 	bl	8003744 <HAL_GPIO_ReadPin>
 800108a:	4603      	mov	r3, r0
 800108c:	2b01      	cmp	r3, #1
 800108e:	d0e8      	beq.n	8001062 <hx711_value+0x14>
  }
  for(int8_t i=0; i<24 ; i++)
 8001090:	2300      	movs	r3, #0
 8001092:	74fb      	strb	r3, [r7, #19]
 8001094:	e02a      	b.n	80010ec <hx711_value+0x9e>
  {
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6818      	ldr	r0, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	891b      	ldrh	r3, [r3, #8]
 800109e:	2201      	movs	r2, #1
 80010a0:	4619      	mov	r1, r3
 80010a2:	f002 fb67 	bl	8003774 <HAL_GPIO_WritePin>
    hx711_delay_us();
 80010a6:	f7ff ff3b 	bl	8000f20 <hx711_delay_us>
    HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	891b      	ldrh	r3, [r3, #8]
 80010b2:	2200      	movs	r2, #0
 80010b4:	4619      	mov	r1, r3
 80010b6:	f002 fb5d 	bl	8003774 <HAL_GPIO_WritePin>
    hx711_delay_us();
 80010ba:	f7ff ff31 	bl	8000f20 <hx711_delay_us>
    data = data << 1;    
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	617b      	str	r3, [r7, #20]
    if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_SET)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	895b      	ldrh	r3, [r3, #10]
 80010cc:	4619      	mov	r1, r3
 80010ce:	4610      	mov	r0, r2
 80010d0:	f002 fb38 	bl	8003744 <HAL_GPIO_ReadPin>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d102      	bne.n	80010e0 <hx711_value+0x92>
      data ++;
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	3301      	adds	r3, #1
 80010de:	617b      	str	r3, [r7, #20]
  for(int8_t i=0; i<24 ; i++)
 80010e0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	3301      	adds	r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	74fb      	strb	r3, [r7, #19]
 80010ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80010f0:	2b17      	cmp	r3, #23
 80010f2:	ddd0      	ble.n	8001096 <hx711_value+0x48>
  }
  data = data ^ 0x800000; 
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 80010fa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_SET);   
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6818      	ldr	r0, [r3, #0]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	891b      	ldrh	r3, [r3, #8]
 8001104:	2201      	movs	r2, #1
 8001106:	4619      	mov	r1, r3
 8001108:	f002 fb34 	bl	8003774 <HAL_GPIO_WritePin>
  hx711_delay_us();
 800110c:	f7ff ff08 	bl	8000f20 <hx711_delay_us>
  HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, GPIO_PIN_RESET);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6818      	ldr	r0, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	891b      	ldrh	r3, [r3, #8]
 8001118:	2200      	movs	r2, #0
 800111a:	4619      	mov	r1, r3
 800111c:	f002 fb2a 	bl	8003774 <HAL_GPIO_WritePin>
  hx711_delay_us();
 8001120:	f7ff fefe 	bl	8000f20 <hx711_delay_us>
  return data;    
 8001124:	697b      	ldr	r3, [r7, #20]
}
 8001126:	4618      	mov	r0, r3
 8001128:	3718      	adds	r7, #24
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <hx711_tare>:
  hx711_unlock(hx711);
  return answer;
}
//#############################################################################################
void hx711_tare(hx711_t *hx711, uint16_t sample)
{
 800112e:	b5b0      	push	{r4, r5, r7, lr}
 8001130:	b086      	sub	sp, #24
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ff07 	bl	8000f4e <hx711_lock>
  int64_t  ave = 0;
 8001140:	f04f 0200 	mov.w	r2, #0
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for(uint16_t i=0 ; i<sample ; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	81fb      	strh	r3, [r7, #14]
 8001150:	e013      	b.n	800117a <hx711_tare+0x4c>
  {
    ave += hx711_value(hx711);
 8001152:	6878      	ldr	r0, [r7, #4]
 8001154:	f7ff ff7b 	bl	800104e <hx711_value>
 8001158:	4603      	mov	r3, r0
 800115a:	461a      	mov	r2, r3
 800115c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001160:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001164:	1884      	adds	r4, r0, r2
 8001166:	eb41 0503 	adc.w	r5, r1, r3
 800116a:	e9c7 4504 	strd	r4, r5, [r7, #16]
    hx711_delay(5);
 800116e:	2005      	movs	r0, #5
 8001170:	f000 fe9a 	bl	8001ea8 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 8001174:	89fb      	ldrh	r3, [r7, #14]
 8001176:	3301      	adds	r3, #1
 8001178:	81fb      	strh	r3, [r7, #14]
 800117a:	89fa      	ldrh	r2, [r7, #14]
 800117c:	887b      	ldrh	r3, [r7, #2]
 800117e:	429a      	cmp	r2, r3
 8001180:	d3e7      	bcc.n	8001152 <hx711_tare+0x24>
  }
  hx711->offset = (int32_t)(ave / sample);
 8001182:	887a      	ldrh	r2, [r7, #2]
 8001184:	f04f 0300 	mov.w	r3, #0
 8001188:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800118c:	f7ff fce4 	bl	8000b58 <__aeabi_ldivmod>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	60da      	str	r2, [r3, #12]
  hx711_unlock(hx711);
 8001198:	6878      	ldr	r0, [r7, #4]
 800119a:	f7ff feeb 	bl	8000f74 <hx711_unlock>
}
 800119e:	bf00      	nop
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bdb0      	pop	{r4, r5, r7, pc}

080011a6 <hx711_weight>:
  hx711->coef = (load_raw - noload_raw) / scale;  
  hx711_unlock(hx711);
}
//#############################################################################################
float hx711_weight(hx711_t *hx711, uint16_t sample)
{
 80011a6:	b5b0      	push	{r4, r5, r7, lr}
 80011a8:	b088      	sub	sp, #32
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
 80011ae:	460b      	mov	r3, r1
 80011b0:	807b      	strh	r3, [r7, #2]
  hx711_lock(hx711);
 80011b2:	6878      	ldr	r0, [r7, #4]
 80011b4:	f7ff fecb 	bl	8000f4e <hx711_lock>
  int64_t  ave = 0;
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	f04f 0300 	mov.w	r3, #0
 80011c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
  for(uint16_t i=0 ; i<sample ; i++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	82fb      	strh	r3, [r7, #22]
 80011c8:	e013      	b.n	80011f2 <hx711_weight+0x4c>
  {
    ave += hx711_value(hx711);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ff3f 	bl	800104e <hx711_value>
 80011d0:	4603      	mov	r3, r0
 80011d2:	461a      	mov	r2, r3
 80011d4:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80011d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011dc:	1884      	adds	r4, r0, r2
 80011de:	eb41 0503 	adc.w	r5, r1, r3
 80011e2:	e9c7 4506 	strd	r4, r5, [r7, #24]
    hx711_delay(5);
 80011e6:	2005      	movs	r0, #5
 80011e8:	f000 fe5e 	bl	8001ea8 <HAL_Delay>
  for(uint16_t i=0 ; i<sample ; i++)
 80011ec:	8afb      	ldrh	r3, [r7, #22]
 80011ee:	3301      	adds	r3, #1
 80011f0:	82fb      	strh	r3, [r7, #22]
 80011f2:	8afa      	ldrh	r2, [r7, #22]
 80011f4:	887b      	ldrh	r3, [r7, #2]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3e7      	bcc.n	80011ca <hx711_weight+0x24>
  }
  int32_t data = (int32_t)(ave / sample);
 80011fa:	887a      	ldrh	r2, [r7, #2]
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001204:	f7ff fca8 	bl	8000b58 <__aeabi_ldivmod>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4613      	mov	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
  float answer =  (data - hx711->offset) / hx711->coef;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	ee07 3a90 	vmov	s15, r3
 800121c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	ed93 7a04 	vldr	s14, [r3, #16]
 8001226:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800122a:	edc7 7a03 	vstr	s15, [r7, #12]
  hx711_unlock(hx711);
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f7ff fea0 	bl	8000f74 <hx711_unlock>
  return answer;
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	ee07 3a90 	vmov	s15, r3
}
 800123a:	eeb0 0a67 	vmov.f32	s0, s15
 800123e:	3720      	adds	r7, #32
 8001240:	46bd      	mov	sp, r7
 8001242:	bdb0      	pop	{r4, r5, r7, pc}

08001244 <hx711_coef_set>:
//#############################################################################################
void hx711_coef_set(hx711_t *hx711, float coef)
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	ed87 0a00 	vstr	s0, [r7]
  hx711->coef = coef;  
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	611a      	str	r2, [r3, #16]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001262:	b480      	push	{r7}
 8001264:	b085      	sub	sp, #20
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800126a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800126e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001270:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	4313      	orrs	r3, r2
 8001278:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800127a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800127e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4013      	ands	r3, r2
 8001284:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001286:	68fb      	ldr	r3, [r7, #12]
}
 8001288:	bf00      	nop
 800128a:	3714      	adds	r7, #20
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800129c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80012ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4013      	ands	r3, r2
 80012b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80012b8:	68fb      	ldr	r3, [r7, #12]
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ce:	f000 fd9f 	bl	8001e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d2:	f000 f8c3 	bl	800145c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d6:	f000 fa33 	bl	8001740 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012da:	f000 f925 	bl	8001528 <MX_ADC1_Init>
  MX_DMA_Init();
 80012de:	f000 fa1d 	bl	800171c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80012e2:	f000 f9cd 	bl	8001680 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80012e6:	f000 f97d 	bl	80015e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t)*adc_buf, ADC_BUF_LEN);
 80012ea:	4b4f      	ldr	r3, [pc, #316]	; (8001428 <main+0x160>)
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012f2:	4619      	mov	r1, r3
 80012f4:	484d      	ldr	r0, [pc, #308]	; (800142c <main+0x164>)
 80012f6:	f001 fa0d 	bl	8002714 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 80012fa:	484d      	ldr	r0, [pc, #308]	; (8001430 <main+0x168>)
 80012fc:	f003 fe44 	bl	8004f88 <HAL_TIM_Base_Start>

  hx711_init(&loadcell, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_0);
 8001300:	2301      	movs	r3, #1
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	4b4b      	ldr	r3, [pc, #300]	; (8001434 <main+0x16c>)
 8001306:	2220      	movs	r2, #32
 8001308:	494a      	ldr	r1, [pc, #296]	; (8001434 <main+0x16c>)
 800130a:	484b      	ldr	r0, [pc, #300]	; (8001438 <main+0x170>)
 800130c:	f7ff fe3f 	bl	8000f8e <hx711_init>
  hx711_coef_set(&loadcell, 1000000); // read after calibration
 8001310:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 800143c <main+0x174>
 8001314:	4848      	ldr	r0, [pc, #288]	; (8001438 <main+0x170>)
 8001316:	f7ff ff95 	bl	8001244 <hx711_coef_set>
  hx711_tare(&loadcell, 10);
 800131a:	210a      	movs	r1, #10
 800131c:	4846      	ldr	r0, [pc, #280]	; (8001438 <main+0x170>)
 800131e:	f7ff ff06 	bl	800112e <hx711_tare>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  loadcellCounter=0;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
  while (1)
  {

	  //Get ADC value

	 sConfig.Channel= ADC_CHANNEL_9;
 8001326:	4b46      	ldr	r3, [pc, #280]	; (8001440 <main+0x178>)
 8001328:	4a46      	ldr	r2, [pc, #280]	; (8001444 <main+0x17c>)
 800132a:	601a      	str	r2, [r3, #0]
	 HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800132c:	4944      	ldr	r1, [pc, #272]	; (8001440 <main+0x178>)
 800132e:	483f      	ldr	r0, [pc, #252]	; (800142c <main+0x164>)
 8001330:	f001 fa92 	bl	8002858 <HAL_ADC_ConfigChannel>
	 HAL_ADC_Start(&hadc1);
 8001334:	483d      	ldr	r0, [pc, #244]	; (800142c <main+0x164>)
 8001336:	f001 f8e7 	bl	8002508 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800133a:	f04f 31ff 	mov.w	r1, #4294967295
 800133e:	483b      	ldr	r0, [pc, #236]	; (800142c <main+0x164>)
 8001340:	f001 f95b 	bl	80025fa <HAL_ADC_PollForConversion>
	 raw=HAL_ADC_GetValue(&hadc1);
 8001344:	4839      	ldr	r0, [pc, #228]	; (800142c <main+0x164>)
 8001346:	f001 fa5b 	bl	8002800 <HAL_ADC_GetValue>
 800134a:	4603      	mov	r3, r0
 800134c:	827b      	strh	r3, [r7, #18]
	 HAL_ADC_Stop(&hadc1);
 800134e:	4837      	ldr	r0, [pc, #220]	; (800142c <main+0x164>)
 8001350:	f001 f920 	bl	8002594 <HAL_ADC_Stop>

	 //Convert to string and print
	 sprintf(msg, "%hu ", raw);
 8001354:	8a7a      	ldrh	r2, [r7, #18]
 8001356:	463b      	mov	r3, r7
 8001358:	493b      	ldr	r1, [pc, #236]	; (8001448 <main+0x180>)
 800135a:	4618      	mov	r0, r3
 800135c:	f005 fc80 	bl	8006c60 <siprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001360:	463b      	mov	r3, r7
 8001362:	4618      	mov	r0, r3
 8001364:	f7fe ff0c 	bl	8000180 <strlen>
 8001368:	4603      	mov	r3, r0
 800136a:	b29a      	uxth	r2, r3
 800136c:	4639      	mov	r1, r7
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	4836      	ldr	r0, [pc, #216]	; (800144c <main+0x184>)
 8001374:	f004 fa84 	bl	8005880 <HAL_UART_Transmit>
	 HAL_Delay(1);
 8001378:	2001      	movs	r0, #1
 800137a:	f000 fd95 	bl	8001ea8 <HAL_Delay>


//	 //Get ADC value
	 sConfig.Channel= ADC_CHANNEL_5;
 800137e:	4b30      	ldr	r3, [pc, #192]	; (8001440 <main+0x178>)
 8001380:	4a33      	ldr	r2, [pc, #204]	; (8001450 <main+0x188>)
 8001382:	601a      	str	r2, [r3, #0]
	 HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001384:	492e      	ldr	r1, [pc, #184]	; (8001440 <main+0x178>)
 8001386:	4829      	ldr	r0, [pc, #164]	; (800142c <main+0x164>)
 8001388:	f001 fa66 	bl	8002858 <HAL_ADC_ConfigChannel>
	 HAL_ADC_Start(&hadc1);
 800138c:	4827      	ldr	r0, [pc, #156]	; (800142c <main+0x164>)
 800138e:	f001 f8bb 	bl	8002508 <HAL_ADC_Start>
	 HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001392:	f04f 31ff 	mov.w	r1, #4294967295
 8001396:	4825      	ldr	r0, [pc, #148]	; (800142c <main+0x164>)
 8001398:	f001 f92f 	bl	80025fa <HAL_ADC_PollForConversion>
	 raw=HAL_ADC_GetValue(&hadc1);
 800139c:	4823      	ldr	r0, [pc, #140]	; (800142c <main+0x164>)
 800139e:	f001 fa2f 	bl	8002800 <HAL_ADC_GetValue>
 80013a2:	4603      	mov	r3, r0
 80013a4:	827b      	strh	r3, [r7, #18]
	 HAL_ADC_Stop(&hadc1);
 80013a6:	4821      	ldr	r0, [pc, #132]	; (800142c <main+0x164>)
 80013a8:	f001 f8f4 	bl	8002594 <HAL_ADC_Stop>
	 //Convert to string and print
	 sprintf(msg, "%hu\r\n ", raw);
 80013ac:	8a7a      	ldrh	r2, [r7, #18]
 80013ae:	463b      	mov	r3, r7
 80013b0:	4928      	ldr	r1, [pc, #160]	; (8001454 <main+0x18c>)
 80013b2:	4618      	mov	r0, r3
 80013b4:	f005 fc54 	bl	8006c60 <siprintf>
	 HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80013b8:	463b      	mov	r3, r7
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7fe fee0 	bl	8000180 <strlen>
 80013c0:	4603      	mov	r3, r0
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4639      	mov	r1, r7
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ca:	4820      	ldr	r0, [pc, #128]	; (800144c <main+0x184>)
 80013cc:	f004 fa58 	bl	8005880 <HAL_UART_Transmit>
	 HAL_Delay(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f000 fd69 	bl	8001ea8 <HAL_Delay>
// Get value from the load cell amplifier
//Make sure to comment out the code for first two sensors when initially testing
//load cell amplifier


	 loadcellCounter++;
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3301      	adds	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
	    if(loadcellCounter > 10000){
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	f242 7210 	movw	r2, #10000	; 0x2710
 80013e2:	4293      	cmp	r3, r2
 80013e4:	dd9f      	ble.n	8001326 <main+0x5e>
	    	 weight = hx711_weight(&loadcell, 10);
 80013e6:	210a      	movs	r1, #10
 80013e8:	4813      	ldr	r0, [pc, #76]	; (8001438 <main+0x170>)
 80013ea:	f7ff fedc 	bl	80011a6 <hx711_weight>
 80013ee:	ed87 0a03 	vstr	s0, [r7, #12]
	         //Convert to string and print
	         sprintf(msg, "         %f\n ", weight);
 80013f2:	68f8      	ldr	r0, [r7, #12]
 80013f4:	f7ff f880 	bl	80004f8 <__aeabi_f2d>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	4638      	mov	r0, r7
 80013fe:	4916      	ldr	r1, [pc, #88]	; (8001458 <main+0x190>)
 8001400:	f005 fc2e 	bl	8006c60 <siprintf>
	         HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001404:	463b      	mov	r3, r7
 8001406:	4618      	mov	r0, r3
 8001408:	f7fe feba 	bl	8000180 <strlen>
 800140c:	4603      	mov	r3, r0
 800140e:	b29a      	uxth	r2, r3
 8001410:	4639      	mov	r1, r7
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	480d      	ldr	r0, [pc, #52]	; (800144c <main+0x184>)
 8001418:	f004 fa32 	bl	8005880 <HAL_UART_Transmit>
	         HAL_Delay(1);
 800141c:	2001      	movs	r0, #1
 800141e:	f000 fd43 	bl	8001ea8 <HAL_Delay>
	         loadcellCounter = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	617b      	str	r3, [r7, #20]
	 sConfig.Channel= ADC_CHANNEL_9;
 8001426:	e77e      	b.n	8001326 <main+0x5e>
 8001428:	200003c4 	.word	0x200003c4
 800142c:	20000270 	.word	0x20000270
 8001430:	20000208 	.word	0x20000208
 8001434:	48000400 	.word	0x48000400
 8001438:	20000254 	.word	0x20000254
 800143c:	49742400 	.word	0x49742400
 8001440:	200003b4 	.word	0x200003b4
 8001444:	24000200 	.word	0x24000200
 8001448:	080090d0 	.word	0x080090d0
 800144c:	200002c4 	.word	0x200002c4
 8001450:	14000020 	.word	0x14000020
 8001454:	080090d8 	.word	0x080090d8
 8001458:	080090e0 	.word	0x080090e0

0800145c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b0a4      	sub	sp, #144	; 0x90
 8001460:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001462:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001466:	2244      	movs	r2, #68	; 0x44
 8001468:	2100      	movs	r1, #0
 800146a:	4618      	mov	r0, r3
 800146c:	f004 ff86 	bl	800637c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001470:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
 8001480:	615a      	str	r2, [r3, #20]
 8001482:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001484:	463b      	mov	r3, r7
 8001486:	2230      	movs	r2, #48	; 0x30
 8001488:	2100      	movs	r1, #0
 800148a:	4618      	mov	r0, r3
 800148c:	f004 ff76 	bl	800637c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001490:	2322      	movs	r3, #34	; 0x22
 8001492:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001494:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001498:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800149a:	2301      	movs	r3, #1
 800149c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800149e:	2340      	movs	r3, #64	; 0x40
 80014a0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80014a2:	2300      	movs	r3, #0
 80014a4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014a6:	2360      	movs	r3, #96	; 0x60
 80014a8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80014b2:	4618      	mov	r0, r3
 80014b4:	f002 fcd4 	bl	8003e60 <HAL_RCC_OscConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80014be:	f000 f99b 	bl	80017f8 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80014c2:	236f      	movs	r3, #111	; 0x6f
 80014c4:	633b      	str	r3, [r7, #48]	; 0x30
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80014c6:	2300      	movs	r3, #0
 80014c8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014ce:	2300      	movs	r3, #0
 80014d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80014d6:	2300      	movs	r3, #0
 80014d8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80014da:	2300      	movs	r3, #0
 80014dc:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014e2:	2100      	movs	r1, #0
 80014e4:	4618      	mov	r0, r3
 80014e6:	f003 f809 	bl	80044fc <HAL_RCC_ClockConfig>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80014f0:	f000 f982 	bl	80017f8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USART1
 80014f4:	f242 4301 	movw	r3, #9217	; 0x2401
 80014f8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 80014fe:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001502:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001504:	2300      	movs	r3, #0
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8001508:	2310      	movs	r3, #16
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	4618      	mov	r0, r3
 8001510:	f003 fbec 	bl	8004cec <HAL_RCCEx_PeriphCLKConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800151a:	f000 f96d 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800151e:	bf00      	nop
 8001520:	3790      	adds	r7, #144	; 0x90
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001538:	4b27      	ldr	r3, [pc, #156]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800153a:	4a28      	ldr	r2, [pc, #160]	; (80015dc <MX_ADC1_Init+0xb4>)
 800153c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800153e:	4b26      	ldr	r3, [pc, #152]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001540:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001544:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001548:	2210      	movs	r2, #16
 800154a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800154c:	4b22      	ldr	r3, [pc, #136]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001552:	4b21      	ldr	r3, [pc, #132]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001554:	2200      	movs	r2, #0
 8001556:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001558:	4b1f      	ldr	r3, [pc, #124]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800155a:	2204      	movs	r2, #4
 800155c:	615a      	str	r2, [r3, #20]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800155e:	4b1e      	ldr	r3, [pc, #120]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001560:	2200      	movs	r2, #0
 8001562:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001564:	4b1c      	ldr	r3, [pc, #112]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001566:	2200      	movs	r2, #0
 8001568:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800156a:	4b1b      	ldr	r3, [pc, #108]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800156c:	2200      	movs	r2, #0
 800156e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001570:	4b19      	ldr	r3, [pc, #100]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001572:	2201      	movs	r2, #1
 8001574:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001576:	4b18      	ldr	r3, [pc, #96]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001578:	2201      	movs	r2, #1
 800157a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157c:	4b16      	ldr	r3, [pc, #88]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800157e:	2200      	movs	r2, #0
 8001580:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001586:	2200      	movs	r2, #0
 8001588:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800158c:	2200      	movs	r2, #0
 800158e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <MX_ADC1_Init+0xb0>)
 8001592:	2201      	movs	r2, #1
 8001594:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001598:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <MX_ADC1_Init+0xb0>)
 800159a:	2200      	movs	r2, #0
 800159c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800159e:	480e      	ldr	r0, [pc, #56]	; (80015d8 <MX_ADC1_Init+0xb0>)
 80015a0:	f000 fe10 	bl	80021c4 <HAL_ADC_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80015aa:	f000 f925 	bl	80017f8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80015ae:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <MX_ADC1_Init+0xb8>)
 80015b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <MX_ADC1_Init+0xb0>)
 80015c0:	f001 f94a 	bl	8002858 <HAL_ADC_ConfigChannel>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80015ca:	f000 f915 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000270 	.word	0x20000270
 80015dc:	40012400 	.word	0x40012400
 80015e0:	24000200 	.word	0x24000200

080015e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ea:	f107 0310 	add.w	r3, r7, #16
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	605a      	str	r2, [r3, #4]
 80015f4:	609a      	str	r2, [r3, #8]
 80015f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015f8:	1d3b      	adds	r3, r7, #4
 80015fa:	2200      	movs	r2, #0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	605a      	str	r2, [r3, #4]
 8001600:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001602:	4b1e      	ldr	r3, [pc, #120]	; (800167c <MX_TIM2_Init+0x98>)
 8001604:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001608:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000-1;
 800160a:	4b1c      	ldr	r3, [pc, #112]	; (800167c <MX_TIM2_Init+0x98>)
 800160c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001610:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001612:	4b1a      	ldr	r3, [pc, #104]	; (800167c <MX_TIM2_Init+0x98>)
 8001614:	2200      	movs	r2, #0
 8001616:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001618:	4b18      	ldr	r3, [pc, #96]	; (800167c <MX_TIM2_Init+0x98>)
 800161a:	f242 720f 	movw	r2, #9999	; 0x270f
 800161e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001620:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_TIM2_Init+0x98>)
 8001622:	2200      	movs	r2, #0
 8001624:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001626:	4b15      	ldr	r3, [pc, #84]	; (800167c <MX_TIM2_Init+0x98>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800162c:	4813      	ldr	r0, [pc, #76]	; (800167c <MX_TIM2_Init+0x98>)
 800162e:	f003 fc53 	bl	8004ed8 <HAL_TIM_Base_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001638:	f000 f8de 	bl	80017f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001640:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	4619      	mov	r1, r3
 8001648:	480c      	ldr	r0, [pc, #48]	; (800167c <MX_TIM2_Init+0x98>)
 800164a:	f003 fe50 	bl	80052ee <HAL_TIM_ConfigClockSource>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001654:	f000 f8d0 	bl	80017f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	4619      	mov	r1, r3
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_TIM2_Init+0x98>)
 8001666:	f004 f81d 	bl	80056a4 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001670:	f000 f8c2 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001674:	bf00      	nop
 8001676:	3720      	adds	r7, #32
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000208 	.word	0x20000208

08001680 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001684:	4b23      	ldr	r3, [pc, #140]	; (8001714 <MX_USART1_UART_Init+0x94>)
 8001686:	4a24      	ldr	r2, [pc, #144]	; (8001718 <MX_USART1_UART_Init+0x98>)
 8001688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800168a:	4b22      	ldr	r3, [pc, #136]	; (8001714 <MX_USART1_UART_Init+0x94>)
 800168c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001692:	4b20      	ldr	r3, [pc, #128]	; (8001714 <MX_USART1_UART_Init+0x94>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <MX_USART1_UART_Init+0x94>)
 800169a:	2200      	movs	r2, #0
 800169c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 800169e:	4b1d      	ldr	r3, [pc, #116]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016a4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016a6:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016a8:	220c      	movs	r2, #12
 80016aa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ac:	4b19      	ldr	r3, [pc, #100]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016b2:	4b18      	ldr	r3, [pc, #96]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016b8:	4b16      	ldr	r3, [pc, #88]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016be:	4b15      	ldr	r3, [pc, #84]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016c4:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016ca:	4812      	ldr	r0, [pc, #72]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016cc:	f004 f888 	bl	80057e0 <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80016d6:	f000 f88f 	bl	80017f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016da:	2100      	movs	r1, #0
 80016dc:	480d      	ldr	r0, [pc, #52]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016de:	f004 fd59 	bl	8006194 <HAL_UARTEx_SetTxFifoThreshold>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80016e8:	f000 f886 	bl	80017f8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016ec:	2100      	movs	r1, #0
 80016ee:	4809      	ldr	r0, [pc, #36]	; (8001714 <MX_USART1_UART_Init+0x94>)
 80016f0:	f004 fd8e 	bl	8006210 <HAL_UARTEx_SetRxFifoThreshold>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80016fa:	f000 f87d 	bl	80017f8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_USART1_UART_Init+0x94>)
 8001700:	f004 fd0f 	bl	8006122 <HAL_UARTEx_DisableFifoMode>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 800170a:	f000 f875 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200002c4 	.word	0x200002c4
 8001718:	40013800 	.word	0x40013800

0800171c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001720:	2004      	movs	r0, #4
 8001722:	f7ff fd9e 	bl	8001262 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001726:	2001      	movs	r0, #1
 8001728:	f7ff fd9b 	bl	8001262 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800172c:	2200      	movs	r2, #0
 800172e:	2100      	movs	r1, #0
 8001730:	200b      	movs	r0, #11
 8001732:	f001 fc31 	bl	8002f98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001736:	200b      	movs	r0, #11
 8001738:	f001 fc48 	bl	8002fcc <HAL_NVIC_EnableIRQ>

}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}

08001740 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	2001      	movs	r0, #1
 8001756:	f7ff fd9d 	bl	8001294 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800175a:	2002      	movs	r0, #2
 800175c:	f7ff fd9a 	bl	8001294 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8001760:	2200      	movs	r2, #0
 8001762:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001766:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800176a:	f002 f803 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800176e:	2201      	movs	r2, #1
 8001770:	2120      	movs	r1, #32
 8001772:	4817      	ldr	r0, [pc, #92]	; (80017d0 <MX_GPIO_Init+0x90>)
 8001774:	f001 fffe 	bl	8003774 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001778:	2301      	movs	r3, #1
 800177a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177c:	2300      	movs	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001784:	1d3b      	adds	r3, r7, #4
 8001786:	4619      	mov	r1, r3
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <MX_GPIO_Init+0x90>)
 800178a:	f001 fe73 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800178e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001792:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001794:	2301      	movs	r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	2300      	movs	r3, #0
 800179a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179c:	2300      	movs	r3, #0
 800179e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a0:	1d3b      	adds	r3, r7, #4
 80017a2:	4619      	mov	r1, r3
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a8:	f001 fe64 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80017ac:	2320      	movs	r3, #32
 80017ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b0:	2301      	movs	r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b8:	2300      	movs	r3, #0
 80017ba:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	4619      	mov	r1, r3
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <MX_GPIO_Init+0x90>)
 80017c2:	f001 fe57 	bl	8003474 <HAL_GPIO_Init>

}
 80017c6:	bf00      	nop
 80017c8:	3718      	adds	r7, #24
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	48000400 	.word	0x48000400

080017d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017e6:	f000 fb33 	bl	8001e50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40012c00 	.word	0x40012c00

080017f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017fc:	b672      	cpsid	i
}
 80017fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001800:	e7fe      	b.n	8001800 <Error_Handler+0x8>

08001802 <LL_AHB2_GRP1_EnableClock>:
{
 8001802:	b480      	push	{r7}
 8001804:	b085      	sub	sp, #20
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800180a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800180e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001810:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4313      	orrs	r3, r2
 8001818:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800181a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800181e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4013      	ands	r3, r2
 8001824:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001826:	68fb      	ldr	r3, [r7, #12]
}
 8001828:	bf00      	nop
 800182a:	3714      	adds	r7, #20
 800182c:	46bd      	mov	sp, r7
 800182e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001832:	4770      	bx	lr

08001834 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800183c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001840:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001842:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4313      	orrs	r3, r2
 800184a:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800184c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001850:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4013      	ands	r3, r2
 8001856:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001858:	68fb      	ldr	r3, [r7, #12]
}
 800185a:	bf00      	nop
 800185c:	3714      	adds	r7, #20
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001866:	b480      	push	{r7}
 8001868:	b085      	sub	sp, #20
 800186a:	af00      	add	r7, sp, #0
 800186c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800186e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001872:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001874:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	4313      	orrs	r3, r2
 800187c:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800187e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001882:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4013      	ands	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800188a:	68fb      	ldr	r3, [r7, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
	...

080018a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b088      	sub	sp, #32
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 030c 	add.w	r3, r7, #12
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a22      	ldr	r2, [pc, #136]	; (8001950 <HAL_ADC_MspInit+0xa8>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d13e      	bne.n	8001948 <HAL_ADC_MspInit+0xa0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80018ca:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018ce:	f7ff ffca 	bl	8001866 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	2001      	movs	r0, #1
 80018d4:	f7ff ff95 	bl	8001802 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 80018d8:	2311      	movs	r3, #17
 80018da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018dc:	2303      	movs	r3, #3
 80018de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	4619      	mov	r1, r3
 80018ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ee:	f001 fdc1 	bl	8003474 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80018f2:	4b18      	ldr	r3, [pc, #96]	; (8001954 <HAL_ADC_MspInit+0xac>)
 80018f4:	4a18      	ldr	r2, [pc, #96]	; (8001958 <HAL_ADC_MspInit+0xb0>)
 80018f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80018f8:	4b16      	ldr	r3, [pc, #88]	; (8001954 <HAL_ADC_MspInit+0xac>)
 80018fa:	2205      	movs	r2, #5
 80018fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018fe:	4b15      	ldr	r3, [pc, #84]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001904:	4b13      	ldr	r3, [pc, #76]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800190a:	4b12      	ldr	r3, [pc, #72]	; (8001954 <HAL_ADC_MspInit+0xac>)
 800190c:	2280      	movs	r2, #128	; 0x80
 800190e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001912:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001916:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001918:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <HAL_ADC_MspInit+0xac>)
 800191a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800191e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001922:	2220      	movs	r2, #32
 8001924:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001928:	2200      	movs	r2, #0
 800192a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800192c:	4809      	ldr	r0, [pc, #36]	; (8001954 <HAL_ADC_MspInit+0xac>)
 800192e:	f001 fb5b 	bl	8002fe8 <HAL_DMA_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_ADC_MspInit+0x94>
    {
      Error_Handler();
 8001938:	f7ff ff5e 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	4a05      	ldr	r2, [pc, #20]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001940:	641a      	str	r2, [r3, #64]	; 0x40
 8001942:	4a04      	ldr	r2, [pc, #16]	; (8001954 <HAL_ADC_MspInit+0xac>)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001948:	bf00      	nop
 800194a:	3720      	adds	r7, #32
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40012400 	.word	0x40012400
 8001954:	20000354 	.word	0x20000354
 8001958:	40020008 	.word	0x40020008

0800195c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800196c:	d10a      	bne.n	8001984 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196e:	2001      	movs	r0, #1
 8001970:	f7ff ff60 	bl	8001834 <LL_APB1_GRP1_EnableClock>
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001974:	2200      	movs	r2, #0
 8001976:	2100      	movs	r1, #0
 8001978:	201c      	movs	r0, #28
 800197a:	f001 fb0d 	bl	8002f98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800197e:	201c      	movs	r0, #28
 8001980:	f001 fb24 	bl	8002fcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b088      	sub	sp, #32
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a19      	ldr	r2, [pc, #100]	; (8001a10 <HAL_UART_MspInit+0x84>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d12b      	bne.n	8001a06 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019ae:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80019b2:	f7ff ff58 	bl	8001866 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	2001      	movs	r0, #1
 80019b8:	f7ff ff23 	bl	8001802 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	2002      	movs	r0, #2
 80019be:	f7ff ff20 	bl	8001802 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c8:	2302      	movs	r3, #2
 80019ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019d4:	2307      	movs	r3, #7
 80019d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d8:	f107 030c 	add.w	r3, r7, #12
 80019dc:	4619      	mov	r1, r3
 80019de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019e2:	f001 fd47 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80019e6:	2380      	movs	r3, #128	; 0x80
 80019e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019f6:	2307      	movs	r3, #7
 80019f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 030c 	add.w	r3, r7, #12
 80019fe:	4619      	mov	r1, r3
 8001a00:	4804      	ldr	r0, [pc, #16]	; (8001a14 <HAL_UART_MspInit+0x88>)
 8001a02:	f001 fd37 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a06:	bf00      	nop
 8001a08:	3720      	adds	r7, #32
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40013800 	.word	0x40013800
 8001a14:	48000400 	.word	0x48000400

08001a18 <LL_APB2_GRP1_EnableClock>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001a30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
}
 8001a3e:	bf00      	nop
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08c      	sub	sp, #48	; 0x30
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	2019      	movs	r0, #25
 8001a62:	f001 fa99 	bl	8002f98 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001a66:	2019      	movs	r0, #25
 8001a68:	f001 fab0 	bl	8002fcc <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a6c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001a70:	f7ff ffd2 	bl	8001a18 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a74:	f107 0208 	add.w	r2, r7, #8
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	4611      	mov	r1, r2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f002 ff2a 	bl	80048d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a84:	f002 ff12 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8001a88:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a8c:	4a12      	ldr	r2, [pc, #72]	; (8001ad8 <HAL_InitTick+0x8c>)
 8001a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a92:	0c9b      	lsrs	r3, r3, #18
 8001a94:	3b01      	subs	r3, #1
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a98:	4b10      	ldr	r3, [pc, #64]	; (8001adc <HAL_InitTick+0x90>)
 8001a9a:	4a11      	ldr	r2, [pc, #68]	; (8001ae0 <HAL_InitTick+0x94>)
 8001a9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <HAL_InitTick+0x90>)
 8001aa0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001aa4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001aa6:	4a0d      	ldr	r2, [pc, #52]	; (8001adc <HAL_InitTick+0x90>)
 8001aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aaa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001aac:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <HAL_InitTick+0x90>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab2:	4b0a      	ldr	r3, [pc, #40]	; (8001adc <HAL_InitTick+0x90>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001ab8:	4808      	ldr	r0, [pc, #32]	; (8001adc <HAL_InitTick+0x90>)
 8001aba:	f003 fa0d 	bl	8004ed8 <HAL_TIM_Base_Init>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d104      	bne.n	8001ace <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001ac4:	4805      	ldr	r0, [pc, #20]	; (8001adc <HAL_InitTick+0x90>)
 8001ac6:	f003 faa5 	bl	8005014 <HAL_TIM_Base_Start_IT>
 8001aca:	4603      	mov	r3, r0
 8001acc:	e000      	b.n	8001ad0 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3730      	adds	r7, #48	; 0x30
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	431bde83 	.word	0x431bde83
 8001adc:	200023c8 	.word	0x200023c8
 8001ae0:	40012c00 	.word	0x40012c00

08001ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <NMI_Handler+0x4>

08001aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <HardFault_Handler+0x4>

08001af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <MemManage_Handler+0x4>

08001af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001afa:	e7fe      	b.n	8001afa <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	e7fe      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
	...

08001b3c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b40:	4802      	ldr	r0, [pc, #8]	; (8001b4c <DMA1_Channel1_IRQHandler+0x10>)
 8001b42:	f001 fb58 	bl	80031f6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000354 	.word	0x20000354

08001b50 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b54:	4802      	ldr	r0, [pc, #8]	; (8001b60 <TIM1_UP_IRQHandler+0x10>)
 8001b56:	f003 faab 	bl	80050b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	200023c8 	.word	0x200023c8

08001b64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b68:	4802      	ldr	r0, [pc, #8]	; (8001b74 <TIM2_IRQHandler+0x10>)
 8001b6a:	f003 faa1 	bl	80050b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000208 	.word	0x20000208

08001b78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
	return 1;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_kill>:

int _kill(int pid, int sig)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b92:	f004 fbc9 	bl	8006328 <__errno>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2216      	movs	r2, #22
 8001b9a:	601a      	str	r2, [r3, #0]
	return -1;
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <_exit>:

void _exit (int status)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ffe7 	bl	8001b88 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bba:	e7fe      	b.n	8001bba <_exit+0x12>

08001bbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	e00a      	b.n	8001be4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bce:	f3af 8000 	nop.w
 8001bd2:	4601      	mov	r1, r0
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	60ba      	str	r2, [r7, #8]
 8001bda:	b2ca      	uxtb	r2, r1
 8001bdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	3301      	adds	r3, #1
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	dbf0      	blt.n	8001bce <_read+0x12>
	}

return len;
 8001bec:	687b      	ldr	r3, [r7, #4]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	60f8      	str	r0, [r7, #12]
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	e009      	b.n	8001c1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	60ba      	str	r2, [r7, #8]
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dbf1      	blt.n	8001c08 <_write+0x12>
	}
	return len;
 8001c24:	687b      	ldr	r3, [r7, #4]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_close>:

int _close(int file)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
	return -1;
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c56:	605a      	str	r2, [r3, #4]
	return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <_isatty>:

int _isatty(int file)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
	return 1;
 8001c6e:	2301      	movs	r3, #1
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
	return 0;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
	...

08001c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca0:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <_sbrk+0x5c>)
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <_sbrk+0x60>)
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cac:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <_sbrk+0x64>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <_sbrk+0x68>)
 8001cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <_sbrk+0x64>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d207      	bcs.n	8001cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc8:	f004 fb2e 	bl	8006328 <__errno>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	220c      	movs	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e009      	b.n	8001cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <_sbrk+0x64>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <_sbrk+0x64>)
 8001ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cea:	68fb      	ldr	r3, [r7, #12]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20003000 	.word	0x20003000
 8001cf8:	00000400 	.word	0x00000400
 8001cfc:	200001fc 	.word	0x200001fc
 8001d00:	20002428 	.word	0x20002428

08001d04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8001d08:	4b22      	ldr	r3, [pc, #136]	; (8001d94 <SystemInit+0x90>)
 8001d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d0e:	4a21      	ldr	r2, [pc, #132]	; (8001d94 <SystemInit+0x90>)
 8001d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d2c:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001d30:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d3c:	4b16      	ldr	r3, [pc, #88]	; (8001d98 <SystemInit+0x94>)
 8001d3e:	4013      	ands	r3, r2
 8001d40:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d4e:	f023 0305 	bic.w	r3, r3, #5
 8001d52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001d5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d6e:	4a0b      	ldr	r2, [pc, #44]	; (8001d9c <SystemInit+0x98>)
 8001d70:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d7c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d80:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001d82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
}
 8001d8a:	bf00      	nop
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr
 8001d94:	e000ed00 	.word	0xe000ed00
 8001d98:	faf6fefb 	.word	0xfaf6fefb
 8001d9c:	22041000 	.word	0x22041000

08001da0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001da0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da4:	3304      	adds	r3, #4

08001da6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001da8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001daa:	d3f9      	bcc.n	8001da0 <CopyDataInit>
  bx lr
 8001dac:	4770      	bx	lr

08001dae <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001dae:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001db0:	3004      	adds	r0, #4

08001db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001db2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001db4:	d3fb      	bcc.n	8001dae <FillZerobss>
  bx lr
 8001db6:	4770      	bx	lr

08001db8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001db8:	480c      	ldr	r0, [pc, #48]	; (8001dec <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001dba:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001dbc:	f7ff ffa2 	bl	8001d04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001dc0:	480b      	ldr	r0, [pc, #44]	; (8001df0 <LoopForever+0x8>)
 8001dc2:	490c      	ldr	r1, [pc, #48]	; (8001df4 <LoopForever+0xc>)
 8001dc4:	4a0c      	ldr	r2, [pc, #48]	; (8001df8 <LoopForever+0x10>)
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f7ff ffed 	bl	8001da6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001dcc:	480b      	ldr	r0, [pc, #44]	; (8001dfc <LoopForever+0x14>)
 8001dce:	490c      	ldr	r1, [pc, #48]	; (8001e00 <LoopForever+0x18>)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f7ff ffee 	bl	8001db2 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001dd6:	480b      	ldr	r0, [pc, #44]	; (8001e04 <LoopForever+0x1c>)
 8001dd8:	490b      	ldr	r1, [pc, #44]	; (8001e08 <LoopForever+0x20>)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	f7ff ffe9 	bl	8001db2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001de0:	f004 faa8 	bl	8006334 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001de4:	f7ff fa70 	bl	80012c8 <main>

08001de8 <LoopForever>:

LoopForever:
  b LoopForever
 8001de8:	e7fe      	b.n	8001de8 <LoopForever>
 8001dea:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001dec:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 8001df0:	20000004 	.word	0x20000004
 8001df4:	200001e0 	.word	0x200001e0
 8001df8:	080095cc 	.word	0x080095cc
  INIT_BSS _sbss, _ebss
 8001dfc:	200001e0 	.word	0x200001e0
 8001e00:	20002428 	.word	0x20002428
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001e04:	20030000 	.word	0x20030000
 8001e08:	20030000 	.word	0x20030000

08001e0c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e0c:	e7fe      	b.n	8001e0c <ADC1_IRQHandler>
	...

08001e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	; (8001e4c <HAL_Init+0x3c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a0b      	ldr	r2, [pc, #44]	; (8001e4c <HAL_Init+0x3c>)
 8001e20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e24:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e26:	2003      	movs	r0, #3
 8001e28:	f001 f8ab 	bl	8002f82 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e2c:	200f      	movs	r0, #15
 8001e2e:	f7ff fe0d 	bl	8001a4c <HAL_InitTick>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	71fb      	strb	r3, [r7, #7]
 8001e3c:	e001      	b.n	8001e42 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e3e:	f7ff fd2b 	bl	8001898 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e42:	79fb      	ldrb	r3, [r7, #7]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3708      	adds	r7, #8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	58004000 	.word	0x58004000

08001e50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e54:	4b06      	ldr	r3, [pc, #24]	; (8001e70 <HAL_IncTick+0x20>)
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	461a      	mov	r2, r3
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <HAL_IncTick+0x24>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4413      	add	r3, r2
 8001e60:	4a04      	ldr	r2, [pc, #16]	; (8001e74 <HAL_IncTick+0x24>)
 8001e62:	6013      	str	r3, [r2, #0]
}
 8001e64:	bf00      	nop
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	2000000c 	.word	0x2000000c
 8001e74:	20002414 	.word	0x20002414

08001e78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e7c:	4b03      	ldr	r3, [pc, #12]	; (8001e8c <HAL_GetTick+0x14>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20002414 	.word	0x20002414

08001e90 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001e94:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <HAL_GetTickPrio+0x14>)
 8001e96:	681b      	ldr	r3, [r3, #0]
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	20000008 	.word	0x20000008

08001ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
  __weak void HAL_Delay(uint32_t Delay)
  {
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8001eb0:	f7ff ffe2 	bl	8001e78 <HAL_GetTick>
 8001eb4:	60b8      	str	r0, [r7, #8]
    uint32_t wait = Delay;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	60fb      	str	r3, [r7, #12]
  
    /* Add a freq to guarantee minimum wait */
    if (wait < HAL_MAX_DELAY)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec0:	d005      	beq.n	8001ece <HAL_Delay+0x26>
    {
      wait += (uint32_t)(uwTickFreq);
 8001ec2:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_Delay+0x44>)
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	4413      	add	r3, r2
 8001ecc:	60fb      	str	r3, [r7, #12]
    }
  
    while ((HAL_GetTick() - tickstart) < wait)
 8001ece:	bf00      	nop
 8001ed0:	f7ff ffd2 	bl	8001e78 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d8f7      	bhi.n	8001ed0 <HAL_Delay+0x28>
    {
    }
  }
 8001ee0:	bf00      	nop
 8001ee2:	bf00      	nop
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	2000000c 	.word	0x2000000c

08001ef0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	431a      	orrs	r2, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	609a      	str	r2, [r3, #8]
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr

08001f16 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f16:	b480      	push	{r7}
 8001f18:	b083      	sub	sp, #12
 8001f1a:	af00      	add	r7, sp, #0
 8001f1c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b085      	sub	sp, #20
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	60f8      	str	r0, [r7, #12]
 8001f3a:	60b9      	str	r1, [r7, #8]
 8001f3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	695a      	ldr	r2, [r3, #20]
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2107      	movs	r1, #7
 8001f4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	401a      	ands	r2, r3
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001f64:	bf00      	nop
 8001f66:	3714      	adds	r7, #20
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	68db      	ldr	r3, [r3, #12]
 8001f7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f84:	2301      	movs	r3, #1
 8001f86:	e000      	b.n	8001f8a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f88:	2300      	movs	r3, #0
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
#endif
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b085      	sub	sp, #20
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
#if defined (ADC_SUPPORT_2_5_MSPS)
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	f003 031f 	and.w	r3, r3, #31
 8001fac:	210f      	movs	r1, #15
 8001fae:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb2:	43db      	mvns	r3, r3
 8001fb4:	401a      	ands	r2, r3
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	0e9b      	lsrs	r3, r3, #26
 8001fba:	f003 010f 	and.w	r1, r3, #15
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	f003 031f 	and.w	r3, r3, #31
 8001fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc8:	431a      	orrs	r2, r3
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	629a      	str	r2, [r3, #40]	; 0x28

  MODIFY_REG(*preg,
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif
}
 8001fce:	bf00      	nop
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr

08001fda <LL_ADC_REG_SetSequencerChAdd>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
 8001fe2:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <LL_ADC_REG_SetSequencerChRem>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002014:	43db      	mvns	r3, r3
 8002016:	401a      	ands	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002028:	b480      	push	{r7}
 800202a:	b085      	sub	sp, #20
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	695a      	ldr	r2, [r3, #20]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	43db      	mvns	r3, r3
 800203e:	401a      	ands	r2, r3
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	0219      	lsls	r1, r3, #8
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	400b      	ands	r3, r1
 8002048:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800204c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002050:	431a      	orrs	r2, r3
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002056:	bf00      	nop
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002062:	b480      	push	{r7}
 8002064:	b083      	sub	sp, #12
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002072:	f023 0317 	bic.w	r3, r3, #23
 8002076:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr

0800208a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800208a:	b480      	push	{r7}
 800208c:	b083      	sub	sp, #12
 800208e:	af00      	add	r7, sp, #0
 8002090:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800209e:	d101      	bne.n	80020a4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020a0:	2301      	movs	r3, #1
 80020a2:	e000      	b.n	80020a6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020a4:	2300      	movs	r3, #0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr

080020b2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80020b2:	b480      	push	{r7}
 80020b4:	b083      	sub	sp, #12
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020c2:	f023 0317 	bic.w	r3, r3, #23
 80020c6:	f043 0201 	orr.w	r2, r3, #1
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020ea:	f023 0317 	bic.w	r3, r3, #23
 80020ee:	f043 0202 	orr.w	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80020f6:	bf00      	nop
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 0301 	and.w	r3, r3, #1
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <LL_ADC_IsEnabled+0x18>
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <LL_ADC_IsEnabled+0x1a>
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 0302 	and.w	r3, r3, #2
 8002138:	2b02      	cmp	r3, #2
 800213a:	d101      	bne.n	8002140 <LL_ADC_IsDisableOngoing+0x18>
 800213c:	2301      	movs	r3, #1
 800213e:	e000      	b.n	8002142 <LL_ADC_IsDisableOngoing+0x1a>
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr

0800214e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800214e:	b480      	push	{r7}
 8002150:	b083      	sub	sp, #12
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	689b      	ldr	r3, [r3, #8]
 800215a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800215e:	f023 0317 	bic.w	r3, r3, #23
 8002162:	f043 0204 	orr.w	r2, r3, #4
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002186:	f023 0317 	bic.w	r3, r3, #23
 800218a:	f043 0210 	orr.w	r2, r3, #16
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002192:	bf00      	nop
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800219e:	b480      	push	{r7}
 80021a0:	b083      	sub	sp, #12
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d101      	bne.n	80021b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80021b6:	2300      	movs	r3, #0
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b088      	sub	sp, #32
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	60bb      	str	r3, [r7, #8]
#if defined (ADC_SUPPORT_2_5_MSPS)
  uint32_t tmpCFGR2 = 0UL;
 80021d8:	2300      	movs	r3, #0
 80021da:	613b      	str	r3, [r7, #16]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif

  /* Check ADC handle */
  if (hadc == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e189      	b.n	80024fa <HAL_ADC_Init+0x336>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon1));
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d109      	bne.n	8002208 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fb57 	bl	80018a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff3c 	bl	800208a <LL_ADC_IsInternalRegulatorEnabled>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d115      	bne.n	8002244 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff ff20 	bl	8002062 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002222:	4b91      	ldr	r3, [pc, #580]	; (8002468 <HAL_ADC_Init+0x2a4>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	099b      	lsrs	r3, r3, #6
 8002228:	4a90      	ldr	r2, [pc, #576]	; (800246c <HAL_ADC_Init+0x2a8>)
 800222a:	fba2 2303 	umull	r2, r3, r2, r3
 800222e:	099b      	lsrs	r3, r3, #6
 8002230:	3301      	adds	r3, #1
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002236:	e002      	b.n	800223e <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	3b01      	subs	r3, #1
 800223c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d1f9      	bne.n	8002238 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff1e 	bl	800208a <LL_ADC_IsInternalRegulatorEnabled>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d10d      	bne.n	8002270 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002258:	f043 0210 	orr.w	r2, r3, #16
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	649a      	str	r2, [r3, #72]	; 0x48

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002264:	f043 0201 	orr.w	r2, r3, #1
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	64da      	str	r2, [r3, #76]	; 0x4c

    tmp_hal_status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff92 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 800227a:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002280:	f003 0310 	and.w	r3, r3, #16
 8002284:	2b00      	cmp	r3, #0
 8002286:	f040 812f 	bne.w	80024e8 <HAL_ADC_Init+0x324>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2b00      	cmp	r3, #0
 800228e:	f040 812b 	bne.w	80024e8 <HAL_ADC_Init+0x324>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002296:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800229a:	f043 0202 	orr.w	r2, r3, #2
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	649a      	str	r2, [r3, #72]	; 0x48
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ff2b 	bl	8002102 <LL_ADC_IsEnabled>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d138      	bne.n	8002324 <HAL_ADC_Init+0x160>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f023 0118 	bic.w	r1, r3, #24
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	60da      	str	r2, [r3, #12]
      /*  - oversampling enable                                               */
      /*  - oversampling ratio                                                */
      /*  - oversampling shift                                                */
      /*  - oversampling discontinuous mode (triggered mode)                  */
      /*  - trigger frequency mode                                            */
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                    hadc->Init.TriggerFrequencyMode
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR2 |= ( (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80022d4:	4313      	orrs	r3, r2
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4313      	orrs	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
                    );
      
      MODIFY_REG(hadc->Instance->CFGR2,
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	430a      	orrs	r2, r1
 80022ee:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_LFTRIG     ,
                 tmpCFGR2              );
      
      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80022f8:	d014      	beq.n	8002324 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80022fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002302:	d00f      	beq.n	8002324 <HAL_ADC_Init+0x160>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8002308:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800230c:	d00a      	beq.n	8002324 <HAL_ADC_Init+0x160>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 800230e:	4b58      	ldr	r3, [pc, #352]	; (8002470 <HAL_ADC_Init+0x2ac>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800231e:	4954      	ldr	r1, [pc, #336]	; (8002470 <HAL_ADC_Init+0x2ac>)
 8002320:	4313      	orrs	r3, r2
 8002322:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	7e1b      	ldrb	r3, [r3, #24]
 8002328:	039a      	lsls	r2, r3, #14
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	7e5b      	ldrb	r3, [r3, #25]
 800232e:	03db      	lsls	r3, r3, #15
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002330:	431a      	orrs	r2, r3
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	7e9b      	ldrb	r3, [r3, #26]
 8002336:	035b      	lsls	r3, r3, #13
                ADC_CFGR_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002338:	4313      	orrs	r3, r2
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800233e:	2a00      	cmp	r2, #0
 8002340:	d002      	beq.n	8002348 <HAL_ADC_Init+0x184>
 8002342:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002346:	e000      	b.n	800234a <HAL_ADC_Init+0x186>
 8002348:	2200      	movs	r2, #0
                ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800234a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                            |
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
                ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8002350:	431a      	orrs	r2, r3
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	2b00      	cmp	r3, #0
 8002358:	da04      	bge.n	8002364 <HAL_ADC_Init+0x1a0>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002362:	e001      	b.n	8002368 <HAL_ADC_Init+0x1a4>
 8002364:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                hadc->Init.DataAlign                                            |
 8002368:	431a      	orrs	r2, r3
                ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8002370:	005b      	lsls	r3, r3, #1
                ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8002372:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d114      	bne.n	80023ae <HAL_ADC_Init+0x1ea>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	7e9b      	ldrb	r3, [r3, #26]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d104      	bne.n	8002396 <HAL_ADC_Init+0x1d2>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR |= ADC_CFGR1_DISCEN;
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	e00b      	b.n	80023ae <HAL_ADC_Init+0x1ea>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800239a:	f043 0220 	orr.w	r2, r3, #32
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	649a      	str	r2, [r3, #72]	; 0x48
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a6:	f043 0201 	orr.w	r2, r3, #1
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d009      	beq.n	80023ca <HAL_ADC_Init+0x206>
    {
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ba:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge );
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80023c2:	4313      	orrs	r3, r2
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 80023d4:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	69b9      	ldr	r1, [r7, #24]
 80023de:	430b      	orrs	r3, r1
 80023e0:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ea:	461a      	mov	r2, r3
 80023ec:	2100      	movs	r1, #0
 80023ee:	f7ff fda0 	bl	8001f32 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023fa:	461a      	mov	r2, r3
 80023fc:	491d      	ldr	r1, [pc, #116]	; (8002474 <HAL_ADC_Init+0x2b0>)
 80023fe:	f7ff fd98 	bl	8001f32 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d108      	bne.n	800241c <HAL_ADC_Init+0x258>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f062 020f 	orn	r2, r2, #15
 8002418:	629a      	str	r2, [r3, #40]	; 0x28
 800241a:	e040      	b.n	800249e <HAL_ADC_Init+0x2da>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002424:	d13b      	bne.n	800249e <HAL_ADC_Init+0x2da>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	e00c      	b.n	8002446 <HAL_ADC_Init+0x282>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
 8002438:	f003 030f 	and.w	r3, r3, #15
 800243c:	2b0f      	cmp	r3, #15
 800243e:	d006      	beq.n	800244e <HAL_ADC_Init+0x28a>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	3301      	adds	r3, #1
 8002444:	617b      	str	r3, [r7, #20]
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	2b07      	cmp	r3, #7
 800244a:	d9ef      	bls.n	800242c <HAL_ADC_Init+0x268>
 800244c:	e000      	b.n	8002450 <HAL_ADC_Init+0x28c>
        {
          break;
 800244e:	bf00      	nop
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d110      	bne.n	8002478 <HAL_ADC_Init+0x2b4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f062 020f 	orn	r2, r2, #15
 8002464:	629a      	str	r2, [r3, #40]	; 0x28
 8002466:	e01a      	b.n	800249e <HAL_ADC_Init+0x2da>
 8002468:	20000004 	.word	0x20000004
 800246c:	053e2d63 	.word	0x053e2d63
 8002470:	40012700 	.word	0x40012700
 8002474:	07ffff04 	.word	0x07ffff04
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	3b01      	subs	r3, #1
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	f003 031c 	and.w	r3, r3, #28
 800248a:	f06f 020f 	mvn.w	r2, #15
 800248e:	fa02 f103 	lsl.w	r1, r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	430a      	orrs	r2, r1
 800249c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR').                                  */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	4b17      	ldr	r3, [pc, #92]	; (8002504 <HAL_ADC_Init+0x340>)
 80024a6:	4013      	ands	r3, r2
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d10b      	bne.n	80024c6 <HAL_ADC_Init+0x302>
         == tmpCFGR)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024b8:	f023 0303 	bic.w	r3, r3, #3
 80024bc:	f043 0201 	orr.w	r2, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	649a      	str	r2, [r3, #72]	; 0x48
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80024c4:	e018      	b.n	80024f8 <HAL_ADC_Init+0x334>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ca:	f023 0312 	bic.w	r3, r3, #18
 80024ce:	f043 0210 	orr.w	r2, r3, #16
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024da:	f043 0201 	orr.w	r2, r3, #1
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	64da      	str	r2, [r3, #76]	; 0x4c
      
      tmp_hal_status = HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80024e6:	e007      	b.n	80024f8 <HAL_ADC_Init+0x334>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80024ec:	f043 0210 	orr.w	r2, r3, #16
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	649a      	str	r2, [r3, #72]	; 0x48

    tmp_hal_status = HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3720      	adds	r7, #32
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	833fffe7 	.word	0x833fffe7

08002508 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff fe42 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d132      	bne.n	8002586 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_ADC_Start+0x26>
 800252a:	2302      	movs	r3, #2
 800252c:	e02e      	b.n	800258c <HAL_ADC_Start+0x84>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002536:	6878      	ldr	r0, [r7, #4]
 8002538:	f000 fb0c 	bl	8002b54 <ADC_Enable>
 800253c:	4603      	mov	r3, r0
 800253e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d11a      	bne.n	800257c <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800254a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800254e:	f023 0301 	bic.w	r3, r3, #1
 8002552:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	649a      	str	r2, [r3, #72]	; 0x48
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
#if defined (ADC_SUPPORT_2_5_MSPS)
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	64da      	str	r2, [r3, #76]	; 0x4c
      }
#endif /* ADC_SUPPORT_2_5_MSPS */

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	221c      	movs	r2, #28
 8002566:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff fdea 	bl	800214e <LL_ADC_REG_StartConversion>
 800257a:	e006      	b.n	800258a <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002584:	e001      	b.n	800258a <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002586:	2302      	movs	r3, #2
 8002588:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800258a:	7bfb      	ldrb	r3, [r7, #15]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d101      	bne.n	80025aa <HAL_ADC_Stop+0x16>
 80025a6:	2302      	movs	r3, #2
 80025a8:	e023      	b.n	80025f2 <HAL_ADC_Stop+0x5e>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

#if defined (ADC_SUPPORT_2_5_MSPS)
  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP);
 80025b2:	2101      	movs	r1, #1
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f000 fa8d 	bl	8002ad4 <ADC_ConversionStop>
 80025ba:	4603      	mov	r3, r0
 80025bc:	73fb      	strb	r3, [r7, #15]
  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d111      	bne.n	80025e8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 fb43 	bl	8002c50 <ADC_Disable>
 80025ca:	4603      	mov	r3, r0
 80025cc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80025ce:	7bfb      	ldrb	r3, [r7, #15]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d109      	bne.n	80025e8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
#if defined (ADC_SUPPORT_2_5_MSPS)
      ADC_STATE_CLR_SET(hadc->State,
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* ADC_SUPPORT_2_5_MSPS */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return tmp_hal_status;
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	2b08      	cmp	r3, #8
 800260a:	d102      	bne.n	8002612 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800260c:	2308      	movs	r3, #8
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	e010      	b.n	8002634 <HAL_ADC_PollForConversion+0x3a>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <HAL_ADC_PollForConversion+0x36>
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002624:	f043 0220 	orr.w	r2, r3, #32
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	649a      	str	r2, [r3, #72]	; 0x48

      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e06d      	b.n	800270c <HAL_ADC_PollForConversion+0x112>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002630:	2304      	movs	r3, #4
 8002632:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002634:	f7ff fc20 	bl	8001e78 <HAL_GetTick>
 8002638:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800263a:	e021      	b.n	8002680 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002642:	d01d      	beq.n	8002680 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002644:	f7ff fc18 	bl	8001e78 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	683a      	ldr	r2, [r7, #0]
 8002650:	429a      	cmp	r2, r3
 8002652:	d302      	bcc.n	800265a <HAL_ADC_PollForConversion+0x60>
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d112      	bne.n	8002680 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	4013      	ands	r3, r2
 8002664:	2b00      	cmp	r3, #0
 8002666:	d10b      	bne.n	8002680 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800266c:	f043 0204 	orr.w	r2, r3, #4
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	649a      	str	r2, [r3, #72]	; 0x48

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e045      	b.n	800270c <HAL_ADC_PollForConversion+0x112>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	4013      	ands	r3, r2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0d6      	beq.n	800263c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002692:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	649a      	str	r2, [r3, #72]	; 0x48

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff fc66 	bl	8001f70 <LL_ADC_REG_IsTriggerSourceSWStart>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d01c      	beq.n	80026e4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	7e9b      	ldrb	r3, [r3, #26]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d118      	bne.n	80026e4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b08      	cmp	r3, #8
 80026be:	d111      	bne.n	80026e4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	649a      	str	r2, [r3, #72]	; 0x48

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d105      	bne.n	80026e4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026dc:	f043 0201 	orr.w	r2, r3, #1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	649a      	str	r2, [r3, #72]	; 0x48
      }
    }
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2b08      	cmp	r3, #8
 80026e8:	d104      	bne.n	80026f4 <HAL_ADC_PollForConversion+0xfa>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2208      	movs	r2, #8
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	e00a      	b.n	800270a <HAL_ADC_PollForConversion+0x110>
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if (READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_WAIT) == 0UL)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d103      	bne.n	800270a <HAL_ADC_PollForConversion+0x110>
#else
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
#endif
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	220c      	movs	r2, #12
 8002708:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b086      	sub	sp, #24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fd3a 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d15a      	bne.n	80027e6 <HAL_ADC_Start_DMA+0xd2>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002736:	2b01      	cmp	r3, #1
 8002738:	d101      	bne.n	800273e <HAL_ADC_Start_DMA+0x2a>
 800273a:	2302      	movs	r3, #2
 800273c:	e056      	b.n	80027ec <HAL_ADC_Start_DMA+0xd8>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2201      	movs	r2, #1
 8002742:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002746:	68f8      	ldr	r0, [r7, #12]
 8002748:	f000 fa04 	bl	8002b54 <ADC_Enable>
 800274c:	4603      	mov	r3, r0
 800274e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d142      	bne.n	80027dc <HAL_ADC_Start_DMA+0xc8>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800275a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800275e:	f023 0301 	bic.w	r3, r3, #1
 8002762:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	649a      	str	r2, [r3, #72]	; 0x48
                          HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                          HAL_ADC_STATE_REG_BUSY);

#if defined (ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	64da      	str	r2, [r3, #76]	; 0x4c
          ADC_CLEAR_ERRORCODE(hadc);
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	4a1f      	ldr	r2, [pc, #124]	; (80027f4 <HAL_ADC_Start_DMA+0xe0>)
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277c:	4a1e      	ldr	r2, [pc, #120]	; (80027f8 <HAL_ADC_Start_DMA+0xe4>)
 800277e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002784:	4a1d      	ldr	r2, [pc, #116]	; (80027fc <HAL_ADC_Start_DMA+0xe8>)
 8002786:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	221c      	movs	r2, #28
 800278e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0210 	orr.w	r2, r2, #16
 80027a6:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if defined (ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0201 	orr.w	r2, r2, #1
 80027b6:	60da      	str	r2, [r3, #12]
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
#endif

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	3340      	adds	r3, #64	; 0x40
 80027c2:	4619      	mov	r1, r3
 80027c4:	68ba      	ldr	r2, [r7, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f000 fc9a 	bl	8003100 <HAL_DMA_Start_IT>
 80027cc:	4603      	mov	r3, r0
 80027ce:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff fcba 	bl	800214e <LL_ADC_REG_StartConversion>
 80027da:	e006      	b.n	80027ea <HAL_ADC_Start_DMA+0xd6>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027e4:	e001      	b.n	80027ea <HAL_ADC_Start_DMA+0xd6>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027e6:	2302      	movs	r3, #2
 80027e8:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	3718      	adds	r7, #24
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	08002d0f 	.word	0x08002d0f
 80027f8:	08002dd7 	.word	0x08002dd7
 80027fc:	08002df3 	.word	0x08002df3

08002800 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800280e:	4618      	mov	r0, r3
 8002810:	370c      	adds	r7, #12
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr

0800281a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr

0800282e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800282e:	b480      	push	{r7}
 8002830:	b083      	sub	sp, #12
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr

08002842 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002842:	b480      	push	{r7}
 8002844:	b083      	sub	sp, #12
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
	...

08002858 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
#if defined (ADC_SUPPORT_2_5_MSPS)
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(hadc, sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));
  
  if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x28>
 800287c:	2302      	movs	r3, #2
 800287e:	e114      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x252>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff fc86 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	f040 80fb 	bne.w	8002a90 <HAL_ADC_ConfigChannel+0x238>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	2b02      	cmp	r3, #2
 80028a0:	f000 80b3 	beq.w	8002a0a <HAL_ADC_ConfigChannel+0x1b2>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	691b      	ldr	r3, [r3, #16]
 80028a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80028ac:	d004      	beq.n	80028b8 <HAL_ADC_ConfigChannel+0x60>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 80028b2:	4a80      	ldr	r2, [pc, #512]	; (8002ab4 <HAL_ADC_ConfigChannel+0x25c>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d108      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4619      	mov	r1, r3
 80028c2:	4610      	mov	r0, r2
 80028c4:	f7ff fb89 	bl	8001fda <LL_ADC_REG_SetSequencerChAdd>
 80028c8:	e041      	b.n	800294e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f003 031f 	and.w	r3, r3, #31
 80028d6:	210f      	movs	r1, #15
 80028d8:	fa01 f303 	lsl.w	r3, r1, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	401a      	ands	r2, r3
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d105      	bne.n	80028f8 <HAL_ADC_ConfigChannel+0xa0>
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	0e9b      	lsrs	r3, r3, #26
 80028f2:	f003 031f 	and.w	r3, r3, #31
 80028f6:	e011      	b.n	800291c <HAL_ADC_ConfigChannel+0xc4>
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	fa93 f3a3 	rbit	r3, r3
 8002904:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8002910:	2320      	movs	r3, #32
 8002912:	e003      	b.n	800291c <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fab3 f383 	clz	r3, r3
 800291a:	b2db      	uxtb	r3, r3
 800291c:	6839      	ldr	r1, [r7, #0]
 800291e:	6849      	ldr	r1, [r1, #4]
 8002920:	f001 011f 	and.w	r1, r1, #31
 8002924:	408b      	lsls	r3, r1
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	651a      	str	r2, [r3, #80]	; 0x50
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	089b      	lsrs	r3, r3, #2
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
 8002938:	429a      	cmp	r2, r3
 800293a:	d808      	bhi.n	800294e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	6859      	ldr	r1, [r3, #4]
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	461a      	mov	r2, r3
 800294a:	f7ff fb24 	bl	8001f96 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6819      	ldr	r1, [r3, #0]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	461a      	mov	r2, r3
 800295c:	f7ff fb64 	bl	8002028 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	4b54      	ldr	r3, [pc, #336]	; (8002ab8 <HAL_ADC_ConfigChannel+0x260>)
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 8099 	beq.w	8002aa0 <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800296e:	4853      	ldr	r0, [pc, #332]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002970:	f7ff fad1 	bl	8001f16 <LL_ADC_GetCommonPathInternalCh>
 8002974:	61b8      	str	r0, [r7, #24]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a51      	ldr	r2, [pc, #324]	; (8002ac0 <HAL_ADC_ConfigChannel+0x268>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d120      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x16a>
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d11b      	bne.n	80029c2 <HAL_ADC_ConfigChannel+0x16a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002990:	4619      	mov	r1, r3
 8002992:	484a      	ldr	r0, [pc, #296]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002994:	f7ff faac 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002998:	4b4a      	ldr	r3, [pc, #296]	; (8002ac4 <HAL_ADC_ConfigChannel+0x26c>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	099b      	lsrs	r3, r3, #6
 800299e:	4a4a      	ldr	r2, [pc, #296]	; (8002ac8 <HAL_ADC_ConfigChannel+0x270>)
 80029a0:	fba2 2303 	umull	r2, r3, r2, r3
 80029a4:	099b      	lsrs	r3, r3, #6
 80029a6:	1c5a      	adds	r2, r3, #1
 80029a8:	4613      	mov	r3, r2
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4413      	add	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 80029b2:	e002      	b.n	80029ba <HAL_ADC_ConfigChannel+0x162>
          {
            wait_loop_index--;
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	3b01      	subs	r3, #1
 80029b8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0UL)
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f9      	bne.n	80029b4 <HAL_ADC_ConfigChannel+0x15c>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029c0:	e06e      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a41      	ldr	r2, [pc, #260]	; (8002acc <HAL_ADC_ConfigChannel+0x274>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d10c      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x18e>
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d107      	bne.n	80029e6 <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029dc:	4619      	mov	r1, r3
 80029de:	4837      	ldr	r0, [pc, #220]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 80029e0:	f7ff fa86 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
 80029e4:	e05c      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a39      	ldr	r2, [pc, #228]	; (8002ad0 <HAL_ADC_ConfigChannel+0x278>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d157      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d152      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a00:	4619      	mov	r1, r3
 8002a02:	482e      	ldr	r0, [pc, #184]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002a04:	f7ff fa74 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
 8002a08:	e04a      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002a12:	d004      	beq.n	8002a1e <HAL_ADC_ConfigChannel+0x1c6>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002a18:	4a26      	ldr	r2, [pc, #152]	; (8002ab4 <HAL_ADC_ConfigChannel+0x25c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d107      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x1d6>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4619      	mov	r1, r3
 8002a28:	4610      	mov	r0, r2
 8002a2a:	f7ff fae9 	bl	8002000 <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	4b21      	ldr	r3, [pc, #132]	; (8002ab8 <HAL_ADC_ConfigChannel+0x260>)
 8002a34:	4013      	ands	r3, r2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d032      	beq.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a3a:	4820      	ldr	r0, [pc, #128]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002a3c:	f7ff fa6b 	bl	8001f16 <LL_ADC_GetCommonPathInternalCh>
 8002a40:	61b8      	str	r0, [r7, #24]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a1e      	ldr	r2, [pc, #120]	; (8002ac0 <HAL_ADC_ConfigChannel+0x268>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d107      	bne.n	8002a5c <HAL_ADC_ConfigChannel+0x204>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 8002a4c:	69bb      	ldr	r3, [r7, #24]
 8002a4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a52:	4619      	mov	r1, r3
 8002a54:	4819      	ldr	r0, [pc, #100]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002a56:	f7ff fa4b 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
 8002a5a:	e021      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a1a      	ldr	r2, [pc, #104]	; (8002acc <HAL_ADC_ConfigChannel+0x274>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d107      	bne.n	8002a76 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4813      	ldr	r0, [pc, #76]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002a70:	f7ff fa3e 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
 8002a74:	e014      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a15      	ldr	r2, [pc, #84]	; (8002ad0 <HAL_ADC_ConfigChannel+0x278>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d10f      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8002a80:	69bb      	ldr	r3, [r7, #24]
 8002a82:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a86:	4619      	mov	r1, r3
 8002a88:	480c      	ldr	r0, [pc, #48]	; (8002abc <HAL_ADC_ConfigChannel+0x264>)
 8002a8a:	f7ff fa31 	bl	8001ef0 <LL_ADC_SetCommonPathInternalCh>
 8002a8e:	e007      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x248>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a94:	f043 0220 	orr.w	r2, r3, #32
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	649a      	str	r2, [r3, #72]	; 0x48
    
    tmp_hal_status = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	77fb      	strb	r3, [r7, #31]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8002aa8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3720      	adds	r7, #32
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	80000004 	.word	0x80000004
 8002ab8:	80080000 	.word	0x80080000
 8002abc:	40012700 	.word	0x40012700
 8002ac0:	b0001000 	.word	0xb0001000
 8002ac4:	20000004 	.word	0x20000004
 8002ac8:	053e2d63 	.word	0x053e2d63
 8002acc:	b8004000 	.word	0xb8004000
 8002ad0:	b4002000 	.word	0xb4002000

08002ad4 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB serie, parameter not available on devices: STM32WB10xx, STM32WB15xx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7ff fb5b 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d02c      	beq.n	8002b48 <ADC_ConversionStop+0x74>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7ff fb18 	bl	8002128 <LL_ADC_IsDisableOngoing>
 8002af8:	4603      	mov	r3, r0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d104      	bne.n	8002b08 <ADC_ConversionStop+0x34>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff fb37 	bl	8002176 <LL_ADC_REG_StopConversion>
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b08:	f7ff f9b6 	bl	8001e78 <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]
    
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002b0e:	e014      	b.n	8002b3a <ADC_ConversionStop+0x66>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002b10:	f7ff f9b2 	bl	8001e78 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b05      	cmp	r3, #5
 8002b1c:	d90d      	bls.n	8002b3a <ADC_ConversionStop+0x66>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b22:	f043 0210 	orr.w	r2, r3, #16
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	649a      	str	r2, [r3, #72]	; 0x48
      
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2e:	f043 0201 	orr.w	r2, r3, #1
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	64da      	str	r2, [r3, #76]	; 0x4c
        
        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e007      	b.n	8002b4a <ADC_ConversionStop+0x76>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e3      	bne.n	8002b10 <ADC_ConversionStop+0x3c>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3710      	adds	r7, #16
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff facc 	bl	8002102 <LL_ADC_IsEnabled>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d162      	bne.n	8002c36 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	4b32      	ldr	r3, [pc, #200]	; (8002c40 <ADC_Enable+0xec>)
 8002b78:	4013      	ands	r3, r2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00d      	beq.n	8002b9a <ADC_Enable+0x46>
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#endif
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b82:	f043 0210 	orr.w	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	649a      	str	r2, [r3, #72]	; 0x48

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8e:	f043 0201 	orr.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	64da      	str	r2, [r3, #76]	; 0x4c

      return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e04e      	b.n	8002c38 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff fa87 	bl	80020b2 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002ba4:	4827      	ldr	r0, [pc, #156]	; (8002c44 <ADC_Enable+0xf0>)
 8002ba6:	f7ff f9b6 	bl	8001f16 <LL_ADC_GetCommonPathInternalCh>
 8002baa:	4603      	mov	r3, r0
 8002bac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00f      	beq.n	8002bd4 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002bb4:	4b24      	ldr	r3, [pc, #144]	; (8002c48 <ADC_Enable+0xf4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	099b      	lsrs	r3, r3, #6
 8002bba:	4a24      	ldr	r2, [pc, #144]	; (8002c4c <ADC_Enable+0xf8>)
 8002bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc0:	099b      	lsrs	r3, r3, #6
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002bc6:	e002      	b.n	8002bce <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1f9      	bne.n	8002bc8 <ADC_Enable+0x74>
    }

#if defined (ADC_SUPPORT_2_5_MSPS)
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	7e5b      	ldrb	r3, [r3, #25]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d02c      	beq.n	8002c36 <ADC_Enable+0xe2>
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002bdc:	f7ff f94c 	bl	8001e78 <HAL_GetTick>
 8002be0:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002be2:	e021      	b.n	8002c28 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fa8a 	bl	8002102 <LL_ADC_IsEnabled>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d104      	bne.n	8002bfe <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff fa5a 	bl	80020b2 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bfe:	f7ff f93b 	bl	8001e78 <HAL_GetTick>
 8002c02:	4602      	mov	r2, r0
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1ad3      	subs	r3, r2, r3
 8002c08:	2b02      	cmp	r3, #2
 8002c0a:	d90d      	bls.n	8002c28 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c10:	f043 0210 	orr.w	r2, r3, #16
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1c:	f043 0201 	orr.w	r2, r3, #1
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	64da      	str	r2, [r3, #76]	; 0x4c
          
          return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e007      	b.n	8002c38 <ADC_Enable+0xe4>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d1d6      	bne.n	8002be4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3710      	adds	r7, #16
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	80000017 	.word	0x80000017
 8002c44:	40012700 	.word	0x40012700
 8002c48:	20000004 	.word	0x20000004
 8002c4c:	053e2d63 	.word	0x053e2d63

08002c50 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fa63 	bl	8002128 <LL_ADC_IsDisableOngoing>
 8002c62:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f7ff fa4a 	bl	8002102 <LL_ADC_IsEnabled>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d047      	beq.n	8002d04 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d144      	bne.n	8002d04 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 0305 	and.w	r3, r3, #5
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d10c      	bne.n	8002ca2 <ADC_Disable+0x52>
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#endif
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff fa24 	bl	80020da <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2203      	movs	r2, #3
 8002c98:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c9a:	f7ff f8ed 	bl	8001e78 <HAL_GetTick>
 8002c9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ca0:	e029      	b.n	8002cf6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	649a      	str	r2, [r3, #72]	; 0x48
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	64da      	str	r2, [r3, #76]	; 0x4c
      return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e023      	b.n	8002d06 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002cbe:	f7ff f8db 	bl	8001e78 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d914      	bls.n	8002cf6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f003 0301 	and.w	r3, r3, #1
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00d      	beq.n	8002cf6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cde:	f043 0210 	orr.w	r2, r3, #16
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	649a      	str	r2, [r3, #72]	; 0x48

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cea:	f043 0201 	orr.w	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	64da      	str	r2, [r3, #76]	; 0x4c

          return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e007      	b.n	8002d06 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 0301 	and.w	r3, r3, #1
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1dc      	bne.n	8002cbe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3710      	adds	r7, #16
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b084      	sub	sp, #16
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d20:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d143      	bne.n	8002db0 <ADC_DMAConvCplt+0xa2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	649a      	str	r2, [r3, #72]	; 0x48
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
#if defined (ADC_SUPPORT_2_5_MSPS)
    if(   (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7ff f919 	bl	8001f70 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d031      	beq.n	8002da8 <ADC_DMAConvCplt+0x9a>
       && (hadc->Init.ContinuousConvMode == DISABLE)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	7e9b      	ldrb	r3, [r3, #26]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d12d      	bne.n	8002da8 <ADC_DMAConvCplt+0x9a>
      )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b08      	cmp	r3, #8
 8002d58:	d126      	bne.n	8002da8 <ADC_DMAConvCplt+0x9a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff fa1d 	bl	800219e <LL_ADC_REG_IsConversionOngoing>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d112      	bne.n	8002d90 <ADC_DMAConvCplt+0x82>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f022 020c 	bic.w	r2, r2, #12
 8002d78:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d7e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	f043 0201 	orr.w	r2, r3, #1
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	649a      	str	r2, [r3, #72]	; 0x48
 8002d8e:	e00b      	b.n	8002da8 <ADC_DMAConvCplt+0x9a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d94:	f043 0220 	orr.w	r2, r3, #32
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	649a      	str	r2, [r3, #72]	; 0x48
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da0:	f043 0201 	orr.w	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f7ff fd36 	bl	800281a <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002dae:	e00e      	b.n	8002dce <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d003      	beq.n	8002dc4 <ADC_DMAConvCplt+0xb6>
      HAL_ADC_ErrorCallback(hadc);
 8002dbc:	68f8      	ldr	r0, [r7, #12]
 8002dbe:	f7ff fd40 	bl	8002842 <HAL_ADC_ErrorCallback>
}
 8002dc2:	e004      	b.n	8002dce <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	4798      	blx	r3
}
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b084      	sub	sp, #16
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002de4:	68f8      	ldr	r0, [r7, #12]
 8002de6:	f7ff fd22 	bl	800282e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dea:	bf00      	nop
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dfe:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e04:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e10:	f043 0204 	orr.w	r2, r3, #4
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f7ff fd12 	bl	8002842 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
	...

08002e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e38:	4b0c      	ldr	r3, [pc, #48]	; (8002e6c <__NVIC_SetPriorityGrouping+0x44>)
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e3e:	68ba      	ldr	r2, [r7, #8]
 8002e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e44:	4013      	ands	r3, r2
 8002e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e5a:	4a04      	ldr	r2, [pc, #16]	; (8002e6c <__NVIC_SetPriorityGrouping+0x44>)
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	60d3      	str	r3, [r2, #12]
}
 8002e60:	bf00      	nop
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e74:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <__NVIC_GetPriorityGrouping+0x18>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	0a1b      	lsrs	r3, r3, #8
 8002e7a:	f003 0307 	and.w	r3, r3, #7
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr
 8002e88:	e000ed00 	.word	0xe000ed00

08002e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	db0b      	blt.n	8002eb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	f003 021f 	and.w	r2, r3, #31
 8002ea4:	4907      	ldr	r1, [pc, #28]	; (8002ec4 <__NVIC_EnableIRQ+0x38>)
 8002ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eaa:	095b      	lsrs	r3, r3, #5
 8002eac:	2001      	movs	r0, #1
 8002eae:	fa00 f202 	lsl.w	r2, r0, r2
 8002eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	e000e100 	.word	0xe000e100

08002ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	6039      	str	r1, [r7, #0]
 8002ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	db0a      	blt.n	8002ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	b2da      	uxtb	r2, r3
 8002ee0:	490c      	ldr	r1, [pc, #48]	; (8002f14 <__NVIC_SetPriority+0x4c>)
 8002ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee6:	0112      	lsls	r2, r2, #4
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	440b      	add	r3, r1
 8002eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ef0:	e00a      	b.n	8002f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	4908      	ldr	r1, [pc, #32]	; (8002f18 <__NVIC_SetPriority+0x50>)
 8002ef8:	79fb      	ldrb	r3, [r7, #7]
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	3b04      	subs	r3, #4
 8002f00:	0112      	lsls	r2, r2, #4
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	440b      	add	r3, r1
 8002f06:	761a      	strb	r2, [r3, #24]
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr
 8002f14:	e000e100 	.word	0xe000e100
 8002f18:	e000ed00 	.word	0xe000ed00

08002f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b089      	sub	sp, #36	; 0x24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f003 0307 	and.w	r3, r3, #7
 8002f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	f1c3 0307 	rsb	r3, r3, #7
 8002f36:	2b04      	cmp	r3, #4
 8002f38:	bf28      	it	cs
 8002f3a:	2304      	movcs	r3, #4
 8002f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	3304      	adds	r3, #4
 8002f42:	2b06      	cmp	r3, #6
 8002f44:	d902      	bls.n	8002f4c <NVIC_EncodePriority+0x30>
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	3b03      	subs	r3, #3
 8002f4a:	e000      	b.n	8002f4e <NVIC_EncodePriority+0x32>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f50:	f04f 32ff 	mov.w	r2, #4294967295
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5a:	43da      	mvns	r2, r3
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	401a      	ands	r2, r3
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f64:	f04f 31ff 	mov.w	r1, #4294967295
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6e:	43d9      	mvns	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f74:	4313      	orrs	r3, r2
         );
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3724      	adds	r7, #36	; 0x24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr

08002f82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b082      	sub	sp, #8
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7ff ff4c 	bl	8002e28 <__NVIC_SetPriorityGrouping>
}
 8002f90:	bf00      	nop
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
 8002fa4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fa6:	f7ff ff63 	bl	8002e70 <__NVIC_GetPriorityGrouping>
 8002faa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fac:	687a      	ldr	r2, [r7, #4]
 8002fae:	68b9      	ldr	r1, [r7, #8]
 8002fb0:	6978      	ldr	r0, [r7, #20]
 8002fb2:	f7ff ffb3 	bl	8002f1c <NVIC_EncodePriority>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fbc:	4611      	mov	r1, r2
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7ff ff82 	bl	8002ec8 <__NVIC_SetPriority>
}
 8002fc4:	bf00      	nop
 8002fc6:	3718      	adds	r7, #24
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff ff56 	bl	8002e8c <__NVIC_EnableIRQ>
}
 8002fe0:	bf00      	nop
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b084      	sub	sp, #16
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e078      	b.n	80030ec <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	461a      	mov	r2, r3
 8003000:	4b3c      	ldr	r3, [pc, #240]	; (80030f4 <HAL_DMA_Init+0x10c>)
 8003002:	4413      	add	r3, r2
 8003004:	4a3c      	ldr	r2, [pc, #240]	; (80030f8 <HAL_DMA_Init+0x110>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	009a      	lsls	r2, r3, #2
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a39      	ldr	r2, [pc, #228]	; (80030fc <HAL_DMA_Init+0x114>)
 8003016:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800302e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003032:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800303c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003048:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	699b      	ldr	r3, [r3, #24]
 800304e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003054:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f9b0 	bl	80033d0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003078:	d102      	bne.n	8003080 <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	685a      	ldr	r2, [r3, #4]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003088:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800308c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003096:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d010      	beq.n	80030c2 <HAL_DMA_Init+0xda>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	2b04      	cmp	r3, #4
 80030a6:	d80c      	bhi.n	80030c2 <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80030a8:	6878      	ldr	r0, [r7, #4]
 80030aa:	f000 f9bd 	bl	8003428 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030b2:	2200      	movs	r2, #0
 80030b4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80030be:	605a      	str	r2, [r3, #4]
 80030c0:	e008      	b.n	80030d4 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2200      	movs	r2, #0
 80030cc:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2200      	movs	r2, #0
 80030d2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	bffdfff8 	.word	0xbffdfff8
 80030f8:	cccccccd 	.word	0xcccccccd
 80030fc:	40020000 	.word	0x40020000

08003100 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
 800310c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800310e:	2300      	movs	r3, #0
 8003110:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003118:	2b01      	cmp	r3, #1
 800311a:	d101      	bne.n	8003120 <HAL_DMA_Start_IT+0x20>
 800311c:	2302      	movs	r3, #2
 800311e:	e066      	b.n	80031ee <HAL_DMA_Start_IT+0xee>
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2201      	movs	r2, #1
 8003124:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2b01      	cmp	r3, #1
 8003132:	d155      	bne.n	80031e0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0201 	bic.w	r2, r2, #1
 8003150:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	68b9      	ldr	r1, [r7, #8]
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f8fb 	bl	8003354 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003162:	2b00      	cmp	r3, #0
 8003164:	d008      	beq.n	8003178 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 020e 	orr.w	r2, r2, #14
 8003174:	601a      	str	r2, [r3, #0]
 8003176:	e00f      	b.n	8003198 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f022 0204 	bic.w	r2, r2, #4
 8003186:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f042 020a 	orr.w	r2, r2, #10
 8003196:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d007      	beq.n	80031b6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031b4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d007      	beq.n	80031ce <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031cc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f042 0201 	orr.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	e005      	b.n	80031ec <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80031e8:	2302      	movs	r3, #2
 80031ea:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80031ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b084      	sub	sp, #16
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	f003 031c 	and.w	r3, r3, #28
 8003216:	2204      	movs	r2, #4
 8003218:	409a      	lsls	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	4013      	ands	r3, r2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d026      	beq.n	8003270 <HAL_DMA_IRQHandler+0x7a>
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d021      	beq.n	8003270 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0320 	and.w	r3, r3, #32
 8003236:	2b00      	cmp	r3, #0
 8003238:	d107      	bne.n	800324a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0204 	bic.w	r2, r2, #4
 8003248:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	f003 021c 	and.w	r2, r3, #28
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003256:	2104      	movs	r1, #4
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	2b00      	cmp	r3, #0
 8003264:	d071      	beq.n	800334a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800326e:	e06c      	b.n	800334a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003274:	f003 031c 	and.w	r3, r3, #28
 8003278:	2202      	movs	r2, #2
 800327a:	409a      	lsls	r2, r3
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4013      	ands	r3, r2
 8003280:	2b00      	cmp	r3, #0
 8003282:	d02e      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xec>
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d029      	beq.n	80032e2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0320 	and.w	r3, r3, #32
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10b      	bne.n	80032b4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 020a 	bic.w	r2, r2, #10
 80032aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2201      	movs	r2, #1
 80032b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b8:	f003 021c 	and.w	r2, r3, #28
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	2102      	movs	r1, #2
 80032c2:	fa01 f202 	lsl.w	r2, r1, r2
 80032c6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d038      	beq.n	800334a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80032e0:	e033      	b.n	800334a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e6:	f003 031c 	and.w	r3, r3, #28
 80032ea:	2208      	movs	r2, #8
 80032ec:	409a      	lsls	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	4013      	ands	r3, r2
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d02a      	beq.n	800334c <HAL_DMA_IRQHandler+0x156>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	f003 0308 	and.w	r3, r3, #8
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d025      	beq.n	800334c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 020e 	bic.w	r2, r2, #14
 800330e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003314:	f003 021c 	and.w	r2, r3, #28
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	2101      	movs	r1, #1
 800331e:	fa01 f202 	lsl.w	r2, r1, r2
 8003322:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2201      	movs	r2, #1
 8003328:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333e:	2b00      	cmp	r3, #0
 8003340:	d004      	beq.n	800334c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800334a:	bf00      	nop
 800334c:	bf00      	nop
}
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}

08003354 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
 8003360:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800336a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003370:	2b00      	cmp	r3, #0
 8003372:	d004      	beq.n	800337e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003378:	68fa      	ldr	r2, [r7, #12]
 800337a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800337c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003382:	f003 021c 	and.w	r2, r3, #28
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	2101      	movs	r1, #1
 800338c:	fa01 f202 	lsl.w	r2, r1, r2
 8003390:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b10      	cmp	r3, #16
 80033a0:	d108      	bne.n	80033b4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80033b2:	e007      	b.n	80033c4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	68ba      	ldr	r2, [r7, #8]
 80033ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	60da      	str	r2, [r3, #12]
}
 80033c4:	bf00      	nop
 80033c6:	3714      	adds	r7, #20
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033dc:	089b      	lsrs	r3, r3, #2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033e4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6493      	str	r3, [r2, #72]	; 0x48
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	3b08      	subs	r3, #8
 80033f4:	4a0a      	ldr	r2, [pc, #40]	; (8003420 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80033f6:	fba2 2303 	umull	r2, r3, r2, r3
 80033fa:	091b      	lsrs	r3, r3, #4
 80033fc:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a08      	ldr	r2, [pc, #32]	; (8003424 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8003402:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	2201      	movs	r2, #1
 800340c:	409a      	lsls	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003412:	bf00      	nop
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	cccccccd 	.word	0xcccccccd
 8003424:	40020880 	.word	0x40020880

08003428 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003428:	b480      	push	{r7}
 800342a:	b085      	sub	sp, #20
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003438:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	461a      	mov	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a09      	ldr	r2, [pc, #36]	; (8003470 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800344c:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	3b01      	subs	r3, #1
 8003452:	f003 0303 	and.w	r3, r3, #3
 8003456:	2201      	movs	r2, #1
 8003458:	409a      	lsls	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800345e:	bf00      	nop
 8003460:	3714      	adds	r7, #20
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	1000823f 	.word	0x1000823f
 8003470:	40020940 	.word	0x40020940

08003474 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b087      	sub	sp, #28
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003482:	e146      	b.n	8003712 <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	2101      	movs	r1, #1
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	fa01 f303 	lsl.w	r3, r1, r3
 8003490:	4013      	ands	r3, r2
 8003492:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	f000 8138 	beq.w	800370c <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	f003 0303 	and.w	r3, r3, #3
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d005      	beq.n	80034b4 <HAL_GPIO_Init+0x40>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d130      	bne.n	8003516 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	68da      	ldr	r2, [r3, #12]
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034ea:	2201      	movs	r2, #1
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43db      	mvns	r3, r3
 80034f4:	693a      	ldr	r2, [r7, #16]
 80034f6:	4013      	ands	r3, r2
 80034f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	091b      	lsrs	r3, r3, #4
 8003500:	f003 0201 	and.w	r2, r3, #1
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	4313      	orrs	r3, r2
 800350e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	693a      	ldr	r2, [r7, #16]
 8003514:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	2b03      	cmp	r3, #3
 8003520:	d017      	beq.n	8003552 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	005b      	lsls	r3, r3, #1
 800352c:	2203      	movs	r2, #3
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4013      	ands	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4313      	orrs	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f003 0303 	and.w	r3, r3, #3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d123      	bne.n	80035a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	08da      	lsrs	r2, r3, #3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	3208      	adds	r2, #8
 8003566:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800356a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	220f      	movs	r2, #15
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	43db      	mvns	r3, r3
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4013      	ands	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	691a      	ldr	r2, [r3, #16]
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	f003 0307 	and.w	r3, r3, #7
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	693a      	ldr	r2, [r7, #16]
 8003594:	4313      	orrs	r3, r2
 8003596:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	08da      	lsrs	r2, r3, #3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3208      	adds	r2, #8
 80035a0:	6939      	ldr	r1, [r7, #16]
 80035a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	2203      	movs	r2, #3
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43db      	mvns	r3, r3
 80035b8:	693a      	ldr	r2, [r7, #16]
 80035ba:	4013      	ands	r3, r2
 80035bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f003 0203 	and.w	r2, r3, #3
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	f000 8092 	beq.w	800370c <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80035e8:	4a51      	ldr	r2, [pc, #324]	; (8003730 <HAL_GPIO_Init+0x2bc>)
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	089b      	lsrs	r3, r3, #2
 80035ee:	3302      	adds	r3, #2
 80035f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f003 0303 	and.w	r3, r3, #3
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	220f      	movs	r2, #15
 8003600:	fa02 f303 	lsl.w	r3, r2, r3
 8003604:	43db      	mvns	r3, r3
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	4013      	ands	r3, r2
 800360a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003612:	d013      	beq.n	800363c <HAL_GPIO_Init+0x1c8>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a47      	ldr	r2, [pc, #284]	; (8003734 <HAL_GPIO_Init+0x2c0>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d00d      	beq.n	8003638 <HAL_GPIO_Init+0x1c4>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a46      	ldr	r2, [pc, #280]	; (8003738 <HAL_GPIO_Init+0x2c4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d007      	beq.n	8003634 <HAL_GPIO_Init+0x1c0>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a45      	ldr	r2, [pc, #276]	; (800373c <HAL_GPIO_Init+0x2c8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d101      	bne.n	8003630 <HAL_GPIO_Init+0x1bc>
 800362c:	2304      	movs	r3, #4
 800362e:	e006      	b.n	800363e <HAL_GPIO_Init+0x1ca>
 8003630:	2307      	movs	r3, #7
 8003632:	e004      	b.n	800363e <HAL_GPIO_Init+0x1ca>
 8003634:	2302      	movs	r3, #2
 8003636:	e002      	b.n	800363e <HAL_GPIO_Init+0x1ca>
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <HAL_GPIO_Init+0x1ca>
 800363c:	2300      	movs	r3, #0
 800363e:	697a      	ldr	r2, [r7, #20]
 8003640:	f002 0203 	and.w	r2, r2, #3
 8003644:	0092      	lsls	r2, r2, #2
 8003646:	4093      	lsls	r3, r2
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800364e:	4938      	ldr	r1, [pc, #224]	; (8003730 <HAL_GPIO_Init+0x2bc>)
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	089b      	lsrs	r3, r3, #2
 8003654:	3302      	adds	r3, #2
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800365c:	4b38      	ldr	r3, [pc, #224]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 800365e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003662:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	43db      	mvns	r3, r3
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	4013      	ands	r3, r2
 800366c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4313      	orrs	r3, r2
 8003680:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003682:	4a2f      	ldr	r2, [pc, #188]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800368a:	4b2d      	ldr	r3, [pc, #180]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 800368c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003690:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	43db      	mvns	r3, r3
 8003696:	693a      	ldr	r2, [r7, #16]
 8003698:	4013      	ands	r3, r2
 800369a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80036a8:	693a      	ldr	r2, [r7, #16]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80036b0:	4a23      	ldr	r2, [pc, #140]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80036b8:	4b21      	ldr	r3, [pc, #132]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	43db      	mvns	r3, r3
 80036c2:	693a      	ldr	r2, [r7, #16]
 80036c4:	4013      	ands	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d003      	beq.n	80036dc <HAL_GPIO_Init+0x268>
        {
          temp |= iocurrent;
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036dc:	4a18      	ldr	r2, [pc, #96]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80036e2:	4b17      	ldr	r3, [pc, #92]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	43db      	mvns	r3, r3
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	4013      	ands	r3, r2
 80036f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80036fe:	693a      	ldr	r2, [r7, #16]
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4313      	orrs	r3, r2
 8003704:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003706:	4a0e      	ldr	r2, [pc, #56]	; (8003740 <HAL_GPIO_Init+0x2cc>)
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	3301      	adds	r3, #1
 8003710:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	fa22 f303 	lsr.w	r3, r2, r3
 800371c:	2b00      	cmp	r3, #0
 800371e:	f47f aeb1 	bne.w	8003484 <HAL_GPIO_Init+0x10>
  }
}
 8003722:	bf00      	nop
 8003724:	bf00      	nop
 8003726:	371c      	adds	r7, #28
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	40010000 	.word	0x40010000
 8003734:	48000400 	.word	0x48000400
 8003738:	48000800 	.word	0x48000800
 800373c:	48001000 	.word	0x48001000
 8003740:	58000800 	.word	0x58000800

08003744 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	460b      	mov	r3, r1
 800374e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	887b      	ldrh	r3, [r7, #2]
 8003756:	4013      	ands	r3, r2
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800375c:	2301      	movs	r3, #1
 800375e:	73fb      	strb	r3, [r7, #15]
 8003760:	e001      	b.n	8003766 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003766:	7bfb      	ldrb	r3, [r7, #15]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3714      	adds	r7, #20
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	807b      	strh	r3, [r7, #2]
 8003780:	4613      	mov	r3, r2
 8003782:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003784:	787b      	ldrb	r3, [r7, #1]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800378a:	887a      	ldrh	r2, [r7, #2]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003790:	e002      	b.n	8003798 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037a8:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a04      	ldr	r2, [pc, #16]	; (80037c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80037ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037b2:	6013      	str	r3, [r2, #0]
}
 80037b4:	bf00      	nop
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	58000400 	.word	0x58000400

080037c4 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80037c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80037d6:	d101      	bne.n	80037dc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80037d8:	2301      	movs	r3, #1
 80037da:	e000      	b.n	80037de <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80037dc:	2300      	movs	r3, #0
}
 80037de:	4618      	mov	r0, r3
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80037ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fa:	6013      	str	r3, [r2, #0]
}
 80037fc:	bf00      	nop
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8003806:	b480      	push	{r7}
 8003808:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800380a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003814:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003818:	6013      	str	r3, [r2, #0]
}
 800381a:	bf00      	nop
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003832:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003836:	d101      	bne.n	800383c <LL_RCC_HSE_IsReady+0x18>
 8003838:	2301      	movs	r3, #1
 800383a:	e000      	b.n	800383e <LL_RCC_HSE_IsReady+0x1a>
 800383c:	2300      	movs	r3, #0
}
 800383e:	4618      	mov	r0, r3
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800384c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003856:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385a:	6013      	str	r3, [r2, #0]
}
 800385c:	bf00      	nop
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8003866:	b480      	push	{r7}
 8003868:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800386a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003874:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003878:	6013      	str	r3, [r2, #0]
}
 800387a:	bf00      	nop
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003896:	d101      	bne.n	800389c <LL_RCC_HSI_IsReady+0x18>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <LL_RCC_HSI_IsReady+0x1a>
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80038b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	061b      	lsls	r3, r3, #24
 80038be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038c2:	4313      	orrs	r3, r2
 80038c4:	604b      	str	r3, [r1, #4]
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 80038d2:	b480      	push	{r7}
 80038d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80038d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038e2:	f043 0301 	orr.w	r3, r3, #1
 80038e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80038ea:	bf00      	nop
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr

080038f4 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80038f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003900:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003904:	f023 0301 	bic.w	r3, r3, #1
 8003908:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8003916:	b480      	push	{r7}
 8003918:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800391a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003922:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800392e:	bf00      	nop
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800393c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003944:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003948:	f023 0304 	bic.w	r3, r3, #4
 800394c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800395a:	b480      	push	{r7}
 800395c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800395e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003962:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003966:	f003 0302 	and.w	r3, r3, #2
 800396a:	2b02      	cmp	r3, #2
 800396c:	d101      	bne.n	8003972 <LL_RCC_LSE_IsReady+0x18>
 800396e:	2301      	movs	r3, #1
 8003970:	e000      	b.n	8003974 <LL_RCC_LSE_IsReady+0x1a>
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 800397e:	b480      	push	{r7}
 8003980:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003986:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800398a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800398e:	f043 0301 	orr.w	r3, r3, #1
 8003992:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003996:	bf00      	nop
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80039a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80039b8:	bf00      	nop
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 80039c2:	b480      	push	{r7}
 80039c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80039c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b02      	cmp	r3, #2
 80039d4:	d101      	bne.n	80039da <LL_RCC_LSI1_IsReady+0x18>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <LL_RCC_LSI1_IsReady+0x1a>
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr

080039e6 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 80039e6:	b480      	push	{r7}
 80039e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80039ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039f6:	f043 0304 	orr.w	r3, r3, #4
 80039fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80039fe:	bf00      	nop
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003a0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a18:	f023 0304 	bic.w	r3, r3, #4
 8003a1c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003a20:	bf00      	nop
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003a2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b08      	cmp	r3, #8
 8003a3c:	d101      	bne.n	8003a42 <LL_RCC_LSI2_IsReady+0x18>
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e000      	b.n	8003a44 <LL_RCC_LSI2_IsReady+0x1a>
 8003a42:	2300      	movs	r3, #0
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr

08003a4e <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b083      	sub	sp, #12
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003a56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a5e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	021b      	lsls	r3, r3, #8
 8003a66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr

08003a7c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003a80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a8a:	f043 0301 	orr.w	r3, r3, #1
 8003a8e:	6013      	str	r3, [r2, #0]
}
 8003a90:	bf00      	nop
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr

08003a9a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8003a9a:	b480      	push	{r7}
 8003a9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003aa8:	f023 0301 	bic.w	r3, r3, #1
 8003aac:	6013      	str	r3, [r2, #0]
}
 8003aae:	bf00      	nop
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab6:	4770      	bx	lr

08003ab8 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003abc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d101      	bne.n	8003ace <LL_RCC_MSI_IsReady+0x16>
 8003aca:	2301      	movs	r3, #1
 8003acc:	e000      	b.n	8003ad0 <LL_RCC_MSI_IsReady+0x18>
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr

08003ada <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003ae2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003aec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	600b      	str	r3, [r1, #0]
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b083      	sub	sp, #12
 8003b06:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003b08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b12:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2bb0      	cmp	r3, #176	; 0xb0
 8003b18:	d901      	bls.n	8003b1e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8003b1a:	23b0      	movs	r3, #176	; 0xb0
 8003b1c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8003b1e:	687b      	ldr	r3, [r7, #4]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr

08003b2c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b46:	4313      	orrs	r3, r2
 8003b48:	604b      	str	r3, [r1, #4]
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr

08003b56 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b083      	sub	sp, #12
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003b5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f023 0203 	bic.w	r2, r3, #3
 8003b68:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	608b      	str	r3, [r1, #8]
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr

08003b7e <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003b7e:	b480      	push	{r7}
 8003b80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003b82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f003 030c 	and.w	r3, r3, #12
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ba8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	608b      	str	r3, [r1, #8]
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003bce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003bf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bf6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003bfa:	f023 020f 	bic.w	r2, r3, #15
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	091b      	lsrs	r3, r3, #4
 8003c02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003c48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	608b      	str	r3, [r1, #8]
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003c6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8003c84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c88:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003c9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ca2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003ca6:	011b      	lsls	r3, r3, #4
 8003ca8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr

08003cb6 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003cb6:	b480      	push	{r7}
 8003cb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ccc:	4770      	bx	lr

08003cce <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003cce:	b480      	push	{r7}
 8003cd0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003cd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr

08003ce6 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8003cea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cf4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cf8:	6013      	str	r3, [r2, #0]
}
 8003cfa:	bf00      	nop
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8003d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d16:	6013      	str	r3, [r2, #0]
}
 8003d18:	bf00      	nop
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d20:	4770      	bx	lr

08003d22 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003d22:	b480      	push	{r7}
 8003d24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d30:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003d34:	d101      	bne.n	8003d3a <LL_RCC_PLL_IsReady+0x18>
 8003d36:	2301      	movs	r3, #1
 8003d38:	e000      	b.n	8003d3c <LL_RCC_PLL_IsReady+0x1a>
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003d46:	b480      	push	{r7}
 8003d48:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	0a1b      	lsrs	r3, r3, #8
 8003d52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003d94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0303 	and.w	r3, r3, #3
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003dac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003db6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dba:	d101      	bne.n	8003dc0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e000      	b.n	8003dc2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ddc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003de0:	d101      	bne.n	8003de6 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003de2:	2301      	movs	r3, #1
 8003de4:	e000      	b.n	8003de8 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003df2:	b480      	push	{r7}
 8003df4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dfa:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003dfe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e06:	d101      	bne.n	8003e0c <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e000      	b.n	8003e0e <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e2a:	d101      	bne.n	8003e30 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e000      	b.n	8003e32 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003e40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003e4e:	d101      	bne.n	8003e54 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003e50:	2301      	movs	r3, #1
 8003e52:	e000      	b.n	8003e56 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003e54:	2300      	movs	r3, #0
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	b08d      	sub	sp, #52	; 0x34
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e33b      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0320 	and.w	r3, r3, #32
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8092 	beq.w	8003fa4 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e80:	f7ff fe7d 	bl	8003b7e <LL_RCC_GetSysClkSource>
 8003e84:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e86:	f7ff ff83 	bl	8003d90 <LL_RCC_PLL_GetMainSource>
 8003e8a:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d005      	beq.n	8003e9e <HAL_RCC_OscConfig+0x3e>
 8003e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e94:	2b0c      	cmp	r3, #12
 8003e96:	d14c      	bne.n	8003f32 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8003e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d149      	bne.n	8003f32 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003e9e:	f7ff fe0b 	bl	8003ab8 <LL_RCC_MSI_IsReady>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d005      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x54>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e31a      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8003eb8:	f7ff fe23 	bl	8003b02 <LL_RCC_MSI_GetRange>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	429c      	cmp	r4, r3
 8003ec0:	d914      	bls.n	8003eec <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 fd38 	bl	800493c <RCC_SetFlashLatencyFromMSIRange>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d001      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e309      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff fdfd 	bl	8003ada <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6a1b      	ldr	r3, [r3, #32]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff fe21 	bl	8003b2c <LL_RCC_MSI_SetCalibTrimming>
 8003eea:	e013      	b.n	8003f14 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff fdf2 	bl	8003ada <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6a1b      	ldr	r3, [r3, #32]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7ff fe16 	bl	8003b2c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fd19 	bl	800493c <RCC_SetFlashLatencyFromMSIRange>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e2ea      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003f14:	f000 fca0 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	4ab3      	ldr	r2, [pc, #716]	; (80041e8 <HAL_RCC_OscConfig+0x388>)
 8003f1c:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f1e:	4bb3      	ldr	r3, [pc, #716]	; (80041ec <HAL_RCC_OscConfig+0x38c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7fd fd92 	bl	8001a4c <HAL_InitTick>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d039      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e2db      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d01e      	beq.n	8003f78 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003f3a:	f7ff fd9f 	bl	8003a7c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f3e:	f7fd ff9b 	bl	8001e78 <HAL_GetTick>
 8003f42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f46:	f7fd ff97 	bl	8001e78 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e2c8      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() == 0U)
 8003f58:	f7ff fdae 	bl	8003ab8 <LL_RCC_MSI_IsReady>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d0f1      	beq.n	8003f46 <HAL_RCC_OscConfig+0xe6>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fdb7 	bl	8003ada <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a1b      	ldr	r3, [r3, #32]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff fddb 	bl	8003b2c <LL_RCC_MSI_SetCalibTrimming>
 8003f76:	e015      	b.n	8003fa4 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f78:	f7ff fd8f 	bl	8003a9a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f7c:	f7fd ff7c 	bl	8001e78 <HAL_GetTick>
 8003f80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f84:	f7fd ff78 	bl	8001e78 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b02      	cmp	r3, #2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e2a9      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003f96:	f7ff fd8f 	bl	8003ab8 <LL_RCC_MSI_IsReady>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1f1      	bne.n	8003f84 <HAL_RCC_OscConfig+0x124>
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003fa2:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d04e      	beq.n	800404e <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fb0:	f7ff fde5 	bl	8003b7e <LL_RCC_GetSysClkSource>
 8003fb4:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fb6:	f7ff feeb 	bl	8003d90 <LL_RCC_PLL_GetMainSource>
 8003fba:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	2b08      	cmp	r3, #8
 8003fc0:	d005      	beq.n	8003fce <HAL_RCC_OscConfig+0x16e>
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	2b0c      	cmp	r3, #12
 8003fc6:	d10d      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d10a      	bne.n	8003fe4 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fce:	f7ff fc29 	bl	8003824 <LL_RCC_HSE_IsReady>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d039      	beq.n	800404c <HAL_RCC_OscConfig+0x1ec>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d135      	bne.n	800404c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e282      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fec:	d102      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x194>
 8003fee:	f7ff fbfb 	bl	80037e8 <LL_RCC_HSE_Enable>
 8003ff2:	e001      	b.n	8003ff8 <HAL_RCC_OscConfig+0x198>
 8003ff4:	f7ff fc07 	bl	8003806 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d012      	beq.n	8004026 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004000:	f7fd ff3a 	bl	8001e78 <HAL_GetTick>
 8004004:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004008:	f7fd ff36 	bl	8001e78 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	; 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e267      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() == 0U)
 800401a:	f7ff fc03 	bl	8003824 <LL_RCC_HSE_IsReady>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f1      	beq.n	8004008 <HAL_RCC_OscConfig+0x1a8>
 8004024:	e013      	b.n	800404e <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004026:	f7fd ff27 	bl	8001e78 <HAL_GetTick>
 800402a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800402c:	e008      	b.n	8004040 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800402e:	f7fd ff23 	bl	8001e78 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	2b64      	cmp	r3, #100	; 0x64
 800403a:	d901      	bls.n	8004040 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e254      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004040:	f7ff fbf0 	bl	8003824 <LL_RCC_HSE_IsReady>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f1      	bne.n	800402e <HAL_RCC_OscConfig+0x1ce>
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800404c:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d051      	beq.n	80040fe <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800405a:	f7ff fd90 	bl	8003b7e <LL_RCC_GetSysClkSource>
 800405e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004060:	f7ff fe96 	bl	8003d90 <LL_RCC_PLL_GetMainSource>
 8004064:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	2b04      	cmp	r3, #4
 800406a:	d005      	beq.n	8004078 <HAL_RCC_OscConfig+0x218>
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	2b0c      	cmp	r3, #12
 8004070:	d113      	bne.n	800409a <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2b02      	cmp	r3, #2
 8004076:	d110      	bne.n	800409a <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004078:	f7ff fc04 	bl	8003884 <LL_RCC_HSI_IsReady>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_RCC_OscConfig+0x22e>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
 800408c:	e22d      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff fc08 	bl	80038a8 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004098:	e031      	b.n	80040fe <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d019      	beq.n	80040d6 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a2:	f7ff fbd1 	bl	8003848 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a6:	f7fd fee7 	bl	8001e78 <HAL_GetTick>
 80040aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80040ac:	e008      	b.n	80040c0 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ae:	f7fd fee3 	bl	8001e78 <HAL_GetTick>
 80040b2:	4602      	mov	r2, r0
 80040b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	2b02      	cmp	r3, #2
 80040ba:	d901      	bls.n	80040c0 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 80040bc:	2303      	movs	r3, #3
 80040be:	e214      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() == 0U)
 80040c0:	f7ff fbe0 	bl	8003884 <LL_RCC_HSI_IsReady>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f1      	beq.n	80040ae <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7ff fbea 	bl	80038a8 <LL_RCC_HSI_SetCalibTrimming>
 80040d4:	e013      	b.n	80040fe <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040d6:	f7ff fbc6 	bl	8003866 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040da:	f7fd fecd 	bl	8001e78 <HAL_GetTick>
 80040de:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e2:	f7fd fec9 	bl	8001e78 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e1fa      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_HSI_IsReady() != 0U)
 80040f4:	f7ff fbc6 	bl	8003884 <LL_RCC_HSI_IsReady>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f1      	bne.n	80040e2 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b00      	cmp	r3, #0
 8004108:	d106      	bne.n	8004118 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004112:	2b00      	cmp	r3, #0
 8004114:	f000 80a3 	beq.w	800425e <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	695b      	ldr	r3, [r3, #20]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d076      	beq.n	800420e <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0310 	and.w	r3, r3, #16
 8004128:	2b00      	cmp	r3, #0
 800412a:	d046      	beq.n	80041ba <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800412c:	f7ff fc49 	bl	80039c2 <LL_RCC_LSI1_IsReady>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d113      	bne.n	800415e <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004136:	f7ff fc22 	bl	800397e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800413a:	f7fd fe9d 	bl	8001e78 <HAL_GetTick>
 800413e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004140:	e008      	b.n	8004154 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004142:	f7fd fe99 	bl	8001e78 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	2b02      	cmp	r3, #2
 800414e:	d901      	bls.n	8004154 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e1ca      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004154:	f7ff fc35 	bl	80039c2 <LL_RCC_LSI1_IsReady>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d0f1      	beq.n	8004142 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800415e:	f7ff fc42 	bl	80039e6 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004162:	f7fd fe89 	bl	8001e78 <HAL_GetTick>
 8004166:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004168:	e008      	b.n	800417c <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800416a:	f7fd fe85 	bl	8001e78 <HAL_GetTick>
 800416e:	4602      	mov	r2, r0
 8004170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004172:	1ad3      	subs	r3, r2, r3
 8004174:	2b03      	cmp	r3, #3
 8004176:	d901      	bls.n	800417c <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e1b6      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800417c:	f7ff fc55 	bl	8003a2a <LL_RCC_LSI2_IsReady>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0f1      	beq.n	800416a <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	699b      	ldr	r3, [r3, #24]
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff fc5f 	bl	8003a4e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004190:	f7ff fc06 	bl	80039a0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004194:	f7fd fe70 	bl	8001e78 <HAL_GetTick>
 8004198:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800419a:	e008      	b.n	80041ae <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800419c:	f7fd fe6c 	bl	8001e78 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d901      	bls.n	80041ae <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 80041aa:	2303      	movs	r3, #3
 80041ac:	e19d      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80041ae:	f7ff fc08 	bl	80039c2 <LL_RCC_LSI1_IsReady>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1f1      	bne.n	800419c <HAL_RCC_OscConfig+0x33c>
 80041b8:	e051      	b.n	800425e <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80041ba:	f7ff fbe0 	bl	800397e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041be:	f7fd fe5b 	bl	8001e78 <HAL_GetTick>
 80041c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80041c4:	e008      	b.n	80041d8 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80041c6:	f7fd fe57 	bl	8001e78 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d901      	bls.n	80041d8 <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e188      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80041d8:	f7ff fbf3 	bl	80039c2 <LL_RCC_LSI1_IsReady>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f1      	beq.n	80041c6 <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80041e2:	f7ff fc11 	bl	8003a08 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80041e6:	e00c      	b.n	8004202 <HAL_RCC_OscConfig+0x3a2>
 80041e8:	20000004 	.word	0x20000004
 80041ec:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80041f0:	f7fd fe42 	bl	8001e78 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e173      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004202:	f7ff fc12 	bl	8003a2a <LL_RCC_LSI2_IsReady>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f1      	bne.n	80041f0 <HAL_RCC_OscConfig+0x390>
 800420c:	e027      	b.n	800425e <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800420e:	f7ff fbfb 	bl	8003a08 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004212:	f7fd fe31 	bl	8001e78 <HAL_GetTick>
 8004216:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004218:	e008      	b.n	800422c <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800421a:	f7fd fe2d 	bl	8001e78 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b03      	cmp	r3, #3
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e15e      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800422c:	f7ff fbfd 	bl	8003a2a <LL_RCC_LSI2_IsReady>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1f1      	bne.n	800421a <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8004236:	f7ff fbb3 	bl	80039a0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423a:	f7fd fe1d 	bl	8001e78 <HAL_GetTick>
 800423e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004242:	f7fd fe19 	bl	8001e78 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e14a      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004254:	f7ff fbb5 	bl	80039c2 <LL_RCC_LSI1_IsReady>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d1f1      	bne.n	8004242 <HAL_RCC_OscConfig+0x3e2>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	2b00      	cmp	r3, #0
 8004268:	d05b      	beq.n	8004322 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800426a:	4ba2      	ldr	r3, [pc, #648]	; (80044f4 <HAL_RCC_OscConfig+0x694>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004272:	2b00      	cmp	r3, #0
 8004274:	d114      	bne.n	80042a0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004276:	f7ff fa95 	bl	80037a4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800427a:	f7fd fdfd 	bl	8001e78 <HAL_GetTick>
 800427e:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004282:	f7fd fdf9 	bl	8001e78 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e12a      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004294:	4b97      	ldr	r3, [pc, #604]	; (80044f4 <HAL_RCC_OscConfig+0x694>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0f0      	beq.n	8004282 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d102      	bne.n	80042ae <HAL_RCC_OscConfig+0x44e>
 80042a8:	f7ff fb13 	bl	80038d2 <LL_RCC_LSE_Enable>
 80042ac:	e00c      	b.n	80042c8 <HAL_RCC_OscConfig+0x468>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	2b05      	cmp	r3, #5
 80042b4:	d104      	bne.n	80042c0 <HAL_RCC_OscConfig+0x460>
 80042b6:	f7ff fb2e 	bl	8003916 <LL_RCC_LSE_EnableBypass>
 80042ba:	f7ff fb0a 	bl	80038d2 <LL_RCC_LSE_Enable>
 80042be:	e003      	b.n	80042c8 <HAL_RCC_OscConfig+0x468>
 80042c0:	f7ff fb18 	bl	80038f4 <LL_RCC_LSE_Disable>
 80042c4:	f7ff fb38 	bl	8003938 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d014      	beq.n	80042fa <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d0:	f7fd fdd2 	bl	8001e78 <HAL_GetTick>
 80042d4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80042d6:	e00a      	b.n	80042ee <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d8:	f7fd fdce 	bl	8001e78 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d901      	bls.n	80042ee <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e0fd      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() == 0U)
 80042ee:	f7ff fb34 	bl	800395a <LL_RCC_LSE_IsReady>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0ef      	beq.n	80042d8 <HAL_RCC_OscConfig+0x478>
 80042f8:	e013      	b.n	8004322 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042fa:	f7fd fdbd 	bl	8001e78 <HAL_GetTick>
 80042fe:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004300:	e00a      	b.n	8004318 <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004302:	f7fd fdb9 	bl	8001e78 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004310:	4293      	cmp	r3, r2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e0e8      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      while (LL_RCC_LSE_IsReady() != 0U)
 8004318:	f7ff fb1f 	bl	800395a <LL_RCC_LSE_IsReady>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1ef      	bne.n	8004302 <HAL_RCC_OscConfig+0x4a2>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004326:	2b00      	cmp	r3, #0
 8004328:	f000 80de 	beq.w	80044e8 <HAL_RCC_OscConfig+0x688>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800432c:	f7ff fc27 	bl	8003b7e <LL_RCC_GetSysClkSource>
 8004330:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8004332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800433e:	2b02      	cmp	r3, #2
 8004340:	f040 80a6 	bne.w	8004490 <HAL_RCC_OscConfig+0x630>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f003 0203 	and.w	r2, r3, #3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800434e:	429a      	cmp	r2, r3
 8004350:	d123      	bne.n	800439a <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435c:	429a      	cmp	r2, r3
 800435e:	d11c      	bne.n	800439a <HAL_RCC_OscConfig+0x53a>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	0a1b      	lsrs	r3, r3, #8
 8004364:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d114      	bne.n	800439a <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800437a:	429a      	cmp	r2, r3
 800437c:	d10d      	bne.n	800439a <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004388:	429a      	cmp	r2, r3
 800438a:	d106      	bne.n	800439a <HAL_RCC_OscConfig+0x53a>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004396:	429a      	cmp	r2, r3
 8004398:	d054      	beq.n	8004444 <HAL_RCC_OscConfig+0x5e4>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b0c      	cmp	r3, #12
 800439e:	d04f      	beq.n	8004440 <HAL_RCC_OscConfig+0x5e0>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80043a0:	f7ff fcb0 	bl	8003d04 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80043a4:	f7fd fd68 	bl	8001e78 <HAL_GetTick>
 80043a8:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043aa:	e008      	b.n	80043be <HAL_RCC_OscConfig+0x55e>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ac:	f7fd fd64 	bl	8001e78 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x55e>
              {
                return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e095      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1ef      	bne.n	80043ac <HAL_RCC_OscConfig+0x54c>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	4b49      	ldr	r3, [pc, #292]	; (80044f8 <HAL_RCC_OscConfig+0x698>)
 80043d4:	4013      	ands	r3, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043de:	4311      	orrs	r1, r2
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80043e4:	0212      	lsls	r2, r2, #8
 80043e6:	4311      	orrs	r1, r2
 80043e8:	687a      	ldr	r2, [r7, #4]
 80043ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043ec:	4311      	orrs	r1, r2
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80043f2:	4311      	orrs	r1, r2
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043f8:	430a      	orrs	r2, r1
 80043fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80043fe:	4313      	orrs	r3, r2
 8004400:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004402:	f7ff fc70 	bl	8003ce6 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004406:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004410:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004414:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004416:	f7fd fd2f 	bl	8001e78 <HAL_GetTick>
 800441a:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x5d0>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800441e:	f7fd fd2b 	bl	8001e78 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x5d0>
              {
                return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e05c      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004430:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0ef      	beq.n	800441e <HAL_RCC_OscConfig+0x5be>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800443e:	e053      	b.n	80044e8 <HAL_RCC_OscConfig+0x688>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e052      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004444:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d14a      	bne.n	80044e8 <HAL_RCC_OscConfig+0x688>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004452:	f7ff fc48 	bl	8003ce6 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004456:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004464:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004466:	f7fd fd07 	bl	8001e78 <HAL_GetTick>
 800446a:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800446c:	e008      	b.n	8004480 <HAL_RCC_OscConfig+0x620>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800446e:	f7fd fd03 	bl	8001e78 <HAL_GetTick>
 8004472:	4602      	mov	r2, r0
 8004474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x620>
            {
              return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e034      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004480:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d0ef      	beq.n	800446e <HAL_RCC_OscConfig+0x60e>
 800448e:	e02b      	b.n	80044e8 <HAL_RCC_OscConfig+0x688>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	2b0c      	cmp	r3, #12
 8004494:	d026      	beq.n	80044e4 <HAL_RCC_OscConfig+0x684>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004496:	f7ff fc35 	bl	8003d04 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800449a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044a4:	f023 0303 	bic.w	r3, r3, #3
 80044a8:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
 80044aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ae:	68db      	ldr	r3, [r3, #12]
 80044b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80044b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044b8:	60d3      	str	r3, [r2, #12]
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044ba:	f7fd fcdd 	bl	8001e78 <HAL_GetTick>
 80044be:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044c0:	e008      	b.n	80044d4 <HAL_RCC_OscConfig+0x674>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044c2:	f7fd fcd9 	bl	8001e78 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b02      	cmp	r3, #2
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x674>
          {
            return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e00a      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1ef      	bne.n	80044c2 <HAL_RCC_OscConfig+0x662>
 80044e2:	e001      	b.n	80044e8 <HAL_RCC_OscConfig+0x688>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e000      	b.n	80044ea <HAL_RCC_OscConfig+0x68a>
      }
    }
  }
  return HAL_OK;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3734      	adds	r7, #52	; 0x34
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd90      	pop	{r4, r7, pc}
 80044f2:	bf00      	nop
 80044f4:	58000400 	.word	0x58000400
 80044f8:	11c1808c 	.word	0x11c1808c

080044fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d101      	bne.n	8004510 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e12d      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004510:	4b98      	ldr	r3, [pc, #608]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0307 	and.w	r3, r3, #7
 8004518:	683a      	ldr	r2, [r7, #0]
 800451a:	429a      	cmp	r2, r3
 800451c:	d91b      	bls.n	8004556 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800451e:	4b95      	ldr	r3, [pc, #596]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f023 0207 	bic.w	r2, r3, #7
 8004526:	4993      	ldr	r1, [pc, #588]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	4313      	orrs	r3, r2
 800452c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452e:	f7fd fca3 	bl	8001e78 <HAL_GetTick>
 8004532:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004534:	e008      	b.n	8004548 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004536:	f7fd fc9f 	bl	8001e78 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e111      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004548:	4b8a      	ldr	r3, [pc, #552]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d1ef      	bne.n	8004536 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d016      	beq.n	8004590 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff fb15 	bl	8003b96 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800456c:	f7fd fc84 	bl	8001e78 <HAL_GetTick>
 8004570:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004572:	e008      	b.n	8004586 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004574:	f7fd fc80 	bl	8001e78 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e0f2      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004586:	f7ff fc0f 	bl	8003da8 <LL_RCC_IsActiveFlag_HPRE>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0f1      	beq.n	8004574 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0320 	and.w	r3, r3, #32
 8004598:	2b00      	cmp	r3, #0
 800459a:	d016      	beq.n	80045ca <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	695b      	ldr	r3, [r3, #20]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7ff fb0c 	bl	8003bbe <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80045a6:	f7fd fc67 	bl	8001e78 <HAL_GetTick>
 80045aa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80045ae:	f7fd fc63 	bl	8001e78 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e0d5      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80045c0:	f7ff fc04 	bl	8003dcc <LL_RCC_IsActiveFlag_C2HPRE>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d0f1      	beq.n	80045ae <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d016      	beq.n	8004604 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff fb05 	bl	8003bea <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80045e0:	f7fd fc4a 	bl	8001e78 <HAL_GetTick>
 80045e4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80045e6:	e008      	b.n	80045fa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80045e8:	f7fd fc46 	bl	8001e78 <HAL_GetTick>
 80045ec:	4602      	mov	r2, r0
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e0b8      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80045fa:	f7ff fbfa 	bl	8003df2 <LL_RCC_IsActiveFlag_SHDHPRE>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d0f1      	beq.n	80045e8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	2b00      	cmp	r3, #0
 800460e:	d016      	beq.n	800463e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	4618      	mov	r0, r3
 8004616:	f7ff faff 	bl	8003c18 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800461a:	f7fd fc2d 	bl	8001e78 <HAL_GetTick>
 800461e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004620:	e008      	b.n	8004634 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004622:	f7fd fc29 	bl	8001e78 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e09b      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004634:	f7ff fbf0 	bl	8003e18 <LL_RCC_IsActiveFlag_PPRE1>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f1      	beq.n	8004622 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0308 	and.w	r3, r3, #8
 8004646:	2b00      	cmp	r3, #0
 8004648:	d017      	beq.n	800467a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	691b      	ldr	r3, [r3, #16]
 800464e:	00db      	lsls	r3, r3, #3
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff faf5 	bl	8003c40 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004656:	f7fd fc0f 	bl	8001e78 <HAL_GetTick>
 800465a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800465c:	e008      	b.n	8004670 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800465e:	f7fd fc0b 	bl	8001e78 <HAL_GetTick>
 8004662:	4602      	mov	r2, r0
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	1ad3      	subs	r3, r2, r3
 8004668:	2b02      	cmp	r3, #2
 800466a:	d901      	bls.n	8004670 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800466c:	2303      	movs	r3, #3
 800466e:	e07d      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004670:	f7ff fbe4 	bl	8003e3c <LL_RCC_IsActiveFlag_PPRE2>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d0f1      	beq.n	800465e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0301 	and.w	r3, r3, #1
 8004682:	2b00      	cmp	r3, #0
 8004684:	d043      	beq.n	800470e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d106      	bne.n	800469c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800468e:	f7ff f8c9 	bl	8003824 <LL_RCC_HSE_IsReady>
 8004692:	4603      	mov	r3, r0
 8004694:	2b00      	cmp	r3, #0
 8004696:	d11e      	bne.n	80046d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e067      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d106      	bne.n	80046b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80046a4:	f7ff fb3d 	bl	8003d22 <LL_RCC_PLL_IsReady>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d113      	bne.n	80046d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e05c      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80046ba:	f7ff f9fd 	bl	8003ab8 <LL_RCC_MSI_IsReady>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d108      	bne.n	80046d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e051      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80046c8:	f7ff f8dc 	bl	8003884 <LL_RCC_HSI_IsReady>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e04a      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	4618      	mov	r0, r3
 80046dc:	f7ff fa3b 	bl	8003b56 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046e0:	f7fd fbca 	bl	8001e78 <HAL_GetTick>
 80046e4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e6:	e00a      	b.n	80046fe <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e8:	f7fd fbc6 	bl	8001e78 <HAL_GetTick>
 80046ec:	4602      	mov	r2, r0
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	1ad3      	subs	r3, r2, r3
 80046f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d901      	bls.n	80046fe <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e036      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fe:	f7ff fa3e 	bl	8003b7e <LL_RCC_GetSysClkSource>
 8004702:	4602      	mov	r2, r0
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	009b      	lsls	r3, r3, #2
 800470a:	429a      	cmp	r2, r3
 800470c:	d1ec      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800470e:	4b19      	ldr	r3, [pc, #100]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	429a      	cmp	r2, r3
 800471a:	d21b      	bcs.n	8004754 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471c:	4b15      	ldr	r3, [pc, #84]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f023 0207 	bic.w	r2, r3, #7
 8004724:	4913      	ldr	r1, [pc, #76]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	4313      	orrs	r3, r2
 800472a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800472c:	f7fd fba4 	bl	8001e78 <HAL_GetTick>
 8004730:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004732:	e008      	b.n	8004746 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004734:	f7fd fba0 	bl	8001e78 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	2b02      	cmp	r3, #2
 8004740:	d901      	bls.n	8004746 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004742:	2303      	movs	r3, #3
 8004744:	e012      	b.n	800476c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004746:	4b0b      	ldr	r3, [pc, #44]	; (8004774 <HAL_RCC_ClockConfig+0x278>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0307 	and.w	r3, r3, #7
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d1ef      	bne.n	8004734 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004754:	f000 f880 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 8004758:	4603      	mov	r3, r0
 800475a:	4a07      	ldr	r2, [pc, #28]	; (8004778 <HAL_RCC_ClockConfig+0x27c>)
 800475c:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800475e:	f7fd fb97 	bl	8001e90 <HAL_GetTickPrio>
 8004762:	4603      	mov	r3, r0
 8004764:	4618      	mov	r0, r3
 8004766:	f7fd f971 	bl	8001a4c <HAL_InitTick>
 800476a:	4603      	mov	r3, r0
}
 800476c:	4618      	mov	r0, r3
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	58004000 	.word	0x58004000
 8004778:	20000004 	.word	0x20000004

0800477c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800477c:	b590      	push	{r4, r7, lr}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004782:	f7ff f9fc 	bl	8003b7e <LL_RCC_GetSysClkSource>
 8004786:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10a      	bne.n	80047a4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800478e:	f7ff f9b8 	bl	8003b02 <LL_RCC_MSI_GetRange>
 8004792:	4603      	mov	r3, r0
 8004794:	091b      	lsrs	r3, r3, #4
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	4a2b      	ldr	r2, [pc, #172]	; (8004848 <HAL_RCC_GetSysClockFreq+0xcc>)
 800479c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	e04b      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b04      	cmp	r3, #4
 80047a8:	d102      	bne.n	80047b0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047aa:	4b28      	ldr	r3, [pc, #160]	; (800484c <HAL_RCC_GetSysClockFreq+0xd0>)
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	e045      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b08      	cmp	r3, #8
 80047b4:	d10a      	bne.n	80047cc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80047b6:	f7ff f805 	bl	80037c4 <LL_RCC_HSE_IsEnabledDiv2>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d102      	bne.n	80047c6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80047c0:	4b23      	ldr	r3, [pc, #140]	; (8004850 <HAL_RCC_GetSysClockFreq+0xd4>)
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	e03a      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80047c6:	4b23      	ldr	r3, [pc, #140]	; (8004854 <HAL_RCC_GetSysClockFreq+0xd8>)
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	e037      	b.n	800483c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80047cc:	f7ff fae0 	bl	8003d90 <LL_RCC_PLL_GetMainSource>
 80047d0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d003      	beq.n	80047e0 <HAL_RCC_GetSysClockFreq+0x64>
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	2b03      	cmp	r3, #3
 80047dc:	d003      	beq.n	80047e6 <HAL_RCC_GetSysClockFreq+0x6a>
 80047de:	e00d      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80047e0:	4b1a      	ldr	r3, [pc, #104]	; (800484c <HAL_RCC_GetSysClockFreq+0xd0>)
 80047e2:	60bb      	str	r3, [r7, #8]
        break;
 80047e4:	e015      	b.n	8004812 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80047e6:	f7fe ffed 	bl	80037c4 <LL_RCC_HSE_IsEnabledDiv2>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d102      	bne.n	80047f6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80047f0:	4b17      	ldr	r3, [pc, #92]	; (8004850 <HAL_RCC_GetSysClockFreq+0xd4>)
 80047f2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80047f4:	e00d      	b.n	8004812 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80047f6:	4b17      	ldr	r3, [pc, #92]	; (8004854 <HAL_RCC_GetSysClockFreq+0xd8>)
 80047f8:	60bb      	str	r3, [r7, #8]
        break;
 80047fa:	e00a      	b.n	8004812 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80047fc:	f7ff f981 	bl	8003b02 <LL_RCC_MSI_GetRange>
 8004800:	4603      	mov	r3, r0
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	f003 030f 	and.w	r3, r3, #15
 8004808:	4a0f      	ldr	r2, [pc, #60]	; (8004848 <HAL_RCC_GetSysClockFreq+0xcc>)
 800480a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480e:	60bb      	str	r3, [r7, #8]
        break;
 8004810:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8004812:	f7ff fa98 	bl	8003d46 <LL_RCC_PLL_GetN>
 8004816:	4602      	mov	r2, r0
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	fb03 f402 	mul.w	r4, r3, r2
 800481e:	f7ff faab 	bl	8003d78 <LL_RCC_PLL_GetDivider>
 8004822:	4603      	mov	r3, r0
 8004824:	091b      	lsrs	r3, r3, #4
 8004826:	3301      	adds	r3, #1
 8004828:	fbb4 f4f3 	udiv	r4, r4, r3
 800482c:	f7ff fa98 	bl	8003d60 <LL_RCC_PLL_GetR>
 8004830:	4603      	mov	r3, r0
 8004832:	0f5b      	lsrs	r3, r3, #29
 8004834:	3301      	adds	r3, #1
 8004836:	fbb4 f3f3 	udiv	r3, r4, r3
 800483a:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800483c:	68fb      	ldr	r3, [r7, #12]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3714      	adds	r7, #20
 8004842:	46bd      	mov	sp, r7
 8004844:	bd90      	pop	{r4, r7, pc}
 8004846:	bf00      	nop
 8004848:	08009170 	.word	0x08009170
 800484c:	00f42400 	.word	0x00f42400
 8004850:	003d0900 	.word	0x003d0900
 8004854:	007a1200 	.word	0x007a1200

08004858 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004858:	b598      	push	{r3, r4, r7, lr}
 800485a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800485c:	f7ff ff8e 	bl	800477c <HAL_RCC_GetSysClockFreq>
 8004860:	4604      	mov	r4, r0
 8004862:	f7ff fa01 	bl	8003c68 <LL_RCC_GetAHBPrescaler>
 8004866:	4603      	mov	r3, r0
 8004868:	091b      	lsrs	r3, r3, #4
 800486a:	f003 030f 	and.w	r3, r3, #15
 800486e:	4a03      	ldr	r2, [pc, #12]	; (800487c <HAL_RCC_GetHCLKFreq+0x24>)
 8004870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004874:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004878:	4618      	mov	r0, r3
 800487a:	bd98      	pop	{r3, r4, r7, pc}
 800487c:	08009110 	.word	0x08009110

08004880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004880:	b598      	push	{r3, r4, r7, lr}
 8004882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004884:	f7ff ffe8 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 8004888:	4604      	mov	r4, r0
 800488a:	f7ff fa14 	bl	8003cb6 <LL_RCC_GetAPB1Prescaler>
 800488e:	4603      	mov	r3, r0
 8004890:	0a1b      	lsrs	r3, r3, #8
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	4a04      	ldr	r2, [pc, #16]	; (80048a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800489c:	f003 031f 	and.w	r3, r3, #31
 80048a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	bd98      	pop	{r3, r4, r7, pc}
 80048a8:	08009150 	.word	0x08009150

080048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048ac:	b598      	push	{r3, r4, r7, lr}
 80048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80048b0:	f7ff ffd2 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 80048b4:	4604      	mov	r4, r0
 80048b6:	f7ff fa0a 	bl	8003cce <LL_RCC_GetAPB2Prescaler>
 80048ba:	4603      	mov	r3, r0
 80048bc:	0adb      	lsrs	r3, r3, #11
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	4a04      	ldr	r2, [pc, #16]	; (80048d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048c8:	f003 031f 	and.w	r3, r3, #31
 80048cc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd98      	pop	{r3, r4, r7, pc}
 80048d4:	08009150 	.word	0x08009150

080048d8 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	226f      	movs	r2, #111	; 0x6f
 80048e6:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 80048e8:	f7ff f949 	bl	8003b7e <LL_RCC_GetSysClkSource>
 80048ec:	4602      	mov	r2, r0
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 80048f2:	f7ff f9b9 	bl	8003c68 <LL_RCC_GetAHBPrescaler>
 80048f6:	4602      	mov	r2, r0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 80048fc:	f7ff f9db 	bl	8003cb6 <LL_RCC_GetAPB1Prescaler>
 8004900:	4602      	mov	r2, r0
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004906:	f7ff f9e2 	bl	8003cce <LL_RCC_GetAPB2Prescaler>
 800490a:	4602      	mov	r2, r0
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8004910:	f7ff f9b6 	bl	8003c80 <LL_C2_RCC_GetAHBPrescaler>
 8004914:	4602      	mov	r2, r0
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800491a:	f7ff f9be 	bl	8003c9a <LL_RCC_GetAHB4Prescaler>
 800491e:	4602      	mov	r2, r0
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004924:	4b04      	ldr	r3, [pc, #16]	; (8004938 <HAL_RCC_GetClockConfig+0x60>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0207 	and.w	r2, r3, #7
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	601a      	str	r2, [r3, #0]
}
 8004930:	bf00      	nop
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	58004000 	.word	0x58004000

0800493c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2bb0      	cmp	r3, #176	; 0xb0
 8004948:	d903      	bls.n	8004952 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800494a:	4b14      	ldr	r3, [pc, #80]	; (800499c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 800494c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	e007      	b.n	8004962 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	091b      	lsrs	r3, r3, #4
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	4a10      	ldr	r2, [pc, #64]	; (800499c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 800495c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004960:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004962:	f7ff f99a 	bl	8003c9a <LL_RCC_GetAHB4Prescaler>
 8004966:	4603      	mov	r3, r0
 8004968:	091b      	lsrs	r3, r3, #4
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	4a0c      	ldr	r2, [pc, #48]	; (80049a0 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004970:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	fbb2 f3f3 	udiv	r3, r2, r3
 800497a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	4a09      	ldr	r2, [pc, #36]	; (80049a4 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004980:	fba2 2303 	umull	r2, r3, r2, r3
 8004984:	0c9b      	lsrs	r3, r3, #18
 8004986:	f44f 7100 	mov.w	r1, #512	; 0x200
 800498a:	4618      	mov	r0, r3
 800498c:	f000 f80c 	bl	80049a8 <RCC_SetFlashLatency>
 8004990:	4603      	mov	r3, r0
#endif
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	08009170 	.word	0x08009170
 80049a0:	08009110 	.word	0x08009110
 80049a4:	431bde83 	.word	0x431bde83

080049a8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80049a8:	b590      	push	{r4, r7, lr}
 80049aa:	b08f      	sub	sp, #60	; 0x3c
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80049b2:	4b25      	ldr	r3, [pc, #148]	; (8004a48 <RCC_SetFlashLatency+0xa0>)
 80049b4:	f107 041c 	add.w	r4, r7, #28
 80049b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80049be:	4b23      	ldr	r3, [pc, #140]	; (8004a4c <RCC_SetFlashLatency+0xa4>)
 80049c0:	f107 040c 	add.w	r4, r7, #12
 80049c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80049c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80049ca:	2300      	movs	r3, #0
 80049cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80049ce:	2300      	movs	r3, #0
 80049d0:	633b      	str	r3, [r7, #48]	; 0x30
 80049d2:	e015      	b.n	8004a00 <RCC_SetFlashLatency+0x58>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80049d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049dc:	4413      	add	r3, r2
 80049de:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d808      	bhi.n	80049fa <RCC_SetFlashLatency+0x52>
    {
      latency = FLASH_LATENCY_RANGE[index];
 80049e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80049f0:	4413      	add	r3, r2
 80049f2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80049f6:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 80049f8:	e005      	b.n	8004a06 <RCC_SetFlashLatency+0x5e>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80049fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fc:	3301      	adds	r3, #1
 80049fe:	633b      	str	r3, [r7, #48]	; 0x30
 8004a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a02:	2b03      	cmp	r3, #3
 8004a04:	d9e6      	bls.n	80049d4 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004a06:	4b12      	ldr	r3, [pc, #72]	; (8004a50 <RCC_SetFlashLatency+0xa8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f023 0207 	bic.w	r2, r3, #7
 8004a0e:	4910      	ldr	r1, [pc, #64]	; (8004a50 <RCC_SetFlashLatency+0xa8>)
 8004a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a12:	4313      	orrs	r3, r2
 8004a14:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004a16:	f7fd fa2f 	bl	8001e78 <HAL_GetTick>
 8004a1a:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004a1c:	e008      	b.n	8004a30 <RCC_SetFlashLatency+0x88>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004a1e:	f7fd fa2b 	bl	8001e78 <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d901      	bls.n	8004a30 <RCC_SetFlashLatency+0x88>
    {
      return HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	e007      	b.n	8004a40 <RCC_SetFlashLatency+0x98>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <RCC_SetFlashLatency+0xa8>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0307 	and.w	r3, r3, #7
 8004a38:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d1ef      	bne.n	8004a1e <RCC_SetFlashLatency+0x76>
    }
  }
  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	373c      	adds	r7, #60	; 0x3c
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd90      	pop	{r4, r7, pc}
 8004a48:	080090f0 	.word	0x080090f0
 8004a4c:	08009100 	.word	0x08009100
 8004a50:	58004000 	.word	0x58004000

08004a54 <LL_RCC_LSE_IsEnabled>:
{
 8004a54:	b480      	push	{r7}
 8004a56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004a58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a60:	f003 0301 	and.w	r3, r3, #1
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d101      	bne.n	8004a6c <LL_RCC_LSE_IsEnabled+0x18>
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e000      	b.n	8004a6e <LL_RCC_LSE_IsEnabled+0x1a>
 8004a6c:	2300      	movs	r3, #0
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <LL_RCC_LSE_IsReady>:
{
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004a7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d101      	bne.n	8004a90 <LL_RCC_LSE_IsReady+0x18>
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <LL_RCC_LSE_IsReady+0x1a>
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	46bd      	mov	sp, r7
 8004a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9a:	4770      	bx	lr

08004a9c <LL_RCC_SetRFWKPClockSource>:
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004aa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004aac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004ab0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004abc:	bf00      	nop
 8004abe:	370c      	adds	r7, #12
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr

08004ac8 <LL_RCC_SetSMPSClockSource>:
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b083      	sub	sp, #12
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004ad0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad6:	f023 0203 	bic.w	r2, r3, #3
 8004ada:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <LL_RCC_SetSMPSPrescaler>:
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004af8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <LL_RCC_SetUSARTClockSource>:
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004b20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b28:	f023 0203 	bic.w	r2, r3, #3
 8004b2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <LL_RCC_SetLPUARTClockSource>:
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b54:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <LL_RCC_SetI2CClockSource>:
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b7c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	091b      	lsrs	r3, r3, #4
 8004b84:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	401a      	ands	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	011b      	lsls	r3, r3, #4
 8004b90:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004b94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <LL_RCC_SetLPTIMClockSource>:
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004bb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bb6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	0c1b      	lsrs	r3, r3, #16
 8004bbe:	041b      	lsls	r3, r3, #16
 8004bc0:	43db      	mvns	r3, r3
 8004bc2:	401a      	ands	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <LL_RCC_SetRNGClockSource>:
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004be6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bee:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004bf2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004bfe:	bf00      	nop
 8004c00:	370c      	adds	r7, #12
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <LL_RCC_SetCLK48ClockSource>:
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b083      	sub	sp, #12
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004c12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c1a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004c2a:	bf00      	nop
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <LL_RCC_SetADCClockSource>:
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004c3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c46:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004c4a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004c56:	bf00      	nop
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <LL_RCC_SetRTCClockSource>:
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004c6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <LL_RCC_GetRTCClockSource>:
{
 8004c8e:	b480      	push	{r7}
 8004c90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <LL_RCC_ForceBackupDomainReset>:
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004cac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004cc0:	bf00      	nop
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc8:	4770      	bx	lr

08004cca <LL_RCC_ReleaseBackupDomainReset>:
{
 8004cca:	b480      	push	{r7}
 8004ccc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004cce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004cda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004ce2:	bf00      	nop
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr

08004cec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d046      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004d08:	f7ff ffc1 	bl	8004c8e <LL_RCC_GetRTCClockSource>
 8004d0c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	429a      	cmp	r2, r3
 8004d16:	d03c      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004d18:	f7fe fd44 	bl	80037a4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d105      	bne.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a1b      	ldr	r3, [r3, #32]
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7ff ff9b 	bl	8004c62 <LL_RCC_SetRTCClockSource>
 8004d2c:	e02e      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d36:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004d38:	f7ff ffb6 	bl	8004ca8 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004d3c:	f7ff ffc5 	bl	8004cca <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004d4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004d58:	f7ff fe7c 	bl	8004a54 <LL_RCC_LSE_IsEnabled>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d114      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d62:	f7fd f889 	bl	8001e78 <HAL_GetTick>
 8004d66:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004d68:	e00b      	b.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d6a:	f7fd f885 	bl	8001e78 <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d902      	bls.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	77fb      	strb	r3, [r7, #31]
              break;
 8004d80:	e004      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004d82:	f7ff fe79 	bl	8004a78 <LL_RCC_LSE_IsReady>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d1ee      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004d8c:	7ffb      	ldrb	r3, [r7, #31]
 8004d8e:	77bb      	strb	r3, [r7, #30]
 8004d90:	e001      	b.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d92:	7ffb      	ldrb	r3, [r7, #31]
 8004d94:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d004      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	4618      	mov	r0, r3
 8004da8:	f7ff feb6 	bl	8004b18 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d004      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff fec1 	bl	8004b44 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0310 	and.w	r3, r3, #16
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d004      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7ff fee9 	bl	8004baa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0320 	and.w	r3, r3, #32
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d004      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f7ff fede 	bl	8004baa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d004      	beq.n	8004e04 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f7ff feb6 	bl	8004b70 <LL_RCC_SetI2CClockSource>
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d02b      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e18:	d008      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e22:	d003      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	699b      	ldr	r3, [r3, #24]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d105      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	4618      	mov	r0, r3
 8004e32:	f7ff fed4 	bl	8004bde <LL_RCC_SetRNGClockSource>
 8004e36:	e00a      	b.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	2000      	movs	r0, #0
 8004e44:	f7ff fecb 	bl	8004bde <LL_RCC_SetRNGClockSource>
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f7ff fede 	bl	8004c0a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	699b      	ldr	r3, [r3, #24]
 8004e52:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004e56:	d107      	bne.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8004e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e66:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d011      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	69db      	ldr	r3, [r3, #28]
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7ff fedc 	bl	8004c36 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e86:	d107      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e96:	60d3      	str	r3, [r2, #12]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d004      	beq.n	8004eae <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7ff fdf7 	bl	8004a9c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d009      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7ff fe16 	bl	8004af0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7ff fdfd 	bl	8004ac8 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 8004ece:	7fbb      	ldrb	r3, [r7, #30]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3720      	adds	r7, #32
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d101      	bne.n	8004eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e049      	b.n	8004f7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d106      	bne.n	8004f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f7fc fd2c 	bl	800195c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2202      	movs	r2, #2
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	3304      	adds	r3, #4
 8004f14:	4619      	mov	r1, r3
 8004f16:	4610      	mov	r0, r2
 8004f18:	f000 fad8 	bl	80054cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2201      	movs	r2, #1
 8004f50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2201      	movs	r2, #1
 8004f70:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2201      	movs	r2, #1
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
	...

08004f88 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d001      	beq.n	8004fa0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e02e      	b.n	8004ffe <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2202      	movs	r2, #2
 8004fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a17      	ldr	r2, [pc, #92]	; (800500c <HAL_TIM_Base_Start+0x84>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d004      	beq.n	8004fbc <HAL_TIM_Base_Start+0x34>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fba:	d115      	bne.n	8004fe8 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	4b13      	ldr	r3, [pc, #76]	; (8005010 <HAL_TIM_Base_Start+0x88>)
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2b06      	cmp	r3, #6
 8004fcc:	d015      	beq.n	8004ffa <HAL_TIM_Base_Start+0x72>
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fd4:	d011      	beq.n	8004ffa <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f042 0201 	orr.w	r2, r2, #1
 8004fe4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fe6:	e008      	b.n	8004ffa <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f042 0201 	orr.w	r2, r2, #1
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	e000      	b.n	8004ffc <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ffa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ffc:	2300      	movs	r3, #0
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3714      	adds	r7, #20
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40012c00 	.word	0x40012c00
 8005010:	00010007 	.word	0x00010007

08005014 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005022:	b2db      	uxtb	r3, r3
 8005024:	2b01      	cmp	r3, #1
 8005026:	d001      	beq.n	800502c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e036      	b.n	800509a <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f042 0201 	orr.w	r2, r2, #1
 8005042:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a17      	ldr	r2, [pc, #92]	; (80050a8 <HAL_TIM_Base_Start_IT+0x94>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d004      	beq.n	8005058 <HAL_TIM_Base_Start_IT+0x44>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005056:	d115      	bne.n	8005084 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	689a      	ldr	r2, [r3, #8]
 800505e:	4b13      	ldr	r3, [pc, #76]	; (80050ac <HAL_TIM_Base_Start_IT+0x98>)
 8005060:	4013      	ands	r3, r2
 8005062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2b06      	cmp	r3, #6
 8005068:	d015      	beq.n	8005096 <HAL_TIM_Base_Start_IT+0x82>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005070:	d011      	beq.n	8005096 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f042 0201 	orr.w	r2, r2, #1
 8005080:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005082:	e008      	b.n	8005096 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f042 0201 	orr.w	r2, r2, #1
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	e000      	b.n	8005098 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005096:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3714      	adds	r7, #20
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40012c00 	.word	0x40012c00
 80050ac:	00010007 	.word	0x00010007

080050b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	f003 0302 	and.w	r3, r3, #2
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d122      	bne.n	800510c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d11b      	bne.n	800510c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0202 	mvn.w	r2, #2
 80050dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f9cb 	bl	800548e <HAL_TIM_IC_CaptureCallback>
 80050f8:	e005      	b.n	8005106 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f9bd 	bl	800547a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f9ce 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f003 0304 	and.w	r3, r3, #4
 8005116:	2b04      	cmp	r3, #4
 8005118:	d122      	bne.n	8005160 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b04      	cmp	r3, #4
 8005126:	d11b      	bne.n	8005160 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0204 	mvn.w	r2, #4
 8005130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2202      	movs	r2, #2
 8005136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	699b      	ldr	r3, [r3, #24]
 800513e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f9a1 	bl	800548e <HAL_TIM_IC_CaptureCallback>
 800514c:	e005      	b.n	800515a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 f993 	bl	800547a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f9a4 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2200      	movs	r2, #0
 800515e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	691b      	ldr	r3, [r3, #16]
 8005166:	f003 0308 	and.w	r3, r3, #8
 800516a:	2b08      	cmp	r3, #8
 800516c:	d122      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f003 0308 	and.w	r3, r3, #8
 8005178:	2b08      	cmp	r3, #8
 800517a:	d11b      	bne.n	80051b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f06f 0208 	mvn.w	r2, #8
 8005184:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2204      	movs	r2, #4
 800518a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	69db      	ldr	r3, [r3, #28]
 8005192:	f003 0303 	and.w	r3, r3, #3
 8005196:	2b00      	cmp	r3, #0
 8005198:	d003      	beq.n	80051a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f977 	bl	800548e <HAL_TIM_IC_CaptureCallback>
 80051a0:	e005      	b.n	80051ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f969 	bl	800547a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f000 f97a 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2200      	movs	r2, #0
 80051b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	691b      	ldr	r3, [r3, #16]
 80051ba:	f003 0310 	and.w	r3, r3, #16
 80051be:	2b10      	cmp	r3, #16
 80051c0:	d122      	bne.n	8005208 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f003 0310 	and.w	r3, r3, #16
 80051cc:	2b10      	cmp	r3, #16
 80051ce:	d11b      	bne.n	8005208 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f06f 0210 	mvn.w	r2, #16
 80051d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2208      	movs	r2, #8
 80051de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	69db      	ldr	r3, [r3, #28]
 80051e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d003      	beq.n	80051f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051ee:	6878      	ldr	r0, [r7, #4]
 80051f0:	f000 f94d 	bl	800548e <HAL_TIM_IC_CaptureCallback>
 80051f4:	e005      	b.n	8005202 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f93f 	bl	800547a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 f950 	bl	80054a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0301 	and.w	r3, r3, #1
 8005212:	2b01      	cmp	r3, #1
 8005214:	d10e      	bne.n	8005234 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f003 0301 	and.w	r3, r3, #1
 8005220:	2b01      	cmp	r3, #1
 8005222:	d107      	bne.n	8005234 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f06f 0201 	mvn.w	r2, #1
 800522c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f7fc fad0 	bl	80017d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523e:	2b80      	cmp	r3, #128	; 0x80
 8005240:	d10e      	bne.n	8005260 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800524c:	2b80      	cmp	r3, #128	; 0x80
 800524e:	d107      	bne.n	8005260 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005258:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa8c 	bl	8005778 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800526a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800526e:	d10e      	bne.n	800528e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68db      	ldr	r3, [r3, #12]
 8005276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800527a:	2b80      	cmp	r3, #128	; 0x80
 800527c:	d107      	bne.n	800528e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005288:	6878      	ldr	r0, [r7, #4]
 800528a:	f000 fa7f 	bl	800578c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	691b      	ldr	r3, [r3, #16]
 8005294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005298:	2b40      	cmp	r3, #64	; 0x40
 800529a:	d10e      	bne.n	80052ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a6:	2b40      	cmp	r3, #64	; 0x40
 80052a8:	d107      	bne.n	80052ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052b4:	6878      	ldr	r0, [r7, #4]
 80052b6:	f000 f8fe 	bl	80054b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	691b      	ldr	r3, [r3, #16]
 80052c0:	f003 0320 	and.w	r3, r3, #32
 80052c4:	2b20      	cmp	r3, #32
 80052c6:	d10e      	bne.n	80052e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	f003 0320 	and.w	r3, r3, #32
 80052d2:	2b20      	cmp	r3, #32
 80052d4:	d107      	bne.n	80052e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f06f 0220 	mvn.w	r2, #32
 80052de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 fa3f 	bl	8005764 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80052e6:	bf00      	nop
 80052e8:	3708      	adds	r7, #8
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b084      	sub	sp, #16
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
 80052f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d101      	bne.n	8005306 <HAL_TIM_ConfigClockSource+0x18>
 8005302:	2302      	movs	r3, #2
 8005304:	e0b5      	b.n	8005472 <HAL_TIM_ConfigClockSource+0x184>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2201      	movs	r2, #1
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2202      	movs	r2, #2
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005324:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005328:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005330:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005342:	d03e      	beq.n	80053c2 <HAL_TIM_ConfigClockSource+0xd4>
 8005344:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005348:	f200 8087 	bhi.w	800545a <HAL_TIM_ConfigClockSource+0x16c>
 800534c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005350:	f000 8085 	beq.w	800545e <HAL_TIM_ConfigClockSource+0x170>
 8005354:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005358:	d87f      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 800535a:	2b70      	cmp	r3, #112	; 0x70
 800535c:	d01a      	beq.n	8005394 <HAL_TIM_ConfigClockSource+0xa6>
 800535e:	2b70      	cmp	r3, #112	; 0x70
 8005360:	d87b      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 8005362:	2b60      	cmp	r3, #96	; 0x60
 8005364:	d050      	beq.n	8005408 <HAL_TIM_ConfigClockSource+0x11a>
 8005366:	2b60      	cmp	r3, #96	; 0x60
 8005368:	d877      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 800536a:	2b50      	cmp	r3, #80	; 0x50
 800536c:	d03c      	beq.n	80053e8 <HAL_TIM_ConfigClockSource+0xfa>
 800536e:	2b50      	cmp	r3, #80	; 0x50
 8005370:	d873      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 8005372:	2b40      	cmp	r3, #64	; 0x40
 8005374:	d058      	beq.n	8005428 <HAL_TIM_ConfigClockSource+0x13a>
 8005376:	2b40      	cmp	r3, #64	; 0x40
 8005378:	d86f      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 800537a:	2b30      	cmp	r3, #48	; 0x30
 800537c:	d064      	beq.n	8005448 <HAL_TIM_ConfigClockSource+0x15a>
 800537e:	2b30      	cmp	r3, #48	; 0x30
 8005380:	d86b      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 8005382:	2b20      	cmp	r3, #32
 8005384:	d060      	beq.n	8005448 <HAL_TIM_ConfigClockSource+0x15a>
 8005386:	2b20      	cmp	r3, #32
 8005388:	d867      	bhi.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d05c      	beq.n	8005448 <HAL_TIM_ConfigClockSource+0x15a>
 800538e:	2b10      	cmp	r3, #16
 8005390:	d05a      	beq.n	8005448 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005392:	e062      	b.n	800545a <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6818      	ldr	r0, [r3, #0]
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	6899      	ldr	r1, [r3, #8]
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f000 f95e 	bl	8005664 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	609a      	str	r2, [r3, #8]
      break;
 80053c0:	e04e      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6818      	ldr	r0, [r3, #0]
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	6899      	ldr	r1, [r3, #8]
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	68db      	ldr	r3, [r3, #12]
 80053d2:	f000 f947 	bl	8005664 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80053e4:	609a      	str	r2, [r3, #8]
      break;
 80053e6:	e03b      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6818      	ldr	r0, [r3, #0]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	6859      	ldr	r1, [r3, #4]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	461a      	mov	r2, r3
 80053f6:	f000 f8b9 	bl	800556c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2150      	movs	r1, #80	; 0x50
 8005400:	4618      	mov	r0, r3
 8005402:	f000 f912 	bl	800562a <TIM_ITRx_SetConfig>
      break;
 8005406:	e02b      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6818      	ldr	r0, [r3, #0]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6859      	ldr	r1, [r3, #4]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	461a      	mov	r2, r3
 8005416:	f000 f8d8 	bl	80055ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2160      	movs	r1, #96	; 0x60
 8005420:	4618      	mov	r0, r3
 8005422:	f000 f902 	bl	800562a <TIM_ITRx_SetConfig>
      break;
 8005426:	e01b      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6818      	ldr	r0, [r3, #0]
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	6859      	ldr	r1, [r3, #4]
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	461a      	mov	r2, r3
 8005436:	f000 f899 	bl	800556c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2140      	movs	r1, #64	; 0x40
 8005440:	4618      	mov	r0, r3
 8005442:	f000 f8f2 	bl	800562a <TIM_ITRx_SetConfig>
      break;
 8005446:	e00b      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4619      	mov	r1, r3
 8005452:	4610      	mov	r0, r2
 8005454:	f000 f8e9 	bl	800562a <TIM_ITRx_SetConfig>
        break;
 8005458:	e002      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800545a:	bf00      	nop
 800545c:	e000      	b.n	8005460 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800545e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800547a:	b480      	push	{r7}
 800547c:	b083      	sub	sp, #12
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005482:	bf00      	nop
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548c:	4770      	bx	lr

0800548e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800548e:	b480      	push	{r7}
 8005490:	b083      	sub	sp, #12
 8005492:	af00      	add	r7, sp, #0
 8005494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054aa:	bf00      	nop
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b083      	sub	sp, #12
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
	...

080054cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b085      	sub	sp, #20
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a22      	ldr	r2, [pc, #136]	; (8005568 <TIM_Base_SetConfig+0x9c>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d003      	beq.n	80054ec <TIM_Base_SetConfig+0x20>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ea:	d108      	bne.n	80054fe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	68fa      	ldr	r2, [r7, #12]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a19      	ldr	r2, [pc, #100]	; (8005568 <TIM_Base_SetConfig+0x9c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d003      	beq.n	800550e <TIM_Base_SetConfig+0x42>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800550c:	d108      	bne.n	8005520 <TIM_Base_SetConfig+0x54>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005514:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	4313      	orrs	r3, r2
 800551e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	689a      	ldr	r2, [r3, #8]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a08      	ldr	r2, [pc, #32]	; (8005568 <TIM_Base_SetConfig+0x9c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d103      	bne.n	8005554 <TIM_Base_SetConfig+0x88>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	691a      	ldr	r2, [r3, #16]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	615a      	str	r2, [r3, #20]
}
 800555a:	bf00      	nop
 800555c:	3714      	adds	r7, #20
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	40012c00 	.word	0x40012c00

0800556c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
 8005572:	60f8      	str	r0, [r7, #12]
 8005574:	60b9      	str	r1, [r7, #8]
 8005576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	6a1b      	ldr	r3, [r3, #32]
 800557c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	f023 0201 	bic.w	r2, r3, #1
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005596:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4313      	orrs	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	f023 030a 	bic.w	r3, r3, #10
 80055a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	4313      	orrs	r3, r2
 80055b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	693a      	ldr	r2, [r7, #16]
 80055b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	621a      	str	r2, [r3, #32]
}
 80055be:	bf00      	nop
 80055c0:	371c      	adds	r7, #28
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr

080055ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b087      	sub	sp, #28
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	f023 0210 	bic.w	r2, r3, #16
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6a1b      	ldr	r3, [r3, #32]
 80055ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	031b      	lsls	r3, r3, #12
 80055fa:	697a      	ldr	r2, [r7, #20]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005606:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	011b      	lsls	r3, r3, #4
 800560c:	693a      	ldr	r2, [r7, #16]
 800560e:	4313      	orrs	r3, r2
 8005610:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	621a      	str	r2, [r3, #32]
}
 800561e:	bf00      	nop
 8005620:	371c      	adds	r7, #28
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800562a:	b480      	push	{r7}
 800562c:	b085      	sub	sp, #20
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
 8005632:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005640:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005644:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	f043 0307 	orr.w	r3, r3, #7
 8005650:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	68fa      	ldr	r2, [r7, #12]
 8005656:	609a      	str	r2, [r3, #8]
}
 8005658:	bf00      	nop
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	60f8      	str	r0, [r7, #12]
 800566c:	60b9      	str	r1, [r7, #8]
 800566e:	607a      	str	r2, [r7, #4]
 8005670:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800567e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	021a      	lsls	r2, r3, #8
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	431a      	orrs	r2, r3
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	4313      	orrs	r3, r2
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	4313      	orrs	r3, r2
 8005690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	697a      	ldr	r2, [r7, #20]
 8005696:	609a      	str	r2, [r3, #8]
}
 8005698:	bf00      	nop
 800569a:	371c      	adds	r7, #28
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b085      	sub	sp, #20
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d101      	bne.n	80056bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056b8:	2302      	movs	r3, #2
 80056ba:	e04a      	b.n	8005752 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1f      	ldr	r2, [pc, #124]	; (8005760 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d108      	bne.n	80056f8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80056ec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4313      	orrs	r3, r2
 80056f6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	4313      	orrs	r3, r2
 8005708:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a12      	ldr	r2, [pc, #72]	; (8005760 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d004      	beq.n	8005726 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005724:	d10c      	bne.n	8005740 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800572c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	68ba      	ldr	r2, [r7, #8]
 8005734:	4313      	orrs	r3, r2
 8005736:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	68ba      	ldr	r2, [r7, #8]
 800573e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2200      	movs	r2, #0
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005750:	2300      	movs	r3, #0
}
 8005752:	4618      	mov	r0, r3
 8005754:	3714      	adds	r7, #20
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	40012c00 	.word	0x40012c00

08005764 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005794:	bf00      	nop
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <LL_RCC_GetUSARTClockSource>:
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80057a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4013      	ands	r3, r2
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <LL_RCC_GetLPUARTClockSource>:
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80057c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4013      	ands	r3, r2
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	370c      	adds	r7, #12
 80057d8:	46bd      	mov	sp, r7
 80057da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057de:	4770      	bx	lr

080057e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b082      	sub	sp, #8
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d101      	bne.n	80057f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ee:	2301      	movs	r3, #1
 80057f0:	e042      	b.n	8005878 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d106      	bne.n	800580a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7fc f8c1 	bl	800198c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2224      	movs	r2, #36	; 0x24
 800580e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f022 0201 	bic.w	r2, r2, #1
 8005820:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f8c2 	bl	80059ac <UART_SetConfig>
 8005828:	4603      	mov	r3, r0
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800582e:	2301      	movs	r3, #1
 8005830:	e022      	b.n	8005878 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	2b00      	cmp	r3, #0
 8005838:	d002      	beq.n	8005840 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 fabc 	bl	8005db8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800584e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	689a      	ldr	r2, [r3, #8]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800585e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 fb43 	bl	8005efc <UART_CheckIdleState>
 8005876:	4603      	mov	r3, r0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3708      	adds	r7, #8
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b08a      	sub	sp, #40	; 0x28
 8005884:	af02      	add	r7, sp, #8
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	603b      	str	r3, [r7, #0]
 800588c:	4613      	mov	r3, r2
 800588e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005896:	2b20      	cmp	r3, #32
 8005898:	f040 8083 	bne.w	80059a2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d002      	beq.n	80058a8 <HAL_UART_Transmit+0x28>
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d101      	bne.n	80058ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80058a8:	2301      	movs	r3, #1
 80058aa:	e07b      	b.n	80059a4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d101      	bne.n	80058ba <HAL_UART_Transmit+0x3a>
 80058b6:	2302      	movs	r3, #2
 80058b8:	e074      	b.n	80059a4 <HAL_UART_Transmit+0x124>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2221      	movs	r2, #33	; 0x21
 80058ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058d2:	f7fc fad1 	bl	8001e78 <HAL_GetTick>
 80058d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	88fa      	ldrh	r2, [r7, #6]
 80058dc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	88fa      	ldrh	r2, [r7, #6]
 80058e4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058f0:	d108      	bne.n	8005904 <HAL_UART_Transmit+0x84>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d104      	bne.n	8005904 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80058fa:	2300      	movs	r3, #0
 80058fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	61bb      	str	r3, [r7, #24]
 8005902:	e003      	b.n	800590c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005908:	2300      	movs	r3, #0
 800590a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005914:	e02c      	b.n	8005970 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2200      	movs	r2, #0
 800591e:	2180      	movs	r1, #128	; 0x80
 8005920:	68f8      	ldr	r0, [r7, #12]
 8005922:	f000 fb36 	bl	8005f92 <UART_WaitOnFlagUntilTimeout>
 8005926:	4603      	mov	r3, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	d001      	beq.n	8005930 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e039      	b.n	80059a4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10b      	bne.n	800594e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005936:	69bb      	ldr	r3, [r7, #24]
 8005938:	881b      	ldrh	r3, [r3, #0]
 800593a:	461a      	mov	r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005944:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	3302      	adds	r3, #2
 800594a:	61bb      	str	r3, [r7, #24]
 800594c:	e007      	b.n	800595e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	781a      	ldrb	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	3301      	adds	r3, #1
 800595c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005964:	b29b      	uxth	r3, r3
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1cc      	bne.n	8005916 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	2200      	movs	r2, #0
 8005984:	2140      	movs	r1, #64	; 0x40
 8005986:	68f8      	ldr	r0, [r7, #12]
 8005988:	f000 fb03 	bl	8005f92 <UART_WaitOnFlagUntilTimeout>
 800598c:	4603      	mov	r3, r0
 800598e:	2b00      	cmp	r3, #0
 8005990:	d001      	beq.n	8005996 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e006      	b.n	80059a4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2220      	movs	r2, #32
 800599a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800599e:	2300      	movs	r3, #0
 80059a0:	e000      	b.n	80059a4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80059a2:	2302      	movs	r3, #2
  }
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3720      	adds	r7, #32
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059ac:	b5b0      	push	{r4, r5, r7, lr}
 80059ae:	b088      	sub	sp, #32
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	691b      	ldr	r3, [r3, #16]
 80059c0:	431a      	orrs	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	431a      	orrs	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	69db      	ldr	r3, [r3, #28]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	4ba3      	ldr	r3, [pc, #652]	; (8005c64 <UART_SetConfig+0x2b8>)
 80059d8:	4013      	ands	r3, r2
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	6812      	ldr	r2, [r2, #0]
 80059de:	69f9      	ldr	r1, [r7, #28]
 80059e0:	430b      	orrs	r3, r1
 80059e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	685b      	ldr	r3, [r3, #4]
 80059ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68da      	ldr	r2, [r3, #12]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	61fb      	str	r3, [r7, #28]

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a98      	ldr	r2, [pc, #608]	; (8005c68 <UART_SetConfig+0x2bc>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d004      	beq.n	8005a14 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a1b      	ldr	r3, [r3, #32]
 8005a0e:	69fa      	ldr	r2, [r7, #28]
 8005a10:	4313      	orrs	r3, r2
 8005a12:	61fb      	str	r3, [r7, #28]
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005a1e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005a22:	687a      	ldr	r2, [r7, #4]
 8005a24:	6812      	ldr	r2, [r2, #0]
 8005a26:	69f9      	ldr	r1, [r7, #28]
 8005a28:	430b      	orrs	r3, r1
 8005a2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a32:	f023 010f 	bic.w	r1, r3, #15
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	430a      	orrs	r2, r1
 8005a40:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a89      	ldr	r2, [pc, #548]	; (8005c6c <UART_SetConfig+0x2c0>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d120      	bne.n	8005a8e <UART_SetConfig+0xe2>
 8005a4c:	2003      	movs	r0, #3
 8005a4e:	f7ff fea7 	bl	80057a0 <LL_RCC_GetUSARTClockSource>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b03      	cmp	r3, #3
 8005a56:	d817      	bhi.n	8005a88 <UART_SetConfig+0xdc>
 8005a58:	a201      	add	r2, pc, #4	; (adr r2, 8005a60 <UART_SetConfig+0xb4>)
 8005a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a5e:	bf00      	nop
 8005a60:	08005a71 	.word	0x08005a71
 8005a64:	08005a7d 	.word	0x08005a7d
 8005a68:	08005a77 	.word	0x08005a77
 8005a6c:	08005a83 	.word	0x08005a83
 8005a70:	2301      	movs	r3, #1
 8005a72:	76fb      	strb	r3, [r7, #27]
 8005a74:	e038      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005a76:	2302      	movs	r3, #2
 8005a78:	76fb      	strb	r3, [r7, #27]
 8005a7a:	e035      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005a7c:	2304      	movs	r3, #4
 8005a7e:	76fb      	strb	r3, [r7, #27]
 8005a80:	e032      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005a82:	2308      	movs	r3, #8
 8005a84:	76fb      	strb	r3, [r7, #27]
 8005a86:	e02f      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005a88:	2310      	movs	r3, #16
 8005a8a:	76fb      	strb	r3, [r7, #27]
 8005a8c:	e02c      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a75      	ldr	r2, [pc, #468]	; (8005c68 <UART_SetConfig+0x2bc>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d125      	bne.n	8005ae4 <UART_SetConfig+0x138>
 8005a98:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005a9c:	f7ff fe90 	bl	80057c0 <LL_RCC_GetLPUARTClockSource>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005aa6:	d017      	beq.n	8005ad8 <UART_SetConfig+0x12c>
 8005aa8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005aac:	d817      	bhi.n	8005ade <UART_SetConfig+0x132>
 8005aae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ab2:	d00b      	beq.n	8005acc <UART_SetConfig+0x120>
 8005ab4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ab8:	d811      	bhi.n	8005ade <UART_SetConfig+0x132>
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <UART_SetConfig+0x11a>
 8005abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ac2:	d006      	beq.n	8005ad2 <UART_SetConfig+0x126>
 8005ac4:	e00b      	b.n	8005ade <UART_SetConfig+0x132>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	76fb      	strb	r3, [r7, #27]
 8005aca:	e00d      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005acc:	2302      	movs	r3, #2
 8005ace:	76fb      	strb	r3, [r7, #27]
 8005ad0:	e00a      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005ad2:	2304      	movs	r3, #4
 8005ad4:	76fb      	strb	r3, [r7, #27]
 8005ad6:	e007      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005ad8:	2308      	movs	r3, #8
 8005ada:	76fb      	strb	r3, [r7, #27]
 8005adc:	e004      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005ade:	2310      	movs	r3, #16
 8005ae0:	76fb      	strb	r3, [r7, #27]
 8005ae2:	e001      	b.n	8005ae8 <UART_SetConfig+0x13c>
 8005ae4:	2310      	movs	r3, #16
 8005ae6:	76fb      	strb	r3, [r7, #27]

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a5e      	ldr	r2, [pc, #376]	; (8005c68 <UART_SetConfig+0x2bc>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	f040 808b 	bne.w	8005c0a <UART_SetConfig+0x25e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005af4:	7efb      	ldrb	r3, [r7, #27]
 8005af6:	2b08      	cmp	r3, #8
 8005af8:	d823      	bhi.n	8005b42 <UART_SetConfig+0x196>
 8005afa:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <UART_SetConfig+0x154>)
 8005afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b00:	08005b25 	.word	0x08005b25
 8005b04:	08005b43 	.word	0x08005b43
 8005b08:	08005b2d 	.word	0x08005b2d
 8005b0c:	08005b43 	.word	0x08005b43
 8005b10:	08005b33 	.word	0x08005b33
 8005b14:	08005b43 	.word	0x08005b43
 8005b18:	08005b43 	.word	0x08005b43
 8005b1c:	08005b43 	.word	0x08005b43
 8005b20:	08005b3b 	.word	0x08005b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b24:	f7fe feac 	bl	8004880 <HAL_RCC_GetPCLK1Freq>
 8005b28:	6178      	str	r0, [r7, #20]
        break;
 8005b2a:	e00f      	b.n	8005b4c <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b2c:	4b50      	ldr	r3, [pc, #320]	; (8005c70 <UART_SetConfig+0x2c4>)
 8005b2e:	617b      	str	r3, [r7, #20]
        break;
 8005b30:	e00c      	b.n	8005b4c <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b32:	f7fe fe23 	bl	800477c <HAL_RCC_GetSysClockFreq>
 8005b36:	6178      	str	r0, [r7, #20]
        break;
 8005b38:	e008      	b.n	8005b4c <UART_SetConfig+0x1a0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b3e:	617b      	str	r3, [r7, #20]
        break;
 8005b40:	e004      	b.n	8005b4c <UART_SetConfig+0x1a0>
      default:
        pclk = 0U;
 8005b42:	2300      	movs	r3, #0
 8005b44:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005b46:	2301      	movs	r3, #1
 8005b48:	76bb      	strb	r3, [r7, #26]
        break;
 8005b4a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	f000 811a 	beq.w	8005d88 <UART_SetConfig+0x3dc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	4a46      	ldr	r2, [pc, #280]	; (8005c74 <UART_SetConfig+0x2c8>)
 8005b5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b5e:	461a      	mov	r2, r3
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b66:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685a      	ldr	r2, [r3, #4]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	005b      	lsls	r3, r3, #1
 8005b70:	4413      	add	r3, r2
 8005b72:	68ba      	ldr	r2, [r7, #8]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d305      	bcc.n	8005b84 <UART_SetConfig+0x1d8>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d902      	bls.n	8005b8a <UART_SetConfig+0x1de>
      {
        ret = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	76bb      	strb	r3, [r7, #26]
 8005b88:	e0fe      	b.n	8005d88 <UART_SetConfig+0x3dc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f04f 0100 	mov.w	r1, #0
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b96:	4a37      	ldr	r2, [pc, #220]	; (8005c74 <UART_SetConfig+0x2c8>)
 8005b98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	f04f 0300 	mov.w	r3, #0
 8005ba2:	f7fb f829 	bl	8000bf8 <__aeabi_uldivmod>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	460b      	mov	r3, r1
 8005baa:	4610      	mov	r0, r2
 8005bac:	4619      	mov	r1, r3
 8005bae:	f04f 0200 	mov.w	r2, #0
 8005bb2:	f04f 0300 	mov.w	r3, #0
 8005bb6:	020b      	lsls	r3, r1, #8
 8005bb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005bbc:	0202      	lsls	r2, r0, #8
 8005bbe:	6879      	ldr	r1, [r7, #4]
 8005bc0:	6849      	ldr	r1, [r1, #4]
 8005bc2:	0849      	lsrs	r1, r1, #1
 8005bc4:	4608      	mov	r0, r1
 8005bc6:	f04f 0100 	mov.w	r1, #0
 8005bca:	1814      	adds	r4, r2, r0
 8005bcc:	eb43 0501 	adc.w	r5, r3, r1
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	4620      	mov	r0, r4
 8005bdc:	4629      	mov	r1, r5
 8005bde:	f7fb f80b 	bl	8000bf8 <__aeabi_uldivmod>
 8005be2:	4602      	mov	r2, r0
 8005be4:	460b      	mov	r3, r1
 8005be6:	4613      	mov	r3, r2
 8005be8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bf0:	d308      	bcc.n	8005c04 <UART_SetConfig+0x258>
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bf8:	d204      	bcs.n	8005c04 <UART_SetConfig+0x258>
        {
          huart->Instance->BRR = usartdiv;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	693a      	ldr	r2, [r7, #16]
 8005c00:	60da      	str	r2, [r3, #12]
 8005c02:	e0c1      	b.n	8005d88 <UART_SetConfig+0x3dc>
        }
        else
        {
          ret = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	76bb      	strb	r3, [r7, #26]
 8005c08:	e0be      	b.n	8005d88 <UART_SetConfig+0x3dc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	69db      	ldr	r3, [r3, #28]
 8005c0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c12:	d16a      	bne.n	8005cea <UART_SetConfig+0x33e>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005c14:	7efb      	ldrb	r3, [r7, #27]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	2b07      	cmp	r3, #7
 8005c1a:	d82d      	bhi.n	8005c78 <UART_SetConfig+0x2cc>
 8005c1c:	a201      	add	r2, pc, #4	; (adr r2, 8005c24 <UART_SetConfig+0x278>)
 8005c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c22:	bf00      	nop
 8005c24:	08005c45 	.word	0x08005c45
 8005c28:	08005c4d 	.word	0x08005c4d
 8005c2c:	08005c79 	.word	0x08005c79
 8005c30:	08005c53 	.word	0x08005c53
 8005c34:	08005c79 	.word	0x08005c79
 8005c38:	08005c79 	.word	0x08005c79
 8005c3c:	08005c79 	.word	0x08005c79
 8005c40:	08005c5b 	.word	0x08005c5b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c44:	f7fe fe32 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8005c48:	6178      	str	r0, [r7, #20]
        break;
 8005c4a:	e01a      	b.n	8005c82 <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c4c:	4b08      	ldr	r3, [pc, #32]	; (8005c70 <UART_SetConfig+0x2c4>)
 8005c4e:	617b      	str	r3, [r7, #20]
        break;
 8005c50:	e017      	b.n	8005c82 <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c52:	f7fe fd93 	bl	800477c <HAL_RCC_GetSysClockFreq>
 8005c56:	6178      	str	r0, [r7, #20]
        break;
 8005c58:	e013      	b.n	8005c82 <UART_SetConfig+0x2d6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c5e:	617b      	str	r3, [r7, #20]
        break;
 8005c60:	e00f      	b.n	8005c82 <UART_SetConfig+0x2d6>
 8005c62:	bf00      	nop
 8005c64:	cfff69f3 	.word	0xcfff69f3
 8005c68:	40008000 	.word	0x40008000
 8005c6c:	40013800 	.word	0x40013800
 8005c70:	00f42400 	.word	0x00f42400
 8005c74:	080091b0 	.word	0x080091b0
      default:
        pclk = 0U;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	76bb      	strb	r3, [r7, #26]
        break;
 8005c80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d07f      	beq.n	8005d88 <UART_SetConfig+0x3dc>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c8c:	4a48      	ldr	r2, [pc, #288]	; (8005db0 <UART_SetConfig+0x404>)
 8005c8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c92:	461a      	mov	r2, r3
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c9a:	005a      	lsls	r2, r3, #1
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	085b      	lsrs	r3, r3, #1
 8005ca2:	441a      	add	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	2b0f      	cmp	r3, #15
 8005cb4:	d916      	bls.n	8005ce4 <UART_SetConfig+0x338>
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cbc:	d212      	bcs.n	8005ce4 <UART_SetConfig+0x338>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	f023 030f 	bic.w	r3, r3, #15
 8005cc6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	085b      	lsrs	r3, r3, #1
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	b29a      	uxth	r2, r3
 8005cd4:	89fb      	ldrh	r3, [r7, #14]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	89fa      	ldrh	r2, [r7, #14]
 8005ce0:	60da      	str	r2, [r3, #12]
 8005ce2:	e051      	b.n	8005d88 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	76bb      	strb	r3, [r7, #26]
 8005ce8:	e04e      	b.n	8005d88 <UART_SetConfig+0x3dc>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cea:	7efb      	ldrb	r3, [r7, #27]
 8005cec:	3b01      	subs	r3, #1
 8005cee:	2b07      	cmp	r3, #7
 8005cf0:	d821      	bhi.n	8005d36 <UART_SetConfig+0x38a>
 8005cf2:	a201      	add	r2, pc, #4	; (adr r2, 8005cf8 <UART_SetConfig+0x34c>)
 8005cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf8:	08005d19 	.word	0x08005d19
 8005cfc:	08005d21 	.word	0x08005d21
 8005d00:	08005d37 	.word	0x08005d37
 8005d04:	08005d27 	.word	0x08005d27
 8005d08:	08005d37 	.word	0x08005d37
 8005d0c:	08005d37 	.word	0x08005d37
 8005d10:	08005d37 	.word	0x08005d37
 8005d14:	08005d2f 	.word	0x08005d2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d18:	f7fe fdc8 	bl	80048ac <HAL_RCC_GetPCLK2Freq>
 8005d1c:	6178      	str	r0, [r7, #20]
        break;
 8005d1e:	e00f      	b.n	8005d40 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d20:	4b24      	ldr	r3, [pc, #144]	; (8005db4 <UART_SetConfig+0x408>)
 8005d22:	617b      	str	r3, [r7, #20]
        break;
 8005d24:	e00c      	b.n	8005d40 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d26:	f7fe fd29 	bl	800477c <HAL_RCC_GetSysClockFreq>
 8005d2a:	6178      	str	r0, [r7, #20]
        break;
 8005d2c:	e008      	b.n	8005d40 <UART_SetConfig+0x394>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d32:	617b      	str	r3, [r7, #20]
        break;
 8005d34:	e004      	b.n	8005d40 <UART_SetConfig+0x394>
      default:
        pclk = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	76bb      	strb	r3, [r7, #26]
        break;
 8005d3e:	bf00      	nop
    }

    if (pclk != 0U)
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d020      	beq.n	8005d88 <UART_SetConfig+0x3dc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d4a:	4a19      	ldr	r2, [pc, #100]	; (8005db0 <UART_SetConfig+0x404>)
 8005d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d50:	461a      	mov	r2, r3
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	fbb3 f2f2 	udiv	r2, r3, r2
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	085b      	lsrs	r3, r3, #1
 8005d5e:	441a      	add	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	2b0f      	cmp	r3, #15
 8005d70:	d908      	bls.n	8005d84 <UART_SetConfig+0x3d8>
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d78:	d204      	bcs.n	8005d84 <UART_SetConfig+0x3d8>
      {
        huart->Instance->BRR = usartdiv;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	60da      	str	r2, [r3, #12]
 8005d82:	e001      	b.n	8005d88 <UART_SetConfig+0x3dc>
      }
      else
      {
        ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005da4:	7ebb      	ldrb	r3, [r7, #26]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3720      	adds	r7, #32
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bdb0      	pop	{r4, r5, r7, pc}
 8005dae:	bf00      	nop
 8005db0:	080091b0 	.word	0x080091b0
 8005db4:	00f42400 	.word	0x00f42400

08005db8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d00a      	beq.n	8005de2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	430a      	orrs	r2, r1
 8005de0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d00a      	beq.n	8005e04 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	430a      	orrs	r2, r1
 8005e02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d00a      	beq.n	8005e26 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	430a      	orrs	r2, r1
 8005e24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00a      	beq.n	8005e48 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	430a      	orrs	r2, r1
 8005e46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e4c:	f003 0310 	and.w	r3, r3, #16
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d00a      	beq.n	8005e6a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	430a      	orrs	r2, r1
 8005e68:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e6e:	f003 0320 	and.w	r3, r3, #32
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00a      	beq.n	8005e8c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d01a      	beq.n	8005ece <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	430a      	orrs	r2, r1
 8005eac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eb6:	d10a      	bne.n	8005ece <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ed2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	430a      	orrs	r2, r1
 8005eee:	605a      	str	r2, [r3, #4]
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	370c      	adds	r7, #12
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b086      	sub	sp, #24
 8005f00:	af02      	add	r7, sp, #8
 8005f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f0c:	f7fb ffb4 	bl	8001e78 <HAL_GetTick>
 8005f10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0308 	and.w	r3, r3, #8
 8005f1c:	2b08      	cmp	r3, #8
 8005f1e:	d10e      	bne.n	8005f3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f82f 	bl	8005f92 <UART_WaitOnFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d001      	beq.n	8005f3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e025      	b.n	8005f8a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d10e      	bne.n	8005f6a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f4c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f819 	bl	8005f92 <UART_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e00f      	b.n	8005f8a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2220      	movs	r2, #32
 8005f76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3710      	adds	r7, #16
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f92:	b580      	push	{r7, lr}
 8005f94:	b09c      	sub	sp, #112	; 0x70
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	603b      	str	r3, [r7, #0]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fa2:	e0a9      	b.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005faa:	f000 80a5 	beq.w	80060f8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fae:	f7fb ff63 	bl	8001e78 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d302      	bcc.n	8005fc4 <UART_WaitOnFlagUntilTimeout+0x32>
 8005fbe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d140      	bne.n	8006046 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fcc:	e853 3f00 	ldrex	r3, [r3]
 8005fd0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005fd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fd4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fd8:	667b      	str	r3, [r7, #100]	; 0x64
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fe2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fe4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005fe8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005fea:	e841 2300 	strex	r3, r2, [r1]
 8005fee:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005ff0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d1e6      	bne.n	8005fc4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	3308      	adds	r3, #8
 8005ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006000:	e853 3f00 	ldrex	r3, [r3]
 8006004:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006008:	f023 0301 	bic.w	r3, r3, #1
 800600c:	663b      	str	r3, [r7, #96]	; 0x60
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3308      	adds	r3, #8
 8006014:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006016:	64ba      	str	r2, [r7, #72]	; 0x48
 8006018:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800601c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006024:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e5      	bne.n	8005ff6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2220      	movs	r2, #32
 800602e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2220      	movs	r2, #32
 8006036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e069      	b.n	800611a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	d051      	beq.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	69db      	ldr	r3, [r3, #28]
 800605a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800605e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006062:	d149      	bne.n	80060f8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800606c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006076:	e853 3f00 	ldrex	r3, [r3]
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800607c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800607e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006082:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800608c:	637b      	str	r3, [r7, #52]	; 0x34
 800608e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006090:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006092:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006094:	e841 2300 	strex	r3, r2, [r1]
 8006098:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800609a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800609c:	2b00      	cmp	r3, #0
 800609e:	d1e6      	bne.n	800606e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	3308      	adds	r3, #8
 80060a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	e853 3f00 	ldrex	r3, [r3]
 80060ae:	613b      	str	r3, [r7, #16]
   return(result);
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	f023 0301 	bic.w	r3, r3, #1
 80060b6:	66bb      	str	r3, [r7, #104]	; 0x68
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	3308      	adds	r3, #8
 80060be:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060c0:	623a      	str	r2, [r7, #32]
 80060c2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c4:	69f9      	ldr	r1, [r7, #28]
 80060c6:	6a3a      	ldr	r2, [r7, #32]
 80060c8:	e841 2300 	strex	r3, r2, [r1]
 80060cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1e5      	bne.n	80060a0 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2220      	movs	r2, #32
 80060d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2220      	movs	r2, #32
 80060e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e010      	b.n	800611a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	69da      	ldr	r2, [r3, #28]
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	4013      	ands	r3, r2
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	429a      	cmp	r2, r3
 8006106:	bf0c      	ite	eq
 8006108:	2301      	moveq	r3, #1
 800610a:	2300      	movne	r3, #0
 800610c:	b2db      	uxtb	r3, r3
 800610e:	461a      	mov	r2, r3
 8006110:	79fb      	ldrb	r3, [r7, #7]
 8006112:	429a      	cmp	r2, r3
 8006114:	f43f af46 	beq.w	8005fa4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3770      	adds	r7, #112	; 0x70
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006122:	b480      	push	{r7}
 8006124:	b085      	sub	sp, #20
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_UARTEx_DisableFifoMode+0x16>
 8006134:	2302      	movs	r3, #2
 8006136:	e027      	b.n	8006188 <HAL_UARTEx_DisableFifoMode+0x66>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2224      	movs	r2, #36	; 0x24
 8006144:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 0201 	bic.w	r2, r2, #1
 800615e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006166:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2220      	movs	r2, #32
 800617a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3714      	adds	r7, #20
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d101      	bne.n	80061ac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80061a8:	2302      	movs	r3, #2
 80061aa:	e02d      	b.n	8006208 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2224      	movs	r2, #36	; 0x24
 80061b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0201 	bic.w	r2, r2, #1
 80061d2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f000 f84f 	bl	800628c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2220      	movs	r2, #32
 80061fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006206:	2300      	movs	r3, #0
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006224:	2302      	movs	r3, #2
 8006226:	e02d      	b.n	8006284 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2224      	movs	r2, #36	; 0x24
 8006234:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f022 0201 	bic.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	683a      	ldr	r2, [r7, #0]
 8006260:	430a      	orrs	r2, r1
 8006262:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f811 	bl	800628c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68fa      	ldr	r2, [r7, #12]
 8006270:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2220      	movs	r2, #32
 8006276:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006298:	2b00      	cmp	r3, #0
 800629a:	d108      	bne.n	80062ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062ac:	e031      	b.n	8006312 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062ae:	2308      	movs	r3, #8
 80062b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062b2:	2308      	movs	r3, #8
 80062b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	0e5b      	lsrs	r3, r3, #25
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	f003 0307 	and.w	r3, r3, #7
 80062c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	0f5b      	lsrs	r3, r3, #29
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	f003 0307 	and.w	r3, r3, #7
 80062d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062d6:	7bbb      	ldrb	r3, [r7, #14]
 80062d8:	7b3a      	ldrb	r2, [r7, #12]
 80062da:	4911      	ldr	r1, [pc, #68]	; (8006320 <UARTEx_SetNbDataToProcess+0x94>)
 80062dc:	5c8a      	ldrb	r2, [r1, r2]
 80062de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80062e2:	7b3a      	ldrb	r2, [r7, #12]
 80062e4:	490f      	ldr	r1, [pc, #60]	; (8006324 <UARTEx_SetNbDataToProcess+0x98>)
 80062e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	7b7a      	ldrb	r2, [r7, #13]
 80062f8:	4909      	ldr	r1, [pc, #36]	; (8006320 <UARTEx_SetNbDataToProcess+0x94>)
 80062fa:	5c8a      	ldrb	r2, [r1, r2]
 80062fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006300:	7b7a      	ldrb	r2, [r7, #13]
 8006302:	4908      	ldr	r1, [pc, #32]	; (8006324 <UARTEx_SetNbDataToProcess+0x98>)
 8006304:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006306:	fb93 f3f2 	sdiv	r3, r3, r2
 800630a:	b29a      	uxth	r2, r3
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006312:	bf00      	nop
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	080091c8 	.word	0x080091c8
 8006324:	080091d0 	.word	0x080091d0

08006328 <__errno>:
 8006328:	4b01      	ldr	r3, [pc, #4]	; (8006330 <__errno+0x8>)
 800632a:	6818      	ldr	r0, [r3, #0]
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	20000010 	.word	0x20000010

08006334 <__libc_init_array>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	4d0d      	ldr	r5, [pc, #52]	; (800636c <__libc_init_array+0x38>)
 8006338:	4c0d      	ldr	r4, [pc, #52]	; (8006370 <__libc_init_array+0x3c>)
 800633a:	1b64      	subs	r4, r4, r5
 800633c:	10a4      	asrs	r4, r4, #2
 800633e:	2600      	movs	r6, #0
 8006340:	42a6      	cmp	r6, r4
 8006342:	d109      	bne.n	8006358 <__libc_init_array+0x24>
 8006344:	4d0b      	ldr	r5, [pc, #44]	; (8006374 <__libc_init_array+0x40>)
 8006346:	4c0c      	ldr	r4, [pc, #48]	; (8006378 <__libc_init_array+0x44>)
 8006348:	f002 feb4 	bl	80090b4 <_init>
 800634c:	1b64      	subs	r4, r4, r5
 800634e:	10a4      	asrs	r4, r4, #2
 8006350:	2600      	movs	r6, #0
 8006352:	42a6      	cmp	r6, r4
 8006354:	d105      	bne.n	8006362 <__libc_init_array+0x2e>
 8006356:	bd70      	pop	{r4, r5, r6, pc}
 8006358:	f855 3b04 	ldr.w	r3, [r5], #4
 800635c:	4798      	blx	r3
 800635e:	3601      	adds	r6, #1
 8006360:	e7ee      	b.n	8006340 <__libc_init_array+0xc>
 8006362:	f855 3b04 	ldr.w	r3, [r5], #4
 8006366:	4798      	blx	r3
 8006368:	3601      	adds	r6, #1
 800636a:	e7f2      	b.n	8006352 <__libc_init_array+0x1e>
 800636c:	080095c4 	.word	0x080095c4
 8006370:	080095c4 	.word	0x080095c4
 8006374:	080095c4 	.word	0x080095c4
 8006378:	080095c8 	.word	0x080095c8

0800637c <memset>:
 800637c:	4402      	add	r2, r0
 800637e:	4603      	mov	r3, r0
 8006380:	4293      	cmp	r3, r2
 8006382:	d100      	bne.n	8006386 <memset+0xa>
 8006384:	4770      	bx	lr
 8006386:	f803 1b01 	strb.w	r1, [r3], #1
 800638a:	e7f9      	b.n	8006380 <memset+0x4>

0800638c <__cvt>:
 800638c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006390:	ec55 4b10 	vmov	r4, r5, d0
 8006394:	2d00      	cmp	r5, #0
 8006396:	460e      	mov	r6, r1
 8006398:	4619      	mov	r1, r3
 800639a:	462b      	mov	r3, r5
 800639c:	bfbb      	ittet	lt
 800639e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80063a2:	461d      	movlt	r5, r3
 80063a4:	2300      	movge	r3, #0
 80063a6:	232d      	movlt	r3, #45	; 0x2d
 80063a8:	700b      	strb	r3, [r1, #0]
 80063aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80063b0:	4691      	mov	r9, r2
 80063b2:	f023 0820 	bic.w	r8, r3, #32
 80063b6:	bfbc      	itt	lt
 80063b8:	4622      	movlt	r2, r4
 80063ba:	4614      	movlt	r4, r2
 80063bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063c0:	d005      	beq.n	80063ce <__cvt+0x42>
 80063c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80063c6:	d100      	bne.n	80063ca <__cvt+0x3e>
 80063c8:	3601      	adds	r6, #1
 80063ca:	2102      	movs	r1, #2
 80063cc:	e000      	b.n	80063d0 <__cvt+0x44>
 80063ce:	2103      	movs	r1, #3
 80063d0:	ab03      	add	r3, sp, #12
 80063d2:	9301      	str	r3, [sp, #4]
 80063d4:	ab02      	add	r3, sp, #8
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	ec45 4b10 	vmov	d0, r4, r5
 80063dc:	4653      	mov	r3, sl
 80063de:	4632      	mov	r2, r6
 80063e0:	f000 fcea 	bl	8006db8 <_dtoa_r>
 80063e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80063e8:	4607      	mov	r7, r0
 80063ea:	d102      	bne.n	80063f2 <__cvt+0x66>
 80063ec:	f019 0f01 	tst.w	r9, #1
 80063f0:	d022      	beq.n	8006438 <__cvt+0xac>
 80063f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063f6:	eb07 0906 	add.w	r9, r7, r6
 80063fa:	d110      	bne.n	800641e <__cvt+0x92>
 80063fc:	783b      	ldrb	r3, [r7, #0]
 80063fe:	2b30      	cmp	r3, #48	; 0x30
 8006400:	d10a      	bne.n	8006418 <__cvt+0x8c>
 8006402:	2200      	movs	r2, #0
 8006404:	2300      	movs	r3, #0
 8006406:	4620      	mov	r0, r4
 8006408:	4629      	mov	r1, r5
 800640a:	f7fa fb35 	bl	8000a78 <__aeabi_dcmpeq>
 800640e:	b918      	cbnz	r0, 8006418 <__cvt+0x8c>
 8006410:	f1c6 0601 	rsb	r6, r6, #1
 8006414:	f8ca 6000 	str.w	r6, [sl]
 8006418:	f8da 3000 	ldr.w	r3, [sl]
 800641c:	4499      	add	r9, r3
 800641e:	2200      	movs	r2, #0
 8006420:	2300      	movs	r3, #0
 8006422:	4620      	mov	r0, r4
 8006424:	4629      	mov	r1, r5
 8006426:	f7fa fb27 	bl	8000a78 <__aeabi_dcmpeq>
 800642a:	b108      	cbz	r0, 8006430 <__cvt+0xa4>
 800642c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006430:	2230      	movs	r2, #48	; 0x30
 8006432:	9b03      	ldr	r3, [sp, #12]
 8006434:	454b      	cmp	r3, r9
 8006436:	d307      	bcc.n	8006448 <__cvt+0xbc>
 8006438:	9b03      	ldr	r3, [sp, #12]
 800643a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800643c:	1bdb      	subs	r3, r3, r7
 800643e:	4638      	mov	r0, r7
 8006440:	6013      	str	r3, [r2, #0]
 8006442:	b004      	add	sp, #16
 8006444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006448:	1c59      	adds	r1, r3, #1
 800644a:	9103      	str	r1, [sp, #12]
 800644c:	701a      	strb	r2, [r3, #0]
 800644e:	e7f0      	b.n	8006432 <__cvt+0xa6>

08006450 <__exponent>:
 8006450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006452:	4603      	mov	r3, r0
 8006454:	2900      	cmp	r1, #0
 8006456:	bfb8      	it	lt
 8006458:	4249      	neglt	r1, r1
 800645a:	f803 2b02 	strb.w	r2, [r3], #2
 800645e:	bfb4      	ite	lt
 8006460:	222d      	movlt	r2, #45	; 0x2d
 8006462:	222b      	movge	r2, #43	; 0x2b
 8006464:	2909      	cmp	r1, #9
 8006466:	7042      	strb	r2, [r0, #1]
 8006468:	dd2a      	ble.n	80064c0 <__exponent+0x70>
 800646a:	f10d 0407 	add.w	r4, sp, #7
 800646e:	46a4      	mov	ip, r4
 8006470:	270a      	movs	r7, #10
 8006472:	46a6      	mov	lr, r4
 8006474:	460a      	mov	r2, r1
 8006476:	fb91 f6f7 	sdiv	r6, r1, r7
 800647a:	fb07 1516 	mls	r5, r7, r6, r1
 800647e:	3530      	adds	r5, #48	; 0x30
 8006480:	2a63      	cmp	r2, #99	; 0x63
 8006482:	f104 34ff 	add.w	r4, r4, #4294967295
 8006486:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800648a:	4631      	mov	r1, r6
 800648c:	dcf1      	bgt.n	8006472 <__exponent+0x22>
 800648e:	3130      	adds	r1, #48	; 0x30
 8006490:	f1ae 0502 	sub.w	r5, lr, #2
 8006494:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006498:	1c44      	adds	r4, r0, #1
 800649a:	4629      	mov	r1, r5
 800649c:	4561      	cmp	r1, ip
 800649e:	d30a      	bcc.n	80064b6 <__exponent+0x66>
 80064a0:	f10d 0209 	add.w	r2, sp, #9
 80064a4:	eba2 020e 	sub.w	r2, r2, lr
 80064a8:	4565      	cmp	r5, ip
 80064aa:	bf88      	it	hi
 80064ac:	2200      	movhi	r2, #0
 80064ae:	4413      	add	r3, r2
 80064b0:	1a18      	subs	r0, r3, r0
 80064b2:	b003      	add	sp, #12
 80064b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80064ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 80064be:	e7ed      	b.n	800649c <__exponent+0x4c>
 80064c0:	2330      	movs	r3, #48	; 0x30
 80064c2:	3130      	adds	r1, #48	; 0x30
 80064c4:	7083      	strb	r3, [r0, #2]
 80064c6:	70c1      	strb	r1, [r0, #3]
 80064c8:	1d03      	adds	r3, r0, #4
 80064ca:	e7f1      	b.n	80064b0 <__exponent+0x60>

080064cc <_printf_float>:
 80064cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064d0:	ed2d 8b02 	vpush	{d8}
 80064d4:	b08d      	sub	sp, #52	; 0x34
 80064d6:	460c      	mov	r4, r1
 80064d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80064dc:	4616      	mov	r6, r2
 80064de:	461f      	mov	r7, r3
 80064e0:	4605      	mov	r5, r0
 80064e2:	f001 fa55 	bl	8007990 <_localeconv_r>
 80064e6:	f8d0 a000 	ldr.w	sl, [r0]
 80064ea:	4650      	mov	r0, sl
 80064ec:	f7f9 fe48 	bl	8000180 <strlen>
 80064f0:	2300      	movs	r3, #0
 80064f2:	930a      	str	r3, [sp, #40]	; 0x28
 80064f4:	6823      	ldr	r3, [r4, #0]
 80064f6:	9305      	str	r3, [sp, #20]
 80064f8:	f8d8 3000 	ldr.w	r3, [r8]
 80064fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006500:	3307      	adds	r3, #7
 8006502:	f023 0307 	bic.w	r3, r3, #7
 8006506:	f103 0208 	add.w	r2, r3, #8
 800650a:	f8c8 2000 	str.w	r2, [r8]
 800650e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006512:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006516:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800651a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800651e:	9307      	str	r3, [sp, #28]
 8006520:	f8cd 8018 	str.w	r8, [sp, #24]
 8006524:	ee08 0a10 	vmov	s16, r0
 8006528:	4b9f      	ldr	r3, [pc, #636]	; (80067a8 <_printf_float+0x2dc>)
 800652a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800652e:	f04f 32ff 	mov.w	r2, #4294967295
 8006532:	f7fa fad3 	bl	8000adc <__aeabi_dcmpun>
 8006536:	bb88      	cbnz	r0, 800659c <_printf_float+0xd0>
 8006538:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800653c:	4b9a      	ldr	r3, [pc, #616]	; (80067a8 <_printf_float+0x2dc>)
 800653e:	f04f 32ff 	mov.w	r2, #4294967295
 8006542:	f7fa faad 	bl	8000aa0 <__aeabi_dcmple>
 8006546:	bb48      	cbnz	r0, 800659c <_printf_float+0xd0>
 8006548:	2200      	movs	r2, #0
 800654a:	2300      	movs	r3, #0
 800654c:	4640      	mov	r0, r8
 800654e:	4649      	mov	r1, r9
 8006550:	f7fa fa9c 	bl	8000a8c <__aeabi_dcmplt>
 8006554:	b110      	cbz	r0, 800655c <_printf_float+0x90>
 8006556:	232d      	movs	r3, #45	; 0x2d
 8006558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800655c:	4b93      	ldr	r3, [pc, #588]	; (80067ac <_printf_float+0x2e0>)
 800655e:	4894      	ldr	r0, [pc, #592]	; (80067b0 <_printf_float+0x2e4>)
 8006560:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006564:	bf94      	ite	ls
 8006566:	4698      	movls	r8, r3
 8006568:	4680      	movhi	r8, r0
 800656a:	2303      	movs	r3, #3
 800656c:	6123      	str	r3, [r4, #16]
 800656e:	9b05      	ldr	r3, [sp, #20]
 8006570:	f023 0204 	bic.w	r2, r3, #4
 8006574:	6022      	str	r2, [r4, #0]
 8006576:	f04f 0900 	mov.w	r9, #0
 800657a:	9700      	str	r7, [sp, #0]
 800657c:	4633      	mov	r3, r6
 800657e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006580:	4621      	mov	r1, r4
 8006582:	4628      	mov	r0, r5
 8006584:	f000 f9d8 	bl	8006938 <_printf_common>
 8006588:	3001      	adds	r0, #1
 800658a:	f040 8090 	bne.w	80066ae <_printf_float+0x1e2>
 800658e:	f04f 30ff 	mov.w	r0, #4294967295
 8006592:	b00d      	add	sp, #52	; 0x34
 8006594:	ecbd 8b02 	vpop	{d8}
 8006598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659c:	4642      	mov	r2, r8
 800659e:	464b      	mov	r3, r9
 80065a0:	4640      	mov	r0, r8
 80065a2:	4649      	mov	r1, r9
 80065a4:	f7fa fa9a 	bl	8000adc <__aeabi_dcmpun>
 80065a8:	b140      	cbz	r0, 80065bc <_printf_float+0xf0>
 80065aa:	464b      	mov	r3, r9
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	bfbc      	itt	lt
 80065b0:	232d      	movlt	r3, #45	; 0x2d
 80065b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80065b6:	487f      	ldr	r0, [pc, #508]	; (80067b4 <_printf_float+0x2e8>)
 80065b8:	4b7f      	ldr	r3, [pc, #508]	; (80067b8 <_printf_float+0x2ec>)
 80065ba:	e7d1      	b.n	8006560 <_printf_float+0x94>
 80065bc:	6863      	ldr	r3, [r4, #4]
 80065be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80065c2:	9206      	str	r2, [sp, #24]
 80065c4:	1c5a      	adds	r2, r3, #1
 80065c6:	d13f      	bne.n	8006648 <_printf_float+0x17c>
 80065c8:	2306      	movs	r3, #6
 80065ca:	6063      	str	r3, [r4, #4]
 80065cc:	9b05      	ldr	r3, [sp, #20]
 80065ce:	6861      	ldr	r1, [r4, #4]
 80065d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80065d4:	2300      	movs	r3, #0
 80065d6:	9303      	str	r3, [sp, #12]
 80065d8:	ab0a      	add	r3, sp, #40	; 0x28
 80065da:	e9cd b301 	strd	fp, r3, [sp, #4]
 80065de:	ab09      	add	r3, sp, #36	; 0x24
 80065e0:	ec49 8b10 	vmov	d0, r8, r9
 80065e4:	9300      	str	r3, [sp, #0]
 80065e6:	6022      	str	r2, [r4, #0]
 80065e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80065ec:	4628      	mov	r0, r5
 80065ee:	f7ff fecd 	bl	800638c <__cvt>
 80065f2:	9b06      	ldr	r3, [sp, #24]
 80065f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065f6:	2b47      	cmp	r3, #71	; 0x47
 80065f8:	4680      	mov	r8, r0
 80065fa:	d108      	bne.n	800660e <_printf_float+0x142>
 80065fc:	1cc8      	adds	r0, r1, #3
 80065fe:	db02      	blt.n	8006606 <_printf_float+0x13a>
 8006600:	6863      	ldr	r3, [r4, #4]
 8006602:	4299      	cmp	r1, r3
 8006604:	dd41      	ble.n	800668a <_printf_float+0x1be>
 8006606:	f1ab 0b02 	sub.w	fp, fp, #2
 800660a:	fa5f fb8b 	uxtb.w	fp, fp
 800660e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006612:	d820      	bhi.n	8006656 <_printf_float+0x18a>
 8006614:	3901      	subs	r1, #1
 8006616:	465a      	mov	r2, fp
 8006618:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800661c:	9109      	str	r1, [sp, #36]	; 0x24
 800661e:	f7ff ff17 	bl	8006450 <__exponent>
 8006622:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006624:	1813      	adds	r3, r2, r0
 8006626:	2a01      	cmp	r2, #1
 8006628:	4681      	mov	r9, r0
 800662a:	6123      	str	r3, [r4, #16]
 800662c:	dc02      	bgt.n	8006634 <_printf_float+0x168>
 800662e:	6822      	ldr	r2, [r4, #0]
 8006630:	07d2      	lsls	r2, r2, #31
 8006632:	d501      	bpl.n	8006638 <_printf_float+0x16c>
 8006634:	3301      	adds	r3, #1
 8006636:	6123      	str	r3, [r4, #16]
 8006638:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800663c:	2b00      	cmp	r3, #0
 800663e:	d09c      	beq.n	800657a <_printf_float+0xae>
 8006640:	232d      	movs	r3, #45	; 0x2d
 8006642:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006646:	e798      	b.n	800657a <_printf_float+0xae>
 8006648:	9a06      	ldr	r2, [sp, #24]
 800664a:	2a47      	cmp	r2, #71	; 0x47
 800664c:	d1be      	bne.n	80065cc <_printf_float+0x100>
 800664e:	2b00      	cmp	r3, #0
 8006650:	d1bc      	bne.n	80065cc <_printf_float+0x100>
 8006652:	2301      	movs	r3, #1
 8006654:	e7b9      	b.n	80065ca <_printf_float+0xfe>
 8006656:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800665a:	d118      	bne.n	800668e <_printf_float+0x1c2>
 800665c:	2900      	cmp	r1, #0
 800665e:	6863      	ldr	r3, [r4, #4]
 8006660:	dd0b      	ble.n	800667a <_printf_float+0x1ae>
 8006662:	6121      	str	r1, [r4, #16]
 8006664:	b913      	cbnz	r3, 800666c <_printf_float+0x1a0>
 8006666:	6822      	ldr	r2, [r4, #0]
 8006668:	07d0      	lsls	r0, r2, #31
 800666a:	d502      	bpl.n	8006672 <_printf_float+0x1a6>
 800666c:	3301      	adds	r3, #1
 800666e:	440b      	add	r3, r1
 8006670:	6123      	str	r3, [r4, #16]
 8006672:	65a1      	str	r1, [r4, #88]	; 0x58
 8006674:	f04f 0900 	mov.w	r9, #0
 8006678:	e7de      	b.n	8006638 <_printf_float+0x16c>
 800667a:	b913      	cbnz	r3, 8006682 <_printf_float+0x1b6>
 800667c:	6822      	ldr	r2, [r4, #0]
 800667e:	07d2      	lsls	r2, r2, #31
 8006680:	d501      	bpl.n	8006686 <_printf_float+0x1ba>
 8006682:	3302      	adds	r3, #2
 8006684:	e7f4      	b.n	8006670 <_printf_float+0x1a4>
 8006686:	2301      	movs	r3, #1
 8006688:	e7f2      	b.n	8006670 <_printf_float+0x1a4>
 800668a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800668e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006690:	4299      	cmp	r1, r3
 8006692:	db05      	blt.n	80066a0 <_printf_float+0x1d4>
 8006694:	6823      	ldr	r3, [r4, #0]
 8006696:	6121      	str	r1, [r4, #16]
 8006698:	07d8      	lsls	r0, r3, #31
 800669a:	d5ea      	bpl.n	8006672 <_printf_float+0x1a6>
 800669c:	1c4b      	adds	r3, r1, #1
 800669e:	e7e7      	b.n	8006670 <_printf_float+0x1a4>
 80066a0:	2900      	cmp	r1, #0
 80066a2:	bfd4      	ite	le
 80066a4:	f1c1 0202 	rsble	r2, r1, #2
 80066a8:	2201      	movgt	r2, #1
 80066aa:	4413      	add	r3, r2
 80066ac:	e7e0      	b.n	8006670 <_printf_float+0x1a4>
 80066ae:	6823      	ldr	r3, [r4, #0]
 80066b0:	055a      	lsls	r2, r3, #21
 80066b2:	d407      	bmi.n	80066c4 <_printf_float+0x1f8>
 80066b4:	6923      	ldr	r3, [r4, #16]
 80066b6:	4642      	mov	r2, r8
 80066b8:	4631      	mov	r1, r6
 80066ba:	4628      	mov	r0, r5
 80066bc:	47b8      	blx	r7
 80066be:	3001      	adds	r0, #1
 80066c0:	d12c      	bne.n	800671c <_printf_float+0x250>
 80066c2:	e764      	b.n	800658e <_printf_float+0xc2>
 80066c4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80066c8:	f240 80e0 	bls.w	800688c <_printf_float+0x3c0>
 80066cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80066d0:	2200      	movs	r2, #0
 80066d2:	2300      	movs	r3, #0
 80066d4:	f7fa f9d0 	bl	8000a78 <__aeabi_dcmpeq>
 80066d8:	2800      	cmp	r0, #0
 80066da:	d034      	beq.n	8006746 <_printf_float+0x27a>
 80066dc:	4a37      	ldr	r2, [pc, #220]	; (80067bc <_printf_float+0x2f0>)
 80066de:	2301      	movs	r3, #1
 80066e0:	4631      	mov	r1, r6
 80066e2:	4628      	mov	r0, r5
 80066e4:	47b8      	blx	r7
 80066e6:	3001      	adds	r0, #1
 80066e8:	f43f af51 	beq.w	800658e <_printf_float+0xc2>
 80066ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80066f0:	429a      	cmp	r2, r3
 80066f2:	db02      	blt.n	80066fa <_printf_float+0x22e>
 80066f4:	6823      	ldr	r3, [r4, #0]
 80066f6:	07d8      	lsls	r0, r3, #31
 80066f8:	d510      	bpl.n	800671c <_printf_float+0x250>
 80066fa:	ee18 3a10 	vmov	r3, s16
 80066fe:	4652      	mov	r2, sl
 8006700:	4631      	mov	r1, r6
 8006702:	4628      	mov	r0, r5
 8006704:	47b8      	blx	r7
 8006706:	3001      	adds	r0, #1
 8006708:	f43f af41 	beq.w	800658e <_printf_float+0xc2>
 800670c:	f04f 0800 	mov.w	r8, #0
 8006710:	f104 091a 	add.w	r9, r4, #26
 8006714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006716:	3b01      	subs	r3, #1
 8006718:	4543      	cmp	r3, r8
 800671a:	dc09      	bgt.n	8006730 <_printf_float+0x264>
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	079b      	lsls	r3, r3, #30
 8006720:	f100 8105 	bmi.w	800692e <_printf_float+0x462>
 8006724:	68e0      	ldr	r0, [r4, #12]
 8006726:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006728:	4298      	cmp	r0, r3
 800672a:	bfb8      	it	lt
 800672c:	4618      	movlt	r0, r3
 800672e:	e730      	b.n	8006592 <_printf_float+0xc6>
 8006730:	2301      	movs	r3, #1
 8006732:	464a      	mov	r2, r9
 8006734:	4631      	mov	r1, r6
 8006736:	4628      	mov	r0, r5
 8006738:	47b8      	blx	r7
 800673a:	3001      	adds	r0, #1
 800673c:	f43f af27 	beq.w	800658e <_printf_float+0xc2>
 8006740:	f108 0801 	add.w	r8, r8, #1
 8006744:	e7e6      	b.n	8006714 <_printf_float+0x248>
 8006746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006748:	2b00      	cmp	r3, #0
 800674a:	dc39      	bgt.n	80067c0 <_printf_float+0x2f4>
 800674c:	4a1b      	ldr	r2, [pc, #108]	; (80067bc <_printf_float+0x2f0>)
 800674e:	2301      	movs	r3, #1
 8006750:	4631      	mov	r1, r6
 8006752:	4628      	mov	r0, r5
 8006754:	47b8      	blx	r7
 8006756:	3001      	adds	r0, #1
 8006758:	f43f af19 	beq.w	800658e <_printf_float+0xc2>
 800675c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006760:	4313      	orrs	r3, r2
 8006762:	d102      	bne.n	800676a <_printf_float+0x29e>
 8006764:	6823      	ldr	r3, [r4, #0]
 8006766:	07d9      	lsls	r1, r3, #31
 8006768:	d5d8      	bpl.n	800671c <_printf_float+0x250>
 800676a:	ee18 3a10 	vmov	r3, s16
 800676e:	4652      	mov	r2, sl
 8006770:	4631      	mov	r1, r6
 8006772:	4628      	mov	r0, r5
 8006774:	47b8      	blx	r7
 8006776:	3001      	adds	r0, #1
 8006778:	f43f af09 	beq.w	800658e <_printf_float+0xc2>
 800677c:	f04f 0900 	mov.w	r9, #0
 8006780:	f104 0a1a 	add.w	sl, r4, #26
 8006784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006786:	425b      	negs	r3, r3
 8006788:	454b      	cmp	r3, r9
 800678a:	dc01      	bgt.n	8006790 <_printf_float+0x2c4>
 800678c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800678e:	e792      	b.n	80066b6 <_printf_float+0x1ea>
 8006790:	2301      	movs	r3, #1
 8006792:	4652      	mov	r2, sl
 8006794:	4631      	mov	r1, r6
 8006796:	4628      	mov	r0, r5
 8006798:	47b8      	blx	r7
 800679a:	3001      	adds	r0, #1
 800679c:	f43f aef7 	beq.w	800658e <_printf_float+0xc2>
 80067a0:	f109 0901 	add.w	r9, r9, #1
 80067a4:	e7ee      	b.n	8006784 <_printf_float+0x2b8>
 80067a6:	bf00      	nop
 80067a8:	7fefffff 	.word	0x7fefffff
 80067ac:	080091dc 	.word	0x080091dc
 80067b0:	080091e0 	.word	0x080091e0
 80067b4:	080091e8 	.word	0x080091e8
 80067b8:	080091e4 	.word	0x080091e4
 80067bc:	080091ec 	.word	0x080091ec
 80067c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067c4:	429a      	cmp	r2, r3
 80067c6:	bfa8      	it	ge
 80067c8:	461a      	movge	r2, r3
 80067ca:	2a00      	cmp	r2, #0
 80067cc:	4691      	mov	r9, r2
 80067ce:	dc37      	bgt.n	8006840 <_printf_float+0x374>
 80067d0:	f04f 0b00 	mov.w	fp, #0
 80067d4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067d8:	f104 021a 	add.w	r2, r4, #26
 80067dc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067de:	9305      	str	r3, [sp, #20]
 80067e0:	eba3 0309 	sub.w	r3, r3, r9
 80067e4:	455b      	cmp	r3, fp
 80067e6:	dc33      	bgt.n	8006850 <_printf_float+0x384>
 80067e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067ec:	429a      	cmp	r2, r3
 80067ee:	db3b      	blt.n	8006868 <_printf_float+0x39c>
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	07da      	lsls	r2, r3, #31
 80067f4:	d438      	bmi.n	8006868 <_printf_float+0x39c>
 80067f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067f8:	9b05      	ldr	r3, [sp, #20]
 80067fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	eba2 0901 	sub.w	r9, r2, r1
 8006802:	4599      	cmp	r9, r3
 8006804:	bfa8      	it	ge
 8006806:	4699      	movge	r9, r3
 8006808:	f1b9 0f00 	cmp.w	r9, #0
 800680c:	dc35      	bgt.n	800687a <_printf_float+0x3ae>
 800680e:	f04f 0800 	mov.w	r8, #0
 8006812:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006816:	f104 0a1a 	add.w	sl, r4, #26
 800681a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800681e:	1a9b      	subs	r3, r3, r2
 8006820:	eba3 0309 	sub.w	r3, r3, r9
 8006824:	4543      	cmp	r3, r8
 8006826:	f77f af79 	ble.w	800671c <_printf_float+0x250>
 800682a:	2301      	movs	r3, #1
 800682c:	4652      	mov	r2, sl
 800682e:	4631      	mov	r1, r6
 8006830:	4628      	mov	r0, r5
 8006832:	47b8      	blx	r7
 8006834:	3001      	adds	r0, #1
 8006836:	f43f aeaa 	beq.w	800658e <_printf_float+0xc2>
 800683a:	f108 0801 	add.w	r8, r8, #1
 800683e:	e7ec      	b.n	800681a <_printf_float+0x34e>
 8006840:	4613      	mov	r3, r2
 8006842:	4631      	mov	r1, r6
 8006844:	4642      	mov	r2, r8
 8006846:	4628      	mov	r0, r5
 8006848:	47b8      	blx	r7
 800684a:	3001      	adds	r0, #1
 800684c:	d1c0      	bne.n	80067d0 <_printf_float+0x304>
 800684e:	e69e      	b.n	800658e <_printf_float+0xc2>
 8006850:	2301      	movs	r3, #1
 8006852:	4631      	mov	r1, r6
 8006854:	4628      	mov	r0, r5
 8006856:	9205      	str	r2, [sp, #20]
 8006858:	47b8      	blx	r7
 800685a:	3001      	adds	r0, #1
 800685c:	f43f ae97 	beq.w	800658e <_printf_float+0xc2>
 8006860:	9a05      	ldr	r2, [sp, #20]
 8006862:	f10b 0b01 	add.w	fp, fp, #1
 8006866:	e7b9      	b.n	80067dc <_printf_float+0x310>
 8006868:	ee18 3a10 	vmov	r3, s16
 800686c:	4652      	mov	r2, sl
 800686e:	4631      	mov	r1, r6
 8006870:	4628      	mov	r0, r5
 8006872:	47b8      	blx	r7
 8006874:	3001      	adds	r0, #1
 8006876:	d1be      	bne.n	80067f6 <_printf_float+0x32a>
 8006878:	e689      	b.n	800658e <_printf_float+0xc2>
 800687a:	9a05      	ldr	r2, [sp, #20]
 800687c:	464b      	mov	r3, r9
 800687e:	4442      	add	r2, r8
 8006880:	4631      	mov	r1, r6
 8006882:	4628      	mov	r0, r5
 8006884:	47b8      	blx	r7
 8006886:	3001      	adds	r0, #1
 8006888:	d1c1      	bne.n	800680e <_printf_float+0x342>
 800688a:	e680      	b.n	800658e <_printf_float+0xc2>
 800688c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800688e:	2a01      	cmp	r2, #1
 8006890:	dc01      	bgt.n	8006896 <_printf_float+0x3ca>
 8006892:	07db      	lsls	r3, r3, #31
 8006894:	d538      	bpl.n	8006908 <_printf_float+0x43c>
 8006896:	2301      	movs	r3, #1
 8006898:	4642      	mov	r2, r8
 800689a:	4631      	mov	r1, r6
 800689c:	4628      	mov	r0, r5
 800689e:	47b8      	blx	r7
 80068a0:	3001      	adds	r0, #1
 80068a2:	f43f ae74 	beq.w	800658e <_printf_float+0xc2>
 80068a6:	ee18 3a10 	vmov	r3, s16
 80068aa:	4652      	mov	r2, sl
 80068ac:	4631      	mov	r1, r6
 80068ae:	4628      	mov	r0, r5
 80068b0:	47b8      	blx	r7
 80068b2:	3001      	adds	r0, #1
 80068b4:	f43f ae6b 	beq.w	800658e <_printf_float+0xc2>
 80068b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068bc:	2200      	movs	r2, #0
 80068be:	2300      	movs	r3, #0
 80068c0:	f7fa f8da 	bl	8000a78 <__aeabi_dcmpeq>
 80068c4:	b9d8      	cbnz	r0, 80068fe <_printf_float+0x432>
 80068c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068c8:	f108 0201 	add.w	r2, r8, #1
 80068cc:	3b01      	subs	r3, #1
 80068ce:	4631      	mov	r1, r6
 80068d0:	4628      	mov	r0, r5
 80068d2:	47b8      	blx	r7
 80068d4:	3001      	adds	r0, #1
 80068d6:	d10e      	bne.n	80068f6 <_printf_float+0x42a>
 80068d8:	e659      	b.n	800658e <_printf_float+0xc2>
 80068da:	2301      	movs	r3, #1
 80068dc:	4652      	mov	r2, sl
 80068de:	4631      	mov	r1, r6
 80068e0:	4628      	mov	r0, r5
 80068e2:	47b8      	blx	r7
 80068e4:	3001      	adds	r0, #1
 80068e6:	f43f ae52 	beq.w	800658e <_printf_float+0xc2>
 80068ea:	f108 0801 	add.w	r8, r8, #1
 80068ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f0:	3b01      	subs	r3, #1
 80068f2:	4543      	cmp	r3, r8
 80068f4:	dcf1      	bgt.n	80068da <_printf_float+0x40e>
 80068f6:	464b      	mov	r3, r9
 80068f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068fc:	e6dc      	b.n	80066b8 <_printf_float+0x1ec>
 80068fe:	f04f 0800 	mov.w	r8, #0
 8006902:	f104 0a1a 	add.w	sl, r4, #26
 8006906:	e7f2      	b.n	80068ee <_printf_float+0x422>
 8006908:	2301      	movs	r3, #1
 800690a:	4642      	mov	r2, r8
 800690c:	e7df      	b.n	80068ce <_printf_float+0x402>
 800690e:	2301      	movs	r3, #1
 8006910:	464a      	mov	r2, r9
 8006912:	4631      	mov	r1, r6
 8006914:	4628      	mov	r0, r5
 8006916:	47b8      	blx	r7
 8006918:	3001      	adds	r0, #1
 800691a:	f43f ae38 	beq.w	800658e <_printf_float+0xc2>
 800691e:	f108 0801 	add.w	r8, r8, #1
 8006922:	68e3      	ldr	r3, [r4, #12]
 8006924:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006926:	1a5b      	subs	r3, r3, r1
 8006928:	4543      	cmp	r3, r8
 800692a:	dcf0      	bgt.n	800690e <_printf_float+0x442>
 800692c:	e6fa      	b.n	8006724 <_printf_float+0x258>
 800692e:	f04f 0800 	mov.w	r8, #0
 8006932:	f104 0919 	add.w	r9, r4, #25
 8006936:	e7f4      	b.n	8006922 <_printf_float+0x456>

08006938 <_printf_common>:
 8006938:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800693c:	4616      	mov	r6, r2
 800693e:	4699      	mov	r9, r3
 8006940:	688a      	ldr	r2, [r1, #8]
 8006942:	690b      	ldr	r3, [r1, #16]
 8006944:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006948:	4293      	cmp	r3, r2
 800694a:	bfb8      	it	lt
 800694c:	4613      	movlt	r3, r2
 800694e:	6033      	str	r3, [r6, #0]
 8006950:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006954:	4607      	mov	r7, r0
 8006956:	460c      	mov	r4, r1
 8006958:	b10a      	cbz	r2, 800695e <_printf_common+0x26>
 800695a:	3301      	adds	r3, #1
 800695c:	6033      	str	r3, [r6, #0]
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	0699      	lsls	r1, r3, #26
 8006962:	bf42      	ittt	mi
 8006964:	6833      	ldrmi	r3, [r6, #0]
 8006966:	3302      	addmi	r3, #2
 8006968:	6033      	strmi	r3, [r6, #0]
 800696a:	6825      	ldr	r5, [r4, #0]
 800696c:	f015 0506 	ands.w	r5, r5, #6
 8006970:	d106      	bne.n	8006980 <_printf_common+0x48>
 8006972:	f104 0a19 	add.w	sl, r4, #25
 8006976:	68e3      	ldr	r3, [r4, #12]
 8006978:	6832      	ldr	r2, [r6, #0]
 800697a:	1a9b      	subs	r3, r3, r2
 800697c:	42ab      	cmp	r3, r5
 800697e:	dc26      	bgt.n	80069ce <_printf_common+0x96>
 8006980:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006984:	1e13      	subs	r3, r2, #0
 8006986:	6822      	ldr	r2, [r4, #0]
 8006988:	bf18      	it	ne
 800698a:	2301      	movne	r3, #1
 800698c:	0692      	lsls	r2, r2, #26
 800698e:	d42b      	bmi.n	80069e8 <_printf_common+0xb0>
 8006990:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006994:	4649      	mov	r1, r9
 8006996:	4638      	mov	r0, r7
 8006998:	47c0      	blx	r8
 800699a:	3001      	adds	r0, #1
 800699c:	d01e      	beq.n	80069dc <_printf_common+0xa4>
 800699e:	6823      	ldr	r3, [r4, #0]
 80069a0:	68e5      	ldr	r5, [r4, #12]
 80069a2:	6832      	ldr	r2, [r6, #0]
 80069a4:	f003 0306 	and.w	r3, r3, #6
 80069a8:	2b04      	cmp	r3, #4
 80069aa:	bf08      	it	eq
 80069ac:	1aad      	subeq	r5, r5, r2
 80069ae:	68a3      	ldr	r3, [r4, #8]
 80069b0:	6922      	ldr	r2, [r4, #16]
 80069b2:	bf0c      	ite	eq
 80069b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069b8:	2500      	movne	r5, #0
 80069ba:	4293      	cmp	r3, r2
 80069bc:	bfc4      	itt	gt
 80069be:	1a9b      	subgt	r3, r3, r2
 80069c0:	18ed      	addgt	r5, r5, r3
 80069c2:	2600      	movs	r6, #0
 80069c4:	341a      	adds	r4, #26
 80069c6:	42b5      	cmp	r5, r6
 80069c8:	d11a      	bne.n	8006a00 <_printf_common+0xc8>
 80069ca:	2000      	movs	r0, #0
 80069cc:	e008      	b.n	80069e0 <_printf_common+0xa8>
 80069ce:	2301      	movs	r3, #1
 80069d0:	4652      	mov	r2, sl
 80069d2:	4649      	mov	r1, r9
 80069d4:	4638      	mov	r0, r7
 80069d6:	47c0      	blx	r8
 80069d8:	3001      	adds	r0, #1
 80069da:	d103      	bne.n	80069e4 <_printf_common+0xac>
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e4:	3501      	adds	r5, #1
 80069e6:	e7c6      	b.n	8006976 <_printf_common+0x3e>
 80069e8:	18e1      	adds	r1, r4, r3
 80069ea:	1c5a      	adds	r2, r3, #1
 80069ec:	2030      	movs	r0, #48	; 0x30
 80069ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069f2:	4422      	add	r2, r4
 80069f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069fc:	3302      	adds	r3, #2
 80069fe:	e7c7      	b.n	8006990 <_printf_common+0x58>
 8006a00:	2301      	movs	r3, #1
 8006a02:	4622      	mov	r2, r4
 8006a04:	4649      	mov	r1, r9
 8006a06:	4638      	mov	r0, r7
 8006a08:	47c0      	blx	r8
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	d0e6      	beq.n	80069dc <_printf_common+0xa4>
 8006a0e:	3601      	adds	r6, #1
 8006a10:	e7d9      	b.n	80069c6 <_printf_common+0x8e>
	...

08006a14 <_printf_i>:
 8006a14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a18:	460c      	mov	r4, r1
 8006a1a:	4691      	mov	r9, r2
 8006a1c:	7e27      	ldrb	r7, [r4, #24]
 8006a1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006a20:	2f78      	cmp	r7, #120	; 0x78
 8006a22:	4680      	mov	r8, r0
 8006a24:	469a      	mov	sl, r3
 8006a26:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006a2a:	d807      	bhi.n	8006a3c <_printf_i+0x28>
 8006a2c:	2f62      	cmp	r7, #98	; 0x62
 8006a2e:	d80a      	bhi.n	8006a46 <_printf_i+0x32>
 8006a30:	2f00      	cmp	r7, #0
 8006a32:	f000 80d8 	beq.w	8006be6 <_printf_i+0x1d2>
 8006a36:	2f58      	cmp	r7, #88	; 0x58
 8006a38:	f000 80a3 	beq.w	8006b82 <_printf_i+0x16e>
 8006a3c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006a40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006a44:	e03a      	b.n	8006abc <_printf_i+0xa8>
 8006a46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006a4a:	2b15      	cmp	r3, #21
 8006a4c:	d8f6      	bhi.n	8006a3c <_printf_i+0x28>
 8006a4e:	a001      	add	r0, pc, #4	; (adr r0, 8006a54 <_printf_i+0x40>)
 8006a50:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006a54:	08006aad 	.word	0x08006aad
 8006a58:	08006ac1 	.word	0x08006ac1
 8006a5c:	08006a3d 	.word	0x08006a3d
 8006a60:	08006a3d 	.word	0x08006a3d
 8006a64:	08006a3d 	.word	0x08006a3d
 8006a68:	08006a3d 	.word	0x08006a3d
 8006a6c:	08006ac1 	.word	0x08006ac1
 8006a70:	08006a3d 	.word	0x08006a3d
 8006a74:	08006a3d 	.word	0x08006a3d
 8006a78:	08006a3d 	.word	0x08006a3d
 8006a7c:	08006a3d 	.word	0x08006a3d
 8006a80:	08006bcd 	.word	0x08006bcd
 8006a84:	08006af1 	.word	0x08006af1
 8006a88:	08006baf 	.word	0x08006baf
 8006a8c:	08006a3d 	.word	0x08006a3d
 8006a90:	08006a3d 	.word	0x08006a3d
 8006a94:	08006bef 	.word	0x08006bef
 8006a98:	08006a3d 	.word	0x08006a3d
 8006a9c:	08006af1 	.word	0x08006af1
 8006aa0:	08006a3d 	.word	0x08006a3d
 8006aa4:	08006a3d 	.word	0x08006a3d
 8006aa8:	08006bb7 	.word	0x08006bb7
 8006aac:	680b      	ldr	r3, [r1, #0]
 8006aae:	1d1a      	adds	r2, r3, #4
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	600a      	str	r2, [r1, #0]
 8006ab4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ab8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006abc:	2301      	movs	r3, #1
 8006abe:	e0a3      	b.n	8006c08 <_printf_i+0x1f4>
 8006ac0:	6825      	ldr	r5, [r4, #0]
 8006ac2:	6808      	ldr	r0, [r1, #0]
 8006ac4:	062e      	lsls	r6, r5, #24
 8006ac6:	f100 0304 	add.w	r3, r0, #4
 8006aca:	d50a      	bpl.n	8006ae2 <_printf_i+0xce>
 8006acc:	6805      	ldr	r5, [r0, #0]
 8006ace:	600b      	str	r3, [r1, #0]
 8006ad0:	2d00      	cmp	r5, #0
 8006ad2:	da03      	bge.n	8006adc <_printf_i+0xc8>
 8006ad4:	232d      	movs	r3, #45	; 0x2d
 8006ad6:	426d      	negs	r5, r5
 8006ad8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006adc:	485e      	ldr	r0, [pc, #376]	; (8006c58 <_printf_i+0x244>)
 8006ade:	230a      	movs	r3, #10
 8006ae0:	e019      	b.n	8006b16 <_printf_i+0x102>
 8006ae2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006ae6:	6805      	ldr	r5, [r0, #0]
 8006ae8:	600b      	str	r3, [r1, #0]
 8006aea:	bf18      	it	ne
 8006aec:	b22d      	sxthne	r5, r5
 8006aee:	e7ef      	b.n	8006ad0 <_printf_i+0xbc>
 8006af0:	680b      	ldr	r3, [r1, #0]
 8006af2:	6825      	ldr	r5, [r4, #0]
 8006af4:	1d18      	adds	r0, r3, #4
 8006af6:	6008      	str	r0, [r1, #0]
 8006af8:	0628      	lsls	r0, r5, #24
 8006afa:	d501      	bpl.n	8006b00 <_printf_i+0xec>
 8006afc:	681d      	ldr	r5, [r3, #0]
 8006afe:	e002      	b.n	8006b06 <_printf_i+0xf2>
 8006b00:	0669      	lsls	r1, r5, #25
 8006b02:	d5fb      	bpl.n	8006afc <_printf_i+0xe8>
 8006b04:	881d      	ldrh	r5, [r3, #0]
 8006b06:	4854      	ldr	r0, [pc, #336]	; (8006c58 <_printf_i+0x244>)
 8006b08:	2f6f      	cmp	r7, #111	; 0x6f
 8006b0a:	bf0c      	ite	eq
 8006b0c:	2308      	moveq	r3, #8
 8006b0e:	230a      	movne	r3, #10
 8006b10:	2100      	movs	r1, #0
 8006b12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b16:	6866      	ldr	r6, [r4, #4]
 8006b18:	60a6      	str	r6, [r4, #8]
 8006b1a:	2e00      	cmp	r6, #0
 8006b1c:	bfa2      	ittt	ge
 8006b1e:	6821      	ldrge	r1, [r4, #0]
 8006b20:	f021 0104 	bicge.w	r1, r1, #4
 8006b24:	6021      	strge	r1, [r4, #0]
 8006b26:	b90d      	cbnz	r5, 8006b2c <_printf_i+0x118>
 8006b28:	2e00      	cmp	r6, #0
 8006b2a:	d04d      	beq.n	8006bc8 <_printf_i+0x1b4>
 8006b2c:	4616      	mov	r6, r2
 8006b2e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b32:	fb03 5711 	mls	r7, r3, r1, r5
 8006b36:	5dc7      	ldrb	r7, [r0, r7]
 8006b38:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b3c:	462f      	mov	r7, r5
 8006b3e:	42bb      	cmp	r3, r7
 8006b40:	460d      	mov	r5, r1
 8006b42:	d9f4      	bls.n	8006b2e <_printf_i+0x11a>
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d10b      	bne.n	8006b60 <_printf_i+0x14c>
 8006b48:	6823      	ldr	r3, [r4, #0]
 8006b4a:	07df      	lsls	r7, r3, #31
 8006b4c:	d508      	bpl.n	8006b60 <_printf_i+0x14c>
 8006b4e:	6923      	ldr	r3, [r4, #16]
 8006b50:	6861      	ldr	r1, [r4, #4]
 8006b52:	4299      	cmp	r1, r3
 8006b54:	bfde      	ittt	le
 8006b56:	2330      	movle	r3, #48	; 0x30
 8006b58:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b5c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b60:	1b92      	subs	r2, r2, r6
 8006b62:	6122      	str	r2, [r4, #16]
 8006b64:	f8cd a000 	str.w	sl, [sp]
 8006b68:	464b      	mov	r3, r9
 8006b6a:	aa03      	add	r2, sp, #12
 8006b6c:	4621      	mov	r1, r4
 8006b6e:	4640      	mov	r0, r8
 8006b70:	f7ff fee2 	bl	8006938 <_printf_common>
 8006b74:	3001      	adds	r0, #1
 8006b76:	d14c      	bne.n	8006c12 <_printf_i+0x1fe>
 8006b78:	f04f 30ff 	mov.w	r0, #4294967295
 8006b7c:	b004      	add	sp, #16
 8006b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b82:	4835      	ldr	r0, [pc, #212]	; (8006c58 <_printf_i+0x244>)
 8006b84:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	680e      	ldr	r6, [r1, #0]
 8006b8c:	061f      	lsls	r7, r3, #24
 8006b8e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006b92:	600e      	str	r6, [r1, #0]
 8006b94:	d514      	bpl.n	8006bc0 <_printf_i+0x1ac>
 8006b96:	07d9      	lsls	r1, r3, #31
 8006b98:	bf44      	itt	mi
 8006b9a:	f043 0320 	orrmi.w	r3, r3, #32
 8006b9e:	6023      	strmi	r3, [r4, #0]
 8006ba0:	b91d      	cbnz	r5, 8006baa <_printf_i+0x196>
 8006ba2:	6823      	ldr	r3, [r4, #0]
 8006ba4:	f023 0320 	bic.w	r3, r3, #32
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	2310      	movs	r3, #16
 8006bac:	e7b0      	b.n	8006b10 <_printf_i+0xfc>
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	f043 0320 	orr.w	r3, r3, #32
 8006bb4:	6023      	str	r3, [r4, #0]
 8006bb6:	2378      	movs	r3, #120	; 0x78
 8006bb8:	4828      	ldr	r0, [pc, #160]	; (8006c5c <_printf_i+0x248>)
 8006bba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006bbe:	e7e3      	b.n	8006b88 <_printf_i+0x174>
 8006bc0:	065e      	lsls	r6, r3, #25
 8006bc2:	bf48      	it	mi
 8006bc4:	b2ad      	uxthmi	r5, r5
 8006bc6:	e7e6      	b.n	8006b96 <_printf_i+0x182>
 8006bc8:	4616      	mov	r6, r2
 8006bca:	e7bb      	b.n	8006b44 <_printf_i+0x130>
 8006bcc:	680b      	ldr	r3, [r1, #0]
 8006bce:	6826      	ldr	r6, [r4, #0]
 8006bd0:	6960      	ldr	r0, [r4, #20]
 8006bd2:	1d1d      	adds	r5, r3, #4
 8006bd4:	600d      	str	r5, [r1, #0]
 8006bd6:	0635      	lsls	r5, r6, #24
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	d501      	bpl.n	8006be0 <_printf_i+0x1cc>
 8006bdc:	6018      	str	r0, [r3, #0]
 8006bde:	e002      	b.n	8006be6 <_printf_i+0x1d2>
 8006be0:	0671      	lsls	r1, r6, #25
 8006be2:	d5fb      	bpl.n	8006bdc <_printf_i+0x1c8>
 8006be4:	8018      	strh	r0, [r3, #0]
 8006be6:	2300      	movs	r3, #0
 8006be8:	6123      	str	r3, [r4, #16]
 8006bea:	4616      	mov	r6, r2
 8006bec:	e7ba      	b.n	8006b64 <_printf_i+0x150>
 8006bee:	680b      	ldr	r3, [r1, #0]
 8006bf0:	1d1a      	adds	r2, r3, #4
 8006bf2:	600a      	str	r2, [r1, #0]
 8006bf4:	681e      	ldr	r6, [r3, #0]
 8006bf6:	6862      	ldr	r2, [r4, #4]
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f7f9 fac8 	bl	8000190 <memchr>
 8006c00:	b108      	cbz	r0, 8006c06 <_printf_i+0x1f2>
 8006c02:	1b80      	subs	r0, r0, r6
 8006c04:	6060      	str	r0, [r4, #4]
 8006c06:	6863      	ldr	r3, [r4, #4]
 8006c08:	6123      	str	r3, [r4, #16]
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c10:	e7a8      	b.n	8006b64 <_printf_i+0x150>
 8006c12:	6923      	ldr	r3, [r4, #16]
 8006c14:	4632      	mov	r2, r6
 8006c16:	4649      	mov	r1, r9
 8006c18:	4640      	mov	r0, r8
 8006c1a:	47d0      	blx	sl
 8006c1c:	3001      	adds	r0, #1
 8006c1e:	d0ab      	beq.n	8006b78 <_printf_i+0x164>
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	079b      	lsls	r3, r3, #30
 8006c24:	d413      	bmi.n	8006c4e <_printf_i+0x23a>
 8006c26:	68e0      	ldr	r0, [r4, #12]
 8006c28:	9b03      	ldr	r3, [sp, #12]
 8006c2a:	4298      	cmp	r0, r3
 8006c2c:	bfb8      	it	lt
 8006c2e:	4618      	movlt	r0, r3
 8006c30:	e7a4      	b.n	8006b7c <_printf_i+0x168>
 8006c32:	2301      	movs	r3, #1
 8006c34:	4632      	mov	r2, r6
 8006c36:	4649      	mov	r1, r9
 8006c38:	4640      	mov	r0, r8
 8006c3a:	47d0      	blx	sl
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	d09b      	beq.n	8006b78 <_printf_i+0x164>
 8006c40:	3501      	adds	r5, #1
 8006c42:	68e3      	ldr	r3, [r4, #12]
 8006c44:	9903      	ldr	r1, [sp, #12]
 8006c46:	1a5b      	subs	r3, r3, r1
 8006c48:	42ab      	cmp	r3, r5
 8006c4a:	dcf2      	bgt.n	8006c32 <_printf_i+0x21e>
 8006c4c:	e7eb      	b.n	8006c26 <_printf_i+0x212>
 8006c4e:	2500      	movs	r5, #0
 8006c50:	f104 0619 	add.w	r6, r4, #25
 8006c54:	e7f5      	b.n	8006c42 <_printf_i+0x22e>
 8006c56:	bf00      	nop
 8006c58:	080091ee 	.word	0x080091ee
 8006c5c:	080091ff 	.word	0x080091ff

08006c60 <siprintf>:
 8006c60:	b40e      	push	{r1, r2, r3}
 8006c62:	b500      	push	{lr}
 8006c64:	b09c      	sub	sp, #112	; 0x70
 8006c66:	ab1d      	add	r3, sp, #116	; 0x74
 8006c68:	9002      	str	r0, [sp, #8]
 8006c6a:	9006      	str	r0, [sp, #24]
 8006c6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006c70:	4809      	ldr	r0, [pc, #36]	; (8006c98 <siprintf+0x38>)
 8006c72:	9107      	str	r1, [sp, #28]
 8006c74:	9104      	str	r1, [sp, #16]
 8006c76:	4909      	ldr	r1, [pc, #36]	; (8006c9c <siprintf+0x3c>)
 8006c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c7c:	9105      	str	r1, [sp, #20]
 8006c7e:	6800      	ldr	r0, [r0, #0]
 8006c80:	9301      	str	r3, [sp, #4]
 8006c82:	a902      	add	r1, sp, #8
 8006c84:	f001 fb32 	bl	80082ec <_svfiprintf_r>
 8006c88:	9b02      	ldr	r3, [sp, #8]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	701a      	strb	r2, [r3, #0]
 8006c8e:	b01c      	add	sp, #112	; 0x70
 8006c90:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c94:	b003      	add	sp, #12
 8006c96:	4770      	bx	lr
 8006c98:	20000010 	.word	0x20000010
 8006c9c:	ffff0208 	.word	0xffff0208

08006ca0 <quorem>:
 8006ca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	6903      	ldr	r3, [r0, #16]
 8006ca6:	690c      	ldr	r4, [r1, #16]
 8006ca8:	42a3      	cmp	r3, r4
 8006caa:	4607      	mov	r7, r0
 8006cac:	f2c0 8081 	blt.w	8006db2 <quorem+0x112>
 8006cb0:	3c01      	subs	r4, #1
 8006cb2:	f101 0814 	add.w	r8, r1, #20
 8006cb6:	f100 0514 	add.w	r5, r0, #20
 8006cba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cbe:	9301      	str	r3, [sp, #4]
 8006cc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006cc8:	3301      	adds	r3, #1
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006cd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006cd8:	d331      	bcc.n	8006d3e <quorem+0x9e>
 8006cda:	f04f 0e00 	mov.w	lr, #0
 8006cde:	4640      	mov	r0, r8
 8006ce0:	46ac      	mov	ip, r5
 8006ce2:	46f2      	mov	sl, lr
 8006ce4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ce8:	b293      	uxth	r3, r2
 8006cea:	fb06 e303 	mla	r3, r6, r3, lr
 8006cee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	ebaa 0303 	sub.w	r3, sl, r3
 8006cf8:	0c12      	lsrs	r2, r2, #16
 8006cfa:	f8dc a000 	ldr.w	sl, [ip]
 8006cfe:	fb06 e202 	mla	r2, r6, r2, lr
 8006d02:	fa13 f38a 	uxtah	r3, r3, sl
 8006d06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d0a:	fa1f fa82 	uxth.w	sl, r2
 8006d0e:	f8dc 2000 	ldr.w	r2, [ip]
 8006d12:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006d16:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d20:	4581      	cmp	r9, r0
 8006d22:	f84c 3b04 	str.w	r3, [ip], #4
 8006d26:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d2a:	d2db      	bcs.n	8006ce4 <quorem+0x44>
 8006d2c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d30:	b92b      	cbnz	r3, 8006d3e <quorem+0x9e>
 8006d32:	9b01      	ldr	r3, [sp, #4]
 8006d34:	3b04      	subs	r3, #4
 8006d36:	429d      	cmp	r5, r3
 8006d38:	461a      	mov	r2, r3
 8006d3a:	d32e      	bcc.n	8006d9a <quorem+0xfa>
 8006d3c:	613c      	str	r4, [r7, #16]
 8006d3e:	4638      	mov	r0, r7
 8006d40:	f001 f8be 	bl	8007ec0 <__mcmp>
 8006d44:	2800      	cmp	r0, #0
 8006d46:	db24      	blt.n	8006d92 <quorem+0xf2>
 8006d48:	3601      	adds	r6, #1
 8006d4a:	4628      	mov	r0, r5
 8006d4c:	f04f 0c00 	mov.w	ip, #0
 8006d50:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d54:	f8d0 e000 	ldr.w	lr, [r0]
 8006d58:	b293      	uxth	r3, r2
 8006d5a:	ebac 0303 	sub.w	r3, ip, r3
 8006d5e:	0c12      	lsrs	r2, r2, #16
 8006d60:	fa13 f38e 	uxtah	r3, r3, lr
 8006d64:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006d68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d72:	45c1      	cmp	r9, r8
 8006d74:	f840 3b04 	str.w	r3, [r0], #4
 8006d78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d7c:	d2e8      	bcs.n	8006d50 <quorem+0xb0>
 8006d7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d86:	b922      	cbnz	r2, 8006d92 <quorem+0xf2>
 8006d88:	3b04      	subs	r3, #4
 8006d8a:	429d      	cmp	r5, r3
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	d30a      	bcc.n	8006da6 <quorem+0x106>
 8006d90:	613c      	str	r4, [r7, #16]
 8006d92:	4630      	mov	r0, r6
 8006d94:	b003      	add	sp, #12
 8006d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d9a:	6812      	ldr	r2, [r2, #0]
 8006d9c:	3b04      	subs	r3, #4
 8006d9e:	2a00      	cmp	r2, #0
 8006da0:	d1cc      	bne.n	8006d3c <quorem+0x9c>
 8006da2:	3c01      	subs	r4, #1
 8006da4:	e7c7      	b.n	8006d36 <quorem+0x96>
 8006da6:	6812      	ldr	r2, [r2, #0]
 8006da8:	3b04      	subs	r3, #4
 8006daa:	2a00      	cmp	r2, #0
 8006dac:	d1f0      	bne.n	8006d90 <quorem+0xf0>
 8006dae:	3c01      	subs	r4, #1
 8006db0:	e7eb      	b.n	8006d8a <quorem+0xea>
 8006db2:	2000      	movs	r0, #0
 8006db4:	e7ee      	b.n	8006d94 <quorem+0xf4>
	...

08006db8 <_dtoa_r>:
 8006db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dbc:	ed2d 8b02 	vpush	{d8}
 8006dc0:	ec57 6b10 	vmov	r6, r7, d0
 8006dc4:	b095      	sub	sp, #84	; 0x54
 8006dc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006dc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006dcc:	9105      	str	r1, [sp, #20]
 8006dce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006dd2:	4604      	mov	r4, r0
 8006dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8006dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006dd8:	b975      	cbnz	r5, 8006df8 <_dtoa_r+0x40>
 8006dda:	2010      	movs	r0, #16
 8006ddc:	f000 fddc 	bl	8007998 <malloc>
 8006de0:	4602      	mov	r2, r0
 8006de2:	6260      	str	r0, [r4, #36]	; 0x24
 8006de4:	b920      	cbnz	r0, 8006df0 <_dtoa_r+0x38>
 8006de6:	4bb2      	ldr	r3, [pc, #712]	; (80070b0 <_dtoa_r+0x2f8>)
 8006de8:	21ea      	movs	r1, #234	; 0xea
 8006dea:	48b2      	ldr	r0, [pc, #712]	; (80070b4 <_dtoa_r+0x2fc>)
 8006dec:	f001 fb8e 	bl	800850c <__assert_func>
 8006df0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006df4:	6005      	str	r5, [r0, #0]
 8006df6:	60c5      	str	r5, [r0, #12]
 8006df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dfa:	6819      	ldr	r1, [r3, #0]
 8006dfc:	b151      	cbz	r1, 8006e14 <_dtoa_r+0x5c>
 8006dfe:	685a      	ldr	r2, [r3, #4]
 8006e00:	604a      	str	r2, [r1, #4]
 8006e02:	2301      	movs	r3, #1
 8006e04:	4093      	lsls	r3, r2
 8006e06:	608b      	str	r3, [r1, #8]
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f000 fe1b 	bl	8007a44 <_Bfree>
 8006e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	1e3b      	subs	r3, r7, #0
 8006e16:	bfb9      	ittee	lt
 8006e18:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e1c:	9303      	strlt	r3, [sp, #12]
 8006e1e:	2300      	movge	r3, #0
 8006e20:	f8c8 3000 	strge.w	r3, [r8]
 8006e24:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006e28:	4ba3      	ldr	r3, [pc, #652]	; (80070b8 <_dtoa_r+0x300>)
 8006e2a:	bfbc      	itt	lt
 8006e2c:	2201      	movlt	r2, #1
 8006e2e:	f8c8 2000 	strlt.w	r2, [r8]
 8006e32:	ea33 0309 	bics.w	r3, r3, r9
 8006e36:	d11b      	bne.n	8006e70 <_dtoa_r+0xb8>
 8006e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e3a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e44:	4333      	orrs	r3, r6
 8006e46:	f000 857a 	beq.w	800793e <_dtoa_r+0xb86>
 8006e4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e4c:	b963      	cbnz	r3, 8006e68 <_dtoa_r+0xb0>
 8006e4e:	4b9b      	ldr	r3, [pc, #620]	; (80070bc <_dtoa_r+0x304>)
 8006e50:	e024      	b.n	8006e9c <_dtoa_r+0xe4>
 8006e52:	4b9b      	ldr	r3, [pc, #620]	; (80070c0 <_dtoa_r+0x308>)
 8006e54:	9300      	str	r3, [sp, #0]
 8006e56:	3308      	adds	r3, #8
 8006e58:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006e5a:	6013      	str	r3, [r2, #0]
 8006e5c:	9800      	ldr	r0, [sp, #0]
 8006e5e:	b015      	add	sp, #84	; 0x54
 8006e60:	ecbd 8b02 	vpop	{d8}
 8006e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e68:	4b94      	ldr	r3, [pc, #592]	; (80070bc <_dtoa_r+0x304>)
 8006e6a:	9300      	str	r3, [sp, #0]
 8006e6c:	3303      	adds	r3, #3
 8006e6e:	e7f3      	b.n	8006e58 <_dtoa_r+0xa0>
 8006e70:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006e74:	2200      	movs	r2, #0
 8006e76:	ec51 0b17 	vmov	r0, r1, d7
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006e80:	f7f9 fdfa 	bl	8000a78 <__aeabi_dcmpeq>
 8006e84:	4680      	mov	r8, r0
 8006e86:	b158      	cbz	r0, 8006ea0 <_dtoa_r+0xe8>
 8006e88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 8551 	beq.w	8007938 <_dtoa_r+0xb80>
 8006e96:	488b      	ldr	r0, [pc, #556]	; (80070c4 <_dtoa_r+0x30c>)
 8006e98:	6018      	str	r0, [r3, #0]
 8006e9a:	1e43      	subs	r3, r0, #1
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	e7dd      	b.n	8006e5c <_dtoa_r+0xa4>
 8006ea0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006ea4:	aa12      	add	r2, sp, #72	; 0x48
 8006ea6:	a913      	add	r1, sp, #76	; 0x4c
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	f001 f8ad 	bl	8008008 <__d2b>
 8006eae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006eb2:	4683      	mov	fp, r0
 8006eb4:	2d00      	cmp	r5, #0
 8006eb6:	d07c      	beq.n	8006fb2 <_dtoa_r+0x1fa>
 8006eb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006eba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006ebe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ec2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006ec6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006eca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006ece:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ed2:	4b7d      	ldr	r3, [pc, #500]	; (80070c8 <_dtoa_r+0x310>)
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	4639      	mov	r1, r7
 8006eda:	f7f9 f9ad 	bl	8000238 <__aeabi_dsub>
 8006ede:	a36e      	add	r3, pc, #440	; (adr r3, 8007098 <_dtoa_r+0x2e0>)
 8006ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ee4:	f7f9 fb60 	bl	80005a8 <__aeabi_dmul>
 8006ee8:	a36d      	add	r3, pc, #436	; (adr r3, 80070a0 <_dtoa_r+0x2e8>)
 8006eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eee:	f7f9 f9a5 	bl	800023c <__adddf3>
 8006ef2:	4606      	mov	r6, r0
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	460f      	mov	r7, r1
 8006ef8:	f7f9 faec 	bl	80004d4 <__aeabi_i2d>
 8006efc:	a36a      	add	r3, pc, #424	; (adr r3, 80070a8 <_dtoa_r+0x2f0>)
 8006efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f02:	f7f9 fb51 	bl	80005a8 <__aeabi_dmul>
 8006f06:	4602      	mov	r2, r0
 8006f08:	460b      	mov	r3, r1
 8006f0a:	4630      	mov	r0, r6
 8006f0c:	4639      	mov	r1, r7
 8006f0e:	f7f9 f995 	bl	800023c <__adddf3>
 8006f12:	4606      	mov	r6, r0
 8006f14:	460f      	mov	r7, r1
 8006f16:	f7f9 fdf7 	bl	8000b08 <__aeabi_d2iz>
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4682      	mov	sl, r0
 8006f1e:	2300      	movs	r3, #0
 8006f20:	4630      	mov	r0, r6
 8006f22:	4639      	mov	r1, r7
 8006f24:	f7f9 fdb2 	bl	8000a8c <__aeabi_dcmplt>
 8006f28:	b148      	cbz	r0, 8006f3e <_dtoa_r+0x186>
 8006f2a:	4650      	mov	r0, sl
 8006f2c:	f7f9 fad2 	bl	80004d4 <__aeabi_i2d>
 8006f30:	4632      	mov	r2, r6
 8006f32:	463b      	mov	r3, r7
 8006f34:	f7f9 fda0 	bl	8000a78 <__aeabi_dcmpeq>
 8006f38:	b908      	cbnz	r0, 8006f3e <_dtoa_r+0x186>
 8006f3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f3e:	f1ba 0f16 	cmp.w	sl, #22
 8006f42:	d854      	bhi.n	8006fee <_dtoa_r+0x236>
 8006f44:	4b61      	ldr	r3, [pc, #388]	; (80070cc <_dtoa_r+0x314>)
 8006f46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006f52:	f7f9 fd9b 	bl	8000a8c <__aeabi_dcmplt>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d04b      	beq.n	8006ff2 <_dtoa_r+0x23a>
 8006f5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006f5e:	2300      	movs	r3, #0
 8006f60:	930e      	str	r3, [sp, #56]	; 0x38
 8006f62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f64:	1b5d      	subs	r5, r3, r5
 8006f66:	1e6b      	subs	r3, r5, #1
 8006f68:	9304      	str	r3, [sp, #16]
 8006f6a:	bf43      	ittte	mi
 8006f6c:	2300      	movmi	r3, #0
 8006f6e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006f72:	9304      	strmi	r3, [sp, #16]
 8006f74:	f04f 0800 	movpl.w	r8, #0
 8006f78:	f1ba 0f00 	cmp.w	sl, #0
 8006f7c:	db3b      	blt.n	8006ff6 <_dtoa_r+0x23e>
 8006f7e:	9b04      	ldr	r3, [sp, #16]
 8006f80:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006f84:	4453      	add	r3, sl
 8006f86:	9304      	str	r3, [sp, #16]
 8006f88:	2300      	movs	r3, #0
 8006f8a:	9306      	str	r3, [sp, #24]
 8006f8c:	9b05      	ldr	r3, [sp, #20]
 8006f8e:	2b09      	cmp	r3, #9
 8006f90:	d869      	bhi.n	8007066 <_dtoa_r+0x2ae>
 8006f92:	2b05      	cmp	r3, #5
 8006f94:	bfc4      	itt	gt
 8006f96:	3b04      	subgt	r3, #4
 8006f98:	9305      	strgt	r3, [sp, #20]
 8006f9a:	9b05      	ldr	r3, [sp, #20]
 8006f9c:	f1a3 0302 	sub.w	r3, r3, #2
 8006fa0:	bfcc      	ite	gt
 8006fa2:	2500      	movgt	r5, #0
 8006fa4:	2501      	movle	r5, #1
 8006fa6:	2b03      	cmp	r3, #3
 8006fa8:	d869      	bhi.n	800707e <_dtoa_r+0x2c6>
 8006faa:	e8df f003 	tbb	[pc, r3]
 8006fae:	4e2c      	.short	0x4e2c
 8006fb0:	5a4c      	.short	0x5a4c
 8006fb2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006fb6:	441d      	add	r5, r3
 8006fb8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006fbc:	2b20      	cmp	r3, #32
 8006fbe:	bfc1      	itttt	gt
 8006fc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fc4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006fc8:	fa09 f303 	lslgt.w	r3, r9, r3
 8006fcc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006fd0:	bfda      	itte	le
 8006fd2:	f1c3 0320 	rsble	r3, r3, #32
 8006fd6:	fa06 f003 	lslle.w	r0, r6, r3
 8006fda:	4318      	orrgt	r0, r3
 8006fdc:	f7f9 fa6a 	bl	80004b4 <__aeabi_ui2d>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006fe8:	3d01      	subs	r5, #1
 8006fea:	9310      	str	r3, [sp, #64]	; 0x40
 8006fec:	e771      	b.n	8006ed2 <_dtoa_r+0x11a>
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e7b6      	b.n	8006f60 <_dtoa_r+0x1a8>
 8006ff2:	900e      	str	r0, [sp, #56]	; 0x38
 8006ff4:	e7b5      	b.n	8006f62 <_dtoa_r+0x1aa>
 8006ff6:	f1ca 0300 	rsb	r3, sl, #0
 8006ffa:	9306      	str	r3, [sp, #24]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	eba8 080a 	sub.w	r8, r8, sl
 8007002:	930d      	str	r3, [sp, #52]	; 0x34
 8007004:	e7c2      	b.n	8006f8c <_dtoa_r+0x1d4>
 8007006:	2300      	movs	r3, #0
 8007008:	9308      	str	r3, [sp, #32]
 800700a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700c:	2b00      	cmp	r3, #0
 800700e:	dc39      	bgt.n	8007084 <_dtoa_r+0x2cc>
 8007010:	f04f 0901 	mov.w	r9, #1
 8007014:	f8cd 9004 	str.w	r9, [sp, #4]
 8007018:	464b      	mov	r3, r9
 800701a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800701e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007020:	2200      	movs	r2, #0
 8007022:	6042      	str	r2, [r0, #4]
 8007024:	2204      	movs	r2, #4
 8007026:	f102 0614 	add.w	r6, r2, #20
 800702a:	429e      	cmp	r6, r3
 800702c:	6841      	ldr	r1, [r0, #4]
 800702e:	d92f      	bls.n	8007090 <_dtoa_r+0x2d8>
 8007030:	4620      	mov	r0, r4
 8007032:	f000 fcc7 	bl	80079c4 <_Balloc>
 8007036:	9000      	str	r0, [sp, #0]
 8007038:	2800      	cmp	r0, #0
 800703a:	d14b      	bne.n	80070d4 <_dtoa_r+0x31c>
 800703c:	4b24      	ldr	r3, [pc, #144]	; (80070d0 <_dtoa_r+0x318>)
 800703e:	4602      	mov	r2, r0
 8007040:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007044:	e6d1      	b.n	8006dea <_dtoa_r+0x32>
 8007046:	2301      	movs	r3, #1
 8007048:	e7de      	b.n	8007008 <_dtoa_r+0x250>
 800704a:	2300      	movs	r3, #0
 800704c:	9308      	str	r3, [sp, #32]
 800704e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007050:	eb0a 0903 	add.w	r9, sl, r3
 8007054:	f109 0301 	add.w	r3, r9, #1
 8007058:	2b01      	cmp	r3, #1
 800705a:	9301      	str	r3, [sp, #4]
 800705c:	bfb8      	it	lt
 800705e:	2301      	movlt	r3, #1
 8007060:	e7dd      	b.n	800701e <_dtoa_r+0x266>
 8007062:	2301      	movs	r3, #1
 8007064:	e7f2      	b.n	800704c <_dtoa_r+0x294>
 8007066:	2501      	movs	r5, #1
 8007068:	2300      	movs	r3, #0
 800706a:	9305      	str	r3, [sp, #20]
 800706c:	9508      	str	r5, [sp, #32]
 800706e:	f04f 39ff 	mov.w	r9, #4294967295
 8007072:	2200      	movs	r2, #0
 8007074:	f8cd 9004 	str.w	r9, [sp, #4]
 8007078:	2312      	movs	r3, #18
 800707a:	9209      	str	r2, [sp, #36]	; 0x24
 800707c:	e7cf      	b.n	800701e <_dtoa_r+0x266>
 800707e:	2301      	movs	r3, #1
 8007080:	9308      	str	r3, [sp, #32]
 8007082:	e7f4      	b.n	800706e <_dtoa_r+0x2b6>
 8007084:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007088:	f8cd 9004 	str.w	r9, [sp, #4]
 800708c:	464b      	mov	r3, r9
 800708e:	e7c6      	b.n	800701e <_dtoa_r+0x266>
 8007090:	3101      	adds	r1, #1
 8007092:	6041      	str	r1, [r0, #4]
 8007094:	0052      	lsls	r2, r2, #1
 8007096:	e7c6      	b.n	8007026 <_dtoa_r+0x26e>
 8007098:	636f4361 	.word	0x636f4361
 800709c:	3fd287a7 	.word	0x3fd287a7
 80070a0:	8b60c8b3 	.word	0x8b60c8b3
 80070a4:	3fc68a28 	.word	0x3fc68a28
 80070a8:	509f79fb 	.word	0x509f79fb
 80070ac:	3fd34413 	.word	0x3fd34413
 80070b0:	0800921d 	.word	0x0800921d
 80070b4:	08009234 	.word	0x08009234
 80070b8:	7ff00000 	.word	0x7ff00000
 80070bc:	08009219 	.word	0x08009219
 80070c0:	08009210 	.word	0x08009210
 80070c4:	080091ed 	.word	0x080091ed
 80070c8:	3ff80000 	.word	0x3ff80000
 80070cc:	08009330 	.word	0x08009330
 80070d0:	08009293 	.word	0x08009293
 80070d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070d6:	9a00      	ldr	r2, [sp, #0]
 80070d8:	601a      	str	r2, [r3, #0]
 80070da:	9b01      	ldr	r3, [sp, #4]
 80070dc:	2b0e      	cmp	r3, #14
 80070de:	f200 80ad 	bhi.w	800723c <_dtoa_r+0x484>
 80070e2:	2d00      	cmp	r5, #0
 80070e4:	f000 80aa 	beq.w	800723c <_dtoa_r+0x484>
 80070e8:	f1ba 0f00 	cmp.w	sl, #0
 80070ec:	dd36      	ble.n	800715c <_dtoa_r+0x3a4>
 80070ee:	4ac3      	ldr	r2, [pc, #780]	; (80073fc <_dtoa_r+0x644>)
 80070f0:	f00a 030f 	and.w	r3, sl, #15
 80070f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80070f8:	ed93 7b00 	vldr	d7, [r3]
 80070fc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007100:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007104:	eeb0 8a47 	vmov.f32	s16, s14
 8007108:	eef0 8a67 	vmov.f32	s17, s15
 800710c:	d016      	beq.n	800713c <_dtoa_r+0x384>
 800710e:	4bbc      	ldr	r3, [pc, #752]	; (8007400 <_dtoa_r+0x648>)
 8007110:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007114:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007118:	f7f9 fb70 	bl	80007fc <__aeabi_ddiv>
 800711c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007120:	f007 070f 	and.w	r7, r7, #15
 8007124:	2503      	movs	r5, #3
 8007126:	4eb6      	ldr	r6, [pc, #728]	; (8007400 <_dtoa_r+0x648>)
 8007128:	b957      	cbnz	r7, 8007140 <_dtoa_r+0x388>
 800712a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800712e:	ec53 2b18 	vmov	r2, r3, d8
 8007132:	f7f9 fb63 	bl	80007fc <__aeabi_ddiv>
 8007136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800713a:	e029      	b.n	8007190 <_dtoa_r+0x3d8>
 800713c:	2502      	movs	r5, #2
 800713e:	e7f2      	b.n	8007126 <_dtoa_r+0x36e>
 8007140:	07f9      	lsls	r1, r7, #31
 8007142:	d508      	bpl.n	8007156 <_dtoa_r+0x39e>
 8007144:	ec51 0b18 	vmov	r0, r1, d8
 8007148:	e9d6 2300 	ldrd	r2, r3, [r6]
 800714c:	f7f9 fa2c 	bl	80005a8 <__aeabi_dmul>
 8007150:	ec41 0b18 	vmov	d8, r0, r1
 8007154:	3501      	adds	r5, #1
 8007156:	107f      	asrs	r7, r7, #1
 8007158:	3608      	adds	r6, #8
 800715a:	e7e5      	b.n	8007128 <_dtoa_r+0x370>
 800715c:	f000 80a6 	beq.w	80072ac <_dtoa_r+0x4f4>
 8007160:	f1ca 0600 	rsb	r6, sl, #0
 8007164:	4ba5      	ldr	r3, [pc, #660]	; (80073fc <_dtoa_r+0x644>)
 8007166:	4fa6      	ldr	r7, [pc, #664]	; (8007400 <_dtoa_r+0x648>)
 8007168:	f006 020f 	and.w	r2, r6, #15
 800716c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007174:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007178:	f7f9 fa16 	bl	80005a8 <__aeabi_dmul>
 800717c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007180:	1136      	asrs	r6, r6, #4
 8007182:	2300      	movs	r3, #0
 8007184:	2502      	movs	r5, #2
 8007186:	2e00      	cmp	r6, #0
 8007188:	f040 8085 	bne.w	8007296 <_dtoa_r+0x4de>
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1d2      	bne.n	8007136 <_dtoa_r+0x37e>
 8007190:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007192:	2b00      	cmp	r3, #0
 8007194:	f000 808c 	beq.w	80072b0 <_dtoa_r+0x4f8>
 8007198:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800719c:	4b99      	ldr	r3, [pc, #612]	; (8007404 <_dtoa_r+0x64c>)
 800719e:	2200      	movs	r2, #0
 80071a0:	4630      	mov	r0, r6
 80071a2:	4639      	mov	r1, r7
 80071a4:	f7f9 fc72 	bl	8000a8c <__aeabi_dcmplt>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f000 8081 	beq.w	80072b0 <_dtoa_r+0x4f8>
 80071ae:	9b01      	ldr	r3, [sp, #4]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d07d      	beq.n	80072b0 <_dtoa_r+0x4f8>
 80071b4:	f1b9 0f00 	cmp.w	r9, #0
 80071b8:	dd3c      	ble.n	8007234 <_dtoa_r+0x47c>
 80071ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 80071be:	9307      	str	r3, [sp, #28]
 80071c0:	2200      	movs	r2, #0
 80071c2:	4b91      	ldr	r3, [pc, #580]	; (8007408 <_dtoa_r+0x650>)
 80071c4:	4630      	mov	r0, r6
 80071c6:	4639      	mov	r1, r7
 80071c8:	f7f9 f9ee 	bl	80005a8 <__aeabi_dmul>
 80071cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d0:	3501      	adds	r5, #1
 80071d2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80071d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80071da:	4628      	mov	r0, r5
 80071dc:	f7f9 f97a 	bl	80004d4 <__aeabi_i2d>
 80071e0:	4632      	mov	r2, r6
 80071e2:	463b      	mov	r3, r7
 80071e4:	f7f9 f9e0 	bl	80005a8 <__aeabi_dmul>
 80071e8:	4b88      	ldr	r3, [pc, #544]	; (800740c <_dtoa_r+0x654>)
 80071ea:	2200      	movs	r2, #0
 80071ec:	f7f9 f826 	bl	800023c <__adddf3>
 80071f0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80071f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071f8:	9303      	str	r3, [sp, #12]
 80071fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d15c      	bne.n	80072ba <_dtoa_r+0x502>
 8007200:	4b83      	ldr	r3, [pc, #524]	; (8007410 <_dtoa_r+0x658>)
 8007202:	2200      	movs	r2, #0
 8007204:	4630      	mov	r0, r6
 8007206:	4639      	mov	r1, r7
 8007208:	f7f9 f816 	bl	8000238 <__aeabi_dsub>
 800720c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007210:	4606      	mov	r6, r0
 8007212:	460f      	mov	r7, r1
 8007214:	f7f9 fc58 	bl	8000ac8 <__aeabi_dcmpgt>
 8007218:	2800      	cmp	r0, #0
 800721a:	f040 8296 	bne.w	800774a <_dtoa_r+0x992>
 800721e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007222:	4630      	mov	r0, r6
 8007224:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007228:	4639      	mov	r1, r7
 800722a:	f7f9 fc2f 	bl	8000a8c <__aeabi_dcmplt>
 800722e:	2800      	cmp	r0, #0
 8007230:	f040 8288 	bne.w	8007744 <_dtoa_r+0x98c>
 8007234:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007238:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800723c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800723e:	2b00      	cmp	r3, #0
 8007240:	f2c0 8158 	blt.w	80074f4 <_dtoa_r+0x73c>
 8007244:	f1ba 0f0e 	cmp.w	sl, #14
 8007248:	f300 8154 	bgt.w	80074f4 <_dtoa_r+0x73c>
 800724c:	4b6b      	ldr	r3, [pc, #428]	; (80073fc <_dtoa_r+0x644>)
 800724e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007252:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	f280 80e3 	bge.w	8007424 <_dtoa_r+0x66c>
 800725e:	9b01      	ldr	r3, [sp, #4]
 8007260:	2b00      	cmp	r3, #0
 8007262:	f300 80df 	bgt.w	8007424 <_dtoa_r+0x66c>
 8007266:	f040 826d 	bne.w	8007744 <_dtoa_r+0x98c>
 800726a:	4b69      	ldr	r3, [pc, #420]	; (8007410 <_dtoa_r+0x658>)
 800726c:	2200      	movs	r2, #0
 800726e:	4640      	mov	r0, r8
 8007270:	4649      	mov	r1, r9
 8007272:	f7f9 f999 	bl	80005a8 <__aeabi_dmul>
 8007276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800727a:	f7f9 fc1b 	bl	8000ab4 <__aeabi_dcmpge>
 800727e:	9e01      	ldr	r6, [sp, #4]
 8007280:	4637      	mov	r7, r6
 8007282:	2800      	cmp	r0, #0
 8007284:	f040 8243 	bne.w	800770e <_dtoa_r+0x956>
 8007288:	9d00      	ldr	r5, [sp, #0]
 800728a:	2331      	movs	r3, #49	; 0x31
 800728c:	f805 3b01 	strb.w	r3, [r5], #1
 8007290:	f10a 0a01 	add.w	sl, sl, #1
 8007294:	e23f      	b.n	8007716 <_dtoa_r+0x95e>
 8007296:	07f2      	lsls	r2, r6, #31
 8007298:	d505      	bpl.n	80072a6 <_dtoa_r+0x4ee>
 800729a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800729e:	f7f9 f983 	bl	80005a8 <__aeabi_dmul>
 80072a2:	3501      	adds	r5, #1
 80072a4:	2301      	movs	r3, #1
 80072a6:	1076      	asrs	r6, r6, #1
 80072a8:	3708      	adds	r7, #8
 80072aa:	e76c      	b.n	8007186 <_dtoa_r+0x3ce>
 80072ac:	2502      	movs	r5, #2
 80072ae:	e76f      	b.n	8007190 <_dtoa_r+0x3d8>
 80072b0:	9b01      	ldr	r3, [sp, #4]
 80072b2:	f8cd a01c 	str.w	sl, [sp, #28]
 80072b6:	930c      	str	r3, [sp, #48]	; 0x30
 80072b8:	e78d      	b.n	80071d6 <_dtoa_r+0x41e>
 80072ba:	9900      	ldr	r1, [sp, #0]
 80072bc:	980c      	ldr	r0, [sp, #48]	; 0x30
 80072be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072c0:	4b4e      	ldr	r3, [pc, #312]	; (80073fc <_dtoa_r+0x644>)
 80072c2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80072c6:	4401      	add	r1, r0
 80072c8:	9102      	str	r1, [sp, #8]
 80072ca:	9908      	ldr	r1, [sp, #32]
 80072cc:	eeb0 8a47 	vmov.f32	s16, s14
 80072d0:	eef0 8a67 	vmov.f32	s17, s15
 80072d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072d8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80072dc:	2900      	cmp	r1, #0
 80072de:	d045      	beq.n	800736c <_dtoa_r+0x5b4>
 80072e0:	494c      	ldr	r1, [pc, #304]	; (8007414 <_dtoa_r+0x65c>)
 80072e2:	2000      	movs	r0, #0
 80072e4:	f7f9 fa8a 	bl	80007fc <__aeabi_ddiv>
 80072e8:	ec53 2b18 	vmov	r2, r3, d8
 80072ec:	f7f8 ffa4 	bl	8000238 <__aeabi_dsub>
 80072f0:	9d00      	ldr	r5, [sp, #0]
 80072f2:	ec41 0b18 	vmov	d8, r0, r1
 80072f6:	4639      	mov	r1, r7
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7f9 fc05 	bl	8000b08 <__aeabi_d2iz>
 80072fe:	900c      	str	r0, [sp, #48]	; 0x30
 8007300:	f7f9 f8e8 	bl	80004d4 <__aeabi_i2d>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4630      	mov	r0, r6
 800730a:	4639      	mov	r1, r7
 800730c:	f7f8 ff94 	bl	8000238 <__aeabi_dsub>
 8007310:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007312:	3330      	adds	r3, #48	; 0x30
 8007314:	f805 3b01 	strb.w	r3, [r5], #1
 8007318:	ec53 2b18 	vmov	r2, r3, d8
 800731c:	4606      	mov	r6, r0
 800731e:	460f      	mov	r7, r1
 8007320:	f7f9 fbb4 	bl	8000a8c <__aeabi_dcmplt>
 8007324:	2800      	cmp	r0, #0
 8007326:	d165      	bne.n	80073f4 <_dtoa_r+0x63c>
 8007328:	4632      	mov	r2, r6
 800732a:	463b      	mov	r3, r7
 800732c:	4935      	ldr	r1, [pc, #212]	; (8007404 <_dtoa_r+0x64c>)
 800732e:	2000      	movs	r0, #0
 8007330:	f7f8 ff82 	bl	8000238 <__aeabi_dsub>
 8007334:	ec53 2b18 	vmov	r2, r3, d8
 8007338:	f7f9 fba8 	bl	8000a8c <__aeabi_dcmplt>
 800733c:	2800      	cmp	r0, #0
 800733e:	f040 80b9 	bne.w	80074b4 <_dtoa_r+0x6fc>
 8007342:	9b02      	ldr	r3, [sp, #8]
 8007344:	429d      	cmp	r5, r3
 8007346:	f43f af75 	beq.w	8007234 <_dtoa_r+0x47c>
 800734a:	4b2f      	ldr	r3, [pc, #188]	; (8007408 <_dtoa_r+0x650>)
 800734c:	ec51 0b18 	vmov	r0, r1, d8
 8007350:	2200      	movs	r2, #0
 8007352:	f7f9 f929 	bl	80005a8 <__aeabi_dmul>
 8007356:	4b2c      	ldr	r3, [pc, #176]	; (8007408 <_dtoa_r+0x650>)
 8007358:	ec41 0b18 	vmov	d8, r0, r1
 800735c:	2200      	movs	r2, #0
 800735e:	4630      	mov	r0, r6
 8007360:	4639      	mov	r1, r7
 8007362:	f7f9 f921 	bl	80005a8 <__aeabi_dmul>
 8007366:	4606      	mov	r6, r0
 8007368:	460f      	mov	r7, r1
 800736a:	e7c4      	b.n	80072f6 <_dtoa_r+0x53e>
 800736c:	ec51 0b17 	vmov	r0, r1, d7
 8007370:	f7f9 f91a 	bl	80005a8 <__aeabi_dmul>
 8007374:	9b02      	ldr	r3, [sp, #8]
 8007376:	9d00      	ldr	r5, [sp, #0]
 8007378:	930c      	str	r3, [sp, #48]	; 0x30
 800737a:	ec41 0b18 	vmov	d8, r0, r1
 800737e:	4639      	mov	r1, r7
 8007380:	4630      	mov	r0, r6
 8007382:	f7f9 fbc1 	bl	8000b08 <__aeabi_d2iz>
 8007386:	9011      	str	r0, [sp, #68]	; 0x44
 8007388:	f7f9 f8a4 	bl	80004d4 <__aeabi_i2d>
 800738c:	4602      	mov	r2, r0
 800738e:	460b      	mov	r3, r1
 8007390:	4630      	mov	r0, r6
 8007392:	4639      	mov	r1, r7
 8007394:	f7f8 ff50 	bl	8000238 <__aeabi_dsub>
 8007398:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800739a:	3330      	adds	r3, #48	; 0x30
 800739c:	f805 3b01 	strb.w	r3, [r5], #1
 80073a0:	9b02      	ldr	r3, [sp, #8]
 80073a2:	429d      	cmp	r5, r3
 80073a4:	4606      	mov	r6, r0
 80073a6:	460f      	mov	r7, r1
 80073a8:	f04f 0200 	mov.w	r2, #0
 80073ac:	d134      	bne.n	8007418 <_dtoa_r+0x660>
 80073ae:	4b19      	ldr	r3, [pc, #100]	; (8007414 <_dtoa_r+0x65c>)
 80073b0:	ec51 0b18 	vmov	r0, r1, d8
 80073b4:	f7f8 ff42 	bl	800023c <__adddf3>
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4630      	mov	r0, r6
 80073be:	4639      	mov	r1, r7
 80073c0:	f7f9 fb82 	bl	8000ac8 <__aeabi_dcmpgt>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	d175      	bne.n	80074b4 <_dtoa_r+0x6fc>
 80073c8:	ec53 2b18 	vmov	r2, r3, d8
 80073cc:	4911      	ldr	r1, [pc, #68]	; (8007414 <_dtoa_r+0x65c>)
 80073ce:	2000      	movs	r0, #0
 80073d0:	f7f8 ff32 	bl	8000238 <__aeabi_dsub>
 80073d4:	4602      	mov	r2, r0
 80073d6:	460b      	mov	r3, r1
 80073d8:	4630      	mov	r0, r6
 80073da:	4639      	mov	r1, r7
 80073dc:	f7f9 fb56 	bl	8000a8c <__aeabi_dcmplt>
 80073e0:	2800      	cmp	r0, #0
 80073e2:	f43f af27 	beq.w	8007234 <_dtoa_r+0x47c>
 80073e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80073e8:	1e6b      	subs	r3, r5, #1
 80073ea:	930c      	str	r3, [sp, #48]	; 0x30
 80073ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80073f0:	2b30      	cmp	r3, #48	; 0x30
 80073f2:	d0f8      	beq.n	80073e6 <_dtoa_r+0x62e>
 80073f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80073f8:	e04a      	b.n	8007490 <_dtoa_r+0x6d8>
 80073fa:	bf00      	nop
 80073fc:	08009330 	.word	0x08009330
 8007400:	08009308 	.word	0x08009308
 8007404:	3ff00000 	.word	0x3ff00000
 8007408:	40240000 	.word	0x40240000
 800740c:	401c0000 	.word	0x401c0000
 8007410:	40140000 	.word	0x40140000
 8007414:	3fe00000 	.word	0x3fe00000
 8007418:	4baf      	ldr	r3, [pc, #700]	; (80076d8 <_dtoa_r+0x920>)
 800741a:	f7f9 f8c5 	bl	80005a8 <__aeabi_dmul>
 800741e:	4606      	mov	r6, r0
 8007420:	460f      	mov	r7, r1
 8007422:	e7ac      	b.n	800737e <_dtoa_r+0x5c6>
 8007424:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007428:	9d00      	ldr	r5, [sp, #0]
 800742a:	4642      	mov	r2, r8
 800742c:	464b      	mov	r3, r9
 800742e:	4630      	mov	r0, r6
 8007430:	4639      	mov	r1, r7
 8007432:	f7f9 f9e3 	bl	80007fc <__aeabi_ddiv>
 8007436:	f7f9 fb67 	bl	8000b08 <__aeabi_d2iz>
 800743a:	9002      	str	r0, [sp, #8]
 800743c:	f7f9 f84a 	bl	80004d4 <__aeabi_i2d>
 8007440:	4642      	mov	r2, r8
 8007442:	464b      	mov	r3, r9
 8007444:	f7f9 f8b0 	bl	80005a8 <__aeabi_dmul>
 8007448:	4602      	mov	r2, r0
 800744a:	460b      	mov	r3, r1
 800744c:	4630      	mov	r0, r6
 800744e:	4639      	mov	r1, r7
 8007450:	f7f8 fef2 	bl	8000238 <__aeabi_dsub>
 8007454:	9e02      	ldr	r6, [sp, #8]
 8007456:	9f01      	ldr	r7, [sp, #4]
 8007458:	3630      	adds	r6, #48	; 0x30
 800745a:	f805 6b01 	strb.w	r6, [r5], #1
 800745e:	9e00      	ldr	r6, [sp, #0]
 8007460:	1bae      	subs	r6, r5, r6
 8007462:	42b7      	cmp	r7, r6
 8007464:	4602      	mov	r2, r0
 8007466:	460b      	mov	r3, r1
 8007468:	d137      	bne.n	80074da <_dtoa_r+0x722>
 800746a:	f7f8 fee7 	bl	800023c <__adddf3>
 800746e:	4642      	mov	r2, r8
 8007470:	464b      	mov	r3, r9
 8007472:	4606      	mov	r6, r0
 8007474:	460f      	mov	r7, r1
 8007476:	f7f9 fb27 	bl	8000ac8 <__aeabi_dcmpgt>
 800747a:	b9c8      	cbnz	r0, 80074b0 <_dtoa_r+0x6f8>
 800747c:	4642      	mov	r2, r8
 800747e:	464b      	mov	r3, r9
 8007480:	4630      	mov	r0, r6
 8007482:	4639      	mov	r1, r7
 8007484:	f7f9 faf8 	bl	8000a78 <__aeabi_dcmpeq>
 8007488:	b110      	cbz	r0, 8007490 <_dtoa_r+0x6d8>
 800748a:	9b02      	ldr	r3, [sp, #8]
 800748c:	07d9      	lsls	r1, r3, #31
 800748e:	d40f      	bmi.n	80074b0 <_dtoa_r+0x6f8>
 8007490:	4620      	mov	r0, r4
 8007492:	4659      	mov	r1, fp
 8007494:	f000 fad6 	bl	8007a44 <_Bfree>
 8007498:	2300      	movs	r3, #0
 800749a:	702b      	strb	r3, [r5, #0]
 800749c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800749e:	f10a 0001 	add.w	r0, sl, #1
 80074a2:	6018      	str	r0, [r3, #0]
 80074a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f43f acd8 	beq.w	8006e5c <_dtoa_r+0xa4>
 80074ac:	601d      	str	r5, [r3, #0]
 80074ae:	e4d5      	b.n	8006e5c <_dtoa_r+0xa4>
 80074b0:	f8cd a01c 	str.w	sl, [sp, #28]
 80074b4:	462b      	mov	r3, r5
 80074b6:	461d      	mov	r5, r3
 80074b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074bc:	2a39      	cmp	r2, #57	; 0x39
 80074be:	d108      	bne.n	80074d2 <_dtoa_r+0x71a>
 80074c0:	9a00      	ldr	r2, [sp, #0]
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d1f7      	bne.n	80074b6 <_dtoa_r+0x6fe>
 80074c6:	9a07      	ldr	r2, [sp, #28]
 80074c8:	9900      	ldr	r1, [sp, #0]
 80074ca:	3201      	adds	r2, #1
 80074cc:	9207      	str	r2, [sp, #28]
 80074ce:	2230      	movs	r2, #48	; 0x30
 80074d0:	700a      	strb	r2, [r1, #0]
 80074d2:	781a      	ldrb	r2, [r3, #0]
 80074d4:	3201      	adds	r2, #1
 80074d6:	701a      	strb	r2, [r3, #0]
 80074d8:	e78c      	b.n	80073f4 <_dtoa_r+0x63c>
 80074da:	4b7f      	ldr	r3, [pc, #508]	; (80076d8 <_dtoa_r+0x920>)
 80074dc:	2200      	movs	r2, #0
 80074de:	f7f9 f863 	bl	80005a8 <__aeabi_dmul>
 80074e2:	2200      	movs	r2, #0
 80074e4:	2300      	movs	r3, #0
 80074e6:	4606      	mov	r6, r0
 80074e8:	460f      	mov	r7, r1
 80074ea:	f7f9 fac5 	bl	8000a78 <__aeabi_dcmpeq>
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d09b      	beq.n	800742a <_dtoa_r+0x672>
 80074f2:	e7cd      	b.n	8007490 <_dtoa_r+0x6d8>
 80074f4:	9a08      	ldr	r2, [sp, #32]
 80074f6:	2a00      	cmp	r2, #0
 80074f8:	f000 80c4 	beq.w	8007684 <_dtoa_r+0x8cc>
 80074fc:	9a05      	ldr	r2, [sp, #20]
 80074fe:	2a01      	cmp	r2, #1
 8007500:	f300 80a8 	bgt.w	8007654 <_dtoa_r+0x89c>
 8007504:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007506:	2a00      	cmp	r2, #0
 8007508:	f000 80a0 	beq.w	800764c <_dtoa_r+0x894>
 800750c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007510:	9e06      	ldr	r6, [sp, #24]
 8007512:	4645      	mov	r5, r8
 8007514:	9a04      	ldr	r2, [sp, #16]
 8007516:	2101      	movs	r1, #1
 8007518:	441a      	add	r2, r3
 800751a:	4620      	mov	r0, r4
 800751c:	4498      	add	r8, r3
 800751e:	9204      	str	r2, [sp, #16]
 8007520:	f000 fb4c 	bl	8007bbc <__i2b>
 8007524:	4607      	mov	r7, r0
 8007526:	2d00      	cmp	r5, #0
 8007528:	dd0b      	ble.n	8007542 <_dtoa_r+0x78a>
 800752a:	9b04      	ldr	r3, [sp, #16]
 800752c:	2b00      	cmp	r3, #0
 800752e:	dd08      	ble.n	8007542 <_dtoa_r+0x78a>
 8007530:	42ab      	cmp	r3, r5
 8007532:	9a04      	ldr	r2, [sp, #16]
 8007534:	bfa8      	it	ge
 8007536:	462b      	movge	r3, r5
 8007538:	eba8 0803 	sub.w	r8, r8, r3
 800753c:	1aed      	subs	r5, r5, r3
 800753e:	1ad3      	subs	r3, r2, r3
 8007540:	9304      	str	r3, [sp, #16]
 8007542:	9b06      	ldr	r3, [sp, #24]
 8007544:	b1fb      	cbz	r3, 8007586 <_dtoa_r+0x7ce>
 8007546:	9b08      	ldr	r3, [sp, #32]
 8007548:	2b00      	cmp	r3, #0
 800754a:	f000 809f 	beq.w	800768c <_dtoa_r+0x8d4>
 800754e:	2e00      	cmp	r6, #0
 8007550:	dd11      	ble.n	8007576 <_dtoa_r+0x7be>
 8007552:	4639      	mov	r1, r7
 8007554:	4632      	mov	r2, r6
 8007556:	4620      	mov	r0, r4
 8007558:	f000 fbec 	bl	8007d34 <__pow5mult>
 800755c:	465a      	mov	r2, fp
 800755e:	4601      	mov	r1, r0
 8007560:	4607      	mov	r7, r0
 8007562:	4620      	mov	r0, r4
 8007564:	f000 fb40 	bl	8007be8 <__multiply>
 8007568:	4659      	mov	r1, fp
 800756a:	9007      	str	r0, [sp, #28]
 800756c:	4620      	mov	r0, r4
 800756e:	f000 fa69 	bl	8007a44 <_Bfree>
 8007572:	9b07      	ldr	r3, [sp, #28]
 8007574:	469b      	mov	fp, r3
 8007576:	9b06      	ldr	r3, [sp, #24]
 8007578:	1b9a      	subs	r2, r3, r6
 800757a:	d004      	beq.n	8007586 <_dtoa_r+0x7ce>
 800757c:	4659      	mov	r1, fp
 800757e:	4620      	mov	r0, r4
 8007580:	f000 fbd8 	bl	8007d34 <__pow5mult>
 8007584:	4683      	mov	fp, r0
 8007586:	2101      	movs	r1, #1
 8007588:	4620      	mov	r0, r4
 800758a:	f000 fb17 	bl	8007bbc <__i2b>
 800758e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007590:	2b00      	cmp	r3, #0
 8007592:	4606      	mov	r6, r0
 8007594:	dd7c      	ble.n	8007690 <_dtoa_r+0x8d8>
 8007596:	461a      	mov	r2, r3
 8007598:	4601      	mov	r1, r0
 800759a:	4620      	mov	r0, r4
 800759c:	f000 fbca 	bl	8007d34 <__pow5mult>
 80075a0:	9b05      	ldr	r3, [sp, #20]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	4606      	mov	r6, r0
 80075a6:	dd76      	ble.n	8007696 <_dtoa_r+0x8de>
 80075a8:	2300      	movs	r3, #0
 80075aa:	9306      	str	r3, [sp, #24]
 80075ac:	6933      	ldr	r3, [r6, #16]
 80075ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80075b2:	6918      	ldr	r0, [r3, #16]
 80075b4:	f000 fab2 	bl	8007b1c <__hi0bits>
 80075b8:	f1c0 0020 	rsb	r0, r0, #32
 80075bc:	9b04      	ldr	r3, [sp, #16]
 80075be:	4418      	add	r0, r3
 80075c0:	f010 001f 	ands.w	r0, r0, #31
 80075c4:	f000 8086 	beq.w	80076d4 <_dtoa_r+0x91c>
 80075c8:	f1c0 0320 	rsb	r3, r0, #32
 80075cc:	2b04      	cmp	r3, #4
 80075ce:	dd7f      	ble.n	80076d0 <_dtoa_r+0x918>
 80075d0:	f1c0 001c 	rsb	r0, r0, #28
 80075d4:	9b04      	ldr	r3, [sp, #16]
 80075d6:	4403      	add	r3, r0
 80075d8:	4480      	add	r8, r0
 80075da:	4405      	add	r5, r0
 80075dc:	9304      	str	r3, [sp, #16]
 80075de:	f1b8 0f00 	cmp.w	r8, #0
 80075e2:	dd05      	ble.n	80075f0 <_dtoa_r+0x838>
 80075e4:	4659      	mov	r1, fp
 80075e6:	4642      	mov	r2, r8
 80075e8:	4620      	mov	r0, r4
 80075ea:	f000 fbfd 	bl	8007de8 <__lshift>
 80075ee:	4683      	mov	fp, r0
 80075f0:	9b04      	ldr	r3, [sp, #16]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dd05      	ble.n	8007602 <_dtoa_r+0x84a>
 80075f6:	4631      	mov	r1, r6
 80075f8:	461a      	mov	r2, r3
 80075fa:	4620      	mov	r0, r4
 80075fc:	f000 fbf4 	bl	8007de8 <__lshift>
 8007600:	4606      	mov	r6, r0
 8007602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007604:	2b00      	cmp	r3, #0
 8007606:	d069      	beq.n	80076dc <_dtoa_r+0x924>
 8007608:	4631      	mov	r1, r6
 800760a:	4658      	mov	r0, fp
 800760c:	f000 fc58 	bl	8007ec0 <__mcmp>
 8007610:	2800      	cmp	r0, #0
 8007612:	da63      	bge.n	80076dc <_dtoa_r+0x924>
 8007614:	2300      	movs	r3, #0
 8007616:	4659      	mov	r1, fp
 8007618:	220a      	movs	r2, #10
 800761a:	4620      	mov	r0, r4
 800761c:	f000 fa34 	bl	8007a88 <__multadd>
 8007620:	9b08      	ldr	r3, [sp, #32]
 8007622:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007626:	4683      	mov	fp, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 818f 	beq.w	800794c <_dtoa_r+0xb94>
 800762e:	4639      	mov	r1, r7
 8007630:	2300      	movs	r3, #0
 8007632:	220a      	movs	r2, #10
 8007634:	4620      	mov	r0, r4
 8007636:	f000 fa27 	bl	8007a88 <__multadd>
 800763a:	f1b9 0f00 	cmp.w	r9, #0
 800763e:	4607      	mov	r7, r0
 8007640:	f300 808e 	bgt.w	8007760 <_dtoa_r+0x9a8>
 8007644:	9b05      	ldr	r3, [sp, #20]
 8007646:	2b02      	cmp	r3, #2
 8007648:	dc50      	bgt.n	80076ec <_dtoa_r+0x934>
 800764a:	e089      	b.n	8007760 <_dtoa_r+0x9a8>
 800764c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800764e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007652:	e75d      	b.n	8007510 <_dtoa_r+0x758>
 8007654:	9b01      	ldr	r3, [sp, #4]
 8007656:	1e5e      	subs	r6, r3, #1
 8007658:	9b06      	ldr	r3, [sp, #24]
 800765a:	42b3      	cmp	r3, r6
 800765c:	bfbf      	itttt	lt
 800765e:	9b06      	ldrlt	r3, [sp, #24]
 8007660:	9606      	strlt	r6, [sp, #24]
 8007662:	1af2      	sublt	r2, r6, r3
 8007664:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007666:	bfb6      	itet	lt
 8007668:	189b      	addlt	r3, r3, r2
 800766a:	1b9e      	subge	r6, r3, r6
 800766c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800766e:	9b01      	ldr	r3, [sp, #4]
 8007670:	bfb8      	it	lt
 8007672:	2600      	movlt	r6, #0
 8007674:	2b00      	cmp	r3, #0
 8007676:	bfb5      	itete	lt
 8007678:	eba8 0503 	sublt.w	r5, r8, r3
 800767c:	9b01      	ldrge	r3, [sp, #4]
 800767e:	2300      	movlt	r3, #0
 8007680:	4645      	movge	r5, r8
 8007682:	e747      	b.n	8007514 <_dtoa_r+0x75c>
 8007684:	9e06      	ldr	r6, [sp, #24]
 8007686:	9f08      	ldr	r7, [sp, #32]
 8007688:	4645      	mov	r5, r8
 800768a:	e74c      	b.n	8007526 <_dtoa_r+0x76e>
 800768c:	9a06      	ldr	r2, [sp, #24]
 800768e:	e775      	b.n	800757c <_dtoa_r+0x7c4>
 8007690:	9b05      	ldr	r3, [sp, #20]
 8007692:	2b01      	cmp	r3, #1
 8007694:	dc18      	bgt.n	80076c8 <_dtoa_r+0x910>
 8007696:	9b02      	ldr	r3, [sp, #8]
 8007698:	b9b3      	cbnz	r3, 80076c8 <_dtoa_r+0x910>
 800769a:	9b03      	ldr	r3, [sp, #12]
 800769c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076a0:	b9a3      	cbnz	r3, 80076cc <_dtoa_r+0x914>
 80076a2:	9b03      	ldr	r3, [sp, #12]
 80076a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076a8:	0d1b      	lsrs	r3, r3, #20
 80076aa:	051b      	lsls	r3, r3, #20
 80076ac:	b12b      	cbz	r3, 80076ba <_dtoa_r+0x902>
 80076ae:	9b04      	ldr	r3, [sp, #16]
 80076b0:	3301      	adds	r3, #1
 80076b2:	9304      	str	r3, [sp, #16]
 80076b4:	f108 0801 	add.w	r8, r8, #1
 80076b8:	2301      	movs	r3, #1
 80076ba:	9306      	str	r3, [sp, #24]
 80076bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076be:	2b00      	cmp	r3, #0
 80076c0:	f47f af74 	bne.w	80075ac <_dtoa_r+0x7f4>
 80076c4:	2001      	movs	r0, #1
 80076c6:	e779      	b.n	80075bc <_dtoa_r+0x804>
 80076c8:	2300      	movs	r3, #0
 80076ca:	e7f6      	b.n	80076ba <_dtoa_r+0x902>
 80076cc:	9b02      	ldr	r3, [sp, #8]
 80076ce:	e7f4      	b.n	80076ba <_dtoa_r+0x902>
 80076d0:	d085      	beq.n	80075de <_dtoa_r+0x826>
 80076d2:	4618      	mov	r0, r3
 80076d4:	301c      	adds	r0, #28
 80076d6:	e77d      	b.n	80075d4 <_dtoa_r+0x81c>
 80076d8:	40240000 	.word	0x40240000
 80076dc:	9b01      	ldr	r3, [sp, #4]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	dc38      	bgt.n	8007754 <_dtoa_r+0x99c>
 80076e2:	9b05      	ldr	r3, [sp, #20]
 80076e4:	2b02      	cmp	r3, #2
 80076e6:	dd35      	ble.n	8007754 <_dtoa_r+0x99c>
 80076e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80076ec:	f1b9 0f00 	cmp.w	r9, #0
 80076f0:	d10d      	bne.n	800770e <_dtoa_r+0x956>
 80076f2:	4631      	mov	r1, r6
 80076f4:	464b      	mov	r3, r9
 80076f6:	2205      	movs	r2, #5
 80076f8:	4620      	mov	r0, r4
 80076fa:	f000 f9c5 	bl	8007a88 <__multadd>
 80076fe:	4601      	mov	r1, r0
 8007700:	4606      	mov	r6, r0
 8007702:	4658      	mov	r0, fp
 8007704:	f000 fbdc 	bl	8007ec0 <__mcmp>
 8007708:	2800      	cmp	r0, #0
 800770a:	f73f adbd 	bgt.w	8007288 <_dtoa_r+0x4d0>
 800770e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007710:	9d00      	ldr	r5, [sp, #0]
 8007712:	ea6f 0a03 	mvn.w	sl, r3
 8007716:	f04f 0800 	mov.w	r8, #0
 800771a:	4631      	mov	r1, r6
 800771c:	4620      	mov	r0, r4
 800771e:	f000 f991 	bl	8007a44 <_Bfree>
 8007722:	2f00      	cmp	r7, #0
 8007724:	f43f aeb4 	beq.w	8007490 <_dtoa_r+0x6d8>
 8007728:	f1b8 0f00 	cmp.w	r8, #0
 800772c:	d005      	beq.n	800773a <_dtoa_r+0x982>
 800772e:	45b8      	cmp	r8, r7
 8007730:	d003      	beq.n	800773a <_dtoa_r+0x982>
 8007732:	4641      	mov	r1, r8
 8007734:	4620      	mov	r0, r4
 8007736:	f000 f985 	bl	8007a44 <_Bfree>
 800773a:	4639      	mov	r1, r7
 800773c:	4620      	mov	r0, r4
 800773e:	f000 f981 	bl	8007a44 <_Bfree>
 8007742:	e6a5      	b.n	8007490 <_dtoa_r+0x6d8>
 8007744:	2600      	movs	r6, #0
 8007746:	4637      	mov	r7, r6
 8007748:	e7e1      	b.n	800770e <_dtoa_r+0x956>
 800774a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800774c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007750:	4637      	mov	r7, r6
 8007752:	e599      	b.n	8007288 <_dtoa_r+0x4d0>
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	f000 80fd 	beq.w	800795a <_dtoa_r+0xba2>
 8007760:	2d00      	cmp	r5, #0
 8007762:	dd05      	ble.n	8007770 <_dtoa_r+0x9b8>
 8007764:	4639      	mov	r1, r7
 8007766:	462a      	mov	r2, r5
 8007768:	4620      	mov	r0, r4
 800776a:	f000 fb3d 	bl	8007de8 <__lshift>
 800776e:	4607      	mov	r7, r0
 8007770:	9b06      	ldr	r3, [sp, #24]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d05c      	beq.n	8007830 <_dtoa_r+0xa78>
 8007776:	6879      	ldr	r1, [r7, #4]
 8007778:	4620      	mov	r0, r4
 800777a:	f000 f923 	bl	80079c4 <_Balloc>
 800777e:	4605      	mov	r5, r0
 8007780:	b928      	cbnz	r0, 800778e <_dtoa_r+0x9d6>
 8007782:	4b80      	ldr	r3, [pc, #512]	; (8007984 <_dtoa_r+0xbcc>)
 8007784:	4602      	mov	r2, r0
 8007786:	f240 21ea 	movw	r1, #746	; 0x2ea
 800778a:	f7ff bb2e 	b.w	8006dea <_dtoa_r+0x32>
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	3202      	adds	r2, #2
 8007792:	0092      	lsls	r2, r2, #2
 8007794:	f107 010c 	add.w	r1, r7, #12
 8007798:	300c      	adds	r0, #12
 800779a:	f000 f905 	bl	80079a8 <memcpy>
 800779e:	2201      	movs	r2, #1
 80077a0:	4629      	mov	r1, r5
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 fb20 	bl	8007de8 <__lshift>
 80077a8:	9b00      	ldr	r3, [sp, #0]
 80077aa:	3301      	adds	r3, #1
 80077ac:	9301      	str	r3, [sp, #4]
 80077ae:	9b00      	ldr	r3, [sp, #0]
 80077b0:	444b      	add	r3, r9
 80077b2:	9307      	str	r3, [sp, #28]
 80077b4:	9b02      	ldr	r3, [sp, #8]
 80077b6:	f003 0301 	and.w	r3, r3, #1
 80077ba:	46b8      	mov	r8, r7
 80077bc:	9306      	str	r3, [sp, #24]
 80077be:	4607      	mov	r7, r0
 80077c0:	9b01      	ldr	r3, [sp, #4]
 80077c2:	4631      	mov	r1, r6
 80077c4:	3b01      	subs	r3, #1
 80077c6:	4658      	mov	r0, fp
 80077c8:	9302      	str	r3, [sp, #8]
 80077ca:	f7ff fa69 	bl	8006ca0 <quorem>
 80077ce:	4603      	mov	r3, r0
 80077d0:	3330      	adds	r3, #48	; 0x30
 80077d2:	9004      	str	r0, [sp, #16]
 80077d4:	4641      	mov	r1, r8
 80077d6:	4658      	mov	r0, fp
 80077d8:	9308      	str	r3, [sp, #32]
 80077da:	f000 fb71 	bl	8007ec0 <__mcmp>
 80077de:	463a      	mov	r2, r7
 80077e0:	4681      	mov	r9, r0
 80077e2:	4631      	mov	r1, r6
 80077e4:	4620      	mov	r0, r4
 80077e6:	f000 fb87 	bl	8007ef8 <__mdiff>
 80077ea:	68c2      	ldr	r2, [r0, #12]
 80077ec:	9b08      	ldr	r3, [sp, #32]
 80077ee:	4605      	mov	r5, r0
 80077f0:	bb02      	cbnz	r2, 8007834 <_dtoa_r+0xa7c>
 80077f2:	4601      	mov	r1, r0
 80077f4:	4658      	mov	r0, fp
 80077f6:	f000 fb63 	bl	8007ec0 <__mcmp>
 80077fa:	9b08      	ldr	r3, [sp, #32]
 80077fc:	4602      	mov	r2, r0
 80077fe:	4629      	mov	r1, r5
 8007800:	4620      	mov	r0, r4
 8007802:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007806:	f000 f91d 	bl	8007a44 <_Bfree>
 800780a:	9b05      	ldr	r3, [sp, #20]
 800780c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800780e:	9d01      	ldr	r5, [sp, #4]
 8007810:	ea43 0102 	orr.w	r1, r3, r2
 8007814:	9b06      	ldr	r3, [sp, #24]
 8007816:	430b      	orrs	r3, r1
 8007818:	9b08      	ldr	r3, [sp, #32]
 800781a:	d10d      	bne.n	8007838 <_dtoa_r+0xa80>
 800781c:	2b39      	cmp	r3, #57	; 0x39
 800781e:	d029      	beq.n	8007874 <_dtoa_r+0xabc>
 8007820:	f1b9 0f00 	cmp.w	r9, #0
 8007824:	dd01      	ble.n	800782a <_dtoa_r+0xa72>
 8007826:	9b04      	ldr	r3, [sp, #16]
 8007828:	3331      	adds	r3, #49	; 0x31
 800782a:	9a02      	ldr	r2, [sp, #8]
 800782c:	7013      	strb	r3, [r2, #0]
 800782e:	e774      	b.n	800771a <_dtoa_r+0x962>
 8007830:	4638      	mov	r0, r7
 8007832:	e7b9      	b.n	80077a8 <_dtoa_r+0x9f0>
 8007834:	2201      	movs	r2, #1
 8007836:	e7e2      	b.n	80077fe <_dtoa_r+0xa46>
 8007838:	f1b9 0f00 	cmp.w	r9, #0
 800783c:	db06      	blt.n	800784c <_dtoa_r+0xa94>
 800783e:	9905      	ldr	r1, [sp, #20]
 8007840:	ea41 0909 	orr.w	r9, r1, r9
 8007844:	9906      	ldr	r1, [sp, #24]
 8007846:	ea59 0101 	orrs.w	r1, r9, r1
 800784a:	d120      	bne.n	800788e <_dtoa_r+0xad6>
 800784c:	2a00      	cmp	r2, #0
 800784e:	ddec      	ble.n	800782a <_dtoa_r+0xa72>
 8007850:	4659      	mov	r1, fp
 8007852:	2201      	movs	r2, #1
 8007854:	4620      	mov	r0, r4
 8007856:	9301      	str	r3, [sp, #4]
 8007858:	f000 fac6 	bl	8007de8 <__lshift>
 800785c:	4631      	mov	r1, r6
 800785e:	4683      	mov	fp, r0
 8007860:	f000 fb2e 	bl	8007ec0 <__mcmp>
 8007864:	2800      	cmp	r0, #0
 8007866:	9b01      	ldr	r3, [sp, #4]
 8007868:	dc02      	bgt.n	8007870 <_dtoa_r+0xab8>
 800786a:	d1de      	bne.n	800782a <_dtoa_r+0xa72>
 800786c:	07da      	lsls	r2, r3, #31
 800786e:	d5dc      	bpl.n	800782a <_dtoa_r+0xa72>
 8007870:	2b39      	cmp	r3, #57	; 0x39
 8007872:	d1d8      	bne.n	8007826 <_dtoa_r+0xa6e>
 8007874:	9a02      	ldr	r2, [sp, #8]
 8007876:	2339      	movs	r3, #57	; 0x39
 8007878:	7013      	strb	r3, [r2, #0]
 800787a:	462b      	mov	r3, r5
 800787c:	461d      	mov	r5, r3
 800787e:	3b01      	subs	r3, #1
 8007880:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007884:	2a39      	cmp	r2, #57	; 0x39
 8007886:	d050      	beq.n	800792a <_dtoa_r+0xb72>
 8007888:	3201      	adds	r2, #1
 800788a:	701a      	strb	r2, [r3, #0]
 800788c:	e745      	b.n	800771a <_dtoa_r+0x962>
 800788e:	2a00      	cmp	r2, #0
 8007890:	dd03      	ble.n	800789a <_dtoa_r+0xae2>
 8007892:	2b39      	cmp	r3, #57	; 0x39
 8007894:	d0ee      	beq.n	8007874 <_dtoa_r+0xabc>
 8007896:	3301      	adds	r3, #1
 8007898:	e7c7      	b.n	800782a <_dtoa_r+0xa72>
 800789a:	9a01      	ldr	r2, [sp, #4]
 800789c:	9907      	ldr	r1, [sp, #28]
 800789e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078a2:	428a      	cmp	r2, r1
 80078a4:	d02a      	beq.n	80078fc <_dtoa_r+0xb44>
 80078a6:	4659      	mov	r1, fp
 80078a8:	2300      	movs	r3, #0
 80078aa:	220a      	movs	r2, #10
 80078ac:	4620      	mov	r0, r4
 80078ae:	f000 f8eb 	bl	8007a88 <__multadd>
 80078b2:	45b8      	cmp	r8, r7
 80078b4:	4683      	mov	fp, r0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	f04f 020a 	mov.w	r2, #10
 80078be:	4641      	mov	r1, r8
 80078c0:	4620      	mov	r0, r4
 80078c2:	d107      	bne.n	80078d4 <_dtoa_r+0xb1c>
 80078c4:	f000 f8e0 	bl	8007a88 <__multadd>
 80078c8:	4680      	mov	r8, r0
 80078ca:	4607      	mov	r7, r0
 80078cc:	9b01      	ldr	r3, [sp, #4]
 80078ce:	3301      	adds	r3, #1
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	e775      	b.n	80077c0 <_dtoa_r+0xa08>
 80078d4:	f000 f8d8 	bl	8007a88 <__multadd>
 80078d8:	4639      	mov	r1, r7
 80078da:	4680      	mov	r8, r0
 80078dc:	2300      	movs	r3, #0
 80078de:	220a      	movs	r2, #10
 80078e0:	4620      	mov	r0, r4
 80078e2:	f000 f8d1 	bl	8007a88 <__multadd>
 80078e6:	4607      	mov	r7, r0
 80078e8:	e7f0      	b.n	80078cc <_dtoa_r+0xb14>
 80078ea:	f1b9 0f00 	cmp.w	r9, #0
 80078ee:	9a00      	ldr	r2, [sp, #0]
 80078f0:	bfcc      	ite	gt
 80078f2:	464d      	movgt	r5, r9
 80078f4:	2501      	movle	r5, #1
 80078f6:	4415      	add	r5, r2
 80078f8:	f04f 0800 	mov.w	r8, #0
 80078fc:	4659      	mov	r1, fp
 80078fe:	2201      	movs	r2, #1
 8007900:	4620      	mov	r0, r4
 8007902:	9301      	str	r3, [sp, #4]
 8007904:	f000 fa70 	bl	8007de8 <__lshift>
 8007908:	4631      	mov	r1, r6
 800790a:	4683      	mov	fp, r0
 800790c:	f000 fad8 	bl	8007ec0 <__mcmp>
 8007910:	2800      	cmp	r0, #0
 8007912:	dcb2      	bgt.n	800787a <_dtoa_r+0xac2>
 8007914:	d102      	bne.n	800791c <_dtoa_r+0xb64>
 8007916:	9b01      	ldr	r3, [sp, #4]
 8007918:	07db      	lsls	r3, r3, #31
 800791a:	d4ae      	bmi.n	800787a <_dtoa_r+0xac2>
 800791c:	462b      	mov	r3, r5
 800791e:	461d      	mov	r5, r3
 8007920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007924:	2a30      	cmp	r2, #48	; 0x30
 8007926:	d0fa      	beq.n	800791e <_dtoa_r+0xb66>
 8007928:	e6f7      	b.n	800771a <_dtoa_r+0x962>
 800792a:	9a00      	ldr	r2, [sp, #0]
 800792c:	429a      	cmp	r2, r3
 800792e:	d1a5      	bne.n	800787c <_dtoa_r+0xac4>
 8007930:	f10a 0a01 	add.w	sl, sl, #1
 8007934:	2331      	movs	r3, #49	; 0x31
 8007936:	e779      	b.n	800782c <_dtoa_r+0xa74>
 8007938:	4b13      	ldr	r3, [pc, #76]	; (8007988 <_dtoa_r+0xbd0>)
 800793a:	f7ff baaf 	b.w	8006e9c <_dtoa_r+0xe4>
 800793e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007940:	2b00      	cmp	r3, #0
 8007942:	f47f aa86 	bne.w	8006e52 <_dtoa_r+0x9a>
 8007946:	4b11      	ldr	r3, [pc, #68]	; (800798c <_dtoa_r+0xbd4>)
 8007948:	f7ff baa8 	b.w	8006e9c <_dtoa_r+0xe4>
 800794c:	f1b9 0f00 	cmp.w	r9, #0
 8007950:	dc03      	bgt.n	800795a <_dtoa_r+0xba2>
 8007952:	9b05      	ldr	r3, [sp, #20]
 8007954:	2b02      	cmp	r3, #2
 8007956:	f73f aec9 	bgt.w	80076ec <_dtoa_r+0x934>
 800795a:	9d00      	ldr	r5, [sp, #0]
 800795c:	4631      	mov	r1, r6
 800795e:	4658      	mov	r0, fp
 8007960:	f7ff f99e 	bl	8006ca0 <quorem>
 8007964:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007968:	f805 3b01 	strb.w	r3, [r5], #1
 800796c:	9a00      	ldr	r2, [sp, #0]
 800796e:	1aaa      	subs	r2, r5, r2
 8007970:	4591      	cmp	r9, r2
 8007972:	ddba      	ble.n	80078ea <_dtoa_r+0xb32>
 8007974:	4659      	mov	r1, fp
 8007976:	2300      	movs	r3, #0
 8007978:	220a      	movs	r2, #10
 800797a:	4620      	mov	r0, r4
 800797c:	f000 f884 	bl	8007a88 <__multadd>
 8007980:	4683      	mov	fp, r0
 8007982:	e7eb      	b.n	800795c <_dtoa_r+0xba4>
 8007984:	08009293 	.word	0x08009293
 8007988:	080091ec 	.word	0x080091ec
 800798c:	08009210 	.word	0x08009210

08007990 <_localeconv_r>:
 8007990:	4800      	ldr	r0, [pc, #0]	; (8007994 <_localeconv_r+0x4>)
 8007992:	4770      	bx	lr
 8007994:	20000164 	.word	0x20000164

08007998 <malloc>:
 8007998:	4b02      	ldr	r3, [pc, #8]	; (80079a4 <malloc+0xc>)
 800799a:	4601      	mov	r1, r0
 800799c:	6818      	ldr	r0, [r3, #0]
 800799e:	f000 bbef 	b.w	8008180 <_malloc_r>
 80079a2:	bf00      	nop
 80079a4:	20000010 	.word	0x20000010

080079a8 <memcpy>:
 80079a8:	440a      	add	r2, r1
 80079aa:	4291      	cmp	r1, r2
 80079ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80079b0:	d100      	bne.n	80079b4 <memcpy+0xc>
 80079b2:	4770      	bx	lr
 80079b4:	b510      	push	{r4, lr}
 80079b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079be:	4291      	cmp	r1, r2
 80079c0:	d1f9      	bne.n	80079b6 <memcpy+0xe>
 80079c2:	bd10      	pop	{r4, pc}

080079c4 <_Balloc>:
 80079c4:	b570      	push	{r4, r5, r6, lr}
 80079c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079c8:	4604      	mov	r4, r0
 80079ca:	460d      	mov	r5, r1
 80079cc:	b976      	cbnz	r6, 80079ec <_Balloc+0x28>
 80079ce:	2010      	movs	r0, #16
 80079d0:	f7ff ffe2 	bl	8007998 <malloc>
 80079d4:	4602      	mov	r2, r0
 80079d6:	6260      	str	r0, [r4, #36]	; 0x24
 80079d8:	b920      	cbnz	r0, 80079e4 <_Balloc+0x20>
 80079da:	4b18      	ldr	r3, [pc, #96]	; (8007a3c <_Balloc+0x78>)
 80079dc:	4818      	ldr	r0, [pc, #96]	; (8007a40 <_Balloc+0x7c>)
 80079de:	2166      	movs	r1, #102	; 0x66
 80079e0:	f000 fd94 	bl	800850c <__assert_func>
 80079e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079e8:	6006      	str	r6, [r0, #0]
 80079ea:	60c6      	str	r6, [r0, #12]
 80079ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80079ee:	68f3      	ldr	r3, [r6, #12]
 80079f0:	b183      	cbz	r3, 8007a14 <_Balloc+0x50>
 80079f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079fa:	b9b8      	cbnz	r0, 8007a2c <_Balloc+0x68>
 80079fc:	2101      	movs	r1, #1
 80079fe:	fa01 f605 	lsl.w	r6, r1, r5
 8007a02:	1d72      	adds	r2, r6, #5
 8007a04:	0092      	lsls	r2, r2, #2
 8007a06:	4620      	mov	r0, r4
 8007a08:	f000 fb5a 	bl	80080c0 <_calloc_r>
 8007a0c:	b160      	cbz	r0, 8007a28 <_Balloc+0x64>
 8007a0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a12:	e00e      	b.n	8007a32 <_Balloc+0x6e>
 8007a14:	2221      	movs	r2, #33	; 0x21
 8007a16:	2104      	movs	r1, #4
 8007a18:	4620      	mov	r0, r4
 8007a1a:	f000 fb51 	bl	80080c0 <_calloc_r>
 8007a1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a20:	60f0      	str	r0, [r6, #12]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d1e4      	bne.n	80079f2 <_Balloc+0x2e>
 8007a28:	2000      	movs	r0, #0
 8007a2a:	bd70      	pop	{r4, r5, r6, pc}
 8007a2c:	6802      	ldr	r2, [r0, #0]
 8007a2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a32:	2300      	movs	r3, #0
 8007a34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a38:	e7f7      	b.n	8007a2a <_Balloc+0x66>
 8007a3a:	bf00      	nop
 8007a3c:	0800921d 	.word	0x0800921d
 8007a40:	080092a4 	.word	0x080092a4

08007a44 <_Bfree>:
 8007a44:	b570      	push	{r4, r5, r6, lr}
 8007a46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a48:	4605      	mov	r5, r0
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	b976      	cbnz	r6, 8007a6c <_Bfree+0x28>
 8007a4e:	2010      	movs	r0, #16
 8007a50:	f7ff ffa2 	bl	8007998 <malloc>
 8007a54:	4602      	mov	r2, r0
 8007a56:	6268      	str	r0, [r5, #36]	; 0x24
 8007a58:	b920      	cbnz	r0, 8007a64 <_Bfree+0x20>
 8007a5a:	4b09      	ldr	r3, [pc, #36]	; (8007a80 <_Bfree+0x3c>)
 8007a5c:	4809      	ldr	r0, [pc, #36]	; (8007a84 <_Bfree+0x40>)
 8007a5e:	218a      	movs	r1, #138	; 0x8a
 8007a60:	f000 fd54 	bl	800850c <__assert_func>
 8007a64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a68:	6006      	str	r6, [r0, #0]
 8007a6a:	60c6      	str	r6, [r0, #12]
 8007a6c:	b13c      	cbz	r4, 8007a7e <_Bfree+0x3a>
 8007a6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a70:	6862      	ldr	r2, [r4, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a78:	6021      	str	r1, [r4, #0]
 8007a7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a7e:	bd70      	pop	{r4, r5, r6, pc}
 8007a80:	0800921d 	.word	0x0800921d
 8007a84:	080092a4 	.word	0x080092a4

08007a88 <__multadd>:
 8007a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a8c:	690e      	ldr	r6, [r1, #16]
 8007a8e:	4607      	mov	r7, r0
 8007a90:	4698      	mov	r8, r3
 8007a92:	460c      	mov	r4, r1
 8007a94:	f101 0014 	add.w	r0, r1, #20
 8007a98:	2300      	movs	r3, #0
 8007a9a:	6805      	ldr	r5, [r0, #0]
 8007a9c:	b2a9      	uxth	r1, r5
 8007a9e:	fb02 8101 	mla	r1, r2, r1, r8
 8007aa2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007aa6:	0c2d      	lsrs	r5, r5, #16
 8007aa8:	fb02 c505 	mla	r5, r2, r5, ip
 8007aac:	b289      	uxth	r1, r1
 8007aae:	3301      	adds	r3, #1
 8007ab0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007ab4:	429e      	cmp	r6, r3
 8007ab6:	f840 1b04 	str.w	r1, [r0], #4
 8007aba:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007abe:	dcec      	bgt.n	8007a9a <__multadd+0x12>
 8007ac0:	f1b8 0f00 	cmp.w	r8, #0
 8007ac4:	d022      	beq.n	8007b0c <__multadd+0x84>
 8007ac6:	68a3      	ldr	r3, [r4, #8]
 8007ac8:	42b3      	cmp	r3, r6
 8007aca:	dc19      	bgt.n	8007b00 <__multadd+0x78>
 8007acc:	6861      	ldr	r1, [r4, #4]
 8007ace:	4638      	mov	r0, r7
 8007ad0:	3101      	adds	r1, #1
 8007ad2:	f7ff ff77 	bl	80079c4 <_Balloc>
 8007ad6:	4605      	mov	r5, r0
 8007ad8:	b928      	cbnz	r0, 8007ae6 <__multadd+0x5e>
 8007ada:	4602      	mov	r2, r0
 8007adc:	4b0d      	ldr	r3, [pc, #52]	; (8007b14 <__multadd+0x8c>)
 8007ade:	480e      	ldr	r0, [pc, #56]	; (8007b18 <__multadd+0x90>)
 8007ae0:	21b5      	movs	r1, #181	; 0xb5
 8007ae2:	f000 fd13 	bl	800850c <__assert_func>
 8007ae6:	6922      	ldr	r2, [r4, #16]
 8007ae8:	3202      	adds	r2, #2
 8007aea:	f104 010c 	add.w	r1, r4, #12
 8007aee:	0092      	lsls	r2, r2, #2
 8007af0:	300c      	adds	r0, #12
 8007af2:	f7ff ff59 	bl	80079a8 <memcpy>
 8007af6:	4621      	mov	r1, r4
 8007af8:	4638      	mov	r0, r7
 8007afa:	f7ff ffa3 	bl	8007a44 <_Bfree>
 8007afe:	462c      	mov	r4, r5
 8007b00:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007b04:	3601      	adds	r6, #1
 8007b06:	f8c3 8014 	str.w	r8, [r3, #20]
 8007b0a:	6126      	str	r6, [r4, #16]
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b12:	bf00      	nop
 8007b14:	08009293 	.word	0x08009293
 8007b18:	080092a4 	.word	0x080092a4

08007b1c <__hi0bits>:
 8007b1c:	0c03      	lsrs	r3, r0, #16
 8007b1e:	041b      	lsls	r3, r3, #16
 8007b20:	b9d3      	cbnz	r3, 8007b58 <__hi0bits+0x3c>
 8007b22:	0400      	lsls	r0, r0, #16
 8007b24:	2310      	movs	r3, #16
 8007b26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b2a:	bf04      	itt	eq
 8007b2c:	0200      	lsleq	r0, r0, #8
 8007b2e:	3308      	addeq	r3, #8
 8007b30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b34:	bf04      	itt	eq
 8007b36:	0100      	lsleq	r0, r0, #4
 8007b38:	3304      	addeq	r3, #4
 8007b3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b3e:	bf04      	itt	eq
 8007b40:	0080      	lsleq	r0, r0, #2
 8007b42:	3302      	addeq	r3, #2
 8007b44:	2800      	cmp	r0, #0
 8007b46:	db05      	blt.n	8007b54 <__hi0bits+0x38>
 8007b48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b4c:	f103 0301 	add.w	r3, r3, #1
 8007b50:	bf08      	it	eq
 8007b52:	2320      	moveq	r3, #32
 8007b54:	4618      	mov	r0, r3
 8007b56:	4770      	bx	lr
 8007b58:	2300      	movs	r3, #0
 8007b5a:	e7e4      	b.n	8007b26 <__hi0bits+0xa>

08007b5c <__lo0bits>:
 8007b5c:	6803      	ldr	r3, [r0, #0]
 8007b5e:	f013 0207 	ands.w	r2, r3, #7
 8007b62:	4601      	mov	r1, r0
 8007b64:	d00b      	beq.n	8007b7e <__lo0bits+0x22>
 8007b66:	07da      	lsls	r2, r3, #31
 8007b68:	d424      	bmi.n	8007bb4 <__lo0bits+0x58>
 8007b6a:	0798      	lsls	r0, r3, #30
 8007b6c:	bf49      	itett	mi
 8007b6e:	085b      	lsrmi	r3, r3, #1
 8007b70:	089b      	lsrpl	r3, r3, #2
 8007b72:	2001      	movmi	r0, #1
 8007b74:	600b      	strmi	r3, [r1, #0]
 8007b76:	bf5c      	itt	pl
 8007b78:	600b      	strpl	r3, [r1, #0]
 8007b7a:	2002      	movpl	r0, #2
 8007b7c:	4770      	bx	lr
 8007b7e:	b298      	uxth	r0, r3
 8007b80:	b9b0      	cbnz	r0, 8007bb0 <__lo0bits+0x54>
 8007b82:	0c1b      	lsrs	r3, r3, #16
 8007b84:	2010      	movs	r0, #16
 8007b86:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007b8a:	bf04      	itt	eq
 8007b8c:	0a1b      	lsreq	r3, r3, #8
 8007b8e:	3008      	addeq	r0, #8
 8007b90:	071a      	lsls	r2, r3, #28
 8007b92:	bf04      	itt	eq
 8007b94:	091b      	lsreq	r3, r3, #4
 8007b96:	3004      	addeq	r0, #4
 8007b98:	079a      	lsls	r2, r3, #30
 8007b9a:	bf04      	itt	eq
 8007b9c:	089b      	lsreq	r3, r3, #2
 8007b9e:	3002      	addeq	r0, #2
 8007ba0:	07da      	lsls	r2, r3, #31
 8007ba2:	d403      	bmi.n	8007bac <__lo0bits+0x50>
 8007ba4:	085b      	lsrs	r3, r3, #1
 8007ba6:	f100 0001 	add.w	r0, r0, #1
 8007baa:	d005      	beq.n	8007bb8 <__lo0bits+0x5c>
 8007bac:	600b      	str	r3, [r1, #0]
 8007bae:	4770      	bx	lr
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	e7e8      	b.n	8007b86 <__lo0bits+0x2a>
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	4770      	bx	lr
 8007bb8:	2020      	movs	r0, #32
 8007bba:	4770      	bx	lr

08007bbc <__i2b>:
 8007bbc:	b510      	push	{r4, lr}
 8007bbe:	460c      	mov	r4, r1
 8007bc0:	2101      	movs	r1, #1
 8007bc2:	f7ff feff 	bl	80079c4 <_Balloc>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	b928      	cbnz	r0, 8007bd6 <__i2b+0x1a>
 8007bca:	4b05      	ldr	r3, [pc, #20]	; (8007be0 <__i2b+0x24>)
 8007bcc:	4805      	ldr	r0, [pc, #20]	; (8007be4 <__i2b+0x28>)
 8007bce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bd2:	f000 fc9b 	bl	800850c <__assert_func>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	6144      	str	r4, [r0, #20]
 8007bda:	6103      	str	r3, [r0, #16]
 8007bdc:	bd10      	pop	{r4, pc}
 8007bde:	bf00      	nop
 8007be0:	08009293 	.word	0x08009293
 8007be4:	080092a4 	.word	0x080092a4

08007be8 <__multiply>:
 8007be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bec:	4614      	mov	r4, r2
 8007bee:	690a      	ldr	r2, [r1, #16]
 8007bf0:	6923      	ldr	r3, [r4, #16]
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	bfb8      	it	lt
 8007bf6:	460b      	movlt	r3, r1
 8007bf8:	460d      	mov	r5, r1
 8007bfa:	bfbc      	itt	lt
 8007bfc:	4625      	movlt	r5, r4
 8007bfe:	461c      	movlt	r4, r3
 8007c00:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007c04:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c08:	68ab      	ldr	r3, [r5, #8]
 8007c0a:	6869      	ldr	r1, [r5, #4]
 8007c0c:	eb0a 0709 	add.w	r7, sl, r9
 8007c10:	42bb      	cmp	r3, r7
 8007c12:	b085      	sub	sp, #20
 8007c14:	bfb8      	it	lt
 8007c16:	3101      	addlt	r1, #1
 8007c18:	f7ff fed4 	bl	80079c4 <_Balloc>
 8007c1c:	b930      	cbnz	r0, 8007c2c <__multiply+0x44>
 8007c1e:	4602      	mov	r2, r0
 8007c20:	4b42      	ldr	r3, [pc, #264]	; (8007d2c <__multiply+0x144>)
 8007c22:	4843      	ldr	r0, [pc, #268]	; (8007d30 <__multiply+0x148>)
 8007c24:	f240 115d 	movw	r1, #349	; 0x15d
 8007c28:	f000 fc70 	bl	800850c <__assert_func>
 8007c2c:	f100 0614 	add.w	r6, r0, #20
 8007c30:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8007c34:	4633      	mov	r3, r6
 8007c36:	2200      	movs	r2, #0
 8007c38:	4543      	cmp	r3, r8
 8007c3a:	d31e      	bcc.n	8007c7a <__multiply+0x92>
 8007c3c:	f105 0c14 	add.w	ip, r5, #20
 8007c40:	f104 0314 	add.w	r3, r4, #20
 8007c44:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007c48:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007c4c:	9202      	str	r2, [sp, #8]
 8007c4e:	ebac 0205 	sub.w	r2, ip, r5
 8007c52:	3a15      	subs	r2, #21
 8007c54:	f022 0203 	bic.w	r2, r2, #3
 8007c58:	3204      	adds	r2, #4
 8007c5a:	f105 0115 	add.w	r1, r5, #21
 8007c5e:	458c      	cmp	ip, r1
 8007c60:	bf38      	it	cc
 8007c62:	2204      	movcc	r2, #4
 8007c64:	9201      	str	r2, [sp, #4]
 8007c66:	9a02      	ldr	r2, [sp, #8]
 8007c68:	9303      	str	r3, [sp, #12]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d808      	bhi.n	8007c80 <__multiply+0x98>
 8007c6e:	2f00      	cmp	r7, #0
 8007c70:	dc55      	bgt.n	8007d1e <__multiply+0x136>
 8007c72:	6107      	str	r7, [r0, #16]
 8007c74:	b005      	add	sp, #20
 8007c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c7a:	f843 2b04 	str.w	r2, [r3], #4
 8007c7e:	e7db      	b.n	8007c38 <__multiply+0x50>
 8007c80:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c84:	f1ba 0f00 	cmp.w	sl, #0
 8007c88:	d020      	beq.n	8007ccc <__multiply+0xe4>
 8007c8a:	f105 0e14 	add.w	lr, r5, #20
 8007c8e:	46b1      	mov	r9, r6
 8007c90:	2200      	movs	r2, #0
 8007c92:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007c96:	f8d9 b000 	ldr.w	fp, [r9]
 8007c9a:	b2a1      	uxth	r1, r4
 8007c9c:	fa1f fb8b 	uxth.w	fp, fp
 8007ca0:	fb0a b101 	mla	r1, sl, r1, fp
 8007ca4:	4411      	add	r1, r2
 8007ca6:	f8d9 2000 	ldr.w	r2, [r9]
 8007caa:	0c24      	lsrs	r4, r4, #16
 8007cac:	0c12      	lsrs	r2, r2, #16
 8007cae:	fb0a 2404 	mla	r4, sl, r4, r2
 8007cb2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007cb6:	b289      	uxth	r1, r1
 8007cb8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007cbc:	45f4      	cmp	ip, lr
 8007cbe:	f849 1b04 	str.w	r1, [r9], #4
 8007cc2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007cc6:	d8e4      	bhi.n	8007c92 <__multiply+0xaa>
 8007cc8:	9901      	ldr	r1, [sp, #4]
 8007cca:	5072      	str	r2, [r6, r1]
 8007ccc:	9a03      	ldr	r2, [sp, #12]
 8007cce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cd2:	3304      	adds	r3, #4
 8007cd4:	f1b9 0f00 	cmp.w	r9, #0
 8007cd8:	d01f      	beq.n	8007d1a <__multiply+0x132>
 8007cda:	6834      	ldr	r4, [r6, #0]
 8007cdc:	f105 0114 	add.w	r1, r5, #20
 8007ce0:	46b6      	mov	lr, r6
 8007ce2:	f04f 0a00 	mov.w	sl, #0
 8007ce6:	880a      	ldrh	r2, [r1, #0]
 8007ce8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007cec:	fb09 b202 	mla	r2, r9, r2, fp
 8007cf0:	4492      	add	sl, r2
 8007cf2:	b2a4      	uxth	r4, r4
 8007cf4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007cf8:	f84e 4b04 	str.w	r4, [lr], #4
 8007cfc:	f851 4b04 	ldr.w	r4, [r1], #4
 8007d00:	f8be 2000 	ldrh.w	r2, [lr]
 8007d04:	0c24      	lsrs	r4, r4, #16
 8007d06:	fb09 2404 	mla	r4, r9, r4, r2
 8007d0a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007d0e:	458c      	cmp	ip, r1
 8007d10:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007d14:	d8e7      	bhi.n	8007ce6 <__multiply+0xfe>
 8007d16:	9a01      	ldr	r2, [sp, #4]
 8007d18:	50b4      	str	r4, [r6, r2]
 8007d1a:	3604      	adds	r6, #4
 8007d1c:	e7a3      	b.n	8007c66 <__multiply+0x7e>
 8007d1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d1a5      	bne.n	8007c72 <__multiply+0x8a>
 8007d26:	3f01      	subs	r7, #1
 8007d28:	e7a1      	b.n	8007c6e <__multiply+0x86>
 8007d2a:	bf00      	nop
 8007d2c:	08009293 	.word	0x08009293
 8007d30:	080092a4 	.word	0x080092a4

08007d34 <__pow5mult>:
 8007d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d38:	4615      	mov	r5, r2
 8007d3a:	f012 0203 	ands.w	r2, r2, #3
 8007d3e:	4606      	mov	r6, r0
 8007d40:	460f      	mov	r7, r1
 8007d42:	d007      	beq.n	8007d54 <__pow5mult+0x20>
 8007d44:	4c25      	ldr	r4, [pc, #148]	; (8007ddc <__pow5mult+0xa8>)
 8007d46:	3a01      	subs	r2, #1
 8007d48:	2300      	movs	r3, #0
 8007d4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d4e:	f7ff fe9b 	bl	8007a88 <__multadd>
 8007d52:	4607      	mov	r7, r0
 8007d54:	10ad      	asrs	r5, r5, #2
 8007d56:	d03d      	beq.n	8007dd4 <__pow5mult+0xa0>
 8007d58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d5a:	b97c      	cbnz	r4, 8007d7c <__pow5mult+0x48>
 8007d5c:	2010      	movs	r0, #16
 8007d5e:	f7ff fe1b 	bl	8007998 <malloc>
 8007d62:	4602      	mov	r2, r0
 8007d64:	6270      	str	r0, [r6, #36]	; 0x24
 8007d66:	b928      	cbnz	r0, 8007d74 <__pow5mult+0x40>
 8007d68:	4b1d      	ldr	r3, [pc, #116]	; (8007de0 <__pow5mult+0xac>)
 8007d6a:	481e      	ldr	r0, [pc, #120]	; (8007de4 <__pow5mult+0xb0>)
 8007d6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d70:	f000 fbcc 	bl	800850c <__assert_func>
 8007d74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d78:	6004      	str	r4, [r0, #0]
 8007d7a:	60c4      	str	r4, [r0, #12]
 8007d7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d84:	b94c      	cbnz	r4, 8007d9a <__pow5mult+0x66>
 8007d86:	f240 2171 	movw	r1, #625	; 0x271
 8007d8a:	4630      	mov	r0, r6
 8007d8c:	f7ff ff16 	bl	8007bbc <__i2b>
 8007d90:	2300      	movs	r3, #0
 8007d92:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d96:	4604      	mov	r4, r0
 8007d98:	6003      	str	r3, [r0, #0]
 8007d9a:	f04f 0900 	mov.w	r9, #0
 8007d9e:	07eb      	lsls	r3, r5, #31
 8007da0:	d50a      	bpl.n	8007db8 <__pow5mult+0x84>
 8007da2:	4639      	mov	r1, r7
 8007da4:	4622      	mov	r2, r4
 8007da6:	4630      	mov	r0, r6
 8007da8:	f7ff ff1e 	bl	8007be8 <__multiply>
 8007dac:	4639      	mov	r1, r7
 8007dae:	4680      	mov	r8, r0
 8007db0:	4630      	mov	r0, r6
 8007db2:	f7ff fe47 	bl	8007a44 <_Bfree>
 8007db6:	4647      	mov	r7, r8
 8007db8:	106d      	asrs	r5, r5, #1
 8007dba:	d00b      	beq.n	8007dd4 <__pow5mult+0xa0>
 8007dbc:	6820      	ldr	r0, [r4, #0]
 8007dbe:	b938      	cbnz	r0, 8007dd0 <__pow5mult+0x9c>
 8007dc0:	4622      	mov	r2, r4
 8007dc2:	4621      	mov	r1, r4
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	f7ff ff0f 	bl	8007be8 <__multiply>
 8007dca:	6020      	str	r0, [r4, #0]
 8007dcc:	f8c0 9000 	str.w	r9, [r0]
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	e7e4      	b.n	8007d9e <__pow5mult+0x6a>
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dda:	bf00      	nop
 8007ddc:	080093f8 	.word	0x080093f8
 8007de0:	0800921d 	.word	0x0800921d
 8007de4:	080092a4 	.word	0x080092a4

08007de8 <__lshift>:
 8007de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dec:	460c      	mov	r4, r1
 8007dee:	6849      	ldr	r1, [r1, #4]
 8007df0:	6923      	ldr	r3, [r4, #16]
 8007df2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007df6:	68a3      	ldr	r3, [r4, #8]
 8007df8:	4607      	mov	r7, r0
 8007dfa:	4691      	mov	r9, r2
 8007dfc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e00:	f108 0601 	add.w	r6, r8, #1
 8007e04:	42b3      	cmp	r3, r6
 8007e06:	db0b      	blt.n	8007e20 <__lshift+0x38>
 8007e08:	4638      	mov	r0, r7
 8007e0a:	f7ff fddb 	bl	80079c4 <_Balloc>
 8007e0e:	4605      	mov	r5, r0
 8007e10:	b948      	cbnz	r0, 8007e26 <__lshift+0x3e>
 8007e12:	4602      	mov	r2, r0
 8007e14:	4b28      	ldr	r3, [pc, #160]	; (8007eb8 <__lshift+0xd0>)
 8007e16:	4829      	ldr	r0, [pc, #164]	; (8007ebc <__lshift+0xd4>)
 8007e18:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e1c:	f000 fb76 	bl	800850c <__assert_func>
 8007e20:	3101      	adds	r1, #1
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	e7ee      	b.n	8007e04 <__lshift+0x1c>
 8007e26:	2300      	movs	r3, #0
 8007e28:	f100 0114 	add.w	r1, r0, #20
 8007e2c:	f100 0210 	add.w	r2, r0, #16
 8007e30:	4618      	mov	r0, r3
 8007e32:	4553      	cmp	r3, sl
 8007e34:	db33      	blt.n	8007e9e <__lshift+0xb6>
 8007e36:	6920      	ldr	r0, [r4, #16]
 8007e38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e3c:	f104 0314 	add.w	r3, r4, #20
 8007e40:	f019 091f 	ands.w	r9, r9, #31
 8007e44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e48:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e4c:	d02b      	beq.n	8007ea6 <__lshift+0xbe>
 8007e4e:	f1c9 0e20 	rsb	lr, r9, #32
 8007e52:	468a      	mov	sl, r1
 8007e54:	2200      	movs	r2, #0
 8007e56:	6818      	ldr	r0, [r3, #0]
 8007e58:	fa00 f009 	lsl.w	r0, r0, r9
 8007e5c:	4302      	orrs	r2, r0
 8007e5e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e62:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e66:	459c      	cmp	ip, r3
 8007e68:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e6c:	d8f3      	bhi.n	8007e56 <__lshift+0x6e>
 8007e6e:	ebac 0304 	sub.w	r3, ip, r4
 8007e72:	3b15      	subs	r3, #21
 8007e74:	f023 0303 	bic.w	r3, r3, #3
 8007e78:	3304      	adds	r3, #4
 8007e7a:	f104 0015 	add.w	r0, r4, #21
 8007e7e:	4584      	cmp	ip, r0
 8007e80:	bf38      	it	cc
 8007e82:	2304      	movcc	r3, #4
 8007e84:	50ca      	str	r2, [r1, r3]
 8007e86:	b10a      	cbz	r2, 8007e8c <__lshift+0xa4>
 8007e88:	f108 0602 	add.w	r6, r8, #2
 8007e8c:	3e01      	subs	r6, #1
 8007e8e:	4638      	mov	r0, r7
 8007e90:	612e      	str	r6, [r5, #16]
 8007e92:	4621      	mov	r1, r4
 8007e94:	f7ff fdd6 	bl	8007a44 <_Bfree>
 8007e98:	4628      	mov	r0, r5
 8007e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	e7c5      	b.n	8007e32 <__lshift+0x4a>
 8007ea6:	3904      	subs	r1, #4
 8007ea8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eac:	f841 2f04 	str.w	r2, [r1, #4]!
 8007eb0:	459c      	cmp	ip, r3
 8007eb2:	d8f9      	bhi.n	8007ea8 <__lshift+0xc0>
 8007eb4:	e7ea      	b.n	8007e8c <__lshift+0xa4>
 8007eb6:	bf00      	nop
 8007eb8:	08009293 	.word	0x08009293
 8007ebc:	080092a4 	.word	0x080092a4

08007ec0 <__mcmp>:
 8007ec0:	b530      	push	{r4, r5, lr}
 8007ec2:	6902      	ldr	r2, [r0, #16]
 8007ec4:	690c      	ldr	r4, [r1, #16]
 8007ec6:	1b12      	subs	r2, r2, r4
 8007ec8:	d10e      	bne.n	8007ee8 <__mcmp+0x28>
 8007eca:	f100 0314 	add.w	r3, r0, #20
 8007ece:	3114      	adds	r1, #20
 8007ed0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007ed4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007ed8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007edc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ee0:	42a5      	cmp	r5, r4
 8007ee2:	d003      	beq.n	8007eec <__mcmp+0x2c>
 8007ee4:	d305      	bcc.n	8007ef2 <__mcmp+0x32>
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	4610      	mov	r0, r2
 8007eea:	bd30      	pop	{r4, r5, pc}
 8007eec:	4283      	cmp	r3, r0
 8007eee:	d3f3      	bcc.n	8007ed8 <__mcmp+0x18>
 8007ef0:	e7fa      	b.n	8007ee8 <__mcmp+0x28>
 8007ef2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef6:	e7f7      	b.n	8007ee8 <__mcmp+0x28>

08007ef8 <__mdiff>:
 8007ef8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efc:	460c      	mov	r4, r1
 8007efe:	4606      	mov	r6, r0
 8007f00:	4611      	mov	r1, r2
 8007f02:	4620      	mov	r0, r4
 8007f04:	4617      	mov	r7, r2
 8007f06:	f7ff ffdb 	bl	8007ec0 <__mcmp>
 8007f0a:	1e05      	subs	r5, r0, #0
 8007f0c:	d110      	bne.n	8007f30 <__mdiff+0x38>
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4630      	mov	r0, r6
 8007f12:	f7ff fd57 	bl	80079c4 <_Balloc>
 8007f16:	b930      	cbnz	r0, 8007f26 <__mdiff+0x2e>
 8007f18:	4b39      	ldr	r3, [pc, #228]	; (8008000 <__mdiff+0x108>)
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	f240 2132 	movw	r1, #562	; 0x232
 8007f20:	4838      	ldr	r0, [pc, #224]	; (8008004 <__mdiff+0x10c>)
 8007f22:	f000 faf3 	bl	800850c <__assert_func>
 8007f26:	2301      	movs	r3, #1
 8007f28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f30:	bfa4      	itt	ge
 8007f32:	463b      	movge	r3, r7
 8007f34:	4627      	movge	r7, r4
 8007f36:	4630      	mov	r0, r6
 8007f38:	6879      	ldr	r1, [r7, #4]
 8007f3a:	bfa6      	itte	ge
 8007f3c:	461c      	movge	r4, r3
 8007f3e:	2500      	movge	r5, #0
 8007f40:	2501      	movlt	r5, #1
 8007f42:	f7ff fd3f 	bl	80079c4 <_Balloc>
 8007f46:	b920      	cbnz	r0, 8007f52 <__mdiff+0x5a>
 8007f48:	4b2d      	ldr	r3, [pc, #180]	; (8008000 <__mdiff+0x108>)
 8007f4a:	4602      	mov	r2, r0
 8007f4c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f50:	e7e6      	b.n	8007f20 <__mdiff+0x28>
 8007f52:	693e      	ldr	r6, [r7, #16]
 8007f54:	60c5      	str	r5, [r0, #12]
 8007f56:	6925      	ldr	r5, [r4, #16]
 8007f58:	f107 0114 	add.w	r1, r7, #20
 8007f5c:	f104 0914 	add.w	r9, r4, #20
 8007f60:	f100 0e14 	add.w	lr, r0, #20
 8007f64:	f107 0210 	add.w	r2, r7, #16
 8007f68:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007f6c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007f70:	46f2      	mov	sl, lr
 8007f72:	2700      	movs	r7, #0
 8007f74:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f7c:	fa1f f883 	uxth.w	r8, r3
 8007f80:	fa17 f78b 	uxtah	r7, r7, fp
 8007f84:	0c1b      	lsrs	r3, r3, #16
 8007f86:	eba7 0808 	sub.w	r8, r7, r8
 8007f8a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f8e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f92:	fa1f f888 	uxth.w	r8, r8
 8007f96:	141f      	asrs	r7, r3, #16
 8007f98:	454d      	cmp	r5, r9
 8007f9a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f9e:	f84a 3b04 	str.w	r3, [sl], #4
 8007fa2:	d8e7      	bhi.n	8007f74 <__mdiff+0x7c>
 8007fa4:	1b2b      	subs	r3, r5, r4
 8007fa6:	3b15      	subs	r3, #21
 8007fa8:	f023 0303 	bic.w	r3, r3, #3
 8007fac:	3304      	adds	r3, #4
 8007fae:	3415      	adds	r4, #21
 8007fb0:	42a5      	cmp	r5, r4
 8007fb2:	bf38      	it	cc
 8007fb4:	2304      	movcc	r3, #4
 8007fb6:	4419      	add	r1, r3
 8007fb8:	4473      	add	r3, lr
 8007fba:	469e      	mov	lr, r3
 8007fbc:	460d      	mov	r5, r1
 8007fbe:	4565      	cmp	r5, ip
 8007fc0:	d30e      	bcc.n	8007fe0 <__mdiff+0xe8>
 8007fc2:	f10c 0203 	add.w	r2, ip, #3
 8007fc6:	1a52      	subs	r2, r2, r1
 8007fc8:	f022 0203 	bic.w	r2, r2, #3
 8007fcc:	3903      	subs	r1, #3
 8007fce:	458c      	cmp	ip, r1
 8007fd0:	bf38      	it	cc
 8007fd2:	2200      	movcc	r2, #0
 8007fd4:	441a      	add	r2, r3
 8007fd6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007fda:	b17b      	cbz	r3, 8007ffc <__mdiff+0x104>
 8007fdc:	6106      	str	r6, [r0, #16]
 8007fde:	e7a5      	b.n	8007f2c <__mdiff+0x34>
 8007fe0:	f855 8b04 	ldr.w	r8, [r5], #4
 8007fe4:	fa17 f488 	uxtah	r4, r7, r8
 8007fe8:	1422      	asrs	r2, r4, #16
 8007fea:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007fee:	b2a4      	uxth	r4, r4
 8007ff0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007ff4:	f84e 4b04 	str.w	r4, [lr], #4
 8007ff8:	1417      	asrs	r7, r2, #16
 8007ffa:	e7e0      	b.n	8007fbe <__mdiff+0xc6>
 8007ffc:	3e01      	subs	r6, #1
 8007ffe:	e7ea      	b.n	8007fd6 <__mdiff+0xde>
 8008000:	08009293 	.word	0x08009293
 8008004:	080092a4 	.word	0x080092a4

08008008 <__d2b>:
 8008008:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800800c:	4689      	mov	r9, r1
 800800e:	2101      	movs	r1, #1
 8008010:	ec57 6b10 	vmov	r6, r7, d0
 8008014:	4690      	mov	r8, r2
 8008016:	f7ff fcd5 	bl	80079c4 <_Balloc>
 800801a:	4604      	mov	r4, r0
 800801c:	b930      	cbnz	r0, 800802c <__d2b+0x24>
 800801e:	4602      	mov	r2, r0
 8008020:	4b25      	ldr	r3, [pc, #148]	; (80080b8 <__d2b+0xb0>)
 8008022:	4826      	ldr	r0, [pc, #152]	; (80080bc <__d2b+0xb4>)
 8008024:	f240 310a 	movw	r1, #778	; 0x30a
 8008028:	f000 fa70 	bl	800850c <__assert_func>
 800802c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008030:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008034:	bb35      	cbnz	r5, 8008084 <__d2b+0x7c>
 8008036:	2e00      	cmp	r6, #0
 8008038:	9301      	str	r3, [sp, #4]
 800803a:	d028      	beq.n	800808e <__d2b+0x86>
 800803c:	4668      	mov	r0, sp
 800803e:	9600      	str	r6, [sp, #0]
 8008040:	f7ff fd8c 	bl	8007b5c <__lo0bits>
 8008044:	9900      	ldr	r1, [sp, #0]
 8008046:	b300      	cbz	r0, 800808a <__d2b+0x82>
 8008048:	9a01      	ldr	r2, [sp, #4]
 800804a:	f1c0 0320 	rsb	r3, r0, #32
 800804e:	fa02 f303 	lsl.w	r3, r2, r3
 8008052:	430b      	orrs	r3, r1
 8008054:	40c2      	lsrs	r2, r0
 8008056:	6163      	str	r3, [r4, #20]
 8008058:	9201      	str	r2, [sp, #4]
 800805a:	9b01      	ldr	r3, [sp, #4]
 800805c:	61a3      	str	r3, [r4, #24]
 800805e:	2b00      	cmp	r3, #0
 8008060:	bf14      	ite	ne
 8008062:	2202      	movne	r2, #2
 8008064:	2201      	moveq	r2, #1
 8008066:	6122      	str	r2, [r4, #16]
 8008068:	b1d5      	cbz	r5, 80080a0 <__d2b+0x98>
 800806a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800806e:	4405      	add	r5, r0
 8008070:	f8c9 5000 	str.w	r5, [r9]
 8008074:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008078:	f8c8 0000 	str.w	r0, [r8]
 800807c:	4620      	mov	r0, r4
 800807e:	b003      	add	sp, #12
 8008080:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008084:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008088:	e7d5      	b.n	8008036 <__d2b+0x2e>
 800808a:	6161      	str	r1, [r4, #20]
 800808c:	e7e5      	b.n	800805a <__d2b+0x52>
 800808e:	a801      	add	r0, sp, #4
 8008090:	f7ff fd64 	bl	8007b5c <__lo0bits>
 8008094:	9b01      	ldr	r3, [sp, #4]
 8008096:	6163      	str	r3, [r4, #20]
 8008098:	2201      	movs	r2, #1
 800809a:	6122      	str	r2, [r4, #16]
 800809c:	3020      	adds	r0, #32
 800809e:	e7e3      	b.n	8008068 <__d2b+0x60>
 80080a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080a8:	f8c9 0000 	str.w	r0, [r9]
 80080ac:	6918      	ldr	r0, [r3, #16]
 80080ae:	f7ff fd35 	bl	8007b1c <__hi0bits>
 80080b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080b6:	e7df      	b.n	8008078 <__d2b+0x70>
 80080b8:	08009293 	.word	0x08009293
 80080bc:	080092a4 	.word	0x080092a4

080080c0 <_calloc_r>:
 80080c0:	b513      	push	{r0, r1, r4, lr}
 80080c2:	434a      	muls	r2, r1
 80080c4:	4611      	mov	r1, r2
 80080c6:	9201      	str	r2, [sp, #4]
 80080c8:	f000 f85a 	bl	8008180 <_malloc_r>
 80080cc:	4604      	mov	r4, r0
 80080ce:	b118      	cbz	r0, 80080d8 <_calloc_r+0x18>
 80080d0:	9a01      	ldr	r2, [sp, #4]
 80080d2:	2100      	movs	r1, #0
 80080d4:	f7fe f952 	bl	800637c <memset>
 80080d8:	4620      	mov	r0, r4
 80080da:	b002      	add	sp, #8
 80080dc:	bd10      	pop	{r4, pc}
	...

080080e0 <_free_r>:
 80080e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080e2:	2900      	cmp	r1, #0
 80080e4:	d048      	beq.n	8008178 <_free_r+0x98>
 80080e6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ea:	9001      	str	r0, [sp, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f1a1 0404 	sub.w	r4, r1, #4
 80080f2:	bfb8      	it	lt
 80080f4:	18e4      	addlt	r4, r4, r3
 80080f6:	f000 fa65 	bl	80085c4 <__malloc_lock>
 80080fa:	4a20      	ldr	r2, [pc, #128]	; (800817c <_free_r+0x9c>)
 80080fc:	9801      	ldr	r0, [sp, #4]
 80080fe:	6813      	ldr	r3, [r2, #0]
 8008100:	4615      	mov	r5, r2
 8008102:	b933      	cbnz	r3, 8008112 <_free_r+0x32>
 8008104:	6063      	str	r3, [r4, #4]
 8008106:	6014      	str	r4, [r2, #0]
 8008108:	b003      	add	sp, #12
 800810a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800810e:	f000 ba5f 	b.w	80085d0 <__malloc_unlock>
 8008112:	42a3      	cmp	r3, r4
 8008114:	d90b      	bls.n	800812e <_free_r+0x4e>
 8008116:	6821      	ldr	r1, [r4, #0]
 8008118:	1862      	adds	r2, r4, r1
 800811a:	4293      	cmp	r3, r2
 800811c:	bf04      	itt	eq
 800811e:	681a      	ldreq	r2, [r3, #0]
 8008120:	685b      	ldreq	r3, [r3, #4]
 8008122:	6063      	str	r3, [r4, #4]
 8008124:	bf04      	itt	eq
 8008126:	1852      	addeq	r2, r2, r1
 8008128:	6022      	streq	r2, [r4, #0]
 800812a:	602c      	str	r4, [r5, #0]
 800812c:	e7ec      	b.n	8008108 <_free_r+0x28>
 800812e:	461a      	mov	r2, r3
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	b10b      	cbz	r3, 8008138 <_free_r+0x58>
 8008134:	42a3      	cmp	r3, r4
 8008136:	d9fa      	bls.n	800812e <_free_r+0x4e>
 8008138:	6811      	ldr	r1, [r2, #0]
 800813a:	1855      	adds	r5, r2, r1
 800813c:	42a5      	cmp	r5, r4
 800813e:	d10b      	bne.n	8008158 <_free_r+0x78>
 8008140:	6824      	ldr	r4, [r4, #0]
 8008142:	4421      	add	r1, r4
 8008144:	1854      	adds	r4, r2, r1
 8008146:	42a3      	cmp	r3, r4
 8008148:	6011      	str	r1, [r2, #0]
 800814a:	d1dd      	bne.n	8008108 <_free_r+0x28>
 800814c:	681c      	ldr	r4, [r3, #0]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	6053      	str	r3, [r2, #4]
 8008152:	4421      	add	r1, r4
 8008154:	6011      	str	r1, [r2, #0]
 8008156:	e7d7      	b.n	8008108 <_free_r+0x28>
 8008158:	d902      	bls.n	8008160 <_free_r+0x80>
 800815a:	230c      	movs	r3, #12
 800815c:	6003      	str	r3, [r0, #0]
 800815e:	e7d3      	b.n	8008108 <_free_r+0x28>
 8008160:	6825      	ldr	r5, [r4, #0]
 8008162:	1961      	adds	r1, r4, r5
 8008164:	428b      	cmp	r3, r1
 8008166:	bf04      	itt	eq
 8008168:	6819      	ldreq	r1, [r3, #0]
 800816a:	685b      	ldreq	r3, [r3, #4]
 800816c:	6063      	str	r3, [r4, #4]
 800816e:	bf04      	itt	eq
 8008170:	1949      	addeq	r1, r1, r5
 8008172:	6021      	streq	r1, [r4, #0]
 8008174:	6054      	str	r4, [r2, #4]
 8008176:	e7c7      	b.n	8008108 <_free_r+0x28>
 8008178:	b003      	add	sp, #12
 800817a:	bd30      	pop	{r4, r5, pc}
 800817c:	20000200 	.word	0x20000200

08008180 <_malloc_r>:
 8008180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008182:	1ccd      	adds	r5, r1, #3
 8008184:	f025 0503 	bic.w	r5, r5, #3
 8008188:	3508      	adds	r5, #8
 800818a:	2d0c      	cmp	r5, #12
 800818c:	bf38      	it	cc
 800818e:	250c      	movcc	r5, #12
 8008190:	2d00      	cmp	r5, #0
 8008192:	4606      	mov	r6, r0
 8008194:	db01      	blt.n	800819a <_malloc_r+0x1a>
 8008196:	42a9      	cmp	r1, r5
 8008198:	d903      	bls.n	80081a2 <_malloc_r+0x22>
 800819a:	230c      	movs	r3, #12
 800819c:	6033      	str	r3, [r6, #0]
 800819e:	2000      	movs	r0, #0
 80081a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a2:	f000 fa0f 	bl	80085c4 <__malloc_lock>
 80081a6:	4921      	ldr	r1, [pc, #132]	; (800822c <_malloc_r+0xac>)
 80081a8:	680a      	ldr	r2, [r1, #0]
 80081aa:	4614      	mov	r4, r2
 80081ac:	b99c      	cbnz	r4, 80081d6 <_malloc_r+0x56>
 80081ae:	4f20      	ldr	r7, [pc, #128]	; (8008230 <_malloc_r+0xb0>)
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	b923      	cbnz	r3, 80081be <_malloc_r+0x3e>
 80081b4:	4621      	mov	r1, r4
 80081b6:	4630      	mov	r0, r6
 80081b8:	f000 f998 	bl	80084ec <_sbrk_r>
 80081bc:	6038      	str	r0, [r7, #0]
 80081be:	4629      	mov	r1, r5
 80081c0:	4630      	mov	r0, r6
 80081c2:	f000 f993 	bl	80084ec <_sbrk_r>
 80081c6:	1c43      	adds	r3, r0, #1
 80081c8:	d123      	bne.n	8008212 <_malloc_r+0x92>
 80081ca:	230c      	movs	r3, #12
 80081cc:	6033      	str	r3, [r6, #0]
 80081ce:	4630      	mov	r0, r6
 80081d0:	f000 f9fe 	bl	80085d0 <__malloc_unlock>
 80081d4:	e7e3      	b.n	800819e <_malloc_r+0x1e>
 80081d6:	6823      	ldr	r3, [r4, #0]
 80081d8:	1b5b      	subs	r3, r3, r5
 80081da:	d417      	bmi.n	800820c <_malloc_r+0x8c>
 80081dc:	2b0b      	cmp	r3, #11
 80081de:	d903      	bls.n	80081e8 <_malloc_r+0x68>
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	441c      	add	r4, r3
 80081e4:	6025      	str	r5, [r4, #0]
 80081e6:	e004      	b.n	80081f2 <_malloc_r+0x72>
 80081e8:	6863      	ldr	r3, [r4, #4]
 80081ea:	42a2      	cmp	r2, r4
 80081ec:	bf0c      	ite	eq
 80081ee:	600b      	streq	r3, [r1, #0]
 80081f0:	6053      	strne	r3, [r2, #4]
 80081f2:	4630      	mov	r0, r6
 80081f4:	f000 f9ec 	bl	80085d0 <__malloc_unlock>
 80081f8:	f104 000b 	add.w	r0, r4, #11
 80081fc:	1d23      	adds	r3, r4, #4
 80081fe:	f020 0007 	bic.w	r0, r0, #7
 8008202:	1ac2      	subs	r2, r0, r3
 8008204:	d0cc      	beq.n	80081a0 <_malloc_r+0x20>
 8008206:	1a1b      	subs	r3, r3, r0
 8008208:	50a3      	str	r3, [r4, r2]
 800820a:	e7c9      	b.n	80081a0 <_malloc_r+0x20>
 800820c:	4622      	mov	r2, r4
 800820e:	6864      	ldr	r4, [r4, #4]
 8008210:	e7cc      	b.n	80081ac <_malloc_r+0x2c>
 8008212:	1cc4      	adds	r4, r0, #3
 8008214:	f024 0403 	bic.w	r4, r4, #3
 8008218:	42a0      	cmp	r0, r4
 800821a:	d0e3      	beq.n	80081e4 <_malloc_r+0x64>
 800821c:	1a21      	subs	r1, r4, r0
 800821e:	4630      	mov	r0, r6
 8008220:	f000 f964 	bl	80084ec <_sbrk_r>
 8008224:	3001      	adds	r0, #1
 8008226:	d1dd      	bne.n	80081e4 <_malloc_r+0x64>
 8008228:	e7cf      	b.n	80081ca <_malloc_r+0x4a>
 800822a:	bf00      	nop
 800822c:	20000200 	.word	0x20000200
 8008230:	20000204 	.word	0x20000204

08008234 <__ssputs_r>:
 8008234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008238:	688e      	ldr	r6, [r1, #8]
 800823a:	429e      	cmp	r6, r3
 800823c:	4682      	mov	sl, r0
 800823e:	460c      	mov	r4, r1
 8008240:	4690      	mov	r8, r2
 8008242:	461f      	mov	r7, r3
 8008244:	d838      	bhi.n	80082b8 <__ssputs_r+0x84>
 8008246:	898a      	ldrh	r2, [r1, #12]
 8008248:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800824c:	d032      	beq.n	80082b4 <__ssputs_r+0x80>
 800824e:	6825      	ldr	r5, [r4, #0]
 8008250:	6909      	ldr	r1, [r1, #16]
 8008252:	eba5 0901 	sub.w	r9, r5, r1
 8008256:	6965      	ldr	r5, [r4, #20]
 8008258:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800825c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008260:	3301      	adds	r3, #1
 8008262:	444b      	add	r3, r9
 8008264:	106d      	asrs	r5, r5, #1
 8008266:	429d      	cmp	r5, r3
 8008268:	bf38      	it	cc
 800826a:	461d      	movcc	r5, r3
 800826c:	0553      	lsls	r3, r2, #21
 800826e:	d531      	bpl.n	80082d4 <__ssputs_r+0xa0>
 8008270:	4629      	mov	r1, r5
 8008272:	f7ff ff85 	bl	8008180 <_malloc_r>
 8008276:	4606      	mov	r6, r0
 8008278:	b950      	cbnz	r0, 8008290 <__ssputs_r+0x5c>
 800827a:	230c      	movs	r3, #12
 800827c:	f8ca 3000 	str.w	r3, [sl]
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008286:	81a3      	strh	r3, [r4, #12]
 8008288:	f04f 30ff 	mov.w	r0, #4294967295
 800828c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008290:	6921      	ldr	r1, [r4, #16]
 8008292:	464a      	mov	r2, r9
 8008294:	f7ff fb88 	bl	80079a8 <memcpy>
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800829e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082a2:	81a3      	strh	r3, [r4, #12]
 80082a4:	6126      	str	r6, [r4, #16]
 80082a6:	6165      	str	r5, [r4, #20]
 80082a8:	444e      	add	r6, r9
 80082aa:	eba5 0509 	sub.w	r5, r5, r9
 80082ae:	6026      	str	r6, [r4, #0]
 80082b0:	60a5      	str	r5, [r4, #8]
 80082b2:	463e      	mov	r6, r7
 80082b4:	42be      	cmp	r6, r7
 80082b6:	d900      	bls.n	80082ba <__ssputs_r+0x86>
 80082b8:	463e      	mov	r6, r7
 80082ba:	4632      	mov	r2, r6
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	4641      	mov	r1, r8
 80082c0:	f000 f966 	bl	8008590 <memmove>
 80082c4:	68a3      	ldr	r3, [r4, #8]
 80082c6:	6822      	ldr	r2, [r4, #0]
 80082c8:	1b9b      	subs	r3, r3, r6
 80082ca:	4432      	add	r2, r6
 80082cc:	60a3      	str	r3, [r4, #8]
 80082ce:	6022      	str	r2, [r4, #0]
 80082d0:	2000      	movs	r0, #0
 80082d2:	e7db      	b.n	800828c <__ssputs_r+0x58>
 80082d4:	462a      	mov	r2, r5
 80082d6:	f000 f981 	bl	80085dc <_realloc_r>
 80082da:	4606      	mov	r6, r0
 80082dc:	2800      	cmp	r0, #0
 80082de:	d1e1      	bne.n	80082a4 <__ssputs_r+0x70>
 80082e0:	6921      	ldr	r1, [r4, #16]
 80082e2:	4650      	mov	r0, sl
 80082e4:	f7ff fefc 	bl	80080e0 <_free_r>
 80082e8:	e7c7      	b.n	800827a <__ssputs_r+0x46>
	...

080082ec <_svfiprintf_r>:
 80082ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f0:	4698      	mov	r8, r3
 80082f2:	898b      	ldrh	r3, [r1, #12]
 80082f4:	061b      	lsls	r3, r3, #24
 80082f6:	b09d      	sub	sp, #116	; 0x74
 80082f8:	4607      	mov	r7, r0
 80082fa:	460d      	mov	r5, r1
 80082fc:	4614      	mov	r4, r2
 80082fe:	d50e      	bpl.n	800831e <_svfiprintf_r+0x32>
 8008300:	690b      	ldr	r3, [r1, #16]
 8008302:	b963      	cbnz	r3, 800831e <_svfiprintf_r+0x32>
 8008304:	2140      	movs	r1, #64	; 0x40
 8008306:	f7ff ff3b 	bl	8008180 <_malloc_r>
 800830a:	6028      	str	r0, [r5, #0]
 800830c:	6128      	str	r0, [r5, #16]
 800830e:	b920      	cbnz	r0, 800831a <_svfiprintf_r+0x2e>
 8008310:	230c      	movs	r3, #12
 8008312:	603b      	str	r3, [r7, #0]
 8008314:	f04f 30ff 	mov.w	r0, #4294967295
 8008318:	e0d1      	b.n	80084be <_svfiprintf_r+0x1d2>
 800831a:	2340      	movs	r3, #64	; 0x40
 800831c:	616b      	str	r3, [r5, #20]
 800831e:	2300      	movs	r3, #0
 8008320:	9309      	str	r3, [sp, #36]	; 0x24
 8008322:	2320      	movs	r3, #32
 8008324:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008328:	f8cd 800c 	str.w	r8, [sp, #12]
 800832c:	2330      	movs	r3, #48	; 0x30
 800832e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80084d8 <_svfiprintf_r+0x1ec>
 8008332:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008336:	f04f 0901 	mov.w	r9, #1
 800833a:	4623      	mov	r3, r4
 800833c:	469a      	mov	sl, r3
 800833e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008342:	b10a      	cbz	r2, 8008348 <_svfiprintf_r+0x5c>
 8008344:	2a25      	cmp	r2, #37	; 0x25
 8008346:	d1f9      	bne.n	800833c <_svfiprintf_r+0x50>
 8008348:	ebba 0b04 	subs.w	fp, sl, r4
 800834c:	d00b      	beq.n	8008366 <_svfiprintf_r+0x7a>
 800834e:	465b      	mov	r3, fp
 8008350:	4622      	mov	r2, r4
 8008352:	4629      	mov	r1, r5
 8008354:	4638      	mov	r0, r7
 8008356:	f7ff ff6d 	bl	8008234 <__ssputs_r>
 800835a:	3001      	adds	r0, #1
 800835c:	f000 80aa 	beq.w	80084b4 <_svfiprintf_r+0x1c8>
 8008360:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008362:	445a      	add	r2, fp
 8008364:	9209      	str	r2, [sp, #36]	; 0x24
 8008366:	f89a 3000 	ldrb.w	r3, [sl]
 800836a:	2b00      	cmp	r3, #0
 800836c:	f000 80a2 	beq.w	80084b4 <_svfiprintf_r+0x1c8>
 8008370:	2300      	movs	r3, #0
 8008372:	f04f 32ff 	mov.w	r2, #4294967295
 8008376:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800837a:	f10a 0a01 	add.w	sl, sl, #1
 800837e:	9304      	str	r3, [sp, #16]
 8008380:	9307      	str	r3, [sp, #28]
 8008382:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008386:	931a      	str	r3, [sp, #104]	; 0x68
 8008388:	4654      	mov	r4, sl
 800838a:	2205      	movs	r2, #5
 800838c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008390:	4851      	ldr	r0, [pc, #324]	; (80084d8 <_svfiprintf_r+0x1ec>)
 8008392:	f7f7 fefd 	bl	8000190 <memchr>
 8008396:	9a04      	ldr	r2, [sp, #16]
 8008398:	b9d8      	cbnz	r0, 80083d2 <_svfiprintf_r+0xe6>
 800839a:	06d0      	lsls	r0, r2, #27
 800839c:	bf44      	itt	mi
 800839e:	2320      	movmi	r3, #32
 80083a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083a4:	0711      	lsls	r1, r2, #28
 80083a6:	bf44      	itt	mi
 80083a8:	232b      	movmi	r3, #43	; 0x2b
 80083aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ae:	f89a 3000 	ldrb.w	r3, [sl]
 80083b2:	2b2a      	cmp	r3, #42	; 0x2a
 80083b4:	d015      	beq.n	80083e2 <_svfiprintf_r+0xf6>
 80083b6:	9a07      	ldr	r2, [sp, #28]
 80083b8:	4654      	mov	r4, sl
 80083ba:	2000      	movs	r0, #0
 80083bc:	f04f 0c0a 	mov.w	ip, #10
 80083c0:	4621      	mov	r1, r4
 80083c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083c6:	3b30      	subs	r3, #48	; 0x30
 80083c8:	2b09      	cmp	r3, #9
 80083ca:	d94e      	bls.n	800846a <_svfiprintf_r+0x17e>
 80083cc:	b1b0      	cbz	r0, 80083fc <_svfiprintf_r+0x110>
 80083ce:	9207      	str	r2, [sp, #28]
 80083d0:	e014      	b.n	80083fc <_svfiprintf_r+0x110>
 80083d2:	eba0 0308 	sub.w	r3, r0, r8
 80083d6:	fa09 f303 	lsl.w	r3, r9, r3
 80083da:	4313      	orrs	r3, r2
 80083dc:	9304      	str	r3, [sp, #16]
 80083de:	46a2      	mov	sl, r4
 80083e0:	e7d2      	b.n	8008388 <_svfiprintf_r+0x9c>
 80083e2:	9b03      	ldr	r3, [sp, #12]
 80083e4:	1d19      	adds	r1, r3, #4
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	9103      	str	r1, [sp, #12]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	bfbb      	ittet	lt
 80083ee:	425b      	neglt	r3, r3
 80083f0:	f042 0202 	orrlt.w	r2, r2, #2
 80083f4:	9307      	strge	r3, [sp, #28]
 80083f6:	9307      	strlt	r3, [sp, #28]
 80083f8:	bfb8      	it	lt
 80083fa:	9204      	strlt	r2, [sp, #16]
 80083fc:	7823      	ldrb	r3, [r4, #0]
 80083fe:	2b2e      	cmp	r3, #46	; 0x2e
 8008400:	d10c      	bne.n	800841c <_svfiprintf_r+0x130>
 8008402:	7863      	ldrb	r3, [r4, #1]
 8008404:	2b2a      	cmp	r3, #42	; 0x2a
 8008406:	d135      	bne.n	8008474 <_svfiprintf_r+0x188>
 8008408:	9b03      	ldr	r3, [sp, #12]
 800840a:	1d1a      	adds	r2, r3, #4
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	9203      	str	r2, [sp, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	bfb8      	it	lt
 8008414:	f04f 33ff 	movlt.w	r3, #4294967295
 8008418:	3402      	adds	r4, #2
 800841a:	9305      	str	r3, [sp, #20]
 800841c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80084e8 <_svfiprintf_r+0x1fc>
 8008420:	7821      	ldrb	r1, [r4, #0]
 8008422:	2203      	movs	r2, #3
 8008424:	4650      	mov	r0, sl
 8008426:	f7f7 feb3 	bl	8000190 <memchr>
 800842a:	b140      	cbz	r0, 800843e <_svfiprintf_r+0x152>
 800842c:	2340      	movs	r3, #64	; 0x40
 800842e:	eba0 000a 	sub.w	r0, r0, sl
 8008432:	fa03 f000 	lsl.w	r0, r3, r0
 8008436:	9b04      	ldr	r3, [sp, #16]
 8008438:	4303      	orrs	r3, r0
 800843a:	3401      	adds	r4, #1
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008442:	4826      	ldr	r0, [pc, #152]	; (80084dc <_svfiprintf_r+0x1f0>)
 8008444:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008448:	2206      	movs	r2, #6
 800844a:	f7f7 fea1 	bl	8000190 <memchr>
 800844e:	2800      	cmp	r0, #0
 8008450:	d038      	beq.n	80084c4 <_svfiprintf_r+0x1d8>
 8008452:	4b23      	ldr	r3, [pc, #140]	; (80084e0 <_svfiprintf_r+0x1f4>)
 8008454:	bb1b      	cbnz	r3, 800849e <_svfiprintf_r+0x1b2>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	3307      	adds	r3, #7
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	3308      	adds	r3, #8
 8008460:	9303      	str	r3, [sp, #12]
 8008462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008464:	4433      	add	r3, r6
 8008466:	9309      	str	r3, [sp, #36]	; 0x24
 8008468:	e767      	b.n	800833a <_svfiprintf_r+0x4e>
 800846a:	fb0c 3202 	mla	r2, ip, r2, r3
 800846e:	460c      	mov	r4, r1
 8008470:	2001      	movs	r0, #1
 8008472:	e7a5      	b.n	80083c0 <_svfiprintf_r+0xd4>
 8008474:	2300      	movs	r3, #0
 8008476:	3401      	adds	r4, #1
 8008478:	9305      	str	r3, [sp, #20]
 800847a:	4619      	mov	r1, r3
 800847c:	f04f 0c0a 	mov.w	ip, #10
 8008480:	4620      	mov	r0, r4
 8008482:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008486:	3a30      	subs	r2, #48	; 0x30
 8008488:	2a09      	cmp	r2, #9
 800848a:	d903      	bls.n	8008494 <_svfiprintf_r+0x1a8>
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0c5      	beq.n	800841c <_svfiprintf_r+0x130>
 8008490:	9105      	str	r1, [sp, #20]
 8008492:	e7c3      	b.n	800841c <_svfiprintf_r+0x130>
 8008494:	fb0c 2101 	mla	r1, ip, r1, r2
 8008498:	4604      	mov	r4, r0
 800849a:	2301      	movs	r3, #1
 800849c:	e7f0      	b.n	8008480 <_svfiprintf_r+0x194>
 800849e:	ab03      	add	r3, sp, #12
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	462a      	mov	r2, r5
 80084a4:	4b0f      	ldr	r3, [pc, #60]	; (80084e4 <_svfiprintf_r+0x1f8>)
 80084a6:	a904      	add	r1, sp, #16
 80084a8:	4638      	mov	r0, r7
 80084aa:	f7fe f80f 	bl	80064cc <_printf_float>
 80084ae:	1c42      	adds	r2, r0, #1
 80084b0:	4606      	mov	r6, r0
 80084b2:	d1d6      	bne.n	8008462 <_svfiprintf_r+0x176>
 80084b4:	89ab      	ldrh	r3, [r5, #12]
 80084b6:	065b      	lsls	r3, r3, #25
 80084b8:	f53f af2c 	bmi.w	8008314 <_svfiprintf_r+0x28>
 80084bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084be:	b01d      	add	sp, #116	; 0x74
 80084c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c4:	ab03      	add	r3, sp, #12
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	462a      	mov	r2, r5
 80084ca:	4b06      	ldr	r3, [pc, #24]	; (80084e4 <_svfiprintf_r+0x1f8>)
 80084cc:	a904      	add	r1, sp, #16
 80084ce:	4638      	mov	r0, r7
 80084d0:	f7fe faa0 	bl	8006a14 <_printf_i>
 80084d4:	e7eb      	b.n	80084ae <_svfiprintf_r+0x1c2>
 80084d6:	bf00      	nop
 80084d8:	08009404 	.word	0x08009404
 80084dc:	0800940e 	.word	0x0800940e
 80084e0:	080064cd 	.word	0x080064cd
 80084e4:	08008235 	.word	0x08008235
 80084e8:	0800940a 	.word	0x0800940a

080084ec <_sbrk_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d06      	ldr	r5, [pc, #24]	; (8008508 <_sbrk_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7f9 fbce 	bl	8001c98 <_sbrk>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_sbrk_r+0x1a>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_sbrk_r+0x1a>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20002418 	.word	0x20002418

0800850c <__assert_func>:
 800850c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800850e:	4614      	mov	r4, r2
 8008510:	461a      	mov	r2, r3
 8008512:	4b09      	ldr	r3, [pc, #36]	; (8008538 <__assert_func+0x2c>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4605      	mov	r5, r0
 8008518:	68d8      	ldr	r0, [r3, #12]
 800851a:	b14c      	cbz	r4, 8008530 <__assert_func+0x24>
 800851c:	4b07      	ldr	r3, [pc, #28]	; (800853c <__assert_func+0x30>)
 800851e:	9100      	str	r1, [sp, #0]
 8008520:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008524:	4906      	ldr	r1, [pc, #24]	; (8008540 <__assert_func+0x34>)
 8008526:	462b      	mov	r3, r5
 8008528:	f000 f80e 	bl	8008548 <fiprintf>
 800852c:	f000 faa4 	bl	8008a78 <abort>
 8008530:	4b04      	ldr	r3, [pc, #16]	; (8008544 <__assert_func+0x38>)
 8008532:	461c      	mov	r4, r3
 8008534:	e7f3      	b.n	800851e <__assert_func+0x12>
 8008536:	bf00      	nop
 8008538:	20000010 	.word	0x20000010
 800853c:	08009415 	.word	0x08009415
 8008540:	08009422 	.word	0x08009422
 8008544:	08009450 	.word	0x08009450

08008548 <fiprintf>:
 8008548:	b40e      	push	{r1, r2, r3}
 800854a:	b503      	push	{r0, r1, lr}
 800854c:	4601      	mov	r1, r0
 800854e:	ab03      	add	r3, sp, #12
 8008550:	4805      	ldr	r0, [pc, #20]	; (8008568 <fiprintf+0x20>)
 8008552:	f853 2b04 	ldr.w	r2, [r3], #4
 8008556:	6800      	ldr	r0, [r0, #0]
 8008558:	9301      	str	r3, [sp, #4]
 800855a:	f000 f88f 	bl	800867c <_vfiprintf_r>
 800855e:	b002      	add	sp, #8
 8008560:	f85d eb04 	ldr.w	lr, [sp], #4
 8008564:	b003      	add	sp, #12
 8008566:	4770      	bx	lr
 8008568:	20000010 	.word	0x20000010

0800856c <__ascii_mbtowc>:
 800856c:	b082      	sub	sp, #8
 800856e:	b901      	cbnz	r1, 8008572 <__ascii_mbtowc+0x6>
 8008570:	a901      	add	r1, sp, #4
 8008572:	b142      	cbz	r2, 8008586 <__ascii_mbtowc+0x1a>
 8008574:	b14b      	cbz	r3, 800858a <__ascii_mbtowc+0x1e>
 8008576:	7813      	ldrb	r3, [r2, #0]
 8008578:	600b      	str	r3, [r1, #0]
 800857a:	7812      	ldrb	r2, [r2, #0]
 800857c:	1e10      	subs	r0, r2, #0
 800857e:	bf18      	it	ne
 8008580:	2001      	movne	r0, #1
 8008582:	b002      	add	sp, #8
 8008584:	4770      	bx	lr
 8008586:	4610      	mov	r0, r2
 8008588:	e7fb      	b.n	8008582 <__ascii_mbtowc+0x16>
 800858a:	f06f 0001 	mvn.w	r0, #1
 800858e:	e7f8      	b.n	8008582 <__ascii_mbtowc+0x16>

08008590 <memmove>:
 8008590:	4288      	cmp	r0, r1
 8008592:	b510      	push	{r4, lr}
 8008594:	eb01 0402 	add.w	r4, r1, r2
 8008598:	d902      	bls.n	80085a0 <memmove+0x10>
 800859a:	4284      	cmp	r4, r0
 800859c:	4623      	mov	r3, r4
 800859e:	d807      	bhi.n	80085b0 <memmove+0x20>
 80085a0:	1e43      	subs	r3, r0, #1
 80085a2:	42a1      	cmp	r1, r4
 80085a4:	d008      	beq.n	80085b8 <memmove+0x28>
 80085a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80085aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80085ae:	e7f8      	b.n	80085a2 <memmove+0x12>
 80085b0:	4402      	add	r2, r0
 80085b2:	4601      	mov	r1, r0
 80085b4:	428a      	cmp	r2, r1
 80085b6:	d100      	bne.n	80085ba <memmove+0x2a>
 80085b8:	bd10      	pop	{r4, pc}
 80085ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80085be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085c2:	e7f7      	b.n	80085b4 <memmove+0x24>

080085c4 <__malloc_lock>:
 80085c4:	4801      	ldr	r0, [pc, #4]	; (80085cc <__malloc_lock+0x8>)
 80085c6:	f000 bc17 	b.w	8008df8 <__retarget_lock_acquire_recursive>
 80085ca:	bf00      	nop
 80085cc:	20002420 	.word	0x20002420

080085d0 <__malloc_unlock>:
 80085d0:	4801      	ldr	r0, [pc, #4]	; (80085d8 <__malloc_unlock+0x8>)
 80085d2:	f000 bc12 	b.w	8008dfa <__retarget_lock_release_recursive>
 80085d6:	bf00      	nop
 80085d8:	20002420 	.word	0x20002420

080085dc <_realloc_r>:
 80085dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085de:	4607      	mov	r7, r0
 80085e0:	4614      	mov	r4, r2
 80085e2:	460e      	mov	r6, r1
 80085e4:	b921      	cbnz	r1, 80085f0 <_realloc_r+0x14>
 80085e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80085ea:	4611      	mov	r1, r2
 80085ec:	f7ff bdc8 	b.w	8008180 <_malloc_r>
 80085f0:	b922      	cbnz	r2, 80085fc <_realloc_r+0x20>
 80085f2:	f7ff fd75 	bl	80080e0 <_free_r>
 80085f6:	4625      	mov	r5, r4
 80085f8:	4628      	mov	r0, r5
 80085fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085fc:	f000 fc62 	bl	8008ec4 <_malloc_usable_size_r>
 8008600:	42a0      	cmp	r0, r4
 8008602:	d20f      	bcs.n	8008624 <_realloc_r+0x48>
 8008604:	4621      	mov	r1, r4
 8008606:	4638      	mov	r0, r7
 8008608:	f7ff fdba 	bl	8008180 <_malloc_r>
 800860c:	4605      	mov	r5, r0
 800860e:	2800      	cmp	r0, #0
 8008610:	d0f2      	beq.n	80085f8 <_realloc_r+0x1c>
 8008612:	4631      	mov	r1, r6
 8008614:	4622      	mov	r2, r4
 8008616:	f7ff f9c7 	bl	80079a8 <memcpy>
 800861a:	4631      	mov	r1, r6
 800861c:	4638      	mov	r0, r7
 800861e:	f7ff fd5f 	bl	80080e0 <_free_r>
 8008622:	e7e9      	b.n	80085f8 <_realloc_r+0x1c>
 8008624:	4635      	mov	r5, r6
 8008626:	e7e7      	b.n	80085f8 <_realloc_r+0x1c>

08008628 <__sfputc_r>:
 8008628:	6893      	ldr	r3, [r2, #8]
 800862a:	3b01      	subs	r3, #1
 800862c:	2b00      	cmp	r3, #0
 800862e:	b410      	push	{r4}
 8008630:	6093      	str	r3, [r2, #8]
 8008632:	da08      	bge.n	8008646 <__sfputc_r+0x1e>
 8008634:	6994      	ldr	r4, [r2, #24]
 8008636:	42a3      	cmp	r3, r4
 8008638:	db01      	blt.n	800863e <__sfputc_r+0x16>
 800863a:	290a      	cmp	r1, #10
 800863c:	d103      	bne.n	8008646 <__sfputc_r+0x1e>
 800863e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008642:	f000 b94b 	b.w	80088dc <__swbuf_r>
 8008646:	6813      	ldr	r3, [r2, #0]
 8008648:	1c58      	adds	r0, r3, #1
 800864a:	6010      	str	r0, [r2, #0]
 800864c:	7019      	strb	r1, [r3, #0]
 800864e:	4608      	mov	r0, r1
 8008650:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008654:	4770      	bx	lr

08008656 <__sfputs_r>:
 8008656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008658:	4606      	mov	r6, r0
 800865a:	460f      	mov	r7, r1
 800865c:	4614      	mov	r4, r2
 800865e:	18d5      	adds	r5, r2, r3
 8008660:	42ac      	cmp	r4, r5
 8008662:	d101      	bne.n	8008668 <__sfputs_r+0x12>
 8008664:	2000      	movs	r0, #0
 8008666:	e007      	b.n	8008678 <__sfputs_r+0x22>
 8008668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800866c:	463a      	mov	r2, r7
 800866e:	4630      	mov	r0, r6
 8008670:	f7ff ffda 	bl	8008628 <__sfputc_r>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d1f3      	bne.n	8008660 <__sfputs_r+0xa>
 8008678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800867c <_vfiprintf_r>:
 800867c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008680:	460d      	mov	r5, r1
 8008682:	b09d      	sub	sp, #116	; 0x74
 8008684:	4614      	mov	r4, r2
 8008686:	4698      	mov	r8, r3
 8008688:	4606      	mov	r6, r0
 800868a:	b118      	cbz	r0, 8008694 <_vfiprintf_r+0x18>
 800868c:	6983      	ldr	r3, [r0, #24]
 800868e:	b90b      	cbnz	r3, 8008694 <_vfiprintf_r+0x18>
 8008690:	f000 fb14 	bl	8008cbc <__sinit>
 8008694:	4b89      	ldr	r3, [pc, #548]	; (80088bc <_vfiprintf_r+0x240>)
 8008696:	429d      	cmp	r5, r3
 8008698:	d11b      	bne.n	80086d2 <_vfiprintf_r+0x56>
 800869a:	6875      	ldr	r5, [r6, #4]
 800869c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800869e:	07d9      	lsls	r1, r3, #31
 80086a0:	d405      	bmi.n	80086ae <_vfiprintf_r+0x32>
 80086a2:	89ab      	ldrh	r3, [r5, #12]
 80086a4:	059a      	lsls	r2, r3, #22
 80086a6:	d402      	bmi.n	80086ae <_vfiprintf_r+0x32>
 80086a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086aa:	f000 fba5 	bl	8008df8 <__retarget_lock_acquire_recursive>
 80086ae:	89ab      	ldrh	r3, [r5, #12]
 80086b0:	071b      	lsls	r3, r3, #28
 80086b2:	d501      	bpl.n	80086b8 <_vfiprintf_r+0x3c>
 80086b4:	692b      	ldr	r3, [r5, #16]
 80086b6:	b9eb      	cbnz	r3, 80086f4 <_vfiprintf_r+0x78>
 80086b8:	4629      	mov	r1, r5
 80086ba:	4630      	mov	r0, r6
 80086bc:	f000 f96e 	bl	800899c <__swsetup_r>
 80086c0:	b1c0      	cbz	r0, 80086f4 <_vfiprintf_r+0x78>
 80086c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086c4:	07dc      	lsls	r4, r3, #31
 80086c6:	d50e      	bpl.n	80086e6 <_vfiprintf_r+0x6a>
 80086c8:	f04f 30ff 	mov.w	r0, #4294967295
 80086cc:	b01d      	add	sp, #116	; 0x74
 80086ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d2:	4b7b      	ldr	r3, [pc, #492]	; (80088c0 <_vfiprintf_r+0x244>)
 80086d4:	429d      	cmp	r5, r3
 80086d6:	d101      	bne.n	80086dc <_vfiprintf_r+0x60>
 80086d8:	68b5      	ldr	r5, [r6, #8]
 80086da:	e7df      	b.n	800869c <_vfiprintf_r+0x20>
 80086dc:	4b79      	ldr	r3, [pc, #484]	; (80088c4 <_vfiprintf_r+0x248>)
 80086de:	429d      	cmp	r5, r3
 80086e0:	bf08      	it	eq
 80086e2:	68f5      	ldreq	r5, [r6, #12]
 80086e4:	e7da      	b.n	800869c <_vfiprintf_r+0x20>
 80086e6:	89ab      	ldrh	r3, [r5, #12]
 80086e8:	0598      	lsls	r0, r3, #22
 80086ea:	d4ed      	bmi.n	80086c8 <_vfiprintf_r+0x4c>
 80086ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086ee:	f000 fb84 	bl	8008dfa <__retarget_lock_release_recursive>
 80086f2:	e7e9      	b.n	80086c8 <_vfiprintf_r+0x4c>
 80086f4:	2300      	movs	r3, #0
 80086f6:	9309      	str	r3, [sp, #36]	; 0x24
 80086f8:	2320      	movs	r3, #32
 80086fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008702:	2330      	movs	r3, #48	; 0x30
 8008704:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80088c8 <_vfiprintf_r+0x24c>
 8008708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800870c:	f04f 0901 	mov.w	r9, #1
 8008710:	4623      	mov	r3, r4
 8008712:	469a      	mov	sl, r3
 8008714:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008718:	b10a      	cbz	r2, 800871e <_vfiprintf_r+0xa2>
 800871a:	2a25      	cmp	r2, #37	; 0x25
 800871c:	d1f9      	bne.n	8008712 <_vfiprintf_r+0x96>
 800871e:	ebba 0b04 	subs.w	fp, sl, r4
 8008722:	d00b      	beq.n	800873c <_vfiprintf_r+0xc0>
 8008724:	465b      	mov	r3, fp
 8008726:	4622      	mov	r2, r4
 8008728:	4629      	mov	r1, r5
 800872a:	4630      	mov	r0, r6
 800872c:	f7ff ff93 	bl	8008656 <__sfputs_r>
 8008730:	3001      	adds	r0, #1
 8008732:	f000 80aa 	beq.w	800888a <_vfiprintf_r+0x20e>
 8008736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008738:	445a      	add	r2, fp
 800873a:	9209      	str	r2, [sp, #36]	; 0x24
 800873c:	f89a 3000 	ldrb.w	r3, [sl]
 8008740:	2b00      	cmp	r3, #0
 8008742:	f000 80a2 	beq.w	800888a <_vfiprintf_r+0x20e>
 8008746:	2300      	movs	r3, #0
 8008748:	f04f 32ff 	mov.w	r2, #4294967295
 800874c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008750:	f10a 0a01 	add.w	sl, sl, #1
 8008754:	9304      	str	r3, [sp, #16]
 8008756:	9307      	str	r3, [sp, #28]
 8008758:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800875c:	931a      	str	r3, [sp, #104]	; 0x68
 800875e:	4654      	mov	r4, sl
 8008760:	2205      	movs	r2, #5
 8008762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008766:	4858      	ldr	r0, [pc, #352]	; (80088c8 <_vfiprintf_r+0x24c>)
 8008768:	f7f7 fd12 	bl	8000190 <memchr>
 800876c:	9a04      	ldr	r2, [sp, #16]
 800876e:	b9d8      	cbnz	r0, 80087a8 <_vfiprintf_r+0x12c>
 8008770:	06d1      	lsls	r1, r2, #27
 8008772:	bf44      	itt	mi
 8008774:	2320      	movmi	r3, #32
 8008776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800877a:	0713      	lsls	r3, r2, #28
 800877c:	bf44      	itt	mi
 800877e:	232b      	movmi	r3, #43	; 0x2b
 8008780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008784:	f89a 3000 	ldrb.w	r3, [sl]
 8008788:	2b2a      	cmp	r3, #42	; 0x2a
 800878a:	d015      	beq.n	80087b8 <_vfiprintf_r+0x13c>
 800878c:	9a07      	ldr	r2, [sp, #28]
 800878e:	4654      	mov	r4, sl
 8008790:	2000      	movs	r0, #0
 8008792:	f04f 0c0a 	mov.w	ip, #10
 8008796:	4621      	mov	r1, r4
 8008798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800879c:	3b30      	subs	r3, #48	; 0x30
 800879e:	2b09      	cmp	r3, #9
 80087a0:	d94e      	bls.n	8008840 <_vfiprintf_r+0x1c4>
 80087a2:	b1b0      	cbz	r0, 80087d2 <_vfiprintf_r+0x156>
 80087a4:	9207      	str	r2, [sp, #28]
 80087a6:	e014      	b.n	80087d2 <_vfiprintf_r+0x156>
 80087a8:	eba0 0308 	sub.w	r3, r0, r8
 80087ac:	fa09 f303 	lsl.w	r3, r9, r3
 80087b0:	4313      	orrs	r3, r2
 80087b2:	9304      	str	r3, [sp, #16]
 80087b4:	46a2      	mov	sl, r4
 80087b6:	e7d2      	b.n	800875e <_vfiprintf_r+0xe2>
 80087b8:	9b03      	ldr	r3, [sp, #12]
 80087ba:	1d19      	adds	r1, r3, #4
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	9103      	str	r1, [sp, #12]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	bfbb      	ittet	lt
 80087c4:	425b      	neglt	r3, r3
 80087c6:	f042 0202 	orrlt.w	r2, r2, #2
 80087ca:	9307      	strge	r3, [sp, #28]
 80087cc:	9307      	strlt	r3, [sp, #28]
 80087ce:	bfb8      	it	lt
 80087d0:	9204      	strlt	r2, [sp, #16]
 80087d2:	7823      	ldrb	r3, [r4, #0]
 80087d4:	2b2e      	cmp	r3, #46	; 0x2e
 80087d6:	d10c      	bne.n	80087f2 <_vfiprintf_r+0x176>
 80087d8:	7863      	ldrb	r3, [r4, #1]
 80087da:	2b2a      	cmp	r3, #42	; 0x2a
 80087dc:	d135      	bne.n	800884a <_vfiprintf_r+0x1ce>
 80087de:	9b03      	ldr	r3, [sp, #12]
 80087e0:	1d1a      	adds	r2, r3, #4
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	9203      	str	r2, [sp, #12]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	bfb8      	it	lt
 80087ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80087ee:	3402      	adds	r4, #2
 80087f0:	9305      	str	r3, [sp, #20]
 80087f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80088d8 <_vfiprintf_r+0x25c>
 80087f6:	7821      	ldrb	r1, [r4, #0]
 80087f8:	2203      	movs	r2, #3
 80087fa:	4650      	mov	r0, sl
 80087fc:	f7f7 fcc8 	bl	8000190 <memchr>
 8008800:	b140      	cbz	r0, 8008814 <_vfiprintf_r+0x198>
 8008802:	2340      	movs	r3, #64	; 0x40
 8008804:	eba0 000a 	sub.w	r0, r0, sl
 8008808:	fa03 f000 	lsl.w	r0, r3, r0
 800880c:	9b04      	ldr	r3, [sp, #16]
 800880e:	4303      	orrs	r3, r0
 8008810:	3401      	adds	r4, #1
 8008812:	9304      	str	r3, [sp, #16]
 8008814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008818:	482c      	ldr	r0, [pc, #176]	; (80088cc <_vfiprintf_r+0x250>)
 800881a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800881e:	2206      	movs	r2, #6
 8008820:	f7f7 fcb6 	bl	8000190 <memchr>
 8008824:	2800      	cmp	r0, #0
 8008826:	d03f      	beq.n	80088a8 <_vfiprintf_r+0x22c>
 8008828:	4b29      	ldr	r3, [pc, #164]	; (80088d0 <_vfiprintf_r+0x254>)
 800882a:	bb1b      	cbnz	r3, 8008874 <_vfiprintf_r+0x1f8>
 800882c:	9b03      	ldr	r3, [sp, #12]
 800882e:	3307      	adds	r3, #7
 8008830:	f023 0307 	bic.w	r3, r3, #7
 8008834:	3308      	adds	r3, #8
 8008836:	9303      	str	r3, [sp, #12]
 8008838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800883a:	443b      	add	r3, r7
 800883c:	9309      	str	r3, [sp, #36]	; 0x24
 800883e:	e767      	b.n	8008710 <_vfiprintf_r+0x94>
 8008840:	fb0c 3202 	mla	r2, ip, r2, r3
 8008844:	460c      	mov	r4, r1
 8008846:	2001      	movs	r0, #1
 8008848:	e7a5      	b.n	8008796 <_vfiprintf_r+0x11a>
 800884a:	2300      	movs	r3, #0
 800884c:	3401      	adds	r4, #1
 800884e:	9305      	str	r3, [sp, #20]
 8008850:	4619      	mov	r1, r3
 8008852:	f04f 0c0a 	mov.w	ip, #10
 8008856:	4620      	mov	r0, r4
 8008858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800885c:	3a30      	subs	r2, #48	; 0x30
 800885e:	2a09      	cmp	r2, #9
 8008860:	d903      	bls.n	800886a <_vfiprintf_r+0x1ee>
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0c5      	beq.n	80087f2 <_vfiprintf_r+0x176>
 8008866:	9105      	str	r1, [sp, #20]
 8008868:	e7c3      	b.n	80087f2 <_vfiprintf_r+0x176>
 800886a:	fb0c 2101 	mla	r1, ip, r1, r2
 800886e:	4604      	mov	r4, r0
 8008870:	2301      	movs	r3, #1
 8008872:	e7f0      	b.n	8008856 <_vfiprintf_r+0x1da>
 8008874:	ab03      	add	r3, sp, #12
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	462a      	mov	r2, r5
 800887a:	4b16      	ldr	r3, [pc, #88]	; (80088d4 <_vfiprintf_r+0x258>)
 800887c:	a904      	add	r1, sp, #16
 800887e:	4630      	mov	r0, r6
 8008880:	f7fd fe24 	bl	80064cc <_printf_float>
 8008884:	4607      	mov	r7, r0
 8008886:	1c78      	adds	r0, r7, #1
 8008888:	d1d6      	bne.n	8008838 <_vfiprintf_r+0x1bc>
 800888a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800888c:	07d9      	lsls	r1, r3, #31
 800888e:	d405      	bmi.n	800889c <_vfiprintf_r+0x220>
 8008890:	89ab      	ldrh	r3, [r5, #12]
 8008892:	059a      	lsls	r2, r3, #22
 8008894:	d402      	bmi.n	800889c <_vfiprintf_r+0x220>
 8008896:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008898:	f000 faaf 	bl	8008dfa <__retarget_lock_release_recursive>
 800889c:	89ab      	ldrh	r3, [r5, #12]
 800889e:	065b      	lsls	r3, r3, #25
 80088a0:	f53f af12 	bmi.w	80086c8 <_vfiprintf_r+0x4c>
 80088a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088a6:	e711      	b.n	80086cc <_vfiprintf_r+0x50>
 80088a8:	ab03      	add	r3, sp, #12
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	462a      	mov	r2, r5
 80088ae:	4b09      	ldr	r3, [pc, #36]	; (80088d4 <_vfiprintf_r+0x258>)
 80088b0:	a904      	add	r1, sp, #16
 80088b2:	4630      	mov	r0, r6
 80088b4:	f7fe f8ae 	bl	8006a14 <_printf_i>
 80088b8:	e7e4      	b.n	8008884 <_vfiprintf_r+0x208>
 80088ba:	bf00      	nop
 80088bc:	0800957c 	.word	0x0800957c
 80088c0:	0800959c 	.word	0x0800959c
 80088c4:	0800955c 	.word	0x0800955c
 80088c8:	08009404 	.word	0x08009404
 80088cc:	0800940e 	.word	0x0800940e
 80088d0:	080064cd 	.word	0x080064cd
 80088d4:	08008657 	.word	0x08008657
 80088d8:	0800940a 	.word	0x0800940a

080088dc <__swbuf_r>:
 80088dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088de:	460e      	mov	r6, r1
 80088e0:	4614      	mov	r4, r2
 80088e2:	4605      	mov	r5, r0
 80088e4:	b118      	cbz	r0, 80088ee <__swbuf_r+0x12>
 80088e6:	6983      	ldr	r3, [r0, #24]
 80088e8:	b90b      	cbnz	r3, 80088ee <__swbuf_r+0x12>
 80088ea:	f000 f9e7 	bl	8008cbc <__sinit>
 80088ee:	4b21      	ldr	r3, [pc, #132]	; (8008974 <__swbuf_r+0x98>)
 80088f0:	429c      	cmp	r4, r3
 80088f2:	d12b      	bne.n	800894c <__swbuf_r+0x70>
 80088f4:	686c      	ldr	r4, [r5, #4]
 80088f6:	69a3      	ldr	r3, [r4, #24]
 80088f8:	60a3      	str	r3, [r4, #8]
 80088fa:	89a3      	ldrh	r3, [r4, #12]
 80088fc:	071a      	lsls	r2, r3, #28
 80088fe:	d52f      	bpl.n	8008960 <__swbuf_r+0x84>
 8008900:	6923      	ldr	r3, [r4, #16]
 8008902:	b36b      	cbz	r3, 8008960 <__swbuf_r+0x84>
 8008904:	6923      	ldr	r3, [r4, #16]
 8008906:	6820      	ldr	r0, [r4, #0]
 8008908:	1ac0      	subs	r0, r0, r3
 800890a:	6963      	ldr	r3, [r4, #20]
 800890c:	b2f6      	uxtb	r6, r6
 800890e:	4283      	cmp	r3, r0
 8008910:	4637      	mov	r7, r6
 8008912:	dc04      	bgt.n	800891e <__swbuf_r+0x42>
 8008914:	4621      	mov	r1, r4
 8008916:	4628      	mov	r0, r5
 8008918:	f000 f93c 	bl	8008b94 <_fflush_r>
 800891c:	bb30      	cbnz	r0, 800896c <__swbuf_r+0x90>
 800891e:	68a3      	ldr	r3, [r4, #8]
 8008920:	3b01      	subs	r3, #1
 8008922:	60a3      	str	r3, [r4, #8]
 8008924:	6823      	ldr	r3, [r4, #0]
 8008926:	1c5a      	adds	r2, r3, #1
 8008928:	6022      	str	r2, [r4, #0]
 800892a:	701e      	strb	r6, [r3, #0]
 800892c:	6963      	ldr	r3, [r4, #20]
 800892e:	3001      	adds	r0, #1
 8008930:	4283      	cmp	r3, r0
 8008932:	d004      	beq.n	800893e <__swbuf_r+0x62>
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	07db      	lsls	r3, r3, #31
 8008938:	d506      	bpl.n	8008948 <__swbuf_r+0x6c>
 800893a:	2e0a      	cmp	r6, #10
 800893c:	d104      	bne.n	8008948 <__swbuf_r+0x6c>
 800893e:	4621      	mov	r1, r4
 8008940:	4628      	mov	r0, r5
 8008942:	f000 f927 	bl	8008b94 <_fflush_r>
 8008946:	b988      	cbnz	r0, 800896c <__swbuf_r+0x90>
 8008948:	4638      	mov	r0, r7
 800894a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800894c:	4b0a      	ldr	r3, [pc, #40]	; (8008978 <__swbuf_r+0x9c>)
 800894e:	429c      	cmp	r4, r3
 8008950:	d101      	bne.n	8008956 <__swbuf_r+0x7a>
 8008952:	68ac      	ldr	r4, [r5, #8]
 8008954:	e7cf      	b.n	80088f6 <__swbuf_r+0x1a>
 8008956:	4b09      	ldr	r3, [pc, #36]	; (800897c <__swbuf_r+0xa0>)
 8008958:	429c      	cmp	r4, r3
 800895a:	bf08      	it	eq
 800895c:	68ec      	ldreq	r4, [r5, #12]
 800895e:	e7ca      	b.n	80088f6 <__swbuf_r+0x1a>
 8008960:	4621      	mov	r1, r4
 8008962:	4628      	mov	r0, r5
 8008964:	f000 f81a 	bl	800899c <__swsetup_r>
 8008968:	2800      	cmp	r0, #0
 800896a:	d0cb      	beq.n	8008904 <__swbuf_r+0x28>
 800896c:	f04f 37ff 	mov.w	r7, #4294967295
 8008970:	e7ea      	b.n	8008948 <__swbuf_r+0x6c>
 8008972:	bf00      	nop
 8008974:	0800957c 	.word	0x0800957c
 8008978:	0800959c 	.word	0x0800959c
 800897c:	0800955c 	.word	0x0800955c

08008980 <__ascii_wctomb>:
 8008980:	b149      	cbz	r1, 8008996 <__ascii_wctomb+0x16>
 8008982:	2aff      	cmp	r2, #255	; 0xff
 8008984:	bf85      	ittet	hi
 8008986:	238a      	movhi	r3, #138	; 0x8a
 8008988:	6003      	strhi	r3, [r0, #0]
 800898a:	700a      	strbls	r2, [r1, #0]
 800898c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008990:	bf98      	it	ls
 8008992:	2001      	movls	r0, #1
 8008994:	4770      	bx	lr
 8008996:	4608      	mov	r0, r1
 8008998:	4770      	bx	lr
	...

0800899c <__swsetup_r>:
 800899c:	4b32      	ldr	r3, [pc, #200]	; (8008a68 <__swsetup_r+0xcc>)
 800899e:	b570      	push	{r4, r5, r6, lr}
 80089a0:	681d      	ldr	r5, [r3, #0]
 80089a2:	4606      	mov	r6, r0
 80089a4:	460c      	mov	r4, r1
 80089a6:	b125      	cbz	r5, 80089b2 <__swsetup_r+0x16>
 80089a8:	69ab      	ldr	r3, [r5, #24]
 80089aa:	b913      	cbnz	r3, 80089b2 <__swsetup_r+0x16>
 80089ac:	4628      	mov	r0, r5
 80089ae:	f000 f985 	bl	8008cbc <__sinit>
 80089b2:	4b2e      	ldr	r3, [pc, #184]	; (8008a6c <__swsetup_r+0xd0>)
 80089b4:	429c      	cmp	r4, r3
 80089b6:	d10f      	bne.n	80089d8 <__swsetup_r+0x3c>
 80089b8:	686c      	ldr	r4, [r5, #4]
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089c0:	0719      	lsls	r1, r3, #28
 80089c2:	d42c      	bmi.n	8008a1e <__swsetup_r+0x82>
 80089c4:	06dd      	lsls	r5, r3, #27
 80089c6:	d411      	bmi.n	80089ec <__swsetup_r+0x50>
 80089c8:	2309      	movs	r3, #9
 80089ca:	6033      	str	r3, [r6, #0]
 80089cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80089d0:	81a3      	strh	r3, [r4, #12]
 80089d2:	f04f 30ff 	mov.w	r0, #4294967295
 80089d6:	e03e      	b.n	8008a56 <__swsetup_r+0xba>
 80089d8:	4b25      	ldr	r3, [pc, #148]	; (8008a70 <__swsetup_r+0xd4>)
 80089da:	429c      	cmp	r4, r3
 80089dc:	d101      	bne.n	80089e2 <__swsetup_r+0x46>
 80089de:	68ac      	ldr	r4, [r5, #8]
 80089e0:	e7eb      	b.n	80089ba <__swsetup_r+0x1e>
 80089e2:	4b24      	ldr	r3, [pc, #144]	; (8008a74 <__swsetup_r+0xd8>)
 80089e4:	429c      	cmp	r4, r3
 80089e6:	bf08      	it	eq
 80089e8:	68ec      	ldreq	r4, [r5, #12]
 80089ea:	e7e6      	b.n	80089ba <__swsetup_r+0x1e>
 80089ec:	0758      	lsls	r0, r3, #29
 80089ee:	d512      	bpl.n	8008a16 <__swsetup_r+0x7a>
 80089f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089f2:	b141      	cbz	r1, 8008a06 <__swsetup_r+0x6a>
 80089f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089f8:	4299      	cmp	r1, r3
 80089fa:	d002      	beq.n	8008a02 <__swsetup_r+0x66>
 80089fc:	4630      	mov	r0, r6
 80089fe:	f7ff fb6f 	bl	80080e0 <_free_r>
 8008a02:	2300      	movs	r3, #0
 8008a04:	6363      	str	r3, [r4, #52]	; 0x34
 8008a06:	89a3      	ldrh	r3, [r4, #12]
 8008a08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a0c:	81a3      	strh	r3, [r4, #12]
 8008a0e:	2300      	movs	r3, #0
 8008a10:	6063      	str	r3, [r4, #4]
 8008a12:	6923      	ldr	r3, [r4, #16]
 8008a14:	6023      	str	r3, [r4, #0]
 8008a16:	89a3      	ldrh	r3, [r4, #12]
 8008a18:	f043 0308 	orr.w	r3, r3, #8
 8008a1c:	81a3      	strh	r3, [r4, #12]
 8008a1e:	6923      	ldr	r3, [r4, #16]
 8008a20:	b94b      	cbnz	r3, 8008a36 <__swsetup_r+0x9a>
 8008a22:	89a3      	ldrh	r3, [r4, #12]
 8008a24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a2c:	d003      	beq.n	8008a36 <__swsetup_r+0x9a>
 8008a2e:	4621      	mov	r1, r4
 8008a30:	4630      	mov	r0, r6
 8008a32:	f000 fa07 	bl	8008e44 <__smakebuf_r>
 8008a36:	89a0      	ldrh	r0, [r4, #12]
 8008a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a3c:	f010 0301 	ands.w	r3, r0, #1
 8008a40:	d00a      	beq.n	8008a58 <__swsetup_r+0xbc>
 8008a42:	2300      	movs	r3, #0
 8008a44:	60a3      	str	r3, [r4, #8]
 8008a46:	6963      	ldr	r3, [r4, #20]
 8008a48:	425b      	negs	r3, r3
 8008a4a:	61a3      	str	r3, [r4, #24]
 8008a4c:	6923      	ldr	r3, [r4, #16]
 8008a4e:	b943      	cbnz	r3, 8008a62 <__swsetup_r+0xc6>
 8008a50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008a54:	d1ba      	bne.n	80089cc <__swsetup_r+0x30>
 8008a56:	bd70      	pop	{r4, r5, r6, pc}
 8008a58:	0781      	lsls	r1, r0, #30
 8008a5a:	bf58      	it	pl
 8008a5c:	6963      	ldrpl	r3, [r4, #20]
 8008a5e:	60a3      	str	r3, [r4, #8]
 8008a60:	e7f4      	b.n	8008a4c <__swsetup_r+0xb0>
 8008a62:	2000      	movs	r0, #0
 8008a64:	e7f7      	b.n	8008a56 <__swsetup_r+0xba>
 8008a66:	bf00      	nop
 8008a68:	20000010 	.word	0x20000010
 8008a6c:	0800957c 	.word	0x0800957c
 8008a70:	0800959c 	.word	0x0800959c
 8008a74:	0800955c 	.word	0x0800955c

08008a78 <abort>:
 8008a78:	b508      	push	{r3, lr}
 8008a7a:	2006      	movs	r0, #6
 8008a7c:	f000 fa52 	bl	8008f24 <raise>
 8008a80:	2001      	movs	r0, #1
 8008a82:	f7f9 f891 	bl	8001ba8 <_exit>
	...

08008a88 <__sflush_r>:
 8008a88:	898a      	ldrh	r2, [r1, #12]
 8008a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a8e:	4605      	mov	r5, r0
 8008a90:	0710      	lsls	r0, r2, #28
 8008a92:	460c      	mov	r4, r1
 8008a94:	d458      	bmi.n	8008b48 <__sflush_r+0xc0>
 8008a96:	684b      	ldr	r3, [r1, #4]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	dc05      	bgt.n	8008aa8 <__sflush_r+0x20>
 8008a9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	dc02      	bgt.n	8008aa8 <__sflush_r+0x20>
 8008aa2:	2000      	movs	r0, #0
 8008aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008aaa:	2e00      	cmp	r6, #0
 8008aac:	d0f9      	beq.n	8008aa2 <__sflush_r+0x1a>
 8008aae:	2300      	movs	r3, #0
 8008ab0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ab4:	682f      	ldr	r7, [r5, #0]
 8008ab6:	602b      	str	r3, [r5, #0]
 8008ab8:	d032      	beq.n	8008b20 <__sflush_r+0x98>
 8008aba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008abc:	89a3      	ldrh	r3, [r4, #12]
 8008abe:	075a      	lsls	r2, r3, #29
 8008ac0:	d505      	bpl.n	8008ace <__sflush_r+0x46>
 8008ac2:	6863      	ldr	r3, [r4, #4]
 8008ac4:	1ac0      	subs	r0, r0, r3
 8008ac6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ac8:	b10b      	cbz	r3, 8008ace <__sflush_r+0x46>
 8008aca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008acc:	1ac0      	subs	r0, r0, r3
 8008ace:	2300      	movs	r3, #0
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ad4:	6a21      	ldr	r1, [r4, #32]
 8008ad6:	4628      	mov	r0, r5
 8008ad8:	47b0      	blx	r6
 8008ada:	1c43      	adds	r3, r0, #1
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	d106      	bne.n	8008aee <__sflush_r+0x66>
 8008ae0:	6829      	ldr	r1, [r5, #0]
 8008ae2:	291d      	cmp	r1, #29
 8008ae4:	d82c      	bhi.n	8008b40 <__sflush_r+0xb8>
 8008ae6:	4a2a      	ldr	r2, [pc, #168]	; (8008b90 <__sflush_r+0x108>)
 8008ae8:	40ca      	lsrs	r2, r1
 8008aea:	07d6      	lsls	r6, r2, #31
 8008aec:	d528      	bpl.n	8008b40 <__sflush_r+0xb8>
 8008aee:	2200      	movs	r2, #0
 8008af0:	6062      	str	r2, [r4, #4]
 8008af2:	04d9      	lsls	r1, r3, #19
 8008af4:	6922      	ldr	r2, [r4, #16]
 8008af6:	6022      	str	r2, [r4, #0]
 8008af8:	d504      	bpl.n	8008b04 <__sflush_r+0x7c>
 8008afa:	1c42      	adds	r2, r0, #1
 8008afc:	d101      	bne.n	8008b02 <__sflush_r+0x7a>
 8008afe:	682b      	ldr	r3, [r5, #0]
 8008b00:	b903      	cbnz	r3, 8008b04 <__sflush_r+0x7c>
 8008b02:	6560      	str	r0, [r4, #84]	; 0x54
 8008b04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b06:	602f      	str	r7, [r5, #0]
 8008b08:	2900      	cmp	r1, #0
 8008b0a:	d0ca      	beq.n	8008aa2 <__sflush_r+0x1a>
 8008b0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b10:	4299      	cmp	r1, r3
 8008b12:	d002      	beq.n	8008b1a <__sflush_r+0x92>
 8008b14:	4628      	mov	r0, r5
 8008b16:	f7ff fae3 	bl	80080e0 <_free_r>
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	6360      	str	r0, [r4, #52]	; 0x34
 8008b1e:	e7c1      	b.n	8008aa4 <__sflush_r+0x1c>
 8008b20:	6a21      	ldr	r1, [r4, #32]
 8008b22:	2301      	movs	r3, #1
 8008b24:	4628      	mov	r0, r5
 8008b26:	47b0      	blx	r6
 8008b28:	1c41      	adds	r1, r0, #1
 8008b2a:	d1c7      	bne.n	8008abc <__sflush_r+0x34>
 8008b2c:	682b      	ldr	r3, [r5, #0]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0c4      	beq.n	8008abc <__sflush_r+0x34>
 8008b32:	2b1d      	cmp	r3, #29
 8008b34:	d001      	beq.n	8008b3a <__sflush_r+0xb2>
 8008b36:	2b16      	cmp	r3, #22
 8008b38:	d101      	bne.n	8008b3e <__sflush_r+0xb6>
 8008b3a:	602f      	str	r7, [r5, #0]
 8008b3c:	e7b1      	b.n	8008aa2 <__sflush_r+0x1a>
 8008b3e:	89a3      	ldrh	r3, [r4, #12]
 8008b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b44:	81a3      	strh	r3, [r4, #12]
 8008b46:	e7ad      	b.n	8008aa4 <__sflush_r+0x1c>
 8008b48:	690f      	ldr	r7, [r1, #16]
 8008b4a:	2f00      	cmp	r7, #0
 8008b4c:	d0a9      	beq.n	8008aa2 <__sflush_r+0x1a>
 8008b4e:	0793      	lsls	r3, r2, #30
 8008b50:	680e      	ldr	r6, [r1, #0]
 8008b52:	bf08      	it	eq
 8008b54:	694b      	ldreq	r3, [r1, #20]
 8008b56:	600f      	str	r7, [r1, #0]
 8008b58:	bf18      	it	ne
 8008b5a:	2300      	movne	r3, #0
 8008b5c:	eba6 0807 	sub.w	r8, r6, r7
 8008b60:	608b      	str	r3, [r1, #8]
 8008b62:	f1b8 0f00 	cmp.w	r8, #0
 8008b66:	dd9c      	ble.n	8008aa2 <__sflush_r+0x1a>
 8008b68:	6a21      	ldr	r1, [r4, #32]
 8008b6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008b6c:	4643      	mov	r3, r8
 8008b6e:	463a      	mov	r2, r7
 8008b70:	4628      	mov	r0, r5
 8008b72:	47b0      	blx	r6
 8008b74:	2800      	cmp	r0, #0
 8008b76:	dc06      	bgt.n	8008b86 <__sflush_r+0xfe>
 8008b78:	89a3      	ldrh	r3, [r4, #12]
 8008b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b7e:	81a3      	strh	r3, [r4, #12]
 8008b80:	f04f 30ff 	mov.w	r0, #4294967295
 8008b84:	e78e      	b.n	8008aa4 <__sflush_r+0x1c>
 8008b86:	4407      	add	r7, r0
 8008b88:	eba8 0800 	sub.w	r8, r8, r0
 8008b8c:	e7e9      	b.n	8008b62 <__sflush_r+0xda>
 8008b8e:	bf00      	nop
 8008b90:	20400001 	.word	0x20400001

08008b94 <_fflush_r>:
 8008b94:	b538      	push	{r3, r4, r5, lr}
 8008b96:	690b      	ldr	r3, [r1, #16]
 8008b98:	4605      	mov	r5, r0
 8008b9a:	460c      	mov	r4, r1
 8008b9c:	b913      	cbnz	r3, 8008ba4 <_fflush_r+0x10>
 8008b9e:	2500      	movs	r5, #0
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	bd38      	pop	{r3, r4, r5, pc}
 8008ba4:	b118      	cbz	r0, 8008bae <_fflush_r+0x1a>
 8008ba6:	6983      	ldr	r3, [r0, #24]
 8008ba8:	b90b      	cbnz	r3, 8008bae <_fflush_r+0x1a>
 8008baa:	f000 f887 	bl	8008cbc <__sinit>
 8008bae:	4b14      	ldr	r3, [pc, #80]	; (8008c00 <_fflush_r+0x6c>)
 8008bb0:	429c      	cmp	r4, r3
 8008bb2:	d11b      	bne.n	8008bec <_fflush_r+0x58>
 8008bb4:	686c      	ldr	r4, [r5, #4]
 8008bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d0ef      	beq.n	8008b9e <_fflush_r+0xa>
 8008bbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008bc0:	07d0      	lsls	r0, r2, #31
 8008bc2:	d404      	bmi.n	8008bce <_fflush_r+0x3a>
 8008bc4:	0599      	lsls	r1, r3, #22
 8008bc6:	d402      	bmi.n	8008bce <_fflush_r+0x3a>
 8008bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008bca:	f000 f915 	bl	8008df8 <__retarget_lock_acquire_recursive>
 8008bce:	4628      	mov	r0, r5
 8008bd0:	4621      	mov	r1, r4
 8008bd2:	f7ff ff59 	bl	8008a88 <__sflush_r>
 8008bd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008bd8:	07da      	lsls	r2, r3, #31
 8008bda:	4605      	mov	r5, r0
 8008bdc:	d4e0      	bmi.n	8008ba0 <_fflush_r+0xc>
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	059b      	lsls	r3, r3, #22
 8008be2:	d4dd      	bmi.n	8008ba0 <_fflush_r+0xc>
 8008be4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008be6:	f000 f908 	bl	8008dfa <__retarget_lock_release_recursive>
 8008bea:	e7d9      	b.n	8008ba0 <_fflush_r+0xc>
 8008bec:	4b05      	ldr	r3, [pc, #20]	; (8008c04 <_fflush_r+0x70>)
 8008bee:	429c      	cmp	r4, r3
 8008bf0:	d101      	bne.n	8008bf6 <_fflush_r+0x62>
 8008bf2:	68ac      	ldr	r4, [r5, #8]
 8008bf4:	e7df      	b.n	8008bb6 <_fflush_r+0x22>
 8008bf6:	4b04      	ldr	r3, [pc, #16]	; (8008c08 <_fflush_r+0x74>)
 8008bf8:	429c      	cmp	r4, r3
 8008bfa:	bf08      	it	eq
 8008bfc:	68ec      	ldreq	r4, [r5, #12]
 8008bfe:	e7da      	b.n	8008bb6 <_fflush_r+0x22>
 8008c00:	0800957c 	.word	0x0800957c
 8008c04:	0800959c 	.word	0x0800959c
 8008c08:	0800955c 	.word	0x0800955c

08008c0c <std>:
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	b510      	push	{r4, lr}
 8008c10:	4604      	mov	r4, r0
 8008c12:	e9c0 3300 	strd	r3, r3, [r0]
 8008c16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c1a:	6083      	str	r3, [r0, #8]
 8008c1c:	8181      	strh	r1, [r0, #12]
 8008c1e:	6643      	str	r3, [r0, #100]	; 0x64
 8008c20:	81c2      	strh	r2, [r0, #14]
 8008c22:	6183      	str	r3, [r0, #24]
 8008c24:	4619      	mov	r1, r3
 8008c26:	2208      	movs	r2, #8
 8008c28:	305c      	adds	r0, #92	; 0x5c
 8008c2a:	f7fd fba7 	bl	800637c <memset>
 8008c2e:	4b05      	ldr	r3, [pc, #20]	; (8008c44 <std+0x38>)
 8008c30:	6263      	str	r3, [r4, #36]	; 0x24
 8008c32:	4b05      	ldr	r3, [pc, #20]	; (8008c48 <std+0x3c>)
 8008c34:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c36:	4b05      	ldr	r3, [pc, #20]	; (8008c4c <std+0x40>)
 8008c38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c3a:	4b05      	ldr	r3, [pc, #20]	; (8008c50 <std+0x44>)
 8008c3c:	6224      	str	r4, [r4, #32]
 8008c3e:	6323      	str	r3, [r4, #48]	; 0x30
 8008c40:	bd10      	pop	{r4, pc}
 8008c42:	bf00      	nop
 8008c44:	08008f5d 	.word	0x08008f5d
 8008c48:	08008f7f 	.word	0x08008f7f
 8008c4c:	08008fb7 	.word	0x08008fb7
 8008c50:	08008fdb 	.word	0x08008fdb

08008c54 <_cleanup_r>:
 8008c54:	4901      	ldr	r1, [pc, #4]	; (8008c5c <_cleanup_r+0x8>)
 8008c56:	f000 b8af 	b.w	8008db8 <_fwalk_reent>
 8008c5a:	bf00      	nop
 8008c5c:	08008b95 	.word	0x08008b95

08008c60 <__sfmoreglue>:
 8008c60:	b570      	push	{r4, r5, r6, lr}
 8008c62:	1e4a      	subs	r2, r1, #1
 8008c64:	2568      	movs	r5, #104	; 0x68
 8008c66:	4355      	muls	r5, r2
 8008c68:	460e      	mov	r6, r1
 8008c6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008c6e:	f7ff fa87 	bl	8008180 <_malloc_r>
 8008c72:	4604      	mov	r4, r0
 8008c74:	b140      	cbz	r0, 8008c88 <__sfmoreglue+0x28>
 8008c76:	2100      	movs	r1, #0
 8008c78:	e9c0 1600 	strd	r1, r6, [r0]
 8008c7c:	300c      	adds	r0, #12
 8008c7e:	60a0      	str	r0, [r4, #8]
 8008c80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008c84:	f7fd fb7a 	bl	800637c <memset>
 8008c88:	4620      	mov	r0, r4
 8008c8a:	bd70      	pop	{r4, r5, r6, pc}

08008c8c <__sfp_lock_acquire>:
 8008c8c:	4801      	ldr	r0, [pc, #4]	; (8008c94 <__sfp_lock_acquire+0x8>)
 8008c8e:	f000 b8b3 	b.w	8008df8 <__retarget_lock_acquire_recursive>
 8008c92:	bf00      	nop
 8008c94:	20002424 	.word	0x20002424

08008c98 <__sfp_lock_release>:
 8008c98:	4801      	ldr	r0, [pc, #4]	; (8008ca0 <__sfp_lock_release+0x8>)
 8008c9a:	f000 b8ae 	b.w	8008dfa <__retarget_lock_release_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	20002424 	.word	0x20002424

08008ca4 <__sinit_lock_acquire>:
 8008ca4:	4801      	ldr	r0, [pc, #4]	; (8008cac <__sinit_lock_acquire+0x8>)
 8008ca6:	f000 b8a7 	b.w	8008df8 <__retarget_lock_acquire_recursive>
 8008caa:	bf00      	nop
 8008cac:	2000241f 	.word	0x2000241f

08008cb0 <__sinit_lock_release>:
 8008cb0:	4801      	ldr	r0, [pc, #4]	; (8008cb8 <__sinit_lock_release+0x8>)
 8008cb2:	f000 b8a2 	b.w	8008dfa <__retarget_lock_release_recursive>
 8008cb6:	bf00      	nop
 8008cb8:	2000241f 	.word	0x2000241f

08008cbc <__sinit>:
 8008cbc:	b510      	push	{r4, lr}
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	f7ff fff0 	bl	8008ca4 <__sinit_lock_acquire>
 8008cc4:	69a3      	ldr	r3, [r4, #24]
 8008cc6:	b11b      	cbz	r3, 8008cd0 <__sinit+0x14>
 8008cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ccc:	f7ff bff0 	b.w	8008cb0 <__sinit_lock_release>
 8008cd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008cd4:	6523      	str	r3, [r4, #80]	; 0x50
 8008cd6:	4b13      	ldr	r3, [pc, #76]	; (8008d24 <__sinit+0x68>)
 8008cd8:	4a13      	ldr	r2, [pc, #76]	; (8008d28 <__sinit+0x6c>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	62a2      	str	r2, [r4, #40]	; 0x28
 8008cde:	42a3      	cmp	r3, r4
 8008ce0:	bf04      	itt	eq
 8008ce2:	2301      	moveq	r3, #1
 8008ce4:	61a3      	streq	r3, [r4, #24]
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f000 f820 	bl	8008d2c <__sfp>
 8008cec:	6060      	str	r0, [r4, #4]
 8008cee:	4620      	mov	r0, r4
 8008cf0:	f000 f81c 	bl	8008d2c <__sfp>
 8008cf4:	60a0      	str	r0, [r4, #8]
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	f000 f818 	bl	8008d2c <__sfp>
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	60e0      	str	r0, [r4, #12]
 8008d00:	2104      	movs	r1, #4
 8008d02:	6860      	ldr	r0, [r4, #4]
 8008d04:	f7ff ff82 	bl	8008c0c <std>
 8008d08:	68a0      	ldr	r0, [r4, #8]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	2109      	movs	r1, #9
 8008d0e:	f7ff ff7d 	bl	8008c0c <std>
 8008d12:	68e0      	ldr	r0, [r4, #12]
 8008d14:	2202      	movs	r2, #2
 8008d16:	2112      	movs	r1, #18
 8008d18:	f7ff ff78 	bl	8008c0c <std>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	61a3      	str	r3, [r4, #24]
 8008d20:	e7d2      	b.n	8008cc8 <__sinit+0xc>
 8008d22:	bf00      	nop
 8008d24:	080091d8 	.word	0x080091d8
 8008d28:	08008c55 	.word	0x08008c55

08008d2c <__sfp>:
 8008d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2e:	4607      	mov	r7, r0
 8008d30:	f7ff ffac 	bl	8008c8c <__sfp_lock_acquire>
 8008d34:	4b1e      	ldr	r3, [pc, #120]	; (8008db0 <__sfp+0x84>)
 8008d36:	681e      	ldr	r6, [r3, #0]
 8008d38:	69b3      	ldr	r3, [r6, #24]
 8008d3a:	b913      	cbnz	r3, 8008d42 <__sfp+0x16>
 8008d3c:	4630      	mov	r0, r6
 8008d3e:	f7ff ffbd 	bl	8008cbc <__sinit>
 8008d42:	3648      	adds	r6, #72	; 0x48
 8008d44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d48:	3b01      	subs	r3, #1
 8008d4a:	d503      	bpl.n	8008d54 <__sfp+0x28>
 8008d4c:	6833      	ldr	r3, [r6, #0]
 8008d4e:	b30b      	cbz	r3, 8008d94 <__sfp+0x68>
 8008d50:	6836      	ldr	r6, [r6, #0]
 8008d52:	e7f7      	b.n	8008d44 <__sfp+0x18>
 8008d54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d58:	b9d5      	cbnz	r5, 8008d90 <__sfp+0x64>
 8008d5a:	4b16      	ldr	r3, [pc, #88]	; (8008db4 <__sfp+0x88>)
 8008d5c:	60e3      	str	r3, [r4, #12]
 8008d5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008d62:	6665      	str	r5, [r4, #100]	; 0x64
 8008d64:	f000 f847 	bl	8008df6 <__retarget_lock_init_recursive>
 8008d68:	f7ff ff96 	bl	8008c98 <__sfp_lock_release>
 8008d6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008d70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008d74:	6025      	str	r5, [r4, #0]
 8008d76:	61a5      	str	r5, [r4, #24]
 8008d78:	2208      	movs	r2, #8
 8008d7a:	4629      	mov	r1, r5
 8008d7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008d80:	f7fd fafc 	bl	800637c <memset>
 8008d84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008d88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008d8c:	4620      	mov	r0, r4
 8008d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d90:	3468      	adds	r4, #104	; 0x68
 8008d92:	e7d9      	b.n	8008d48 <__sfp+0x1c>
 8008d94:	2104      	movs	r1, #4
 8008d96:	4638      	mov	r0, r7
 8008d98:	f7ff ff62 	bl	8008c60 <__sfmoreglue>
 8008d9c:	4604      	mov	r4, r0
 8008d9e:	6030      	str	r0, [r6, #0]
 8008da0:	2800      	cmp	r0, #0
 8008da2:	d1d5      	bne.n	8008d50 <__sfp+0x24>
 8008da4:	f7ff ff78 	bl	8008c98 <__sfp_lock_release>
 8008da8:	230c      	movs	r3, #12
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	e7ee      	b.n	8008d8c <__sfp+0x60>
 8008dae:	bf00      	nop
 8008db0:	080091d8 	.word	0x080091d8
 8008db4:	ffff0001 	.word	0xffff0001

08008db8 <_fwalk_reent>:
 8008db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dbc:	4606      	mov	r6, r0
 8008dbe:	4688      	mov	r8, r1
 8008dc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008dc4:	2700      	movs	r7, #0
 8008dc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008dca:	f1b9 0901 	subs.w	r9, r9, #1
 8008dce:	d505      	bpl.n	8008ddc <_fwalk_reent+0x24>
 8008dd0:	6824      	ldr	r4, [r4, #0]
 8008dd2:	2c00      	cmp	r4, #0
 8008dd4:	d1f7      	bne.n	8008dc6 <_fwalk_reent+0xe>
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ddc:	89ab      	ldrh	r3, [r5, #12]
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d907      	bls.n	8008df2 <_fwalk_reent+0x3a>
 8008de2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008de6:	3301      	adds	r3, #1
 8008de8:	d003      	beq.n	8008df2 <_fwalk_reent+0x3a>
 8008dea:	4629      	mov	r1, r5
 8008dec:	4630      	mov	r0, r6
 8008dee:	47c0      	blx	r8
 8008df0:	4307      	orrs	r7, r0
 8008df2:	3568      	adds	r5, #104	; 0x68
 8008df4:	e7e9      	b.n	8008dca <_fwalk_reent+0x12>

08008df6 <__retarget_lock_init_recursive>:
 8008df6:	4770      	bx	lr

08008df8 <__retarget_lock_acquire_recursive>:
 8008df8:	4770      	bx	lr

08008dfa <__retarget_lock_release_recursive>:
 8008dfa:	4770      	bx	lr

08008dfc <__swhatbuf_r>:
 8008dfc:	b570      	push	{r4, r5, r6, lr}
 8008dfe:	460e      	mov	r6, r1
 8008e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e04:	2900      	cmp	r1, #0
 8008e06:	b096      	sub	sp, #88	; 0x58
 8008e08:	4614      	mov	r4, r2
 8008e0a:	461d      	mov	r5, r3
 8008e0c:	da07      	bge.n	8008e1e <__swhatbuf_r+0x22>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	602b      	str	r3, [r5, #0]
 8008e12:	89b3      	ldrh	r3, [r6, #12]
 8008e14:	061a      	lsls	r2, r3, #24
 8008e16:	d410      	bmi.n	8008e3a <__swhatbuf_r+0x3e>
 8008e18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e1c:	e00e      	b.n	8008e3c <__swhatbuf_r+0x40>
 8008e1e:	466a      	mov	r2, sp
 8008e20:	f000 f902 	bl	8009028 <_fstat_r>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	dbf2      	blt.n	8008e0e <__swhatbuf_r+0x12>
 8008e28:	9a01      	ldr	r2, [sp, #4]
 8008e2a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008e2e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008e32:	425a      	negs	r2, r3
 8008e34:	415a      	adcs	r2, r3
 8008e36:	602a      	str	r2, [r5, #0]
 8008e38:	e7ee      	b.n	8008e18 <__swhatbuf_r+0x1c>
 8008e3a:	2340      	movs	r3, #64	; 0x40
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	6023      	str	r3, [r4, #0]
 8008e40:	b016      	add	sp, #88	; 0x58
 8008e42:	bd70      	pop	{r4, r5, r6, pc}

08008e44 <__smakebuf_r>:
 8008e44:	898b      	ldrh	r3, [r1, #12]
 8008e46:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008e48:	079d      	lsls	r5, r3, #30
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	d507      	bpl.n	8008e60 <__smakebuf_r+0x1c>
 8008e50:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	6123      	str	r3, [r4, #16]
 8008e58:	2301      	movs	r3, #1
 8008e5a:	6163      	str	r3, [r4, #20]
 8008e5c:	b002      	add	sp, #8
 8008e5e:	bd70      	pop	{r4, r5, r6, pc}
 8008e60:	ab01      	add	r3, sp, #4
 8008e62:	466a      	mov	r2, sp
 8008e64:	f7ff ffca 	bl	8008dfc <__swhatbuf_r>
 8008e68:	9900      	ldr	r1, [sp, #0]
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	f7ff f987 	bl	8008180 <_malloc_r>
 8008e72:	b948      	cbnz	r0, 8008e88 <__smakebuf_r+0x44>
 8008e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e78:	059a      	lsls	r2, r3, #22
 8008e7a:	d4ef      	bmi.n	8008e5c <__smakebuf_r+0x18>
 8008e7c:	f023 0303 	bic.w	r3, r3, #3
 8008e80:	f043 0302 	orr.w	r3, r3, #2
 8008e84:	81a3      	strh	r3, [r4, #12]
 8008e86:	e7e3      	b.n	8008e50 <__smakebuf_r+0xc>
 8008e88:	4b0d      	ldr	r3, [pc, #52]	; (8008ec0 <__smakebuf_r+0x7c>)
 8008e8a:	62b3      	str	r3, [r6, #40]	; 0x28
 8008e8c:	89a3      	ldrh	r3, [r4, #12]
 8008e8e:	6020      	str	r0, [r4, #0]
 8008e90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008e94:	81a3      	strh	r3, [r4, #12]
 8008e96:	9b00      	ldr	r3, [sp, #0]
 8008e98:	6163      	str	r3, [r4, #20]
 8008e9a:	9b01      	ldr	r3, [sp, #4]
 8008e9c:	6120      	str	r0, [r4, #16]
 8008e9e:	b15b      	cbz	r3, 8008eb8 <__smakebuf_r+0x74>
 8008ea0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea4:	4630      	mov	r0, r6
 8008ea6:	f000 f8d1 	bl	800904c <_isatty_r>
 8008eaa:	b128      	cbz	r0, 8008eb8 <__smakebuf_r+0x74>
 8008eac:	89a3      	ldrh	r3, [r4, #12]
 8008eae:	f023 0303 	bic.w	r3, r3, #3
 8008eb2:	f043 0301 	orr.w	r3, r3, #1
 8008eb6:	81a3      	strh	r3, [r4, #12]
 8008eb8:	89a0      	ldrh	r0, [r4, #12]
 8008eba:	4305      	orrs	r5, r0
 8008ebc:	81a5      	strh	r5, [r4, #12]
 8008ebe:	e7cd      	b.n	8008e5c <__smakebuf_r+0x18>
 8008ec0:	08008c55 	.word	0x08008c55

08008ec4 <_malloc_usable_size_r>:
 8008ec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ec8:	1f18      	subs	r0, r3, #4
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	bfbc      	itt	lt
 8008ece:	580b      	ldrlt	r3, [r1, r0]
 8008ed0:	18c0      	addlt	r0, r0, r3
 8008ed2:	4770      	bx	lr

08008ed4 <_raise_r>:
 8008ed4:	291f      	cmp	r1, #31
 8008ed6:	b538      	push	{r3, r4, r5, lr}
 8008ed8:	4604      	mov	r4, r0
 8008eda:	460d      	mov	r5, r1
 8008edc:	d904      	bls.n	8008ee8 <_raise_r+0x14>
 8008ede:	2316      	movs	r3, #22
 8008ee0:	6003      	str	r3, [r0, #0]
 8008ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee6:	bd38      	pop	{r3, r4, r5, pc}
 8008ee8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008eea:	b112      	cbz	r2, 8008ef2 <_raise_r+0x1e>
 8008eec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ef0:	b94b      	cbnz	r3, 8008f06 <_raise_r+0x32>
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	f000 f830 	bl	8008f58 <_getpid_r>
 8008ef8:	462a      	mov	r2, r5
 8008efa:	4601      	mov	r1, r0
 8008efc:	4620      	mov	r0, r4
 8008efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f02:	f000 b817 	b.w	8008f34 <_kill_r>
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d00a      	beq.n	8008f20 <_raise_r+0x4c>
 8008f0a:	1c59      	adds	r1, r3, #1
 8008f0c:	d103      	bne.n	8008f16 <_raise_r+0x42>
 8008f0e:	2316      	movs	r3, #22
 8008f10:	6003      	str	r3, [r0, #0]
 8008f12:	2001      	movs	r0, #1
 8008f14:	e7e7      	b.n	8008ee6 <_raise_r+0x12>
 8008f16:	2400      	movs	r4, #0
 8008f18:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	4798      	blx	r3
 8008f20:	2000      	movs	r0, #0
 8008f22:	e7e0      	b.n	8008ee6 <_raise_r+0x12>

08008f24 <raise>:
 8008f24:	4b02      	ldr	r3, [pc, #8]	; (8008f30 <raise+0xc>)
 8008f26:	4601      	mov	r1, r0
 8008f28:	6818      	ldr	r0, [r3, #0]
 8008f2a:	f7ff bfd3 	b.w	8008ed4 <_raise_r>
 8008f2e:	bf00      	nop
 8008f30:	20000010 	.word	0x20000010

08008f34 <_kill_r>:
 8008f34:	b538      	push	{r3, r4, r5, lr}
 8008f36:	4d07      	ldr	r5, [pc, #28]	; (8008f54 <_kill_r+0x20>)
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	4608      	mov	r0, r1
 8008f3e:	4611      	mov	r1, r2
 8008f40:	602b      	str	r3, [r5, #0]
 8008f42:	f7f8 fe21 	bl	8001b88 <_kill>
 8008f46:	1c43      	adds	r3, r0, #1
 8008f48:	d102      	bne.n	8008f50 <_kill_r+0x1c>
 8008f4a:	682b      	ldr	r3, [r5, #0]
 8008f4c:	b103      	cbz	r3, 8008f50 <_kill_r+0x1c>
 8008f4e:	6023      	str	r3, [r4, #0]
 8008f50:	bd38      	pop	{r3, r4, r5, pc}
 8008f52:	bf00      	nop
 8008f54:	20002418 	.word	0x20002418

08008f58 <_getpid_r>:
 8008f58:	f7f8 be0e 	b.w	8001b78 <_getpid>

08008f5c <__sread>:
 8008f5c:	b510      	push	{r4, lr}
 8008f5e:	460c      	mov	r4, r1
 8008f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f64:	f000 f894 	bl	8009090 <_read_r>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	bfab      	itete	ge
 8008f6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f6e:	89a3      	ldrhlt	r3, [r4, #12]
 8008f70:	181b      	addge	r3, r3, r0
 8008f72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f76:	bfac      	ite	ge
 8008f78:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f7a:	81a3      	strhlt	r3, [r4, #12]
 8008f7c:	bd10      	pop	{r4, pc}

08008f7e <__swrite>:
 8008f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f82:	461f      	mov	r7, r3
 8008f84:	898b      	ldrh	r3, [r1, #12]
 8008f86:	05db      	lsls	r3, r3, #23
 8008f88:	4605      	mov	r5, r0
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	4616      	mov	r6, r2
 8008f8e:	d505      	bpl.n	8008f9c <__swrite+0x1e>
 8008f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f94:	2302      	movs	r3, #2
 8008f96:	2200      	movs	r2, #0
 8008f98:	f000 f868 	bl	800906c <_lseek_r>
 8008f9c:	89a3      	ldrh	r3, [r4, #12]
 8008f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fa2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fa6:	81a3      	strh	r3, [r4, #12]
 8008fa8:	4632      	mov	r2, r6
 8008faa:	463b      	mov	r3, r7
 8008fac:	4628      	mov	r0, r5
 8008fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fb2:	f000 b817 	b.w	8008fe4 <_write_r>

08008fb6 <__sseek>:
 8008fb6:	b510      	push	{r4, lr}
 8008fb8:	460c      	mov	r4, r1
 8008fba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fbe:	f000 f855 	bl	800906c <_lseek_r>
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	bf15      	itete	ne
 8008fc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8008fca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008fce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008fd2:	81a3      	strheq	r3, [r4, #12]
 8008fd4:	bf18      	it	ne
 8008fd6:	81a3      	strhne	r3, [r4, #12]
 8008fd8:	bd10      	pop	{r4, pc}

08008fda <__sclose>:
 8008fda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008fde:	f000 b813 	b.w	8009008 <_close_r>
	...

08008fe4 <_write_r>:
 8008fe4:	b538      	push	{r3, r4, r5, lr}
 8008fe6:	4d07      	ldr	r5, [pc, #28]	; (8009004 <_write_r+0x20>)
 8008fe8:	4604      	mov	r4, r0
 8008fea:	4608      	mov	r0, r1
 8008fec:	4611      	mov	r1, r2
 8008fee:	2200      	movs	r2, #0
 8008ff0:	602a      	str	r2, [r5, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	f7f8 fdff 	bl	8001bf6 <_write>
 8008ff8:	1c43      	adds	r3, r0, #1
 8008ffa:	d102      	bne.n	8009002 <_write_r+0x1e>
 8008ffc:	682b      	ldr	r3, [r5, #0]
 8008ffe:	b103      	cbz	r3, 8009002 <_write_r+0x1e>
 8009000:	6023      	str	r3, [r4, #0]
 8009002:	bd38      	pop	{r3, r4, r5, pc}
 8009004:	20002418 	.word	0x20002418

08009008 <_close_r>:
 8009008:	b538      	push	{r3, r4, r5, lr}
 800900a:	4d06      	ldr	r5, [pc, #24]	; (8009024 <_close_r+0x1c>)
 800900c:	2300      	movs	r3, #0
 800900e:	4604      	mov	r4, r0
 8009010:	4608      	mov	r0, r1
 8009012:	602b      	str	r3, [r5, #0]
 8009014:	f7f8 fe0b 	bl	8001c2e <_close>
 8009018:	1c43      	adds	r3, r0, #1
 800901a:	d102      	bne.n	8009022 <_close_r+0x1a>
 800901c:	682b      	ldr	r3, [r5, #0]
 800901e:	b103      	cbz	r3, 8009022 <_close_r+0x1a>
 8009020:	6023      	str	r3, [r4, #0]
 8009022:	bd38      	pop	{r3, r4, r5, pc}
 8009024:	20002418 	.word	0x20002418

08009028 <_fstat_r>:
 8009028:	b538      	push	{r3, r4, r5, lr}
 800902a:	4d07      	ldr	r5, [pc, #28]	; (8009048 <_fstat_r+0x20>)
 800902c:	2300      	movs	r3, #0
 800902e:	4604      	mov	r4, r0
 8009030:	4608      	mov	r0, r1
 8009032:	4611      	mov	r1, r2
 8009034:	602b      	str	r3, [r5, #0]
 8009036:	f7f8 fe06 	bl	8001c46 <_fstat>
 800903a:	1c43      	adds	r3, r0, #1
 800903c:	d102      	bne.n	8009044 <_fstat_r+0x1c>
 800903e:	682b      	ldr	r3, [r5, #0]
 8009040:	b103      	cbz	r3, 8009044 <_fstat_r+0x1c>
 8009042:	6023      	str	r3, [r4, #0]
 8009044:	bd38      	pop	{r3, r4, r5, pc}
 8009046:	bf00      	nop
 8009048:	20002418 	.word	0x20002418

0800904c <_isatty_r>:
 800904c:	b538      	push	{r3, r4, r5, lr}
 800904e:	4d06      	ldr	r5, [pc, #24]	; (8009068 <_isatty_r+0x1c>)
 8009050:	2300      	movs	r3, #0
 8009052:	4604      	mov	r4, r0
 8009054:	4608      	mov	r0, r1
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	f7f8 fe05 	bl	8001c66 <_isatty>
 800905c:	1c43      	adds	r3, r0, #1
 800905e:	d102      	bne.n	8009066 <_isatty_r+0x1a>
 8009060:	682b      	ldr	r3, [r5, #0]
 8009062:	b103      	cbz	r3, 8009066 <_isatty_r+0x1a>
 8009064:	6023      	str	r3, [r4, #0]
 8009066:	bd38      	pop	{r3, r4, r5, pc}
 8009068:	20002418 	.word	0x20002418

0800906c <_lseek_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4d07      	ldr	r5, [pc, #28]	; (800908c <_lseek_r+0x20>)
 8009070:	4604      	mov	r4, r0
 8009072:	4608      	mov	r0, r1
 8009074:	4611      	mov	r1, r2
 8009076:	2200      	movs	r2, #0
 8009078:	602a      	str	r2, [r5, #0]
 800907a:	461a      	mov	r2, r3
 800907c:	f7f8 fdfe 	bl	8001c7c <_lseek>
 8009080:	1c43      	adds	r3, r0, #1
 8009082:	d102      	bne.n	800908a <_lseek_r+0x1e>
 8009084:	682b      	ldr	r3, [r5, #0]
 8009086:	b103      	cbz	r3, 800908a <_lseek_r+0x1e>
 8009088:	6023      	str	r3, [r4, #0]
 800908a:	bd38      	pop	{r3, r4, r5, pc}
 800908c:	20002418 	.word	0x20002418

08009090 <_read_r>:
 8009090:	b538      	push	{r3, r4, r5, lr}
 8009092:	4d07      	ldr	r5, [pc, #28]	; (80090b0 <_read_r+0x20>)
 8009094:	4604      	mov	r4, r0
 8009096:	4608      	mov	r0, r1
 8009098:	4611      	mov	r1, r2
 800909a:	2200      	movs	r2, #0
 800909c:	602a      	str	r2, [r5, #0]
 800909e:	461a      	mov	r2, r3
 80090a0:	f7f8 fd8c 	bl	8001bbc <_read>
 80090a4:	1c43      	adds	r3, r0, #1
 80090a6:	d102      	bne.n	80090ae <_read_r+0x1e>
 80090a8:	682b      	ldr	r3, [r5, #0]
 80090aa:	b103      	cbz	r3, 80090ae <_read_r+0x1e>
 80090ac:	6023      	str	r3, [r4, #0]
 80090ae:	bd38      	pop	{r3, r4, r5, pc}
 80090b0:	20002418 	.word	0x20002418

080090b4 <_init>:
 80090b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b6:	bf00      	nop
 80090b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ba:	bc08      	pop	{r3}
 80090bc:	469e      	mov	lr, r3
 80090be:	4770      	bx	lr

080090c0 <_fini>:
 80090c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090c2:	bf00      	nop
 80090c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090c6:	bc08      	pop	{r3}
 80090c8:	469e      	mov	lr, r3
 80090ca:	4770      	bx	lr
