==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.


************************************************************************
*  Running csim_design to validate C code is functional
************************************************************************


INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************


************************************************************************
*  Running csynth_design to create core RTL
************************************************************************


INFO: [HLS 200-10] Analyzing design file 'hls_macc.c' ...
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '0' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port 'a' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port 'b' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port 'accum_clr' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port 'accum' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 360.633 ; gain = 13.375 ; free physical = 1362 ; free virtual = 5395
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 360.633 ; gain = 13.375 ; free physical = 1369 ; free virtual = 5393
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 360.633 ; gain = 13.375 ; free physical = 1364 ; free virtual = 5391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 360.633 ; gain = 13.375 ; free physical = 1364 ; free virtual = 5391
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 488.629 ; gain = 141.371 ; free physical = 1332 ; free virtual = 5364
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 488.629 ; gain = 141.371 ; free physical = 1301 ; free virtual = 5347
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_macc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_macc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.46 seconds; current allocated memory: 58.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 58.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_macc'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum_clr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_macc' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_reg' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'hls_macc_mul_32s_32s_32_7_1' to 'hls_macc_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_macc_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_macc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 59.184 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_macc_mul_32s_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 488.629 ; gain = 141.371 ; free physical = 1273 ; free virtual = 5321
INFO: [SYSC 207-301] Generating SystemC RTL for hls_macc.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_macc.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_macc.


************************************************************************
*  Running cosim_design to verify RTL - using main() in hls_macc_test.c
************************************************************************


INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***


*************************************************************************
*  Running export_design to generate bus adapters and final IP package
*************************************************************************


INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 178.05 seconds; peak allocated memory: 59.860 MB.
