<stg><name>nn_inference</name>


<trans_list>

<trans id="929" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="11" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="33" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1025" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1028" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="40" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="42" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="45" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="55" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="55" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="58" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="60" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %fp_input_img_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="fp_input_img_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %temp_output_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %temp_output2_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="fp_input_img_V_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %store_ln586 = store i32 256, i7 %fp_input_img_V_addr

]]></Node>
<StgValue><ssdm name="store_ln586"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %br_ln5 = br void

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i = phi i7 %add_ln5, void %.split41_ifconv, i7 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln5 = add i7 %i, i7 1

]]></Node>
<StgValue><ssdm name="add_ln5"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln5 = icmp_eq  i7 %i, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln5 = br i1 %icmp_ln5, void %.split41_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="7">
<![CDATA[
.split41_ifconv:0 %i_cast = zext i7 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41_ifconv:2 %input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_img_addr"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
.split41_ifconv:3 %input_img_load = load i7 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="7">
<![CDATA[
.split41_ifconv:3 %input_img_load = load i7 %input_img_addr

]]></Node>
<StgValue><ssdm name="input_img_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
.split41_ifconv:4 %bitcast_ln6 = bitcast i32 %input_img_load

]]></Node>
<StgValue><ssdm name="bitcast_ln6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
.split41_ifconv:5 %d = fpext i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
.split41_ifconv:5 %d = fpext i32 %bitcast_ln6

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64">
<![CDATA[
.split41_ifconv:6 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="63" op_0_bw="64">
<![CDATA[
.split41_ifconv:7 %trunc_ln555 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split41_ifconv:8 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41_ifconv:9 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="11">
<![CDATA[
.split41_ifconv:10 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="52" op_0_bw="64">
<![CDATA[
.split41_ifconv:11 %trunc_ln565 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split41_ifconv:16 %icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:17 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41_ifconv:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.split41_ifconv:12 %p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="54" op_0_bw="53">
<![CDATA[
.split41_ifconv:13 %zext_ln569 = zext i53 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln569"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="p_Result_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split41_ifconv:14 %man_V_1 = sub i54 0, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.split41_ifconv:15 %man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:18 %icmp_ln581 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:19 %add_ln581 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:20 %sub_ln581 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.split41_ifconv:21 %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="12">
<![CDATA[
.split41_ifconv:22 %sext_ln581 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:23 %icmp_ln582 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="54">
<![CDATA[
.split41_ifconv:24 %trunc_ln583 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split41_ifconv:25 %tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split41_ifconv:26 %icmp_ln603 = icmp_eq  i7 %tmp_21, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="54" op_0_bw="32">
<![CDATA[
.split41_ifconv:27 %zext_ln586 = zext i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split41_ifconv:28 %ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="54">
<![CDATA[
.split41_ifconv:29 %trunc_ln586 = trunc i54 %ashr_ln586

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:30 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:31 %select_ln588 = select i1 %tmp_72, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="icmp_ln571" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split41_ifconv:32 %shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:33 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:34 %and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:35 %or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:36 %xor_ln582 = xor i1 %or_ln582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:37 %and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split41_ifconv:38 %icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:39 %and_ln585 = and i1 %and_ln581, i1 %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:40 %or_ln581 = or i1 %or_ln582, i1 %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:41 %xor_ln581 = xor i1 %or_ln581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:42 %and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:43 %select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:44 %or_ln571 = or i1 %icmp_ln571, i1 %and_ln603

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:45 %select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln571_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:46 %select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:47 %select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1

]]></Node>
<StgValue><ssdm name="select_ln571_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split41_ifconv:48 %or_ln571_1 = or i1 %or_ln571, i1 %and_ln581

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split41_ifconv:49 %select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2

]]></Node>
<StgValue><ssdm name="select_ln571_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41_ifconv:50 %input_V_addr_2 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="input_V_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split41_ifconv:51 %store_ln6 = store i32 %select_ln571_4, i7 %input_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.split41_ifconv:52 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:0 %temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:1 %store_ln731 = store i32 256, i5 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:2 %temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:3 %store_ln731 = store i32 256, i4 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit:4 %br_ln21 = br void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %j = phi i6 %add_ln21, void, i6 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln21 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %icmp_ln21 = icmp_eq  i6 %j, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln21 = br i1 %icmp_ln21, void %.split39, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="6">
<![CDATA[
.split39:0 %zext_ln21 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="6">
<![CDATA[
.split39:1 %zext_ln21_1 = zext i6 %j

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.split39:3 %br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %k = phi i7 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i7 0, void %.split39

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %icmp_ln25 = icmp_ult  i7 %k, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5 %br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:0 %add_ln25 = add i7 %k, i7 2

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:1 %k_cast75 = zext i7 %k

]]></Node>
<StgValue><ssdm name="k_cast75"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:2 %tmp_20 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %k, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:3 %tmp_22 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %tmp_20, i6 %j

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:4 %zext_ln1118 = zext i12 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:5 %weights_layer1_weights_V_addr = getelementptr i9 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:7 %input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_cast75

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %r_V = load i7 %input_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %weights_layer1_weights_V_load = load i12 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:15 %or_ln25 = or i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="or_ln25"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:16 %zext_ln23 = zext i7 %or_ln25

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:21 %input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="input_V_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:22 %r_V_1 = load i7 %input_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %sum_V_2 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 0, void %.split39

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:8 %r_V = load i7 %input_V_addr

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:9 %sext_ln1192_16 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:10 %weights_layer1_weights_V_load = load i12 %weights_layer1_weights_V_addr

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="40" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:11 %sext_ln1192_17 = sext i9 %weights_layer1_weights_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:12 %mul_ln1192 = mul i40 %sext_ln1192_17, i40 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:17 %tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %or_ln25, i5 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:18 %add_ln1118 = add i12 %tmp_23, i12 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:19 %zext_ln1118_1 = zext i12 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:20 %weights_layer1_weights_V_addr_1 = getelementptr i9 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:22 %r_V_1 = load i7 %input_V_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:24 %weights_layer1_weights_V_load_1 = load i12 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:6 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:13 %lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_2, i8 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:14 %ret_V = add i40 %lhs_1, i40 %mul_ln1192

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="40" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:23 %sext_ln1192_18 = sext i32 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:24 %weights_layer1_weights_V_load_1 = load i12 %weights_layer1_weights_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_layer1_weights_V_load_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="40" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:25 %sext_ln1192_19 = sext i9 %weights_layer1_weights_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:26 %mul_ln1192_1 = mul i40 %sext_ln1192_19, i40 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:27 %tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:28 %lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:29 %ret_V_1 = add i40 %lhs_2, i40 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:30 %sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split:31 %br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %temp_output_0_V_addr_33 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_33"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1 %store_ln29 = store i32 %sum_V_2, i5 %temp_output_0_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:0 %i_1 = phi i6 %add_ln77, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i6 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:1 %add_ln77 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:3 %icmp_ln77 = icmp_eq  i6 %i_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:4 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit:5 %br_ln77 = br i1 %icmp_ln77, void %.split36, void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="6">
<![CDATA[
.split36:0 %i_1_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split36:2 %temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
.split36:3 %p_Val2_1 = load i5 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread:0 %br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA32_KS2_PA32_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split36:1 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
.split36:3 %p_Val2_1 = load i5 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split36:4 %icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split36:5 %br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:0 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1 %tmp_V = sub i32 0, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:2 %tmp_V_4 = select i1 %p_Result_10, i32 %tmp_V, i32 %p_Val2_1

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3 %p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:4 %l = cttz i32 @llvm.cttz.i32, i32 %p_Result_11, i1 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5 %sub_ln894 = sub i32 32, i32 %l

]]></Node>
<StgValue><ssdm name="sub_ln894"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6 %lsb_index = add i32 %sub_ln894, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %tmp_74 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:8 %icmp_ln896 = icmp_sgt  i31 %tmp_74, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:9 %trunc_ln897 = trunc i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:10 %sub_ln897 = sub i6 22, i6 %trunc_ln897

]]></Node>
<StgValue><ssdm name="sub_ln897"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:11 %zext_ln897 = zext i6 %sub_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12 %lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897

]]></Node>
<StgValue><ssdm name="lshr_ln897"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13 %shl_ln899 = shl i32 1, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="shl_ln899"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14 %or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899

]]></Node>
<StgValue><ssdm name="or_ln899_2"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15 %and_ln899 = and i32 %tmp_V_4, i32 %or_ln899_2

]]></Node>
<StgValue><ssdm name="and_ln899"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16 %icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:18 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %xor_ln899 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:20 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21 %icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:22 %select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_12

]]></Node>
<StgValue><ssdm name="select_ln896"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23 %add_ln908 = add i32 %sub_ln894, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26 %and_ln899_1 = and i1 %p_Result_12, i1 %xor_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27 %sub_ln909 = sub i32 54, i32 %sub_ln894

]]></Node>
<StgValue><ssdm name="sub_ln909"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:30 %select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1

]]></Node>
<StgValue><ssdm name="select_ln908"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="32">
<![CDATA[
_ifconv:38 %trunc_ln893 = trunc i32 %l

]]></Node>
<StgValue><ssdm name="trunc_ln893"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17 %zext_ln907 = zext i32 %tmp_V_4

]]></Node>
<StgValue><ssdm name="zext_ln907"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:24 %zext_ln908 = zext i32 %add_ln908

]]></Node>
<StgValue><ssdm name="zext_ln908"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:25 %lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908

]]></Node>
<StgValue><ssdm name="lshr_ln908"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28 %zext_ln909 = zext i32 %sub_ln909

]]></Node>
<StgValue><ssdm name="zext_ln909"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="icmp_ln908" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909

]]></Node>
<StgValue><ssdm name="shl_ln909"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31 %m_2 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln911 = zext i1 %select_ln908

]]></Node>
<StgValue><ssdm name="zext_ln911"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %m_3 = add i64 %m_2, i64 %zext_ln911

]]></Node>
<StgValue><ssdm name="m_3"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:35 %zext_ln912 = zext i63 %m_8

]]></Node>
<StgValue><ssdm name="zext_ln912"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv:37 %select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:39 %sub_ln915 = sub i11 24, i11 %trunc_ln893

]]></Node>
<StgValue><ssdm name="sub_ln915"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:40 %add_ln915 = add i11 %sub_ln915, i11 %select_ln893

]]></Node>
<StgValue><ssdm name="add_ln915"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv:41 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln915

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:42 %p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_s, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:43 %bitcast_ln734 = bitcast i64 %p_Result_13

]]></Node>
<StgValue><ssdm name="bitcast_ln734"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:45 %icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:46 %icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_1"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="255" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506

]]></Node>
<StgValue><ssdm name="or_ln1506"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:48 %tmp = fcmp_olt  i64 %bitcast_ln734, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %and_ln1506 = and i1 %or_ln1506, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln1506"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:50 %br_ln79 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln80 = store i32 0, i5 %temp_output_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885" val="0"/>
<literal name="and_ln1506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="261" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output_0_V_load = load i5 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:2 %temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output_0_V_load_1 = load i5 %temp_output_0_V_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="264" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output_0_V_load = load i5 %temp_output_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output_0_V_load_1 = load i5 %temp_output_0_V_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_1"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:5 %temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output_0_V_load_2 = load i5 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_2"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:8 %temp_output_0_V_addr_4 = getelementptr i32 %temp_output_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output_0_V_load_3 = load i5 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="270" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output_0_V_load_2 = load i5 %temp_output_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_2"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output_0_V_load_3 = load i5 %temp_output_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_3"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:11 %temp_output_0_V_addr_5 = getelementptr i32 %temp_output_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_5"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output_0_V_load_4 = load i5 %temp_output_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_4"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:14 %temp_output_0_V_addr_6 = getelementptr i32 %temp_output_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_6"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output_0_V_load_5 = load i5 %temp_output_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="276" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output_0_V_load_4 = load i5 %temp_output_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_4"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output_0_V_load_5 = load i5 %temp_output_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_5"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:17 %temp_output_0_V_addr_7 = getelementptr i32 %temp_output_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output_0_V_load_6 = load i5 %temp_output_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_6"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:20 %temp_output_0_V_addr_8 = getelementptr i32 %temp_output_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_8"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output_0_V_load_7 = load i5 %temp_output_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="282" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output_0_V_load_6 = load i5 %temp_output_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_6"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output_0_V_load_7 = load i5 %temp_output_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_7"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:23 %temp_output_0_V_addr_9 = getelementptr i32 %temp_output_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_9"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output_0_V_load_8 = load i5 %temp_output_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_8"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:26 %temp_output_0_V_addr_10 = getelementptr i32 %temp_output_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output_0_V_load_9 = load i5 %temp_output_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="288" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output_0_V_load_8 = load i5 %temp_output_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_8"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output_0_V_load_9 = load i5 %temp_output_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_9"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:29 %temp_output_0_V_addr_11 = getelementptr i32 %temp_output_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_11"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output_0_V_load_10 = load i5 %temp_output_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_10"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:32 %temp_output_0_V_addr_12 = getelementptr i32 %temp_output_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_12"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output_0_V_load_11 = load i5 %temp_output_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_11"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="294" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output_0_V_load_10 = load i5 %temp_output_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_10"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output_0_V_load_11 = load i5 %temp_output_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_11"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:35 %temp_output_0_V_addr_13 = getelementptr i32 %temp_output_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_13"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output_0_V_load_12 = load i5 %temp_output_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_12"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:38 %temp_output_0_V_addr_14 = getelementptr i32 %temp_output_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_14"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output_0_V_load_13 = load i5 %temp_output_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="300" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output_0_V_load_12 = load i5 %temp_output_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_12"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output_0_V_load_13 = load i5 %temp_output_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_13"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:41 %temp_output_0_V_addr_15 = getelementptr i32 %temp_output_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_15"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output_0_V_load_14 = load i5 %temp_output_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_14"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:44 %temp_output_0_V_addr_16 = getelementptr i32 %temp_output_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_16"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output_0_V_load_15 = load i5 %temp_output_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="306" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output_0_V_load_14 = load i5 %temp_output_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_14"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output_0_V_load_15 = load i5 %temp_output_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_15"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:47 %temp_output_0_V_addr_17 = getelementptr i32 %temp_output_0_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_17"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output_0_V_load_16 = load i5 %temp_output_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_16"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:50 %temp_output_0_V_addr_18 = getelementptr i32 %temp_output_0_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_18"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %temp_output_0_V_load_17 = load i5 %temp_output_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="312" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output_0_V_load_16 = load i5 %temp_output_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_16"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %temp_output_0_V_load_17 = load i5 %temp_output_0_V_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_17"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:53 %temp_output_0_V_addr_19 = getelementptr i32 %temp_output_0_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_19"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:54 %temp_output_0_V_load_18 = load i5 %temp_output_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_18"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:56 %temp_output_0_V_addr_20 = getelementptr i32 %temp_output_0_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_20"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:57 %temp_output_0_V_load_19 = load i5 %temp_output_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="318" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:54 %temp_output_0_V_load_18 = load i5 %temp_output_0_V_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_18"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:57 %temp_output_0_V_load_19 = load i5 %temp_output_0_V_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_19"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:59 %temp_output_0_V_addr_21 = getelementptr i32 %temp_output_0_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_21"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:60 %temp_output_0_V_load_20 = load i5 %temp_output_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_20"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:62 %temp_output_0_V_addr_22 = getelementptr i32 %temp_output_0_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_22"/></StgValue>
</operation>

<operation id="323" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:63 %temp_output_0_V_load_21 = load i5 %temp_output_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="324" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:60 %temp_output_0_V_load_20 = load i5 %temp_output_0_V_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_20"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:63 %temp_output_0_V_load_21 = load i5 %temp_output_0_V_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_21"/></StgValue>
</operation>

<operation id="326" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:65 %temp_output_0_V_addr_23 = getelementptr i32 %temp_output_0_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_23"/></StgValue>
</operation>

<operation id="327" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:66 %temp_output_0_V_load_22 = load i5 %temp_output_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_22"/></StgValue>
</operation>

<operation id="328" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:68 %temp_output_0_V_addr_24 = getelementptr i32 %temp_output_0_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_24"/></StgValue>
</operation>

<operation id="329" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:69 %temp_output_0_V_load_23 = load i5 %temp_output_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="330" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:66 %temp_output_0_V_load_22 = load i5 %temp_output_0_V_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_22"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:69 %temp_output_0_V_load_23 = load i5 %temp_output_0_V_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_23"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:71 %temp_output_0_V_addr_25 = getelementptr i32 %temp_output_0_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_25"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:72 %temp_output_0_V_load_24 = load i5 %temp_output_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_24"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:74 %temp_output_0_V_addr_26 = getelementptr i32 %temp_output_0_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_26"/></StgValue>
</operation>

<operation id="335" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output_0_V_load_25 = load i5 %temp_output_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_25"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="336" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:72 %temp_output_0_V_load_24 = load i5 %temp_output_0_V_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_24"/></StgValue>
</operation>

<operation id="337" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:75 %temp_output_0_V_load_25 = load i5 %temp_output_0_V_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_25"/></StgValue>
</operation>

<operation id="338" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:77 %temp_output_0_V_addr_27 = getelementptr i32 %temp_output_0_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_27"/></StgValue>
</operation>

<operation id="339" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:78 %temp_output_0_V_load_26 = load i5 %temp_output_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_26"/></StgValue>
</operation>

<operation id="340" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:80 %temp_output_0_V_addr_28 = getelementptr i32 %temp_output_0_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_28"/></StgValue>
</operation>

<operation id="341" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:81 %temp_output_0_V_load_27 = load i5 %temp_output_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_27"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="342" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:78 %temp_output_0_V_load_26 = load i5 %temp_output_0_V_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_26"/></StgValue>
</operation>

<operation id="343" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:81 %temp_output_0_V_load_27 = load i5 %temp_output_0_V_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_27"/></StgValue>
</operation>

<operation id="344" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:83 %temp_output_0_V_addr_29 = getelementptr i32 %temp_output_0_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_29"/></StgValue>
</operation>

<operation id="345" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:84 %temp_output_0_V_load_28 = load i5 %temp_output_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_28"/></StgValue>
</operation>

<operation id="346" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:86 %temp_output_0_V_addr_30 = getelementptr i32 %temp_output_0_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_30"/></StgValue>
</operation>

<operation id="347" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:87 %temp_output_0_V_load_29 = load i5 %temp_output_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_29"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="348" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:84 %temp_output_0_V_load_28 = load i5 %temp_output_0_V_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_28"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:87 %temp_output_0_V_load_29 = load i5 %temp_output_0_V_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_29"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:89 %temp_output_0_V_addr_31 = getelementptr i32 %temp_output_0_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_31"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:90 %temp_output_0_V_load_30 = load i5 %temp_output_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_30"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:92 %temp_output_0_V_addr_32 = getelementptr i32 %temp_output_0_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_addr_32"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:93 %temp_output_0_V_load_31 = load i5 %temp_output_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:1 %sext_ln708 = sext i32 %temp_output_0_V_load

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:4 %sext_ln1116 = sext i32 %temp_output_0_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:7 %sext_ln1192 = sext i32 %temp_output_0_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:10 %sext_ln1116_1 = sext i32 %temp_output_0_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:13 %sext_ln1116_2 = sext i32 %temp_output_0_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:16 %sext_ln1116_3 = sext i32 %temp_output_0_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_3"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:19 %sext_ln1116_4 = sext i32 %temp_output_0_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_4"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:22 %sext_ln1192_1 = sext i32 %temp_output_0_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:25 %sext_ln1192_2 = sext i32 %temp_output_0_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:28 %sext_ln1192_3 = sext i32 %temp_output_0_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:31 %sext_ln1192_4 = sext i32 %temp_output_0_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:34 %sext_ln1116_5 = sext i32 %temp_output_0_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_5"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:37 %sext_ln1116_6 = sext i32 %temp_output_0_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:40 %sext_ln1192_5 = sext i32 %temp_output_0_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:43 %sext_ln1116_7 = sext i32 %temp_output_0_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_7"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:46 %sext_ln1192_6 = sext i32 %temp_output_0_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:49 %sext_ln1192_7 = sext i32 %temp_output_0_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="371" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:52 %sext_ln1192_8 = sext i32 %temp_output_0_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="372" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:55 %sext_ln1192_9 = sext i32 %temp_output_0_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="373" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:58 %sext_ln1192_10 = sext i32 %temp_output_0_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="374" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:61 %sext_ln1116_8 = sext i32 %temp_output_0_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:64 %sext_ln1116_9 = sext i32 %temp_output_0_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1116_9"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:67 %sext_ln1192_11 = sext i32 %temp_output_0_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="377" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:70 %sext_ln1116_10 = sext i32 %temp_output_0_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1116_10"/></StgValue>
</operation>

<operation id="378" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:73 %sext_ln1192_12 = sext i32 %temp_output_0_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="379" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:76 %sext_ln1192_13 = sext i32 %temp_output_0_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="380" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:79 %sext_ln1116_11 = sext i32 %temp_output_0_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1116_11"/></StgValue>
</operation>

<operation id="381" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:82 %sext_ln1116_12 = sext i32 %temp_output_0_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1116_12"/></StgValue>
</operation>

<operation id="382" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:85 %sext_ln1116_13 = sext i32 %temp_output_0_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1116_13"/></StgValue>
</operation>

<operation id="383" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:88 %sext_ln1192_14 = sext i32 %temp_output_0_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="384" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:90 %temp_output_0_V_load_30 = load i5 %temp_output_0_V_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_30"/></StgValue>
</operation>

<operation id="385" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:91 %sext_ln1116_14 = sext i32 %temp_output_0_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1116_14"/></StgValue>
</operation>

<operation id="386" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:93 %temp_output_0_V_load_31 = load i5 %temp_output_0_V_addr_32

]]></Node>
<StgValue><ssdm name="temp_output_0_V_load_31"/></StgValue>
</operation>

<operation id="387" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:94 %sext_ln1192_15 = sext i32 %temp_output_0_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="388" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:95 %br_ln0 = br void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="389" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:0 %j_1 = phi i5 %add_ln40, void %.split34, i5 0, void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="390" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:1 %add_ln40 = add i5 %j_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="391" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="392" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:3 %icmp_ln40 = icmp_eq  i5 %j_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="393" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:4 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="394" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:5 %br_ln40 = br i1 %icmp_ln40, void %.split34, void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="395" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="5">
<![CDATA[
.split34:0 %j_1_cast = zext i5 %j_1

]]></Node>
<StgValue><ssdm name="j_1_cast"/></StgValue>
</operation>

<operation id="396" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:2 %layer2_weights_V_0_addr = getelementptr i9 %layer2_weights_V_0, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_addr"/></StgValue>
</operation>

<operation id="397" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="4">
<![CDATA[
.split34:3 %layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="398" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:6 %layer2_weights_V_1_addr = getelementptr i8 %layer2_weights_V_1, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_addr"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
.split34:7 %layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:13 %layer2_weights_V_2_addr = getelementptr i10 %layer2_weights_V_2, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_addr"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="4">
<![CDATA[
.split34:14 %layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="402" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:20 %layer2_weights_V_3_addr = getelementptr i8 %layer2_weights_V_3, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_addr"/></StgValue>
</operation>

<operation id="403" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="4">
<![CDATA[
.split34:21 %layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="404" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:27 %layer2_weights_V_4_addr = getelementptr i8 %layer2_weights_V_4, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_addr"/></StgValue>
</operation>

<operation id="405" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="4">
<![CDATA[
.split34:28 %layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="406" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:34 %layer2_weights_V_5_addr = getelementptr i8 %layer2_weights_V_5, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_addr"/></StgValue>
</operation>

<operation id="407" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
.split34:35 %layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="408" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="4">
<![CDATA[
.split34:3 %layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_0_load"/></StgValue>
</operation>

<operation id="409" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="40" op_0_bw="9">
<![CDATA[
.split34:4 %sext_ln708_1 = sext i9 %layer2_weights_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln708_1"/></StgValue>
</operation>

<operation id="410" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:5 %mul_ln708 = mul i40 %sext_ln708_1, i40 %sext_ln708

]]></Node>
<StgValue><ssdm name="mul_ln708"/></StgValue>
</operation>

<operation id="411" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="4">
<![CDATA[
.split34:7 %layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_1_load"/></StgValue>
</operation>

<operation id="412" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="40" op_0_bw="8">
<![CDATA[
.split34:8 %sext_ln1118 = sext i8 %layer2_weights_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="413" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:9 %mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="414" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:10 %tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="415" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:11 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:12 %add_ln1192 = add i40 %shl_ln, i40 %mul_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="417" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="4">
<![CDATA[
.split34:14 %layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_2_load"/></StgValue>
</operation>

<operation id="418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="40" op_0_bw="10">
<![CDATA[
.split34:15 %sext_ln1192_20 = sext i10 %layer2_weights_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="419" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:16 %mul_ln1192_2 = mul i40 %sext_ln1192_20, i40 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:17 %tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="421" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:18 %shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="422" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:19 %add_ln1192_1 = add i40 %shl_ln728_1, i40 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="423" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="4">
<![CDATA[
.split34:21 %layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_3_load"/></StgValue>
</operation>

<operation id="424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="40" op_0_bw="8">
<![CDATA[
.split34:22 %sext_ln1118_1 = sext i8 %layer2_weights_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="425" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:23 %mul_ln703_1 = mul i40 %sext_ln1118_1, i40 %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln703_1"/></StgValue>
</operation>

<operation id="426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:24 %tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="427" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="4">
<![CDATA[
.split34:28 %layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_4_load"/></StgValue>
</operation>

<operation id="428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="40" op_0_bw="8">
<![CDATA[
.split34:29 %sext_ln1118_2 = sext i8 %layer2_weights_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:30 %mul_ln703_2 = mul i40 %sext_ln1118_2, i40 %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="mul_ln703_2"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
.split34:35 %layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_5_load"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="40" op_0_bw="8">
<![CDATA[
.split34:36 %sext_ln1118_3 = sext i8 %layer2_weights_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:37 %mul_ln703_3 = mul i40 %sext_ln1118_3, i40 %sext_ln1116_3

]]></Node>
<StgValue><ssdm name="mul_ln703_3"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:41 %layer2_weights_V_6_addr = getelementptr i8 %layer2_weights_V_6, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_addr"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
.split34:42 %layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:48 %layer2_weights_V_7_addr = getelementptr i10 %layer2_weights_V_7, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_addr"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="4">
<![CDATA[
.split34:49 %layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:55 %layer2_weights_V_8_addr = getelementptr i9 %layer2_weights_V_8, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_addr"/></StgValue>
</operation>

<operation id="438" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="4">
<![CDATA[
.split34:56 %layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="439" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:62 %layer2_weights_V_9_addr = getelementptr i10 %layer2_weights_V_9, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_addr"/></StgValue>
</operation>

<operation id="440" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="4">
<![CDATA[
.split34:63 %layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="441" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:69 %layer2_weights_V_10_addr = getelementptr i9 %layer2_weights_V_10, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_addr"/></StgValue>
</operation>

<operation id="442" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="4">
<![CDATA[
.split34:70 %layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:25 %shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:26 %add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:31 %tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:32 %shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:33 %add_ln1192_3 = add i40 %shl_ln728_3, i40 %mul_ln703_2

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:38 %tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:39 %shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:40 %add_ln1192_4 = add i40 %shl_ln728_4, i40 %mul_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
.split34:42 %layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_6_load"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="40" op_0_bw="8">
<![CDATA[
.split34:43 %sext_ln1118_4 = sext i8 %layer2_weights_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:44 %mul_ln703_4 = mul i40 %sext_ln1118_4, i40 %sext_ln1116_4

]]></Node>
<StgValue><ssdm name="mul_ln703_4"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:45 %tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:46 %shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:47 %add_ln1192_5 = add i40 %shl_ln728_5, i40 %mul_ln703_4

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="4">
<![CDATA[
.split34:49 %layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_7_load"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="40" op_0_bw="10">
<![CDATA[
.split34:50 %sext_ln1192_21 = sext i10 %layer2_weights_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:51 %mul_ln1192_3 = mul i40 %sext_ln1192_21, i40 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:52 %tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:53 %shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="462" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:54 %add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="463" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="4">
<![CDATA[
.split34:56 %layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_8_load"/></StgValue>
</operation>

<operation id="464" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="40" op_0_bw="9">
<![CDATA[
.split34:57 %sext_ln1192_22 = sext i9 %layer2_weights_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="465" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:58 %mul_ln1192_4 = mul i40 %sext_ln1192_22, i40 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="466" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:59 %tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="467" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="4">
<![CDATA[
.split34:63 %layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_9_load"/></StgValue>
</operation>

<operation id="468" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="40" op_0_bw="10">
<![CDATA[
.split34:64 %sext_ln1192_23 = sext i10 %layer2_weights_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="469" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:65 %mul_ln1192_5 = mul i40 %sext_ln1192_23, i40 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="470" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="4">
<![CDATA[
.split34:70 %layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_10_load"/></StgValue>
</operation>

<operation id="471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="40" op_0_bw="9">
<![CDATA[
.split34:71 %sext_ln1192_24 = sext i9 %layer2_weights_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="472" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:72 %mul_ln1192_6 = mul i40 %sext_ln1192_24, i40 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="473" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:76 %layer2_weights_V_11_addr = getelementptr i8 %layer2_weights_V_11, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_addr"/></StgValue>
</operation>

<operation id="474" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="4">
<![CDATA[
.split34:77 %layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="475" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:83 %layer2_weights_V_12_addr = getelementptr i8 %layer2_weights_V_12, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_addr"/></StgValue>
</operation>

<operation id="476" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="4">
<![CDATA[
.split34:84 %layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="477" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:90 %layer2_weights_V_13_addr = getelementptr i9 %layer2_weights_V_13, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_addr"/></StgValue>
</operation>

<operation id="478" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="4">
<![CDATA[
.split34:91 %layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="479" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:97 %layer2_weights_V_14_addr = getelementptr i8 %layer2_weights_V_14, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_addr"/></StgValue>
</operation>

<operation id="480" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="4">
<![CDATA[
.split34:98 %layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="481" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:104 %layer2_weights_V_15_addr = getelementptr i9 %layer2_weights_V_15, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_addr"/></StgValue>
</operation>

<operation id="482" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="4">
<![CDATA[
.split34:105 %layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="483" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:60 %shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="484" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:61 %add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="485" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:66 %tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="486" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:67 %shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="487" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:68 %add_ln1192_8 = add i40 %shl_ln728_8, i40 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="488" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:73 %tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="489" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:74 %shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="490" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:75 %add_ln1192_9 = add i40 %shl_ln728_9, i40 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="491" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="4">
<![CDATA[
.split34:77 %layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_11_load"/></StgValue>
</operation>

<operation id="492" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="40" op_0_bw="8">
<![CDATA[
.split34:78 %sext_ln1118_5 = sext i8 %layer2_weights_V_11_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="493" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:79 %mul_ln703_5 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_5

]]></Node>
<StgValue><ssdm name="mul_ln703_5"/></StgValue>
</operation>

<operation id="494" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:80 %tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="495" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:81 %shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="496" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:82 %add_ln1192_10 = add i40 %shl_ln728_s, i40 %mul_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="4">
<![CDATA[
.split34:84 %layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_12_load"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="40" op_0_bw="8">
<![CDATA[
.split34:85 %sext_ln1118_6 = sext i8 %layer2_weights_V_12_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:86 %mul_ln703_6 = mul i40 %sext_ln1118_6, i40 %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="mul_ln703_6"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:87 %tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:88 %shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:89 %add_ln1192_11 = add i40 %shl_ln728_10, i40 %mul_ln703_6

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="9" op_0_bw="4">
<![CDATA[
.split34:91 %layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_13_load"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="9">
<![CDATA[
.split34:92 %sext_ln1192_25 = sext i9 %layer2_weights_V_13_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:93 %mul_ln1192_7 = mul i40 %sext_ln1192_25, i40 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:94 %tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="4">
<![CDATA[
.split34:98 %layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_14_load"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="40" op_0_bw="8">
<![CDATA[
.split34:99 %sext_ln1118_7 = sext i8 %layer2_weights_V_14_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:100 %mul_ln703_7 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_7

]]></Node>
<StgValue><ssdm name="mul_ln703_7"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="4">
<![CDATA[
.split34:105 %layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_15_load"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="40" op_0_bw="9">
<![CDATA[
.split34:106 %sext_ln1192_26 = sext i9 %layer2_weights_V_15_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:107 %mul_ln1192_8 = mul i40 %sext_ln1192_26, i40 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:111 %layer2_weights_V_16_addr = getelementptr i9 %layer2_weights_V_16, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_addr"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="4">
<![CDATA[
.split34:112 %layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:118 %layer2_weights_V_17_addr = getelementptr i9 %layer2_weights_V_17, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_addr"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="4">
<![CDATA[
.split34:119 %layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:125 %layer2_weights_V_18_addr = getelementptr i9 %layer2_weights_V_18, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_addr"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="4">
<![CDATA[
.split34:126 %layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:132 %layer2_weights_V_19_addr = getelementptr i9 %layer2_weights_V_19, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_addr"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="4">
<![CDATA[
.split34:133 %layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:139 %layer2_weights_V_20_addr = getelementptr i8 %layer2_weights_V_20, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_addr"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="4">
<![CDATA[
.split34:140 %layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:95 %shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:96 %add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:101 %tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:102 %shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:103 %add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:108 %tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:109 %shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:110 %add_ln1192_14 = add i40 %shl_ln728_13, i40 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="4">
<![CDATA[
.split34:112 %layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_16_load"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="40" op_0_bw="9">
<![CDATA[
.split34:113 %sext_ln1192_27 = sext i9 %layer2_weights_V_16_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:114 %mul_ln1192_9 = mul i40 %sext_ln1192_27, i40 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:115 %tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:116 %shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:117 %add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="4">
<![CDATA[
.split34:119 %layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_17_load"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="40" op_0_bw="9">
<![CDATA[
.split34:120 %sext_ln1192_28 = sext i9 %layer2_weights_V_17_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:121 %mul_ln1192_10 = mul i40 %sext_ln1192_28, i40 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:122 %tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:123 %shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:124 %add_ln1192_16 = add i40 %shl_ln728_15, i40 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="4">
<![CDATA[
.split34:126 %layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_18_load"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="40" op_0_bw="9">
<![CDATA[
.split34:127 %sext_ln1192_29 = sext i9 %layer2_weights_V_18_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:128 %mul_ln1192_11 = mul i40 %sext_ln1192_29, i40 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:129 %tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="547" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="9" op_0_bw="4">
<![CDATA[
.split34:133 %layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_19_load"/></StgValue>
</operation>

<operation id="548" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="40" op_0_bw="9">
<![CDATA[
.split34:134 %sext_ln1192_30 = sext i9 %layer2_weights_V_19_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="549" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:135 %mul_ln1192_12 = mul i40 %sext_ln1192_30, i40 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="550" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="4">
<![CDATA[
.split34:140 %layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_20_load"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="40" op_0_bw="8">
<![CDATA[
.split34:141 %sext_ln1118_8 = sext i8 %layer2_weights_V_20_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="552" st_id="37" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:142 %mul_ln703_8 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="mul_ln703_8"/></StgValue>
</operation>

<operation id="553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:146 %layer2_weights_V_21_addr = getelementptr i8 %layer2_weights_V_21, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_addr"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="4">
<![CDATA[
.split34:147 %layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:153 %layer2_weights_V_22_addr = getelementptr i9 %layer2_weights_V_22, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_addr"/></StgValue>
</operation>

<operation id="556" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="4">
<![CDATA[
.split34:154 %layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:160 %layer2_weights_V_23_addr = getelementptr i8 %layer2_weights_V_23, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_addr"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="4">
<![CDATA[
.split34:161 %layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:167 %layer2_weights_V_24_addr = getelementptr i9 %layer2_weights_V_24, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_addr"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="4">
<![CDATA[
.split34:168 %layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:174 %layer2_weights_V_25_addr = getelementptr i9 %layer2_weights_V_25, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_addr"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="4">
<![CDATA[
.split34:175 %layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="563" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:130 %shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="564" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:131 %add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="565" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:136 %tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="566" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:137 %shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="567" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:138 %add_ln1192_18 = add i40 %shl_ln728_17, i40 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="568" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:143 %tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:144 %shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="570" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:145 %add_ln1192_19 = add i40 %shl_ln728_18, i40 %mul_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="571" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="4">
<![CDATA[
.split34:147 %layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_21_load"/></StgValue>
</operation>

<operation id="572" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="40" op_0_bw="8">
<![CDATA[
.split34:148 %sext_ln1118_9 = sext i8 %layer2_weights_V_21_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="573" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:149 %mul_ln703_9 = mul i40 %sext_ln1118_9, i40 %sext_ln1116_9

]]></Node>
<StgValue><ssdm name="mul_ln703_9"/></StgValue>
</operation>

<operation id="574" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:150 %tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="575" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:151 %shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="576" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:152 %add_ln1192_20 = add i40 %shl_ln728_19, i40 %mul_ln703_9

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="577" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="4">
<![CDATA[
.split34:154 %layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_22_load"/></StgValue>
</operation>

<operation id="578" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="40" op_0_bw="9">
<![CDATA[
.split34:155 %sext_ln1192_31 = sext i9 %layer2_weights_V_22_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="579" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:156 %mul_ln1192_13 = mul i40 %sext_ln1192_31, i40 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="580" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:157 %tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="581" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:158 %shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="582" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:159 %add_ln1192_21 = add i40 %shl_ln728_20, i40 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="583" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="4">
<![CDATA[
.split34:161 %layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_23_load"/></StgValue>
</operation>

<operation id="584" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="40" op_0_bw="8">
<![CDATA[
.split34:162 %sext_ln1118_10 = sext i8 %layer2_weights_V_23_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="585" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:163 %mul_ln703_10 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_10

]]></Node>
<StgValue><ssdm name="mul_ln703_10"/></StgValue>
</operation>

<operation id="586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:164 %tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="587" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="4">
<![CDATA[
.split34:168 %layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_24_load"/></StgValue>
</operation>

<operation id="588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="40" op_0_bw="9">
<![CDATA[
.split34:169 %sext_ln1192_32 = sext i9 %layer2_weights_V_24_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="589" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:170 %mul_ln1192_14 = mul i40 %sext_ln1192_32, i40 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="590" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="4">
<![CDATA[
.split34:175 %layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_25_load"/></StgValue>
</operation>

<operation id="591" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="40" op_0_bw="9">
<![CDATA[
.split34:176 %sext_ln1192_33 = sext i9 %layer2_weights_V_25_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="592" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:177 %mul_ln1192_15 = mul i40 %sext_ln1192_33, i40 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="593" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:181 %layer2_weights_V_26_addr = getelementptr i8 %layer2_weights_V_26, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_addr"/></StgValue>
</operation>

<operation id="594" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
.split34:182 %layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:188 %layer2_weights_V_27_addr = getelementptr i8 %layer2_weights_V_27, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_addr"/></StgValue>
</operation>

<operation id="596" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
.split34:189 %layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="597" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:195 %layer2_weights_V_28_addr = getelementptr i8 %layer2_weights_V_28, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_addr"/></StgValue>
</operation>

<operation id="598" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="4">
<![CDATA[
.split34:196 %layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="599" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:202 %layer2_weights_V_29_addr = getelementptr i9 %layer2_weights_V_29, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_addr"/></StgValue>
</operation>

<operation id="600" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="4">
<![CDATA[
.split34:203 %layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="601" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:209 %layer2_weights_V_30_addr = getelementptr i8 %layer2_weights_V_30, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_addr"/></StgValue>
</operation>

<operation id="602" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="4">
<![CDATA[
.split34:210 %layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="603" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:165 %shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="604" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:166 %add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_10

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="605" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:171 %tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="606" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:172 %shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="607" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:173 %add_ln1192_23 = add i40 %shl_ln728_22, i40 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="608" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:178 %tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="609" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:179 %shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="610" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:180 %add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="611" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="4">
<![CDATA[
.split34:182 %layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_26_load"/></StgValue>
</operation>

<operation id="612" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="40" op_0_bw="8">
<![CDATA[
.split34:183 %sext_ln1118_11 = sext i8 %layer2_weights_V_26_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="613" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:184 %mul_ln703_11 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_11

]]></Node>
<StgValue><ssdm name="mul_ln703_11"/></StgValue>
</operation>

<operation id="614" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:185 %tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="615" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:186 %shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="616" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:187 %add_ln1192_25 = add i40 %shl_ln728_24, i40 %mul_ln703_11

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="617" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="4">
<![CDATA[
.split34:189 %layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_27_load"/></StgValue>
</operation>

<operation id="618" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="40" op_0_bw="8">
<![CDATA[
.split34:190 %sext_ln1118_12 = sext i8 %layer2_weights_V_27_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="619" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:191 %mul_ln703_12 = mul i40 %sext_ln1118_12, i40 %sext_ln1116_12

]]></Node>
<StgValue><ssdm name="mul_ln703_12"/></StgValue>
</operation>

<operation id="620" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:192 %tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="621" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:193 %shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="622" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:194 %add_ln1192_26 = add i40 %shl_ln728_25, i40 %mul_ln703_12

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="623" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="4">
<![CDATA[
.split34:196 %layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_28_load"/></StgValue>
</operation>

<operation id="624" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="40" op_0_bw="8">
<![CDATA[
.split34:197 %sext_ln1118_13 = sext i8 %layer2_weights_V_28_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="625" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:198 %mul_ln703_13 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_13

]]></Node>
<StgValue><ssdm name="mul_ln703_13"/></StgValue>
</operation>

<operation id="626" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:199 %tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="627" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="9" op_0_bw="4">
<![CDATA[
.split34:203 %layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_29_load"/></StgValue>
</operation>

<operation id="628" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="40" op_0_bw="9">
<![CDATA[
.split34:204 %sext_ln1192_34 = sext i9 %layer2_weights_V_29_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="629" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:205 %mul_ln1192_16 = mul i40 %sext_ln1192_34, i40 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="630" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="4">
<![CDATA[
.split34:210 %layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_30_load"/></StgValue>
</operation>

<operation id="631" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:216 %layer2_weights_V_31_addr = getelementptr i9 %layer2_weights_V_31, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_addr"/></StgValue>
</operation>

<operation id="632" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="4">
<![CDATA[
.split34:217 %layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="633" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:1 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="634" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:200 %shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="635" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:201 %add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln703_13

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="636" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:206 %tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="637" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:207 %shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="638" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:208 %add_ln1192_28 = add i40 %shl_ln728_27, i40 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="639" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="40" op_0_bw="8">
<![CDATA[
.split34:211 %sext_ln1118_14 = sext i8 %layer2_weights_V_30_load

]]></Node>
<StgValue><ssdm name="sext_ln1118_14"/></StgValue>
</operation>

<operation id="640" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:212 %mul_ln703_14 = mul i40 %sext_ln1118_14, i40 %sext_ln1116_14

]]></Node>
<StgValue><ssdm name="mul_ln703_14"/></StgValue>
</operation>

<operation id="641" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:213 %tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="642" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:214 %shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="643" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:215 %add_ln1192_29 = add i40 %shl_ln728_28, i40 %mul_ln703_14

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="644" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="9" op_0_bw="4">
<![CDATA[
.split34:217 %layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr

]]></Node>
<StgValue><ssdm name="layer2_weights_V_31_load"/></StgValue>
</operation>

<operation id="645" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="9">
<![CDATA[
.split34:218 %sext_ln1192_35 = sext i9 %layer2_weights_V_31_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="646" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:219 %mul_ln1192_17 = mul i40 %sext_ln1192_35, i40 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="647" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:220 %tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="648" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split34:221 %shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="649" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split34:222 %add_ln1192_30 = add i40 %shl_ln728_29, i40 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="650" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:223 %trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="651" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split34:224 %temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %j_1_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_1"/></StgValue>
</operation>

<operation id="652" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split34:225 %store_ln48 = store i32 %trunc_ln708_s, i4 %temp_output2_0_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="653" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
.split34:226 %br_ln0 = br void %_Z13hw_act_layer1PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="654" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader:0 %br_ln0 = br void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="655" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:0 %i_2 = phi i5 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, i5 0, void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:1 %add_ln92 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:3 %icmp_ln92 = icmp_eq  i5 %i_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit:5 %br_ln92 = br i1 %icmp_ln92, void %.split31, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="5">
<![CDATA[
.split31:0 %i_2_cast = zext i5 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split31:2 %temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_2"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
.split31:3 %p_Val2_4 = load i4 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread:0 %br_ln0 = br void %_Z11hwmm_layer2PA32_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="665" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split31:1 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="666" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="4">
<![CDATA[
.split31:3 %p_Val2_4 = load i4 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="667" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split31:4 %icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln885_1"/></StgValue>
</operation>

<operation id="668" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split31:5 %br_ln885 = br i1 %icmp_ln885_1, void %_ifconv38, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="669" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:0 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="670" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:1 %tmp_V_2 = sub i32 0, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:2 %tmp_V_5 = select i1 %p_Result_14, i32 %tmp_V_2, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="672" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:3 %p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="673" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv38:4 %l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="674" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:5 %sub_ln894_1 = sub i32 32, i32 %l_1

]]></Node>
<StgValue><ssdm name="sub_ln894_1"/></StgValue>
</operation>

<operation id="675" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:6 %lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243

]]></Node>
<StgValue><ssdm name="lsb_index_1"/></StgValue>
</operation>

<operation id="676" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:7 %tmp_78 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="677" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv38:8 %icmp_ln896_1 = icmp_sgt  i31 %tmp_78, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="678" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="6" op_0_bw="32">
<![CDATA[
_ifconv38:9 %trunc_ln897_1 = trunc i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="679" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv38:10 %sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1

]]></Node>
<StgValue><ssdm name="sub_ln897_1"/></StgValue>
</operation>

<operation id="680" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="6">
<![CDATA[
_ifconv38:11 %zext_ln897_1 = zext i6 %sub_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="681" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:12 %lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1

]]></Node>
<StgValue><ssdm name="lshr_ln897_1"/></StgValue>
</operation>

<operation id="682" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:13 %shl_ln899_1 = shl i32 1, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="shl_ln899_1"/></StgValue>
</operation>

<operation id="683" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:14 %or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1

]]></Node>
<StgValue><ssdm name="or_ln899"/></StgValue>
</operation>

<operation id="684" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:15 %and_ln899_2 = and i32 %tmp_V_5, i32 %or_ln899

]]></Node>
<StgValue><ssdm name="and_ln899_2"/></StgValue>
</operation>

<operation id="685" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:16 %icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="686" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:18 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="687" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:19 %xor_ln899_1 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="688" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv38:20 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="689" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:21 %icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln908_1"/></StgValue>
</operation>

<operation id="690" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv38:22 %select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_16

]]></Node>
<StgValue><ssdm name="select_ln896_1"/></StgValue>
</operation>

<operation id="691" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:23 %add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242

]]></Node>
<StgValue><ssdm name="add_ln908_1"/></StgValue>
</operation>

<operation id="692" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:26 %and_ln899_3 = and i1 %p_Result_16, i1 %xor_ln899_1

]]></Node>
<StgValue><ssdm name="and_ln899_3"/></StgValue>
</operation>

<operation id="693" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv38:27 %sub_ln909_1 = sub i32 54, i32 %sub_ln894_1

]]></Node>
<StgValue><ssdm name="sub_ln909_1"/></StgValue>
</operation>

<operation id="694" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv38:30 %select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3

]]></Node>
<StgValue><ssdm name="select_ln908_2"/></StgValue>
</operation>

<operation id="695" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="32">
<![CDATA[
_ifconv38:38 %trunc_ln893_1 = trunc i32 %l_1

]]></Node>
<StgValue><ssdm name="trunc_ln893_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="696" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="32">
<![CDATA[
_ifconv38:17 %zext_ln907_1 = zext i32 %tmp_V_5

]]></Node>
<StgValue><ssdm name="zext_ln907_1"/></StgValue>
</operation>

<operation id="697" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="32">
<![CDATA[
_ifconv38:24 %zext_ln908_1 = zext i32 %add_ln908_1

]]></Node>
<StgValue><ssdm name="zext_ln908_1"/></StgValue>
</operation>

<operation id="698" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv38:25 %lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1

]]></Node>
<StgValue><ssdm name="lshr_ln908_1"/></StgValue>
</operation>

<operation id="699" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="32">
<![CDATA[
_ifconv38:28 %zext_ln909_1 = zext i32 %sub_ln909_1

]]></Node>
<StgValue><ssdm name="zext_ln909_1"/></StgValue>
</operation>

<operation id="700" st_id="44" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="icmp_ln908_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv38:29 %shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1

]]></Node>
<StgValue><ssdm name="shl_ln909_1"/></StgValue>
</operation>

<operation id="701" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv38:31 %m_4 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1

]]></Node>
<StgValue><ssdm name="m_4"/></StgValue>
</operation>

<operation id="702" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="1">
<![CDATA[
_ifconv38:32 %zext_ln911_1 = zext i1 %select_ln908_2

]]></Node>
<StgValue><ssdm name="zext_ln911_1"/></StgValue>
</operation>

<operation id="703" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv38:33 %m_5 = add i64 %m_4, i64 %zext_ln911_1

]]></Node>
<StgValue><ssdm name="m_5"/></StgValue>
</operation>

<operation id="704" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:34 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="705" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="63">
<![CDATA[
_ifconv38:35 %zext_ln912_1 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln912_1"/></StgValue>
</operation>

<operation id="706" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv38:36 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="707" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
_ifconv38:37 %select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022

]]></Node>
<StgValue><ssdm name="select_ln893_1"/></StgValue>
</operation>

<operation id="708" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv38:39 %sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1

]]></Node>
<StgValue><ssdm name="sub_ln915_1"/></StgValue>
</operation>

<operation id="709" st_id="44" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv38:40 %add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1

]]></Node>
<StgValue><ssdm name="add_ln915_1"/></StgValue>
</operation>

<operation id="710" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
_ifconv38:41 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="711" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="12" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv38:42 %p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_1, i32 52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="712" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64">
<![CDATA[
_ifconv38:43 %bitcast_ln734_1 = bitcast i64 %p_Result_17

]]></Node>
<StgValue><ssdm name="bitcast_ln734_1"/></StgValue>
</operation>

<operation id="713" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv38:44 %trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_5, i32 1, i32 52

]]></Node>
<StgValue><ssdm name="trunc_ln1506_1"/></StgValue>
</operation>

<operation id="714" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv38:45 %icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1506_2"/></StgValue>
</operation>

<operation id="715" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv38:46 %icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1506_3"/></StgValue>
</operation>

<operation id="716" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv38:48 %tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="717" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:47 %or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2

]]></Node>
<StgValue><ssdm name="or_ln1506_1"/></StgValue>
</operation>

<operation id="718" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv38:48 %tmp_2 = fcmp_olt  i64 %bitcast_ln734_1, i64 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="719" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv38:49 %and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln1506_1"/></StgValue>
</operation>

<operation id="720" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv38:50 %br_ln94 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="721" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:0 %store_ln95 = store i32 0, i4 %temp_output2_0_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="722" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln885_1" val="0"/>
<literal name="and_ln1506_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="723" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:0 %temp_output3_0_2_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V"/></StgValue>
</operation>

<operation id="724" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:1 %temp_output3_0_2_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V_1"/></StgValue>
</operation>

<operation id="725" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:2 %temp_output3_0_2_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V_2"/></StgValue>
</operation>

<operation id="726" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output2_0_V_load = load i4 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>

<operation id="727" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:5 %temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_3"/></StgValue>
</operation>

<operation id="728" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_1"/></StgValue>
</operation>

<operation id="729" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:50 %store_ln0 = store i32 256, i32 %temp_output3_0_2_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="730" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:3 %temp_output2_0_V_load = load i4 %temp_output2_0_V_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load"/></StgValue>
</operation>

<operation id="731" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:6 %temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_1"/></StgValue>
</operation>

<operation id="732" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:8 %temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_4"/></StgValue>
</operation>

<operation id="733" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_2"/></StgValue>
</operation>

<operation id="734" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:11 %temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_5"/></StgValue>
</operation>

<operation id="735" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="736" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:9 %temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_2"/></StgValue>
</operation>

<operation id="737" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:12 %temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_3"/></StgValue>
</operation>

<operation id="738" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:14 %temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_6"/></StgValue>
</operation>

<operation id="739" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_4"/></StgValue>
</operation>

<operation id="740" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:17 %temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_7"/></StgValue>
</operation>

<operation id="741" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="742" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:15 %temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_4"/></StgValue>
</operation>

<operation id="743" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:18 %temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_5"/></StgValue>
</operation>

<operation id="744" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:20 %temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_8"/></StgValue>
</operation>

<operation id="745" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_6"/></StgValue>
</operation>

<operation id="746" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:23 %temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_9"/></StgValue>
</operation>

<operation id="747" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="748" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:21 %temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_6"/></StgValue>
</operation>

<operation id="749" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:24 %temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_7"/></StgValue>
</operation>

<operation id="750" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:26 %temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_10"/></StgValue>
</operation>

<operation id="751" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_8"/></StgValue>
</operation>

<operation id="752" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:29 %temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_11"/></StgValue>
</operation>

<operation id="753" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="754" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:27 %temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_8"/></StgValue>
</operation>

<operation id="755" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:30 %temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_9"/></StgValue>
</operation>

<operation id="756" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:32 %temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_12"/></StgValue>
</operation>

<operation id="757" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_10"/></StgValue>
</operation>

<operation id="758" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:35 %temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_13"/></StgValue>
</operation>

<operation id="759" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_11"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="760" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:33 %temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_10"/></StgValue>
</operation>

<operation id="761" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:36 %temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_11"/></StgValue>
</operation>

<operation id="762" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:38 %temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_14"/></StgValue>
</operation>

<operation id="763" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_12"/></StgValue>
</operation>

<operation id="764" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:41 %temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_15"/></StgValue>
</operation>

<operation id="765" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="766" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:39 %temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_12"/></StgValue>
</operation>

<operation id="767" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:42 %temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_13"/></StgValue>
</operation>

<operation id="768" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:44 %temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_16"/></StgValue>
</operation>

<operation id="769" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_14"/></StgValue>
</operation>

<operation id="770" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:47 %temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_addr_17"/></StgValue>
</operation>

<operation id="771" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_15"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="772" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:4 %sext_ln1116_15 = sext i32 %temp_output2_0_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="773" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:7 %sext_ln1116_16 = sext i32 %temp_output2_0_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="774" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:10 %sext_ln1116_17 = sext i32 %temp_output2_0_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="775" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:13 %sext_ln1116_18 = sext i32 %temp_output2_0_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="776" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:16 %sext_ln1116_19 = sext i32 %temp_output2_0_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="777" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:19 %sext_ln1116_20 = sext i32 %temp_output2_0_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="778" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:22 %sext_ln1116_21 = sext i32 %temp_output2_0_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="779" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:25 %sext_ln1116_22 = sext i32 %temp_output2_0_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="780" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:28 %sext_ln1116_23 = sext i32 %temp_output2_0_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="781" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:31 %sext_ln1116_24 = sext i32 %temp_output2_0_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="782" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:34 %sext_ln1116_25 = sext i32 %temp_output2_0_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="783" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:37 %sext_ln1116_26 = sext i32 %temp_output2_0_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="784" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:40 %sext_ln1116_27 = sext i32 %temp_output2_0_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="785" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:43 %sext_ln1116_28 = sext i32 %temp_output2_0_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="786" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:45 %temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_14"/></StgValue>
</operation>

<operation id="787" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:46 %sext_ln1116_29 = sext i32 %temp_output2_0_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="788" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="4">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:48 %temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_15"/></StgValue>
</operation>

<operation id="789" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="40" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:49 %temp_output2_0_V_load_15_cast = sext i32 %temp_output2_0_V_load_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_V_load_15_cast"/></StgValue>
</operation>

<operation id="790" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader:51 %br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="791" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:0 %j_2 = phi i2 0, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader, i2 %add_ln59, void %.split187

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="792" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:1 %add_ln59 = add i2 %j_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="793" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="794" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:3 %icmp_ln59 = icmp_eq  i2 %j_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="795" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="796" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit:5 %br_ln59 = br i1 %icmp_ln59, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="797" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:1 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967207, i32 120, i32 4294967293, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="798" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="40" op_0_bw="32">
<![CDATA[
.split:2 %sext_ln1118_15 = sext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="799" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:3 %mul_ln1118 = mul i40 %sext_ln1118_15, i40 %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="800" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:4 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 157, i32 65, i32 4294966938, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="801" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="40" op_0_bw="32">
<![CDATA[
.split:5 %sext_ln1118_16 = sext i32 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="802" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:6 %mul_ln1118_1 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="803" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:7 %tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="804" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:8 %shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="805" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:9 %add_ln1192_33 = add i40 %shl_ln728_30, i40 %mul_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="806" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:10 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 206, i32 4294967073, i32 44, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="807" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="40" op_0_bw="32">
<![CDATA[
.split:11 %sext_ln1118_17 = sext i32 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="808" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:12 %mul_ln1118_2 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="mul_ln1118_2"/></StgValue>
</operation>

<operation id="809" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:13 %tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="810" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:14 %shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="811" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:15 %add_ln1192_34 = add i40 %shl_ln728_31, i40 %mul_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="812" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:16 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 203, i32 4294967286, i32 4294966979, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="813" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="40" op_0_bw="32">
<![CDATA[
.split:17 %sext_ln1118_18 = sext i32 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="814" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:18 %mul_ln1118_3 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="mul_ln1118_3"/></StgValue>
</operation>

<operation id="815" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:19 %tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="816" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:22 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 87, i32 100, i32 4294967278, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="817" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="40" op_0_bw="32">
<![CDATA[
.split:23 %sext_ln1118_19 = sext i32 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="818" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:24 %mul_ln1118_4 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="mul_ln1118_4"/></StgValue>
</operation>

<operation id="819" st_id="55" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:28 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 344, i32 4294967087, i32 16, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="820" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="40" op_0_bw="32">
<![CDATA[
.split:29 %sext_ln1118_20 = sext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="821" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:30 %mul_ln1118_5 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="mul_ln1118_5"/></StgValue>
</operation>

<operation id="822" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split:95 %switch_ln67 = switch i2 %j_2, void %branch2, i2 0, void %.split..split187_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln67"/></StgValue>
</operation>

<operation id="823" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
.split187:0 %br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="824" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:20 %shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="825" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:21 %add_ln1192_35 = add i40 %shl_ln728_32, i40 %mul_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="826" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:25 %tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="827" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:26 %shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="828" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:27 %add_ln1192_36 = add i40 %shl_ln728_33, i40 %mul_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="829" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:31 %tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="830" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:32 %shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="831" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:33 %add_ln1192_37 = add i40 %shl_ln728_34, i40 %mul_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="832" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:34 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 125, i32 227, i32 4294966973, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="833" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="40" op_0_bw="32">
<![CDATA[
.split:35 %sext_ln1118_21 = sext i32 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="834" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:36 %mul_ln1118_6 = mul i40 %sext_ln1118_21, i40 %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="mul_ln1118_6"/></StgValue>
</operation>

<operation id="835" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:37 %tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="836" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:38 %shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="837" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:39 %add_ln1192_38 = add i40 %shl_ln728_35, i40 %mul_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="838" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:40 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 93, i32 4294967050, i32 140, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="839" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="40" op_0_bw="32">
<![CDATA[
.split:41 %sext_ln1118_22 = sext i32 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="840" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:42 %mul_ln1118_7 = mul i40 %sext_ln1118_22, i40 %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="mul_ln1118_7"/></StgValue>
</operation>

<operation id="841" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:43 %tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="842" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:44 %shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="843" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:45 %add_ln1192_39 = add i40 %shl_ln728_36, i40 %mul_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="844" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:46 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 127, i32 4294967241, i32 4294967236, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="845" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="40" op_0_bw="32">
<![CDATA[
.split:47 %sext_ln1118_23 = sext i32 %tmp_11

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="846" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:48 %mul_ln1118_8 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="mul_ln1118_8"/></StgValue>
</operation>

<operation id="847" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:49 %tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="848" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:52 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 18, i32 101, i32 13, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="849" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="40" op_0_bw="32">
<![CDATA[
.split:53 %sext_ln1118_24 = sext i32 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="850" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:54 %mul_ln1118_9 = mul i40 %sext_ln1118_24, i40 %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="mul_ln1118_9"/></StgValue>
</operation>

<operation id="851" st_id="56" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:58 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 7, i32 4, i32 4294967205, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="852" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="40" op_0_bw="32">
<![CDATA[
.split:59 %sext_ln1118_25 = sext i32 %tmp_13

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="853" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:60 %mul_ln1118_10 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="mul_ln1118_10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="854" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:50 %shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="855" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:51 %add_ln1192_40 = add i40 %shl_ln728_37, i40 %mul_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="856" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:55 %tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="857" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:56 %shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="858" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:57 %add_ln1192_41 = add i40 %shl_ln728_38, i40 %mul_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="859" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:61 %tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="860" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:62 %shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="861" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:63 %add_ln1192_42 = add i40 %shl_ln728_39, i40 %mul_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="862" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:64 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967086, i32 150, i32 186, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="863" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="40" op_0_bw="32">
<![CDATA[
.split:65 %sext_ln1118_26 = sext i32 %tmp_14

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="864" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:66 %mul_ln1118_11 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="mul_ln1118_11"/></StgValue>
</operation>

<operation id="865" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:67 %tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="866" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:68 %shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="867" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:69 %add_ln1192_43 = add i40 %shl_ln728_40, i40 %mul_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="868" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:70 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 220, i32 170, i32 4294967047, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="869" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="40" op_0_bw="32">
<![CDATA[
.split:71 %sext_ln1118_27 = sext i32 %tmp_15

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="870" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:72 %mul_ln1118_12 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="mul_ln1118_12"/></StgValue>
</operation>

<operation id="871" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:73 %tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="872" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:74 %shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="873" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:75 %add_ln1192_44 = add i40 %shl_ln728_41, i40 %mul_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="874" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:76 %tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967267, i32 4294967165, i32 131, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="875" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="40" op_0_bw="32">
<![CDATA[
.split:77 %sext_ln1118_28 = sext i32 %tmp_16

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="876" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:78 %mul_ln1118_13 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="mul_ln1118_13"/></StgValue>
</operation>

<operation id="877" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:79 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="878" st_id="57" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:82 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 352, i32 4294967050, i32 4294967198, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="879" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="880" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:80 %shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="881" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:81 %add_ln1192_45 = add i40 %shl_ln728_42, i40 %mul_ln1118_13

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="882" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="40" op_0_bw="32">
<![CDATA[
.split:83 %sext_ln1118_29 = sext i32 %tmp_17

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="883" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:84 %mul_ln1118_14 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="mul_ln1118_14"/></StgValue>
</operation>

<operation id="884" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:85 %tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="885" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:86 %shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="886" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:87 %add_ln1192_46 = add i40 %shl_ln728_43, i40 %mul_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="887" st_id="58" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split:88 %tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 4294967018, i32 38, i32 62, i2 %j_2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="888" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="40" op_0_bw="32">
<![CDATA[
.split:89 %sext_ln1118_30 = sext i32 %tmp_18

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="889" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:90 %mul_ln1118_15 = mul i40 %sext_ln1118_30, i40 %temp_output2_0_V_load_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_15"/></StgValue>
</operation>

<operation id="890" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:91 %tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="891" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
.split:92 %shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="892" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
.split:93 %add_ln1192_47 = add i40 %shl_ln728_44, i40 %mul_ln1118_15

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="893" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:94 %temp_output3_0_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39

]]></Node>
<StgValue><ssdm name="temp_output3_0_0_V"/></StgValue>
</operation>

<operation id="894" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="895" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln67 = br void %.split187

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="896" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split..split187_crit_edge:0 %store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="897" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
.split..split187_crit_edge:1 %br_ln67 = br void %.split187

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="898" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="!0"/>
<literal name="j_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln67 = store i32 %temp_output3_0_0_V, i32 %temp_output3_0_2_V_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="899" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="j_2" val="!0"/>
<literal name="j_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln67 = br void %.split187

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="900" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader:0 %br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="901" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:0 %i_3 = phi i2 %add_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i2 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="902" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:1 %max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="max_idx_V"/></StgValue>
</operation>

<operation id="903" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:2 %max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader

]]></Node>
<StgValue><ssdm name="max_val_V"/></StgValue>
</operation>

<operation id="904" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:3 %add_ln109 = add i2 %i_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="905" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="906" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:5 %icmp_ln109 = icmp_eq  i2 %i_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="907" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:6 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="908" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i:7 %br_ln109 = br i1 %icmp_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="909" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:0 %temp_output3_0_2_V_load = load i32 %temp_output3_0_2_V

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V_load"/></StgValue>
</operation>

<operation id="910" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:1 %temp_output3_0_2_V_1_load = load i32 %temp_output3_0_2_V_1

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V_1_load"/></StgValue>
</operation>

<operation id="911" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:2 %temp_output3_0_2_V_2_load = load i32 %temp_output3_0_2_V_2

]]></Node>
<StgValue><ssdm name="temp_output3_0_2_V_2_load"/></StgValue>
</operation>

<operation id="912" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:3 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="913" st_id="60" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:4 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %temp_output3_0_2_V_load, i32 %temp_output3_0_2_V_1_load, i32 %temp_output3_0_2_V_2_load, i2 %i_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="914" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:5 %icmp_ln1494 = icmp_sgt  i32 %tmp_19, i32 %max_val_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="915" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:6 %max_val_V_1 = select i1 %icmp_ln1494, i32 %tmp_19, i32 %max_val_V

]]></Node>
<StgValue><ssdm name="max_val_V_1"/></StgValue>
</operation>

<operation id="916" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:7 %shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %i_3, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="917" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="10">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:8 %zext_ln111 = zext i10 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="918" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:9 %max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln111, i32 %max_idx_V

]]></Node>
<StgValue><ssdm name="max_idx_V_1"/></StgValue>
</operation>

<operation id="919" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split:10 %br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="920" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:0 %ret_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="921" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:1 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="922" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="8" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:2 %trunc_ln851 = trunc i32 %max_idx_V

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="923" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:3 %icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="924" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:4 %ret_V_3 = add i24 %ret_V_2, i24 1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="925" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:5 %select_ln850 = select i1 %icmp_ln851, i24 %ret_V_2, i24 %ret_V_3

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="926" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:6 %ret_V_5 = select i1 %p_Result_7, i24 %select_ln850, i24 %ret_V_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="927" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="24">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:7 %sext_ln545 = sext i24 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln545"/></StgValue>
</operation>

<operation id="928" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="32">
<![CDATA[
_Z13hw_act_layer3PA3_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv:8 %ret_ln148 = ret i32 %sext_ln545

]]></Node>
<StgValue><ssdm name="ret_ln148"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
