--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2556 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.609ns.
--------------------------------------------------------------------------------
Slack:                  14.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y58.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y58.CLK0   Tice0ck               0.782   io_dip_11_IBUF
                                                       sab/M_storeB_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.801ns logic, 4.226ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.027ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y59.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y59.CLK0   Tice0ck               0.782   io_dip_10_IBUF
                                                       sab/M_storeB_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.027ns (1.801ns logic, 4.226ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y58.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y58.CLK0   Tice0ck               0.782   io_dip_11_IBUF
                                                       sab/M_storeB_q_11
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.801ns logic, 4.205ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.006ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y59.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y59.CLK0   Tice0ck               0.782   io_dip_10_IBUF
                                                       sab/M_storeB_q_10
    -------------------------------------------------  ---------------------------
    Total                                      6.006ns (1.801ns logic, 4.205ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y63.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y63.CLK0   Tice0ck               0.782   io_dip_7_IBUF
                                                       sab/M_storeB_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.962ns (1.801ns logic, 4.161ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y62.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y62.CLK0   Tice0ck               0.782   io_dip_6_IBUF
                                                       sab/M_storeB_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.962ns (1.801ns logic, 4.161ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  14.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y63.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y63.CLK0   Tice0ck               0.782   io_dip_7_IBUF
                                                       sab/M_storeB_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.801ns logic, 4.140ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.941ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y62.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y62.CLK0   Tice0ck               0.782   io_dip_6_IBUF
                                                       sab/M_storeB_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.801ns logic, 4.140ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_10 (FF)
  Destination:          sab/M_storeB_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_10 to sab/M_storeB_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_10
    SLICE_X6Y55.A3       net (fanout=2)        0.598   sab/button_condB/M_ctr_q[10]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y58.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y58.CLK0   Tice0ck               0.782   io_dip_11_IBUF
                                                       sab/M_storeB_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (1.801ns logic, 4.057ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_10 (FF)
  Destination:          sab/M_storeB_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.858ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_10 to sab/M_storeB_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_10
    SLICE_X6Y55.A3       net (fanout=2)        0.598   sab/button_condB/M_ctr_q[10]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y59.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y59.CLK0   Tice0ck               0.782   io_dip_10_IBUF
                                                       sab/M_storeB_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.858ns (1.801ns logic, 4.057ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  14.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storeA_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.343ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storeA_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X3Y40.A1       net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.408   M_sab_geta[3]
                                                       sab/M_storeA_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.343ns (1.402ns logic, 3.941ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_10 (FF)
  Destination:          sab/M_storeB_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_10 to sab/M_storeB_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_10
    SLICE_X6Y55.A3       net (fanout=2)        0.598   sab/button_condB/M_ctr_q[10]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y62.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y62.CLK0   Tice0ck               0.782   io_dip_6_IBUF
                                                       sab/M_storeB_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (1.801ns logic, 3.992ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_10 (FF)
  Destination:          sab/M_storeB_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.793ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_10 to sab/M_storeB_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_10
    SLICE_X6Y55.A3       net (fanout=2)        0.598   sab/button_condB/M_ctr_q[10]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y63.CE0    net (fanout=18)       2.453   M_edb_out
    ILOGIC_X11Y63.CLK0   Tice0ck               0.782   io_dip_7_IBUF
                                                       sab/M_storeB_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.793ns (1.801ns logic, 3.992ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storeA_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.339ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storeA_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X3Y40.A2       net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.408   M_sab_geta[3]
                                                       sab/M_storeA_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.339ns (1.402ns logic, 3.937ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.455ns (1.167 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y61.CE0    net (fanout=18)       2.278   M_edb_out
    ILOGIC_X11Y61.CLK0   Tice0ck               0.782   io_dip_8_IBUF
                                                       sab/M_storeB_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (1.801ns logic, 3.986ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.787ns (Levels of Logic = 2)
  Clock Path Skew:      0.455ns (1.167 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y60.CE0    net (fanout=18)       2.278   M_edb_out
    ILOGIC_X11Y60.CLK0   Tice0ck               0.782   io_dip_9_IBUF
                                                       sab/M_storeB_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.787ns (1.801ns logic, 3.986ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  14.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storeA_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storeA_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X3Y40.A1       net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.390   M_sab_geta[3]
                                                       sab/M_storeA_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (1.384ns logic, 3.941ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storeA_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.321ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storeA_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X3Y40.A2       net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.390   M_sab_geta[3]
                                                       sab/M_storeA_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (1.384ns logic, 3.937ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storeA_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storeA_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X3Y40.A1       net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.382   M_sab_geta[3]
                                                       sab/M_storeA_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.376ns logic, 3.941ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.766ns (Levels of Logic = 2)
  Clock Path Skew:      0.455ns (1.167 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y61.CE0    net (fanout=18)       2.278   M_edb_out
    ILOGIC_X11Y61.CLK0   Tice0ck               0.782   io_dip_8_IBUF
                                                       sab/M_storeB_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.801ns logic, 3.965ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  14.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.766ns (Levels of Logic = 2)
  Clock Path Skew:      0.455ns (1.167 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X11Y60.CE0    net (fanout=18)       2.278   M_edb_out
    ILOGIC_X11Y60.CLK0   Tice0ck               0.782   io_dip_9_IBUF
                                                       sab/M_storeB_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.766ns (1.801ns logic, 3.965ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  14.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_9 (FF)
  Destination:          sab/M_storeB_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_9 to sab/M_storeB_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_9
    SLICE_X6Y55.A4       net (fanout=2)        0.501   sab/button_condB/M_ctr_q[9]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y59.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y59.CLK0   Tice0ck               0.782   io_dip_10_IBUF
                                                       sab/M_storeB_q_10
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.801ns logic, 3.960ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storeA_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storeA_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X3Y40.A2       net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.382   M_sab_geta[3]
                                                       sab/M_storeA_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (1.376ns logic, 3.937ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_9 (FF)
  Destination:          sab/M_storeB_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.453ns (1.165 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_9 to sab/M_storeB_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_9
    SLICE_X6Y55.A4       net (fanout=2)        0.501   sab/button_condB/M_ctr_q[9]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X12Y58.CE0    net (fanout=18)       2.518   M_edb_out
    ILOGIC_X12Y58.CLK0   Tice0ck               0.782   io_dip_11_IBUF
                                                       sab/M_storeB_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.801ns logic, 3.960ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storeA_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storeA_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X3Y40.A1       net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.365   M_sab_geta[3]
                                                       sab/M_storeA_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.359ns logic, 3.941ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X10Y63.CE0    net (fanout=18)       2.242   M_edb_out
    ILOGIC_X10Y63.CLK0   Tice0ck               0.782   io_dip_3_IBUF
                                                       sab/M_storeB_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.801ns logic, 3.950ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_13 (FF)
  Destination:          sab/M_storeB_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_13 to sab/M_storeB_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.525   sab/button_condB/M_ctr_q[15]
                                                       sab/button_condB/M_ctr_q_13
    SLICE_X6Y55.A2       net (fanout=2)        0.767   sab/button_condB/M_ctr_q[13]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X10Y62.CE0    net (fanout=18)       2.242   M_edb_out
    ILOGIC_X10Y62.CLK0   Tice0ck               0.782   io_dip_2_IBUF
                                                       sab/M_storeB_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.801ns logic, 3.950ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  14.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_4 (FF)
  Destination:          sab/M_storeA_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 2)
  Clock Path Skew:      0.005ns (0.661 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_4 to sab/M_storeA_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_4
    SLICE_X3Y40.A2       net (fanout=2)        0.751   sab/button_condA/M_ctr_q[4]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X13Y50.CE      net (fanout=5)        2.222   M_eda_out
    SLICE_X13Y50.CLK     Tceck                 0.365   M_sab_geta[3]
                                                       sab/M_storeA_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.359ns logic, 3.937ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_6 (FF)
  Destination:          sab/M_storeA_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.652 - 0.656)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_6 to sab/M_storeA_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[7]
                                                       sab/button_condA/M_ctr_q_6
    SLICE_X3Y40.A1       net (fanout=2)        0.755   sab/button_condA/M_ctr_q[6]
    SLICE_X3Y40.A        Tilo                  0.259   sab/out
                                                       sab/button_condA/out1
    SLICE_X1Y42.A1       net (fanout=3)        0.964   sab/out
    SLICE_X1Y42.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X12Y54.CE      net (fanout=5)        2.277   M_eda_out
    SLICE_X12Y54.CLK     Tceck                 0.282   M_sab_geta[11]
                                                       sab/M_storeA_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.276ns logic, 3.996ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condB/M_ctr_q_11 (FF)
  Destination:          sab/M_storeB_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 2)
  Clock Path Skew:      0.456ns (1.168 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condB/M_ctr_q_11 to sab/M_storeB_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.525   sab/button_condB/M_ctr_q[11]
                                                       sab/button_condB/M_ctr_q_11
    SLICE_X6Y55.A1       net (fanout=2)        0.746   sab/button_condB/M_ctr_q[11]
    SLICE_X6Y55.A        Tilo                  0.235   sab/M_button_condB_out_inv
                                                       sab/button_condB/out3
    SLICE_X5Y55.C1       net (fanout=3)        0.941   sab/out2_0
    SLICE_X5Y55.C        Tilo                  0.259   sab/edb/M_last_q
                                                       sab/edb/out1
    ILOGIC_X10Y63.CE0    net (fanout=18)       2.242   M_edb_out
    ILOGIC_X10Y63.CLK0   Tice0ck               0.782   io_dip_3_IBUF
                                                       sab/M_storeB_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (1.801ns logic, 3.929ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: sab/M_storeB_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: sab/M_storeB_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: sab/M_storeB_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: sab/M_storeB_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: sab/M_storeB_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: sab/M_storeB_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: sab/M_storeB_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: sab/M_storeB_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: sab/M_storeB_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: sab/M_storeB_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: sab/M_storeB_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: sab/M_storeB_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: sab/M_storeB_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: sab/M_storeB_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: sab/M_storeB_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: sab/M_storeB_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condA/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condB/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.609|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2556 paths, 0 nets, and 259 connections

Design statistics:
   Minimum period:   5.609ns{1}   (Maximum frequency: 178.285MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 02:02:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



