

================================================================
== Vitis HLS Report for 'updateWeightBias_8_4_s'
================================================================
* Date:           Sat Apr 12 12:19:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.698 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min | max |                      Type                     |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1   |       10|       10|   0.100 us|   0.100 us|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1   |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574  |updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1  |        9|        9|  90.000 ns|  90.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   25|     863|    763|    -|
|Memory           |        0|    -|     400|     16|    0|
|Multiplexer      |        -|    -|       0|    665|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    1272|   1444|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574  |updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1  |        0|   9|  656|  424|    0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1   |        0|   0|  202|   62|    0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546   |updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1   |        0|  16|    5|  277|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|  25|  863|  763|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |update_temp_mat_U     |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_8_U   |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_9_U   |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_10_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_11_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_12_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_13_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    |update_temp_mat_14_U  |updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W  |        0|  50|   2|    0|     4|   25|     1|          100|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                                      |        0| 400|  16|    0|    32|  200|     8|          800|
    +----------------------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  37|          7|    1|          7|
    |biases_0_o                         |   9|          2|   25|         50|
    |biases_1_o                         |   9|          2|   25|         50|
    |biases_2_o                         |   9|          2|   25|         50|
    |biases_3_o                         |   9|          2|   25|         50|
    |update_temp_mat_10_address0        |  14|          3|    2|          6|
    |update_temp_mat_10_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_10_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_10_ce0             |  14|          3|    1|          3|
    |update_temp_mat_10_d0              |   9|          2|   25|         50|
    |update_temp_mat_10_we0             |   9|          2|    1|          2|
    |update_temp_mat_11_address0        |  14|          3|    2|          6|
    |update_temp_mat_11_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_11_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_11_ce0             |  14|          3|    1|          3|
    |update_temp_mat_11_d0              |   9|          2|   25|         50|
    |update_temp_mat_11_we0             |   9|          2|    1|          2|
    |update_temp_mat_12_address0        |  14|          3|    2|          6|
    |update_temp_mat_12_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_12_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_12_ce0             |  14|          3|    1|          3|
    |update_temp_mat_12_d0              |   9|          2|   25|         50|
    |update_temp_mat_12_we0             |   9|          2|    1|          2|
    |update_temp_mat_13_address0        |  14|          3|    2|          6|
    |update_temp_mat_13_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_13_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_13_ce0             |  14|          3|    1|          3|
    |update_temp_mat_13_d0              |   9|          2|   25|         50|
    |update_temp_mat_13_we0             |   9|          2|    1|          2|
    |update_temp_mat_14_address0        |  14|          3|    2|          6|
    |update_temp_mat_14_address0_local  |  14|          3|    2|          6|
    |update_temp_mat_14_address1_local  |  14|          3|    2|          6|
    |update_temp_mat_14_ce0             |  14|          3|    1|          3|
    |update_temp_mat_14_d0              |   9|          2|   25|         50|
    |update_temp_mat_14_we0             |   9|          2|    1|          2|
    |update_temp_mat_8_address0         |  14|          3|    2|          6|
    |update_temp_mat_8_address0_local   |  14|          3|    2|          6|
    |update_temp_mat_8_address1_local   |  14|          3|    2|          6|
    |update_temp_mat_8_ce0              |  14|          3|    1|          3|
    |update_temp_mat_8_d0               |   9|          2|   25|         50|
    |update_temp_mat_8_we0              |   9|          2|    1|          2|
    |update_temp_mat_9_address0         |  14|          3|    2|          6|
    |update_temp_mat_9_address0_local   |  14|          3|    2|          6|
    |update_temp_mat_9_address1_local   |  14|          3|    2|          6|
    |update_temp_mat_9_ce0              |  14|          3|    1|          3|
    |update_temp_mat_9_d0               |   9|          2|   25|         50|
    |update_temp_mat_9_we0              |   9|          2|    1|          2|
    |update_temp_mat_address0           |  14|          3|    2|          6|
    |update_temp_mat_address0_local     |  14|          3|    2|          6|
    |update_temp_mat_address1_local     |  14|          3|    2|          6|
    |update_temp_mat_ce0                |  14|          3|    1|          3|
    |update_temp_mat_d0                 |   9|          2|   25|         50|
    |update_temp_mat_we0                |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 665|        143|  365|        791|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  6|   0|    6|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574_ap_start_reg  |  1|   0|    1|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532_ap_start_reg   |  1|   0|    1|          0|
    |grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546_ap_start_reg   |  1|   0|    1|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  9|   0|    9|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  updateWeightBias<8, 4>|  return value|
|weights_0_address0  |  out|    2|   ap_memory|               weights_0|         array|
|weights_0_ce0       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_we0       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_d0        |  out|   25|   ap_memory|               weights_0|         array|
|weights_0_address1  |  out|    2|   ap_memory|               weights_0|         array|
|weights_0_ce1       |  out|    1|   ap_memory|               weights_0|         array|
|weights_0_q1        |   in|   25|   ap_memory|               weights_0|         array|
|weights_1_address0  |  out|    2|   ap_memory|               weights_1|         array|
|weights_1_ce0       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_we0       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_d0        |  out|   25|   ap_memory|               weights_1|         array|
|weights_1_address1  |  out|    2|   ap_memory|               weights_1|         array|
|weights_1_ce1       |  out|    1|   ap_memory|               weights_1|         array|
|weights_1_q1        |   in|   25|   ap_memory|               weights_1|         array|
|weights_2_address0  |  out|    2|   ap_memory|               weights_2|         array|
|weights_2_ce0       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_we0       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_d0        |  out|   25|   ap_memory|               weights_2|         array|
|weights_2_address1  |  out|    2|   ap_memory|               weights_2|         array|
|weights_2_ce1       |  out|    1|   ap_memory|               weights_2|         array|
|weights_2_q1        |   in|   25|   ap_memory|               weights_2|         array|
|weights_3_address0  |  out|    2|   ap_memory|               weights_3|         array|
|weights_3_ce0       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_we0       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_d0        |  out|   25|   ap_memory|               weights_3|         array|
|weights_3_address1  |  out|    2|   ap_memory|               weights_3|         array|
|weights_3_ce1       |  out|    1|   ap_memory|               weights_3|         array|
|weights_3_q1        |   in|   25|   ap_memory|               weights_3|         array|
|weights_4_address0  |  out|    2|   ap_memory|               weights_4|         array|
|weights_4_ce0       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_we0       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_d0        |  out|   25|   ap_memory|               weights_4|         array|
|weights_4_address1  |  out|    2|   ap_memory|               weights_4|         array|
|weights_4_ce1       |  out|    1|   ap_memory|               weights_4|         array|
|weights_4_q1        |   in|   25|   ap_memory|               weights_4|         array|
|weights_5_address0  |  out|    2|   ap_memory|               weights_5|         array|
|weights_5_ce0       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_we0       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_d0        |  out|   25|   ap_memory|               weights_5|         array|
|weights_5_address1  |  out|    2|   ap_memory|               weights_5|         array|
|weights_5_ce1       |  out|    1|   ap_memory|               weights_5|         array|
|weights_5_q1        |   in|   25|   ap_memory|               weights_5|         array|
|weights_6_address0  |  out|    2|   ap_memory|               weights_6|         array|
|weights_6_ce0       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_we0       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_d0        |  out|   25|   ap_memory|               weights_6|         array|
|weights_6_address1  |  out|    2|   ap_memory|               weights_6|         array|
|weights_6_ce1       |  out|    1|   ap_memory|               weights_6|         array|
|weights_6_q1        |   in|   25|   ap_memory|               weights_6|         array|
|weights_7_address0  |  out|    2|   ap_memory|               weights_7|         array|
|weights_7_ce0       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_we0       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_d0        |  out|   25|   ap_memory|               weights_7|         array|
|weights_7_address1  |  out|    2|   ap_memory|               weights_7|         array|
|weights_7_ce1       |  out|    1|   ap_memory|               weights_7|         array|
|weights_7_q1        |   in|   25|   ap_memory|               weights_7|         array|
|biases_0_i          |   in|   25|     ap_ovld|                biases_0|       pointer|
|biases_0_o          |  out|   25|     ap_ovld|                biases_0|       pointer|
|biases_0_o_ap_vld   |  out|    1|     ap_ovld|                biases_0|       pointer|
|biases_1_i          |   in|   25|     ap_ovld|                biases_1|       pointer|
|biases_1_o          |  out|   25|     ap_ovld|                biases_1|       pointer|
|biases_1_o_ap_vld   |  out|    1|     ap_ovld|                biases_1|       pointer|
|biases_2_i          |   in|   25|     ap_ovld|                biases_2|       pointer|
|biases_2_o          |  out|   25|     ap_ovld|                biases_2|       pointer|
|biases_2_o_ap_vld   |  out|    1|     ap_ovld|                biases_2|       pointer|
|biases_3_i          |   in|   25|     ap_ovld|                biases_3|       pointer|
|biases_3_o          |  out|   25|     ap_ovld|                biases_3|       pointer|
|biases_3_o_ap_vld   |  out|    1|     ap_ovld|                biases_3|       pointer|
|input_0_address0    |  out|    3|   ap_memory|                 input_0|         array|
|input_0_ce0         |  out|    1|   ap_memory|                 input_0|         array|
|input_0_q0          |   in|   24|   ap_memory|                 input_0|         array|
|p_read              |   in|   25|     ap_none|                  p_read|        scalar|
|p_read1             |   in|   25|     ap_none|                 p_read1|        scalar|
|p_read2             |   in|   25|     ap_none|                 p_read2|        scalar|
|p_read3             |   in|   25|     ap_none|                 p_read3|        scalar|
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_0_8_loc = alloca i64 1"   --->   Operation 7 'alloca' 'transposed_0_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_0_9_loc = alloca i64 1"   --->   Operation 8 'alloca' 'transposed_0_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%transposed_0_10_loc = alloca i64 1"   --->   Operation 9 'alloca' 'transposed_0_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%transposed_0_11_loc = alloca i64 1"   --->   Operation 10 'alloca' 'transposed_0_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%transposed_0_12_loc = alloca i64 1"   --->   Operation 11 'alloca' 'transposed_0_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%transposed_0_13_loc = alloca i64 1"   --->   Operation 12 'alloca' 'transposed_0_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%transposed_0_14_loc = alloca i64 1"   --->   Operation 13 'alloca' 'transposed_0_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%transposed_0_15_loc = alloca i64 1"   --->   Operation 14 'alloca' 'transposed_0_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%transposed_0 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 15 'alloca' 'transposed_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%transposed_0_1 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 16 'alloca' 'transposed_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%transposed_0_2 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 17 'alloca' 'transposed_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%transposed_0_3 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 18 'alloca' 'transposed_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%transposed_0_4 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 19 'alloca' 'transposed_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%transposed_0_5 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 20 'alloca' 'transposed_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%transposed_0_6 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 21 'alloca' 'transposed_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%transposed_0_7 = alloca i64 1" [../layer.h:41->../layer.h:232]   --->   Operation 22 'alloca' 'transposed_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%update_temp_mat = alloca i64 1" [../layer.h:233]   --->   Operation 23 'alloca' 'update_temp_mat' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%update_temp_mat_8 = alloca i64 1" [../layer.h:233]   --->   Operation 24 'alloca' 'update_temp_mat_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%update_temp_mat_9 = alloca i64 1" [../layer.h:233]   --->   Operation 25 'alloca' 'update_temp_mat_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%update_temp_mat_10 = alloca i64 1" [../layer.h:233]   --->   Operation 26 'alloca' 'update_temp_mat_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%update_temp_mat_11 = alloca i64 1" [../layer.h:233]   --->   Operation 27 'alloca' 'update_temp_mat_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%update_temp_mat_12 = alloca i64 1" [../layer.h:233]   --->   Operation 28 'alloca' 'update_temp_mat_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%update_temp_mat_13 = alloca i64 1" [../layer.h:233]   --->   Operation 29 'alloca' 'update_temp_mat_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%update_temp_mat_14 = alloca i64 1" [../layer.h:233]   --->   Operation 30 'alloca' 'update_temp_mat_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'update_temp_mat_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 0"   --->   Operation 32 'getelementptr' 'update_temp_mat_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 0"   --->   Operation 33 'getelementptr' 'update_temp_mat_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 0"   --->   Operation 34 'getelementptr' 'update_temp_mat_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 0"   --->   Operation 35 'getelementptr' 'update_temp_mat_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 0"   --->   Operation 36 'getelementptr' 'update_temp_mat_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 0"   --->   Operation 37 'getelementptr' 'update_temp_mat_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'update_temp_mat_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i25 %update_temp_mat, i64 0, i64 1"   --->   Operation 40 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 1"   --->   Operation 41 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 1"   --->   Operation 42 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 1"   --->   Operation 43 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 1"   --->   Operation 44 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 1"   --->   Operation 45 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 1"   --->   Operation 46 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 1"   --->   Operation 47 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_addr"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_8_addr"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_9_addr"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_10_addr"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_11_addr"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_12_addr"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_13_addr"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %update_temp_mat_14_addr"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 62 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 1.84>
ST_2 : Operation 64 [1/2] (1.84ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1, i24 %input_0, i25 %transposed_0_15_loc, i25 %transposed_0_14_loc, i25 %transposed_0_13_loc, i25 %transposed_0_12_loc, i25 %transposed_0_11_loc, i25 %transposed_0_10_loc, i25 %transposed_0_9_loc, i25 %transposed_0_8_loc"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr i25 %update_temp_mat, i64 0, i64 2"   --->   Operation 65 'getelementptr' 'C_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr i25 %update_temp_mat_8, i64 0, i64 2"   --->   Operation 66 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr i25 %update_temp_mat_9, i64 0, i64 2"   --->   Operation 67 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr i25 %update_temp_mat_10, i64 0, i64 2"   --->   Operation 68 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr i25 %update_temp_mat_11, i64 0, i64 2"   --->   Operation 69 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr i25 %update_temp_mat_12, i64 0, i64 2"   --->   Operation 70 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr i25 %update_temp_mat_13, i64 0, i64 2"   --->   Operation 71 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr i25 %update_temp_mat_14, i64 0, i64 2"   --->   Operation 72 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%C_addr_2 = getelementptr i25 %update_temp_mat, i64 0, i64 3"   --->   Operation 73 'getelementptr' 'C_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%C_1_addr_2 = getelementptr i25 %update_temp_mat_8, i64 0, i64 3"   --->   Operation 74 'getelementptr' 'C_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%C_2_addr_2 = getelementptr i25 %update_temp_mat_9, i64 0, i64 3"   --->   Operation 75 'getelementptr' 'C_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%C_3_addr_2 = getelementptr i25 %update_temp_mat_10, i64 0, i64 3"   --->   Operation 76 'getelementptr' 'C_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%C_4_addr_2 = getelementptr i25 %update_temp_mat_11, i64 0, i64 3"   --->   Operation 77 'getelementptr' 'C_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%C_5_addr_2 = getelementptr i25 %update_temp_mat_12, i64 0, i64 3"   --->   Operation 78 'getelementptr' 'C_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%C_6_addr_2 = getelementptr i25 %update_temp_mat_13, i64 0, i64 3"   --->   Operation 79 'getelementptr' 'C_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%C_7_addr_2 = getelementptr i25 %update_temp_mat_14, i64 0, i64 3"   --->   Operation 80 'getelementptr' 'C_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr_1"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 82 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr_1"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr_1"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr_1"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 85 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr_1"   --->   Operation 85 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 86 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr_1"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 87 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr_1"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr_1"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_addr_2"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 90 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_1_addr_2"   --->   Operation 90 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 91 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_2_addr_2"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_3_addr_2"   --->   Operation 92 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 93 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_4_addr_2"   --->   Operation 93 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 94 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_5_addr_2"   --->   Operation 94 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_6_addr_2"   --->   Operation 95 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%store_ln0 = store i25 0, i2 %C_7_addr_2"   --->   Operation 96 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 5.20>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_7 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 97 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_8 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 98 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_9 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 99 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_10 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 100 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%transposed_0_15 = load i25 %transposed_0_15_loc"   --->   Operation 101 'load' 'transposed_0_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%transposed_0_14 = load i25 %transposed_0_14_loc"   --->   Operation 102 'load' 'transposed_0_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%transposed_0_13 = load i25 %transposed_0_13_loc"   --->   Operation 103 'load' 'transposed_0_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%transposed_0_12 = load i25 %transposed_0_12_loc"   --->   Operation 104 'load' 'transposed_0_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%transposed_0_11 = load i25 %transposed_0_11_loc"   --->   Operation 105 'load' 'transposed_0_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%transposed_0_10 = load i25 %transposed_0_10_loc"   --->   Operation 106 'load' 'transposed_0_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%transposed_0_9 = load i25 %transposed_0_9_loc"   --->   Operation 107 'load' 'transposed_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%transposed_0_8 = load i25 %transposed_0_8_loc"   --->   Operation 108 'load' 'transposed_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_8, i25 %transposed_0_6" [../layer.h:46->../layer.h:232]   --->   Operation 109 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_9, i25 %transposed_0_5" [../layer.h:46->../layer.h:232]   --->   Operation 110 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_10, i25 %transposed_0_4" [../layer.h:46->../layer.h:232]   --->   Operation 111 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_11, i25 %transposed_0_3" [../layer.h:46->../layer.h:232]   --->   Operation 112 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_12, i25 %transposed_0_2" [../layer.h:46->../layer.h:232]   --->   Operation 113 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_13, i25 %transposed_0_1" [../layer.h:46->../layer.h:232]   --->   Operation 114 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_14, i25 %transposed_0" [../layer.h:46->../layer.h:232]   --->   Operation 115 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %transposed_0_15, i25 %transposed_0_7" [../layer.h:46->../layer.h:232]   --->   Operation 116 'store' 'store_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (5.20ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 5.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 118 [1/2] (1.72ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1, i25 %update_temp_mat_14, i25 %update_temp_mat_13, i25 %update_temp_mat_12, i25 %update_temp_mat_11, i25 %update_temp_mat_10, i25 %update_temp_mat_9, i25 %update_temp_mat_8, i25 %update_temp_mat, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7, i25 %transposed_0_14, i25 %transposed_0_13, i25 %transposed_0_12, i25 %transposed_0_11, i25 %transposed_0_10, i25 %transposed_0_9, i25 %transposed_0_8, i25 %transposed_0_15"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.69>
ST_5 : Operation 119 [2/2] (1.69ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 1.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 120 [1/2] (0.83ns)   --->   "%call_ln0 = call void @updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1, i25 %biases_0, i25 %biases_3, i25 %biases_2, i25 %biases_1, i25 %weights_7, i25 %weights_6, i25 %weights_5, i25 %weights_4, i25 %weights_3, i25 %weights_2, i25 %weights_1, i25 %weights_0, i25 %update_temp_mat, i25 %update_temp_mat_8, i25 %update_temp_mat_9, i25 %update_temp_mat_10, i25 %update_temp_mat_11, i25 %update_temp_mat_12, i25 %update_temp_mat_13, i25 %update_temp_mat_14, i25 %p_read_10, i25 %p_read_9, i25 %p_read_8, i25 %p_read_7"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln250 = ret" [../layer.h:250]   --->   Operation 121 'ret' 'ret_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ biases_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ biases_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
transposed_0_8_loc      (alloca       ) [ 0111000]
transposed_0_9_loc      (alloca       ) [ 0111000]
transposed_0_10_loc     (alloca       ) [ 0111000]
transposed_0_11_loc     (alloca       ) [ 0111000]
transposed_0_12_loc     (alloca       ) [ 0111000]
transposed_0_13_loc     (alloca       ) [ 0111000]
transposed_0_14_loc     (alloca       ) [ 0111000]
transposed_0_15_loc     (alloca       ) [ 0111000]
transposed_0            (alloca       ) [ 0011000]
transposed_0_1          (alloca       ) [ 0011000]
transposed_0_2          (alloca       ) [ 0011000]
transposed_0_3          (alloca       ) [ 0011000]
transposed_0_4          (alloca       ) [ 0011000]
transposed_0_5          (alloca       ) [ 0011000]
transposed_0_6          (alloca       ) [ 0011000]
transposed_0_7          (alloca       ) [ 0011000]
update_temp_mat         (alloca       ) [ 0011111]
update_temp_mat_8       (alloca       ) [ 0011111]
update_temp_mat_9       (alloca       ) [ 0011111]
update_temp_mat_10      (alloca       ) [ 0011111]
update_temp_mat_11      (alloca       ) [ 0011111]
update_temp_mat_12      (alloca       ) [ 0011111]
update_temp_mat_13      (alloca       ) [ 0011111]
update_temp_mat_14      (alloca       ) [ 0011111]
update_temp_mat_addr    (getelementptr) [ 0000000]
update_temp_mat_8_addr  (getelementptr) [ 0000000]
update_temp_mat_9_addr  (getelementptr) [ 0000000]
update_temp_mat_10_addr (getelementptr) [ 0000000]
update_temp_mat_11_addr (getelementptr) [ 0000000]
update_temp_mat_12_addr (getelementptr) [ 0000000]
update_temp_mat_13_addr (getelementptr) [ 0000000]
update_temp_mat_14_addr (getelementptr) [ 0000000]
C_addr                  (getelementptr) [ 0000000]
C_1_addr                (getelementptr) [ 0000000]
C_2_addr                (getelementptr) [ 0000000]
C_3_addr                (getelementptr) [ 0000000]
C_4_addr                (getelementptr) [ 0000000]
C_5_addr                (getelementptr) [ 0000000]
C_6_addr                (getelementptr) [ 0000000]
C_7_addr                (getelementptr) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
call_ln0                (call         ) [ 0000000]
C_addr_1                (getelementptr) [ 0000000]
C_1_addr_1              (getelementptr) [ 0000000]
C_2_addr_1              (getelementptr) [ 0000000]
C_3_addr_1              (getelementptr) [ 0000000]
C_4_addr_1              (getelementptr) [ 0000000]
C_5_addr_1              (getelementptr) [ 0000000]
C_6_addr_1              (getelementptr) [ 0000000]
C_7_addr_1              (getelementptr) [ 0000000]
C_addr_2                (getelementptr) [ 0000000]
C_1_addr_2              (getelementptr) [ 0000000]
C_2_addr_2              (getelementptr) [ 0000000]
C_3_addr_2              (getelementptr) [ 0000000]
C_4_addr_2              (getelementptr) [ 0000000]
C_5_addr_2              (getelementptr) [ 0000000]
C_6_addr_2              (getelementptr) [ 0000000]
C_7_addr_2              (getelementptr) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
store_ln0               (store        ) [ 0000000]
p_read_7                (read         ) [ 0000111]
p_read_8                (read         ) [ 0000111]
p_read_9                (read         ) [ 0000111]
p_read_10               (read         ) [ 0000111]
transposed_0_15         (load         ) [ 0000100]
transposed_0_14         (load         ) [ 0000100]
transposed_0_13         (load         ) [ 0000100]
transposed_0_12         (load         ) [ 0000100]
transposed_0_11         (load         ) [ 0000100]
transposed_0_10         (load         ) [ 0000100]
transposed_0_9          (load         ) [ 0000100]
transposed_0_8          (load         ) [ 0000100]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
store_ln46              (store        ) [ 0000000]
call_ln0                (call         ) [ 0000000]
call_ln0                (call         ) [ 0000000]
ret_ln250               (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="biases_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="biases_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="biases_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="biases_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_44_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_235_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="transposed_0_8_loc_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_8_loc/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="transposed_0_9_loc_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_9_loc/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="transposed_0_10_loc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_10_loc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="transposed_0_11_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_11_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="transposed_0_12_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_12_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="transposed_0_13_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_13_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="transposed_0_14_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_14_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="transposed_0_15_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_15_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="transposed_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="transposed_0_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="transposed_0_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="transposed_0_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="transposed_0_4_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="transposed_0_5_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="transposed_0_6_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="transposed_0_7_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="transposed_0_7/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="update_temp_mat_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="update_temp_mat_8_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="update_temp_mat_9_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_9/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="update_temp_mat_10_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_10/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="update_temp_mat_11_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_11/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="update_temp_mat_12_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_12/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="update_temp_mat_13_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_13/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="update_temp_mat_14_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="update_temp_mat_14/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_7_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="25" slack="0"/>
<pin id="150" dir="0" index="1" bw="25" slack="0"/>
<pin id="151" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_8_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="25" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="0"/>
<pin id="157" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_read_9_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="0" index="1" bw="25" slack="0"/>
<pin id="163" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_read_10_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="25" slack="0"/>
<pin id="168" dir="0" index="1" bw="25" slack="0"/>
<pin id="169" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="update_temp_mat_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="25" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="update_temp_mat_8_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="25" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_8_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="update_temp_mat_9_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="25" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_9_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="update_temp_mat_10_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="25" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_10_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="update_temp_mat_11_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_11_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="update_temp_mat_12_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="25" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_12_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="update_temp_mat_13_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="25" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_13_addr/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="update_temp_mat_14_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="25" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_temp_mat_14_addr/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="C_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="25" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="C_1_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="25" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="C_2_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="25" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="C_3_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="25" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="C_4_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="25" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="C_5_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="25" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="C_6_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="C_7_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="25" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="25" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="0"/>
<pin id="305" dir="0" index="4" bw="2" slack="0"/>
<pin id="306" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="308" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="0"/>
<pin id="313" dir="0" index="1" bw="25" slack="0"/>
<pin id="314" dir="0" index="2" bw="0" slack="0"/>
<pin id="316" dir="0" index="4" bw="2" slack="0"/>
<pin id="317" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="319" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="25" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="0"/>
<pin id="327" dir="0" index="4" bw="2" slack="0"/>
<pin id="328" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="330" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="25" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="0"/>
<pin id="338" dir="0" index="4" bw="2" slack="0"/>
<pin id="339" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="340" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="341" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="25" slack="0"/>
<pin id="347" dir="0" index="2" bw="0" slack="0"/>
<pin id="349" dir="0" index="4" bw="2" slack="0"/>
<pin id="350" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="352" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="25" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="0"/>
<pin id="360" dir="0" index="4" bw="2" slack="0"/>
<pin id="361" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="363" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="25" slack="0"/>
<pin id="369" dir="0" index="2" bw="0" slack="0"/>
<pin id="371" dir="0" index="4" bw="2" slack="0"/>
<pin id="372" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="374" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="25" slack="0"/>
<pin id="380" dir="0" index="2" bw="0" slack="0"/>
<pin id="382" dir="0" index="4" bw="2" slack="0"/>
<pin id="383" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="384" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="25" slack="2147483647"/>
<pin id="385" dir="1" index="7" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 store_ln0/1 store_ln0/2 store_ln0/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="C_addr_1_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="C_1_addr_1_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="3" slack="0"/>
<pin id="415" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="C_2_addr_1_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="3" slack="0"/>
<pin id="422" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="C_3_addr_1_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr_1/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="C_4_addr_1_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="3" slack="0"/>
<pin id="436" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="C_5_addr_1_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="3" slack="0"/>
<pin id="443" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="C_6_addr_1_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="3" slack="0"/>
<pin id="450" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr_1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="C_7_addr_1_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="3" slack="0"/>
<pin id="457" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr_1/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="C_addr_2_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="3" slack="0"/>
<pin id="464" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_2/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="C_1_addr_2_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr_2/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="C_2_addr_2_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="3" slack="0"/>
<pin id="478" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr_2/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="C_3_addr_2_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="3" slack="0"/>
<pin id="485" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr_2/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="C_4_addr_2_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="3" slack="0"/>
<pin id="492" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr_2/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="C_5_addr_2_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="3" slack="0"/>
<pin id="499" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr_2/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="C_6_addr_2_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="3" slack="0"/>
<pin id="506" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr_2/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="C_7_addr_2_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="25" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="3" slack="0"/>
<pin id="513" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr_2/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="24" slack="0"/>
<pin id="535" dir="0" index="2" bw="25" slack="0"/>
<pin id="536" dir="0" index="3" bw="25" slack="0"/>
<pin id="537" dir="0" index="4" bw="25" slack="0"/>
<pin id="538" dir="0" index="5" bw="25" slack="0"/>
<pin id="539" dir="0" index="6" bw="25" slack="0"/>
<pin id="540" dir="0" index="7" bw="25" slack="0"/>
<pin id="541" dir="0" index="8" bw="25" slack="0"/>
<pin id="542" dir="0" index="9" bw="25" slack="0"/>
<pin id="543" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="0" slack="0"/>
<pin id="548" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="25" slack="2147483647"/>
<pin id="550" dir="0" index="3" bw="25" slack="2147483647"/>
<pin id="551" dir="0" index="4" bw="25" slack="2147483647"/>
<pin id="552" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="553" dir="0" index="6" bw="25" slack="2147483647"/>
<pin id="554" dir="0" index="7" bw="25" slack="2147483647"/>
<pin id="555" dir="0" index="8" bw="25" slack="2147483647"/>
<pin id="556" dir="0" index="9" bw="25" slack="0"/>
<pin id="557" dir="0" index="10" bw="25" slack="0"/>
<pin id="558" dir="0" index="11" bw="25" slack="0"/>
<pin id="559" dir="0" index="12" bw="25" slack="0"/>
<pin id="560" dir="0" index="13" bw="25" slack="0"/>
<pin id="561" dir="0" index="14" bw="25" slack="0"/>
<pin id="562" dir="0" index="15" bw="25" slack="0"/>
<pin id="563" dir="0" index="16" bw="25" slack="0"/>
<pin id="564" dir="0" index="17" bw="25" slack="0"/>
<pin id="565" dir="0" index="18" bw="25" slack="0"/>
<pin id="566" dir="0" index="19" bw="25" slack="0"/>
<pin id="567" dir="0" index="20" bw="25" slack="0"/>
<pin id="568" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="25" slack="0"/>
<pin id="577" dir="0" index="2" bw="25" slack="0"/>
<pin id="578" dir="0" index="3" bw="25" slack="0"/>
<pin id="579" dir="0" index="4" bw="25" slack="0"/>
<pin id="580" dir="0" index="5" bw="25" slack="0"/>
<pin id="581" dir="0" index="6" bw="25" slack="0"/>
<pin id="582" dir="0" index="7" bw="25" slack="0"/>
<pin id="583" dir="0" index="8" bw="25" slack="0"/>
<pin id="584" dir="0" index="9" bw="25" slack="0"/>
<pin id="585" dir="0" index="10" bw="25" slack="0"/>
<pin id="586" dir="0" index="11" bw="25" slack="0"/>
<pin id="587" dir="0" index="12" bw="25" slack="0"/>
<pin id="588" dir="0" index="13" bw="25" slack="2147483647"/>
<pin id="589" dir="0" index="14" bw="25" slack="2147483647"/>
<pin id="590" dir="0" index="15" bw="25" slack="2147483647"/>
<pin id="591" dir="0" index="16" bw="25" slack="2147483647"/>
<pin id="592" dir="0" index="17" bw="25" slack="2147483647"/>
<pin id="593" dir="0" index="18" bw="25" slack="2147483647"/>
<pin id="594" dir="0" index="19" bw="25" slack="2147483647"/>
<pin id="595" dir="0" index="20" bw="25" slack="2147483647"/>
<pin id="596" dir="0" index="21" bw="25" slack="2"/>
<pin id="597" dir="0" index="22" bw="25" slack="2"/>
<pin id="598" dir="0" index="23" bw="25" slack="2"/>
<pin id="599" dir="0" index="24" bw="25" slack="2"/>
<pin id="600" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="transposed_0_15_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="25" slack="2"/>
<pin id="616" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_15/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="transposed_0_14_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="25" slack="2"/>
<pin id="620" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_14/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="transposed_0_13_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="25" slack="2"/>
<pin id="624" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_13/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="transposed_0_12_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="25" slack="2"/>
<pin id="628" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_12/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="transposed_0_11_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="25" slack="2"/>
<pin id="632" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_11/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="transposed_0_10_load_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="25" slack="2"/>
<pin id="636" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_10/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="transposed_0_9_load_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="25" slack="2"/>
<pin id="640" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_9/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="transposed_0_8_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="25" slack="2"/>
<pin id="644" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transposed_0_8/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln46_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="25" slack="0"/>
<pin id="648" dir="0" index="1" bw="25" slack="2"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln46_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="25" slack="0"/>
<pin id="653" dir="0" index="1" bw="25" slack="2"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln46_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="25" slack="0"/>
<pin id="658" dir="0" index="1" bw="25" slack="2"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln46_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="25" slack="0"/>
<pin id="663" dir="0" index="1" bw="25" slack="2"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln46_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="25" slack="0"/>
<pin id="668" dir="0" index="1" bw="25" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln46_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="25" slack="0"/>
<pin id="673" dir="0" index="1" bw="25" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln46_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="25" slack="0"/>
<pin id="678" dir="0" index="1" bw="25" slack="2"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln46_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="25" slack="0"/>
<pin id="683" dir="0" index="1" bw="25" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="transposed_0_8_loc_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="25" slack="0"/>
<pin id="688" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_8_loc "/>
</bind>
</comp>

<comp id="692" class="1005" name="transposed_0_9_loc_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="25" slack="0"/>
<pin id="694" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_9_loc "/>
</bind>
</comp>

<comp id="698" class="1005" name="transposed_0_10_loc_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="25" slack="0"/>
<pin id="700" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_10_loc "/>
</bind>
</comp>

<comp id="704" class="1005" name="transposed_0_11_loc_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="25" slack="0"/>
<pin id="706" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_11_loc "/>
</bind>
</comp>

<comp id="710" class="1005" name="transposed_0_12_loc_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="25" slack="0"/>
<pin id="712" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_12_loc "/>
</bind>
</comp>

<comp id="716" class="1005" name="transposed_0_13_loc_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="25" slack="0"/>
<pin id="718" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_13_loc "/>
</bind>
</comp>

<comp id="722" class="1005" name="transposed_0_14_loc_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="25" slack="0"/>
<pin id="724" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_14_loc "/>
</bind>
</comp>

<comp id="728" class="1005" name="transposed_0_15_loc_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="25" slack="0"/>
<pin id="730" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="transposed_0_15_loc "/>
</bind>
</comp>

<comp id="734" class="1005" name="transposed_0_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="25" slack="2"/>
<pin id="736" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0 "/>
</bind>
</comp>

<comp id="739" class="1005" name="transposed_0_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="25" slack="2"/>
<pin id="741" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="transposed_0_2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="25" slack="2"/>
<pin id="746" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_2 "/>
</bind>
</comp>

<comp id="749" class="1005" name="transposed_0_3_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="25" slack="2"/>
<pin id="751" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_3 "/>
</bind>
</comp>

<comp id="754" class="1005" name="transposed_0_4_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="25" slack="2"/>
<pin id="756" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_4 "/>
</bind>
</comp>

<comp id="759" class="1005" name="transposed_0_5_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="25" slack="2"/>
<pin id="761" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_5 "/>
</bind>
</comp>

<comp id="764" class="1005" name="transposed_0_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="25" slack="2"/>
<pin id="766" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_6 "/>
</bind>
</comp>

<comp id="769" class="1005" name="transposed_0_7_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="25" slack="2"/>
<pin id="771" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="transposed_0_7 "/>
</bind>
</comp>

<comp id="774" class="1005" name="p_read_7_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="25" slack="1"/>
<pin id="776" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="780" class="1005" name="p_read_8_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="25" slack="1"/>
<pin id="782" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="786" class="1005" name="p_read_9_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="25" slack="1"/>
<pin id="788" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="792" class="1005" name="p_read_10_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="25" slack="1"/>
<pin id="794" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="116" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="120" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="124" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="128" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="132" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="136" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="140" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="144" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="116" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="249"><net_src comp="120" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="124" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="128" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="132" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="136" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="140" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="144" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="309"><net_src comp="40" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="310"><net_src comp="172" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="311" pin=4"/></net>

<net id="321"><net_src comp="180" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="322" pin=4"/></net>

<net id="332"><net_src comp="188" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="333" pin=4"/></net>

<net id="343"><net_src comp="196" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="354"><net_src comp="204" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="364"><net_src comp="40" pin="0"/><net_sink comp="355" pin=4"/></net>

<net id="365"><net_src comp="212" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="366" pin=4"/></net>

<net id="376"><net_src comp="220" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="377" pin=4"/></net>

<net id="387"><net_src comp="228" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="389"><net_src comp="236" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="390"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="391"><net_src comp="244" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="392"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="393"><net_src comp="252" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="394"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="395"><net_src comp="260" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="397"><net_src comp="268" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="399"><net_src comp="276" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="400"><net_src comp="40" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="401"><net_src comp="284" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="403"><net_src comp="292" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="42" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="42" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="36" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="36" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="42" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="44" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="36" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="44" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="36" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="44" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="44" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="36" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="44" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="44" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="44" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="516"><net_src comp="404" pin="3"/><net_sink comp="300" pin=2"/></net>

<net id="517"><net_src comp="411" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="518"><net_src comp="418" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="519"><net_src comp="425" pin="3"/><net_sink comp="333" pin=2"/></net>

<net id="520"><net_src comp="432" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="521"><net_src comp="439" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="522"><net_src comp="446" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="523"><net_src comp="453" pin="3"/><net_sink comp="377" pin=2"/></net>

<net id="524"><net_src comp="460" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="525"><net_src comp="467" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="526"><net_src comp="474" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="527"><net_src comp="481" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="528"><net_src comp="488" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="529"><net_src comp="495" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="530"><net_src comp="502" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="531"><net_src comp="509" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="544"><net_src comp="38" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="545"><net_src comp="24" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="569"><net_src comp="48" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="570"><net_src comp="166" pin="2"/><net_sink comp="546" pin=9"/></net>

<net id="571"><net_src comp="160" pin="2"/><net_sink comp="546" pin=10"/></net>

<net id="572"><net_src comp="154" pin="2"/><net_sink comp="546" pin=11"/></net>

<net id="573"><net_src comp="148" pin="2"/><net_sink comp="546" pin=12"/></net>

<net id="601"><net_src comp="50" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="602"><net_src comp="16" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="603"><net_src comp="22" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="604"><net_src comp="20" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="605"><net_src comp="18" pin="0"/><net_sink comp="574" pin=4"/></net>

<net id="606"><net_src comp="14" pin="0"/><net_sink comp="574" pin=5"/></net>

<net id="607"><net_src comp="12" pin="0"/><net_sink comp="574" pin=6"/></net>

<net id="608"><net_src comp="10" pin="0"/><net_sink comp="574" pin=7"/></net>

<net id="609"><net_src comp="8" pin="0"/><net_sink comp="574" pin=8"/></net>

<net id="610"><net_src comp="6" pin="0"/><net_sink comp="574" pin=9"/></net>

<net id="611"><net_src comp="4" pin="0"/><net_sink comp="574" pin=10"/></net>

<net id="612"><net_src comp="2" pin="0"/><net_sink comp="574" pin=11"/></net>

<net id="613"><net_src comp="0" pin="0"/><net_sink comp="574" pin=12"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="546" pin=20"/></net>

<net id="621"><net_src comp="618" pin="1"/><net_sink comp="546" pin=13"/></net>

<net id="625"><net_src comp="622" pin="1"/><net_sink comp="546" pin=14"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="546" pin=15"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="546" pin=16"/></net>

<net id="637"><net_src comp="634" pin="1"/><net_sink comp="546" pin=17"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="546" pin=18"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="546" pin=19"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="638" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="634" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="630" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="626" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="622" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="618" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="614" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="52" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="532" pin=9"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="695"><net_src comp="56" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="532" pin=8"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="701"><net_src comp="60" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="532" pin=7"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="707"><net_src comp="64" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="532" pin=6"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="713"><net_src comp="68" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="532" pin=5"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="719"><net_src comp="72" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="725"><net_src comp="76" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="532" pin=3"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="731"><net_src comp="80" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="737"><net_src comp="84" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="742"><net_src comp="88" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="747"><net_src comp="92" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="752"><net_src comp="96" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="757"><net_src comp="100" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="762"><net_src comp="104" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="767"><net_src comp="108" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="772"><net_src comp="112" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="777"><net_src comp="148" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="546" pin=12"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="574" pin=24"/></net>

<net id="783"><net_src comp="154" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="546" pin=11"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="574" pin=23"/></net>

<net id="789"><net_src comp="160" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="546" pin=10"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="574" pin=22"/></net>

<net id="795"><net_src comp="166" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="546" pin=9"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="574" pin=21"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights_0 | {5 6 }
	Port: weights_1 | {5 6 }
	Port: weights_2 | {5 6 }
	Port: weights_3 | {5 6 }
	Port: weights_4 | {5 6 }
	Port: weights_5 | {5 6 }
	Port: weights_6 | {5 6 }
	Port: weights_7 | {5 6 }
	Port: biases_0 | {5 6 }
	Port: biases_1 | {5 6 }
	Port: biases_2 | {5 6 }
	Port: biases_3 | {5 6 }
 - Input state : 
	Port: updateWeightBias<8, 4> : weights_0 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_1 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_2 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_3 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_4 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_5 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_6 | {5 6 }
	Port: updateWeightBias<8, 4> : weights_7 | {5 6 }
	Port: updateWeightBias<8, 4> : biases_0 | {5 6 }
	Port: updateWeightBias<8, 4> : biases_1 | {5 6 }
	Port: updateWeightBias<8, 4> : biases_2 | {5 6 }
	Port: updateWeightBias<8, 4> : biases_3 | {5 6 }
	Port: updateWeightBias<8, 4> : input_0 | {1 2 }
	Port: updateWeightBias<8, 4> : p_read | {3 }
	Port: updateWeightBias<8, 4> : p_read1 | {3 }
	Port: updateWeightBias<8, 4> : p_read2 | {3 }
	Port: updateWeightBias<8, 4> : p_read3 | {3 }
  - Chain level:
	State 1
		update_temp_mat_addr : 1
		update_temp_mat_8_addr : 1
		update_temp_mat_9_addr : 1
		update_temp_mat_10_addr : 1
		update_temp_mat_11_addr : 1
		update_temp_mat_12_addr : 1
		update_temp_mat_13_addr : 1
		update_temp_mat_14_addr : 1
		call_ln0 : 1
		C_addr : 1
		C_1_addr : 1
		C_2_addr : 1
		C_3_addr : 1
		C_4_addr : 1
		C_5_addr : 1
		C_6_addr : 1
		C_7_addr : 1
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
		store_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 3
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		store_ln46 : 1
		call_ln0 : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |  grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1_fu_532 |    0    |  0.489  |   210   |    33   |
|   call   |  grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 |    16   |    0    |    3    |   248   |
|          | grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574 |    9    |  8.835  |   747   |   258   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                    p_read_7_read_fu_148                   |    0    |    0    |    0    |    0    |
|   read   |                    p_read_8_read_fu_154                   |    0    |    0    |    0    |    0    |
|          |                    p_read_9_read_fu_160                   |    0    |    0    |    0    |    0    |
|          |                   p_read_10_read_fu_166                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    25   |  9.324  |   960   |   539   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|  update_temp_mat |    0   |   50   |    2   |    0   |
|update_temp_mat_10|    0   |   50   |    2   |    0   |
|update_temp_mat_11|    0   |   50   |    2   |    0   |
|update_temp_mat_12|    0   |   50   |    2   |    0   |
|update_temp_mat_13|    0   |   50   |    2   |    0   |
|update_temp_mat_14|    0   |   50   |    2   |    0   |
| update_temp_mat_8|    0   |   50   |    2   |    0   |
| update_temp_mat_9|    0   |   50   |    2   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    0   |   400  |   16   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     p_read_10_reg_792     |   25   |
|      p_read_7_reg_774     |   25   |
|      p_read_8_reg_780     |   25   |
|      p_read_9_reg_786     |   25   |
|transposed_0_10_loc_reg_698|   25   |
|transposed_0_11_loc_reg_704|   25   |
|transposed_0_12_loc_reg_710|   25   |
|transposed_0_13_loc_reg_716|   25   |
|transposed_0_14_loc_reg_722|   25   |
|transposed_0_15_loc_reg_728|   25   |
|   transposed_0_1_reg_739  |   25   |
|   transposed_0_2_reg_744  |   25   |
|   transposed_0_3_reg_749  |   25   |
|   transposed_0_4_reg_754  |   25   |
|   transposed_0_5_reg_759  |   25   |
|   transposed_0_6_reg_764  |   25   |
|   transposed_0_7_reg_769  |   25   |
| transposed_0_8_loc_reg_686|   25   |
| transposed_0_9_loc_reg_692|   25   |
|    transposed_0_reg_734   |   25   |
+---------------------------+--------+
|           Total           |   500  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                     grp_access_fu_300                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_300                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_311                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_311                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_322                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_322                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_333                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_333                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_344                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_344                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_355                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_355                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_366                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_366                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|                     grp_access_fu_377                    |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|                     grp_access_fu_377                    |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 |  p9  |   2  |  25  |   50   ||    0    ||    9    |
| grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 |  p10 |   2  |  25  |   50   ||    0    ||    9    |
| grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 |  p11 |   2  |  25  |   50   ||    0    ||    9    |
| grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546 |  p12 |   2  |  25  |   50   ||    0    ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Total                          |      |      |      |   232  ||   9.78  ||    0    ||   180   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |    9   |   960  |   539  |    -   |
|   Memory  |    0   |    -   |    -   |   400  |   16   |    0   |
|Multiplexer|    -   |    -   |    9   |    0   |   180  |    -   |
|  Register |    -   |    -   |    -   |   500  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   25   |   19   |  1860  |   735  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
