
hpvdt_speedcadance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dbc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000022f4  08005ed0  08005ed0  00006ed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081c4  080081c4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081c4  080081c4  000091c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081cc  080081cc  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081cc  080081cc  000091cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081d0  080081d0  000091d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080081d4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005e4  200001d4  080083a8  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007b8  080083a8  0000a7b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007903  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ed  00000000  00000000  00011b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000858  00000000  00000000  000133f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000647  00000000  00000000  00013c48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017fff  00000000  00000000  0001428f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b939  00000000  00000000  0002c28e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084f1c  00000000  00000000  00037bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bcae3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032f0  00000000  00000000  000bcb28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000bfe18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08005eb4 	.word	0x08005eb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08005eb4 	.word	0x08005eb4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f44:	b590      	push	{r4, r7, lr}
 8000f46:	b09d      	sub	sp, #116	@ 0x74
 8000f48:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f4a:	f000 fd93 	bl	8001a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f4e:	f000 f903 	bl	8001158 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f52:	f000 f96b 	bl	800122c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f56:	f000 f93b 	bl	80011d0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  uint32_t magnet_count = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	643b      	str	r3, [r7, #64]	@ 0x40
  GPIO_PinState last_hall_state = GPIO_PIN_SET;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	#define AVG_SIZE 5
#define WHEEL_RADIUS_MM 325.5f	   // Set your wheel radius in millimeters here
#define PI 3.14159265f
  	uint32_t time_diffs[AVG_SIZE] = {0};
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	2200      	movs	r2, #0
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	605a      	str	r2, [r3, #4]
 8000f6e:	609a      	str	r2, [r3, #8]
 8000f70:	60da      	str	r2, [r3, #12]
 8000f72:	611a      	str	r2, [r3, #16]
  	float speed_kmh = 0.0f;
 8000f74:	f04f 0300 	mov.w	r3, #0
 8000f78:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t avg_index = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint32_t last_time = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	65bb      	str	r3, [r7, #88]	@ 0x58
  uint32_t last_display_time = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	657b      	str	r3, [r7, #84]	@ 0x54
  float filtered_rpm = 0.0f;
 8000f88:	f04f 0300 	mov.w	r3, #0
 8000f8c:	653b      	str	r3, [r7, #80]	@ 0x50
  uint8_t samples_collected = 0; // Ensures we don't average zeros at the start
 8000f8e:	2300      	movs	r3, #0
 8000f90:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  ssd1306_Init();
 8000f94:	f000 fb5c 	bl	8001650 <ssd1306_Init>
  ssd1306_SetCursor(5,5);
 8000f98:	2105      	movs	r1, #5
 8000f9a:	2005      	movs	r0, #5
 8000f9c:	f000 fd20 	bl	80019e0 <ssd1306_SetCursor>
  ssd1306_WriteString("SPEED ", Font_16x24, White);
 8000fa0:	4b63      	ldr	r3, [pc, #396]	@ (8001130 <main+0x1ec>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	9200      	str	r2, [sp, #0]
 8000fa6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa8:	4862      	ldr	r0, [pc, #392]	@ (8001134 <main+0x1f0>)
 8000faa:	f000 fcf3 	bl	8001994 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000fae:	f000 fbd1 	bl	8001754 <ssd1306_UpdateScreen>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t now = HAL_GetTick();
 8000fb2:	f000 fdb7 	bl	8001b24 <HAL_GetTick>
 8000fb6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	        GPIO_PinState current_hall_state = HAL_GPIO_ReadPin(HALLEFFECT_GPIO_Port, HALLEFFECT_Pin);
 8000fb8:	2102      	movs	r1, #2
 8000fba:	485f      	ldr	r0, [pc, #380]	@ (8001138 <main+0x1f4>)
 8000fbc:	f001 f848 	bl	8002050 <HAL_GPIO_ReadPin>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

	        // 1. EDGE DETECTION (Instantaneous)
	        // Detects the moment the magnet arrives (Falling Edge)
	        if (current_hall_state == GPIO_PIN_RESET && last_hall_state == GPIO_PIN_SET)
 8000fc6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d161      	bne.n	8001092 <main+0x14e>
 8000fce:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d15d      	bne.n	8001092 <main+0x14e>
	        {
	            if (last_time != 0)
 8000fd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d053      	beq.n	8001084 <main+0x140>
	            {
	                uint32_t diff = now - last_time;
 8000fdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000fde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	637b      	str	r3, [r7, #52]	@ 0x34

	                // Debounce: Ignore pulses faster than 3000 RPM (20ms gap) to filter noise
	                if (diff > 20)
 8000fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fe6:	2b14      	cmp	r3, #20
 8000fe8:	d94c      	bls.n	8001084 <main+0x140>
	                {
	                    // Store timing gap in the circular buffer
	                    time_diffs[avg_index] = diff;
 8000fea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	3368      	adds	r3, #104	@ 0x68
 8000ff2:	443b      	add	r3, r7
 8000ff4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000ff6:	f843 2c4c 	str.w	r2, [r3, #-76]
	                    avg_index = (avg_index + 1) % AVG_SIZE;
 8000ffa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000ffe:	1c5a      	adds	r2, r3, #1
 8001000:	4b4e      	ldr	r3, [pc, #312]	@ (800113c <main+0x1f8>)
 8001002:	fb83 1302 	smull	r1, r3, r3, r2
 8001006:	1059      	asrs	r1, r3, #1
 8001008:	17d3      	asrs	r3, r2, #31
 800100a:	1ac9      	subs	r1, r1, r3
 800100c:	460b      	mov	r3, r1
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	440b      	add	r3, r1
 8001012:	1ad1      	subs	r1, r2, r3
 8001014:	460b      	mov	r3, r1
 8001016:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	                    // Track how many samples we have for the initial startup
	                    if (samples_collected < AVG_SIZE) samples_collected++;
 800101a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800101e:	2b04      	cmp	r3, #4
 8001020:	d804      	bhi.n	800102c <main+0xe8>
 8001022:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001026:	3301      	adds	r3, #1
 8001028:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	                    // Calculate the moving average of the time gaps
	                    uint32_t sum = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    for(int i = 0; i < samples_collected; i++) {
 8001030:	2300      	movs	r3, #0
 8001032:	647b      	str	r3, [r7, #68]	@ 0x44
 8001034:	e00b      	b.n	800104e <main+0x10a>
	                        sum += time_diffs[i];
 8001036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	3368      	adds	r3, #104	@ 0x68
 800103c:	443b      	add	r3, r7
 800103e:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8001042:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001044:	4413      	add	r3, r2
 8001046:	64bb      	str	r3, [r7, #72]	@ 0x48
	                    for(int i = 0; i < samples_collected; i++) {
 8001048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800104a:	3301      	adds	r3, #1
 800104c:	647b      	str	r3, [r7, #68]	@ 0x44
 800104e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001052:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001054:	429a      	cmp	r2, r3
 8001056:	dbee      	blt.n	8001036 <main+0xf2>
	                    }

	                    float avg_diff = (float)sum / (float)samples_collected;
 8001058:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800105a:	f7ff fdcb 	bl	8000bf4 <__aeabi_ui2f>
 800105e:	4604      	mov	r4, r0
 8001060:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fdc5 	bl	8000bf4 <__aeabi_ui2f>
 800106a:	4603      	mov	r3, r0
 800106c:	4619      	mov	r1, r3
 800106e:	4620      	mov	r0, r4
 8001070:	f7ff fecc 	bl	8000e0c <__aeabi_fdiv>
 8001074:	4603      	mov	r3, r0
 8001076:	633b      	str	r3, [r7, #48]	@ 0x30

	                    // Calculate RPM from the averaged time gap
	                    filtered_rpm = 60000.0f / avg_diff;
 8001078:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800107a:	4831      	ldr	r0, [pc, #196]	@ (8001140 <main+0x1fc>)
 800107c:	f7ff fec6 	bl	8000e0c <__aeabi_fdiv>
 8001080:	4603      	mov	r3, r0
 8001082:	653b      	str	r3, [r7, #80]	@ 0x50
	                }
	            }
	            last_time = now;
 8001084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001086:	65bb      	str	r3, [r7, #88]	@ 0x58

	            // Visual feedback on the onboard LED
	            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001088:	2201      	movs	r2, #1
 800108a:	2110      	movs	r1, #16
 800108c:	482a      	ldr	r0, [pc, #168]	@ (8001138 <main+0x1f4>)
 800108e:	f000 fff6 	bl	800207e <HAL_GPIO_WritePin>
	        }

	        // Turn off feedback LED when magnet leaves
	        if (current_hall_state == GPIO_PIN_SET)
 8001092:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8001096:	2b01      	cmp	r3, #1
 8001098:	d104      	bne.n	80010a4 <main+0x160>
	        {
	            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	2110      	movs	r1, #16
 800109e:	4826      	ldr	r0, [pc, #152]	@ (8001138 <main+0x1f4>)
 80010a0:	f000 ffed 	bl	800207e <HAL_GPIO_WritePin>
	        }

	        // Update state for next loop iteration
	        last_hall_state = current_hall_state;
 80010a4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80010a8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	        // 2. TIMED DISPLAY & CALCULATIONS (Every 300ms)
	        // This prevents the slow I2C display from making us miss magnet pulses
	        if (now - last_display_time >= 300)
 80010ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80010b6:	f4ff af7c 	bcc.w	8000fb2 <main+0x6e>
	        {
	            last_display_time = now;
 80010ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010bc:	657b      	str	r3, [r7, #84]	@ 0x54

	            // Timeout: If no magnet seen for 2.5 seconds, the wheel has stopped
	            if (now - last_time > 2500) {
 80010be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d909      	bls.n	80010e0 <main+0x19c>
	                filtered_rpm = 0.0f;
 80010cc:	f04f 0300 	mov.w	r3, #0
 80010d0:	653b      	str	r3, [r7, #80]	@ 0x50
	                speed_kmh = 0.0f;
 80010d2:	f04f 0300 	mov.w	r3, #0
 80010d6:	663b      	str	r3, [r7, #96]	@ 0x60
	                samples_collected = 0; // Reset average buffer
 80010d8:	2300      	movs	r3, #0
 80010da:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80010de:	e00f      	b.n	8001100 <main+0x1bc>
	            }
	            else {
	                // Convert RPM to km/h using the radius
	                // Formula: (RPM * 2 * PI * R * 60) / 1,000,000
	                speed_kmh = (filtered_rpm * (2.0f * PI * WHEEL_RADIUS_MM) * 60.0f) / 1000000.0f;
 80010e0:	4918      	ldr	r1, [pc, #96]	@ (8001144 <main+0x200>)
 80010e2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80010e4:	f7ff fdde 	bl	8000ca4 <__aeabi_fmul>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4917      	ldr	r1, [pc, #92]	@ (8001148 <main+0x204>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff fdd9 	bl	8000ca4 <__aeabi_fmul>
 80010f2:	4603      	mov	r3, r0
 80010f4:	4915      	ldr	r1, [pc, #84]	@ (800114c <main+0x208>)
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff fe88 	bl	8000e0c <__aeabi_fdiv>
 80010fc:	4603      	mov	r3, r0
 80010fe:	663b      	str	r3, [r7, #96]	@ 0x60
//	            ssd1306_SetCursor(5, 34);
//	            sprintf(buffer, "%.1f RPM  ", filtered_rpm);
//	            ssd1306_WriteString(buffer, Font_7x10, White);

	            // Row 2: Display Speed
	            ssd1306_SetCursor(5, 31);
 8001100:	211f      	movs	r1, #31
 8001102:	2005      	movs	r0, #5
 8001104:	f000 fc6c 	bl	80019e0 <ssd1306_SetCursor>
	            sprintf(buffer, "%.2f km/h  ", speed_kmh);
 8001108:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800110a:	f7ff f98d 	bl	8000428 <__aeabi_f2d>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4638      	mov	r0, r7
 8001114:	490e      	ldr	r1, [pc, #56]	@ (8001150 <main+0x20c>)
 8001116:	f002 fd8f 	bl	8003c38 <siprintf>
	            ssd1306_WriteString(buffer, Font_11x18, White);
 800111a:	4b0e      	ldr	r3, [pc, #56]	@ (8001154 <main+0x210>)
 800111c:	4638      	mov	r0, r7
 800111e:	2201      	movs	r2, #1
 8001120:	9200      	str	r2, [sp, #0]
 8001122:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001124:	f000 fc36 	bl	8001994 <ssd1306_WriteString>

	            // Push data to the screen
	            ssd1306_UpdateScreen();
 8001128:	f000 fb14 	bl	8001754 <ssd1306_UpdateScreen>
  {
 800112c:	e741      	b.n	8000fb2 <main+0x6e>
 800112e:	bf00      	nop
 8001130:	08007e34 	.word	0x08007e34
 8001134:	08005ed0 	.word	0x08005ed0
 8001138:	40010800 	.word	0x40010800
 800113c:	66666667 	.word	0x66666667
 8001140:	476a6000 	.word	0x476a6000
 8001144:	44ffa5a9 	.word	0x44ffa5a9
 8001148:	42700000 	.word	0x42700000
 800114c:	49742400 	.word	0x49742400
 8001150:	08005ed8 	.word	0x08005ed8
 8001154:	08007e28 	.word	0x08007e28

08001158 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b090      	sub	sp, #64	@ 0x40
 800115c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115e:	f107 0318 	add.w	r3, r7, #24
 8001162:	2228      	movs	r2, #40	@ 0x28
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f002 fdcb 	bl	8003d02 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
 8001178:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117a:	2302      	movs	r3, #2
 800117c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117e:	2301      	movs	r3, #1
 8001180:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001182:	2310      	movs	r3, #16
 8001184:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001186:	2300      	movs	r3, #0
 8001188:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800118a:	f107 0318 	add.w	r3, r7, #24
 800118e:	4618      	mov	r0, r3
 8001190:	f001 fc3a 	bl	8002a08 <HAL_RCC_OscConfig>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <SystemClock_Config+0x46>
  {
    Error_Handler();
 800119a:	f000 f891 	bl	80012c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800119e:	230f      	movs	r3, #15
 80011a0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011a2:	2300      	movs	r3, #0
 80011a4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011b2:	1d3b      	adds	r3, r7, #4
 80011b4:	2100      	movs	r1, #0
 80011b6:	4618      	mov	r0, r3
 80011b8:	f001 fea8 	bl	8002f0c <HAL_RCC_ClockConfig>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d001      	beq.n	80011c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011c2:	f000 f87d 	bl	80012c0 <Error_Handler>
  }
}
 80011c6:	bf00      	nop
 80011c8:	3740      	adds	r7, #64	@ 0x40
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
	...

080011d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011d6:	4a13      	ldr	r2, [pc, #76]	@ (8001224 <MX_I2C1_Init+0x54>)
 80011d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011da:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011dc:	4a12      	ldr	r2, [pc, #72]	@ (8001228 <MX_I2C1_Init+0x58>)
 80011de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011ee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_I2C1_Init+0x50>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001200:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <MX_I2C1_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001206:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <MX_I2C1_Init+0x50>)
 8001208:	2200      	movs	r2, #0
 800120a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120c:	4804      	ldr	r0, [pc, #16]	@ (8001220 <MX_I2C1_Init+0x50>)
 800120e:	f000 ff4f 	bl	80020b0 <HAL_I2C_Init>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001218:	f000 f852 	bl	80012c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200001f0 	.word	0x200001f0
 8001224:	40005400 	.word	0x40005400
 8001228:	000186a0 	.word	0x000186a0

0800122c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001240:	4b1d      	ldr	r3, [pc, #116]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 8001242:	699b      	ldr	r3, [r3, #24]
 8001244:	4a1c      	ldr	r2, [pc, #112]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6193      	str	r3, [r2, #24]
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 800124e:	699b      	ldr	r3, [r3, #24]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	607b      	str	r3, [r7, #4]
 8001256:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001258:	4b17      	ldr	r3, [pc, #92]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a16      	ldr	r2, [pc, #88]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 800125e:	f043 0308 	orr.w	r3, r3, #8
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b14      	ldr	r3, [pc, #80]	@ (80012b8 <MX_GPIO_Init+0x8c>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0308 	and.w	r3, r3, #8
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001270:	2200      	movs	r2, #0
 8001272:	2110      	movs	r1, #16
 8001274:	4811      	ldr	r0, [pc, #68]	@ (80012bc <MX_GPIO_Init+0x90>)
 8001276:	f000 ff02 	bl	800207e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : HALLEFFECT_Pin */
  GPIO_InitStruct.Pin = HALLEFFECT_Pin;
 800127a:	2302      	movs	r3, #2
 800127c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001282:	2300      	movs	r3, #0
 8001284:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(HALLEFFECT_GPIO_Port, &GPIO_InitStruct);
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	4619      	mov	r1, r3
 800128c:	480b      	ldr	r0, [pc, #44]	@ (80012bc <MX_GPIO_Init+0x90>)
 800128e:	f000 fd5b 	bl	8001d48 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001292:	2310      	movs	r3, #16
 8001294:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001296:	2301      	movs	r3, #1
 8001298:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2302      	movs	r3, #2
 80012a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	4619      	mov	r1, r3
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_GPIO_Init+0x90>)
 80012aa:	f000 fd4d 	bl	8001d48 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ae:	bf00      	nop
 80012b0:	3718      	adds	r7, #24
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40010800 	.word	0x40010800

080012c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012c4:	b672      	cpsid	i
}
 80012c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <Error_Handler+0x8>

080012cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b085      	sub	sp, #20
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012d2:	4b15      	ldr	r3, [pc, #84]	@ (8001328 <HAL_MspInit+0x5c>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	4a14      	ldr	r2, [pc, #80]	@ (8001328 <HAL_MspInit+0x5c>)
 80012d8:	f043 0301 	orr.w	r3, r3, #1
 80012dc:	6193      	str	r3, [r2, #24]
 80012de:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_MspInit+0x5c>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	60bb      	str	r3, [r7, #8]
 80012e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <HAL_MspInit+0x5c>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001328 <HAL_MspInit+0x5c>)
 80012f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <HAL_MspInit+0x5c>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012fe:	607b      	str	r3, [r7, #4]
 8001300:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001302:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <HAL_MspInit+0x60>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	60fb      	str	r3, [r7, #12]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_MspInit+0x60>)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	bc80      	pop	{r7}
 8001326:	4770      	bx	lr
 8001328:	40021000 	.word	0x40021000
 800132c:	40010000 	.word	0x40010000

08001330 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b088      	sub	sp, #32
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 0310 	add.w	r3, r7, #16
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a15      	ldr	r2, [pc, #84]	@ (80013a0 <HAL_I2C_MspInit+0x70>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d123      	bne.n	8001398 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	4a13      	ldr	r2, [pc, #76]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 8001356:	f043 0308 	orr.w	r3, r3, #8
 800135a:	6193      	str	r3, [r2, #24]
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 800135e:	699b      	ldr	r3, [r3, #24]
 8001360:	f003 0308 	and.w	r3, r3, #8
 8001364:	60fb      	str	r3, [r7, #12]
 8001366:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 8001368:	23c0      	movs	r3, #192	@ 0xc0
 800136a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136c:	2312      	movs	r3, #18
 800136e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	4619      	mov	r1, r3
 800137a:	480b      	ldr	r0, [pc, #44]	@ (80013a8 <HAL_I2C_MspInit+0x78>)
 800137c:	f000 fce4 	bl	8001d48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 8001382:	69db      	ldr	r3, [r3, #28]
 8001384:	4a07      	ldr	r2, [pc, #28]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 8001386:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800138a:	61d3      	str	r3, [r2, #28]
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <HAL_I2C_MspInit+0x74>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001398:	bf00      	nop
 800139a:	3720      	adds	r7, #32
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}
 80013a0:	40005400 	.word	0x40005400
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40010c00 	.word	0x40010c00

080013ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <NMI_Handler+0x4>

080013b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <HardFault_Handler+0x4>

080013bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <MemManage_Handler+0x4>

080013c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013c8:	bf00      	nop
 80013ca:	e7fd      	b.n	80013c8 <BusFault_Handler+0x4>

080013cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013d0:	bf00      	nop
 80013d2:	e7fd      	b.n	80013d0 <UsageFault_Handler+0x4>

080013d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013e4:	bf00      	nop
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bc80      	pop	{r7}
 80013ea:	4770      	bx	lr

080013ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr

080013f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013fc:	f000 fb80 	bl	8001b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001400:	bf00      	nop
 8001402:	bd80      	pop	{r7, pc}

08001404 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return 1;
 8001408:	2301      	movs	r3, #1
}
 800140a:	4618      	mov	r0, r3
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <_kill>:

int _kill(int pid, int sig)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800141c:	f002 fcc4 	bl	8003da8 <__errno>
 8001420:	4603      	mov	r3, r0
 8001422:	2216      	movs	r2, #22
 8001424:	601a      	str	r2, [r3, #0]
  return -1;
 8001426:	f04f 33ff 	mov.w	r3, #4294967295
}
 800142a:	4618      	mov	r0, r3
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <_exit>:

void _exit (int status)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800143a:	f04f 31ff 	mov.w	r1, #4294967295
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7ff ffe7 	bl	8001412 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001444:	bf00      	nop
 8001446:	e7fd      	b.n	8001444 <_exit+0x12>

08001448 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
 8001458:	e00a      	b.n	8001470 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800145a:	f3af 8000 	nop.w
 800145e:	4601      	mov	r1, r0
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	60ba      	str	r2, [r7, #8]
 8001466:	b2ca      	uxtb	r2, r1
 8001468:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	3301      	adds	r3, #1
 800146e:	617b      	str	r3, [r7, #20]
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	429a      	cmp	r2, r3
 8001476:	dbf0      	blt.n	800145a <_read+0x12>
  }

  return len;
 8001478:	687b      	ldr	r3, [r7, #4]
}
 800147a:	4618      	mov	r0, r3
 800147c:	3718      	adds	r7, #24
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	60b9      	str	r1, [r7, #8]
 800148c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]
 8001492:	e009      	b.n	80014a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	60ba      	str	r2, [r7, #8]
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	4618      	mov	r0, r3
 800149e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014a2:	697b      	ldr	r3, [r7, #20]
 80014a4:	3301      	adds	r3, #1
 80014a6:	617b      	str	r3, [r7, #20]
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	429a      	cmp	r2, r3
 80014ae:	dbf1      	blt.n	8001494 <_write+0x12>
  }
  return len;
 80014b0:	687b      	ldr	r3, [r7, #4]
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3718      	adds	r7, #24
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <_close>:

int _close(int file)
{
 80014ba:	b480      	push	{r7}
 80014bc:	b083      	sub	sp, #12
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014e0:	605a      	str	r2, [r3, #4]
  return 0;
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bc80      	pop	{r7}
 80014ec:	4770      	bx	lr

080014ee <_isatty>:

int _isatty(int file)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bc80      	pop	{r7}
 8001500:	4770      	bx	lr

08001502 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001502:	b480      	push	{r7}
 8001504:	b085      	sub	sp, #20
 8001506:	af00      	add	r7, sp, #0
 8001508:	60f8      	str	r0, [r7, #12]
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3714      	adds	r7, #20
 8001514:	46bd      	mov	sp, r7
 8001516:	bc80      	pop	{r7}
 8001518:	4770      	bx	lr
	...

0800151c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001524:	4a14      	ldr	r2, [pc, #80]	@ (8001578 <_sbrk+0x5c>)
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <_sbrk+0x60>)
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001530:	4b13      	ldr	r3, [pc, #76]	@ (8001580 <_sbrk+0x64>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d102      	bne.n	800153e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001538:	4b11      	ldr	r3, [pc, #68]	@ (8001580 <_sbrk+0x64>)
 800153a:	4a12      	ldr	r2, [pc, #72]	@ (8001584 <_sbrk+0x68>)
 800153c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800153e:	4b10      	ldr	r3, [pc, #64]	@ (8001580 <_sbrk+0x64>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4413      	add	r3, r2
 8001546:	693a      	ldr	r2, [r7, #16]
 8001548:	429a      	cmp	r2, r3
 800154a:	d207      	bcs.n	800155c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800154c:	f002 fc2c 	bl	8003da8 <__errno>
 8001550:	4603      	mov	r3, r0
 8001552:	220c      	movs	r2, #12
 8001554:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001556:	f04f 33ff 	mov.w	r3, #4294967295
 800155a:	e009      	b.n	8001570 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800155c:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <_sbrk+0x64>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001562:	4b07      	ldr	r3, [pc, #28]	@ (8001580 <_sbrk+0x64>)
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4413      	add	r3, r2
 800156a:	4a05      	ldr	r2, [pc, #20]	@ (8001580 <_sbrk+0x64>)
 800156c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800156e:	68fb      	ldr	r3, [r7, #12]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20005000 	.word	0x20005000
 800157c:	00000400 	.word	0x00000400
 8001580:	20000244 	.word	0x20000244
 8001584:	200007b8 	.word	0x200007b8

08001588 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr

08001594 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001594:	f7ff fff8 	bl	8001588 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001598:	480b      	ldr	r0, [pc, #44]	@ (80015c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800159a:	490c      	ldr	r1, [pc, #48]	@ (80015cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800159c:	4a0c      	ldr	r2, [pc, #48]	@ (80015d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800159e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015a0:	e002      	b.n	80015a8 <LoopCopyDataInit>

080015a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015a6:	3304      	adds	r3, #4

080015a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015ac:	d3f9      	bcc.n	80015a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ae:	4a09      	ldr	r2, [pc, #36]	@ (80015d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015b0:	4c09      	ldr	r4, [pc, #36]	@ (80015d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015b4:	e001      	b.n	80015ba <LoopFillZerobss>

080015b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015b8:	3204      	adds	r2, #4

080015ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015bc:	d3fb      	bcc.n	80015b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015be:	f002 fbf9 	bl	8003db4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015c2:	f7ff fcbf 	bl	8000f44 <main>
  bx lr
 80015c6:	4770      	bx	lr
  ldr r0, =_sdata
 80015c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015cc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80015d0:	080081d4 	.word	0x080081d4
  ldr r2, =_sbss
 80015d4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80015d8:	200007b8 	.word	0x200007b8

080015dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015dc:	e7fe      	b.n	80015dc <ADC1_2_IRQHandler>

080015de <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80015e2:	bf00      	nop
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
	...

080015ec <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af04      	add	r7, sp, #16
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	9302      	str	r3, [sp, #8]
 80015fc:	2301      	movs	r3, #1
 80015fe:	9301      	str	r3, [sp, #4]
 8001600:	1dfb      	adds	r3, r7, #7
 8001602:	9300      	str	r3, [sp, #0]
 8001604:	2301      	movs	r3, #1
 8001606:	2200      	movs	r2, #0
 8001608:	2178      	movs	r1, #120	@ 0x78
 800160a:	4803      	ldr	r0, [pc, #12]	@ (8001618 <ssd1306_WriteCommand+0x2c>)
 800160c:	f000 fe94 	bl	8002338 <HAL_I2C_Mem_Write>
}
 8001610:	bf00      	nop
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200001f0 	.word	0x200001f0

0800161c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af04      	add	r7, sp, #16
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	b29b      	uxth	r3, r3
 800162a:	f04f 32ff 	mov.w	r2, #4294967295
 800162e:	9202      	str	r2, [sp, #8]
 8001630:	9301      	str	r3, [sp, #4]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	9300      	str	r3, [sp, #0]
 8001636:	2301      	movs	r3, #1
 8001638:	2240      	movs	r2, #64	@ 0x40
 800163a:	2178      	movs	r1, #120	@ 0x78
 800163c:	4803      	ldr	r0, [pc, #12]	@ (800164c <ssd1306_WriteData+0x30>)
 800163e:	f000 fe7b 	bl	8002338 <HAL_I2C_Mem_Write>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200001f0 	.word	0x200001f0

08001650 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001654:	f7ff ffc3 	bl	80015de <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001658:	2064      	movs	r0, #100	@ 0x64
 800165a:	f000 fa6d 	bl	8001b38 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800165e:	2000      	movs	r0, #0
 8001660:	f000 f9ea 	bl	8001a38 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001664:	2020      	movs	r0, #32
 8001666:	f7ff ffc1 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800166a:	2000      	movs	r0, #0
 800166c:	f7ff ffbe 	bl	80015ec <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001670:	20b0      	movs	r0, #176	@ 0xb0
 8001672:	f7ff ffbb 	bl	80015ec <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001676:	20c8      	movs	r0, #200	@ 0xc8
 8001678:	f7ff ffb8 	bl	80015ec <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff ffb5 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001682:	2010      	movs	r0, #16
 8001684:	f7ff ffb2 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001688:	2040      	movs	r0, #64	@ 0x40
 800168a:	f7ff ffaf 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800168e:	20ff      	movs	r0, #255	@ 0xff
 8001690:	f000 f9be 	bl	8001a10 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001694:	20a1      	movs	r0, #161	@ 0xa1
 8001696:	f7ff ffa9 	bl	80015ec <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800169a:	20a6      	movs	r0, #166	@ 0xa6
 800169c:	f7ff ffa6 	bl	80015ec <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80016a0:	20a8      	movs	r0, #168	@ 0xa8
 80016a2:	f7ff ffa3 	bl	80015ec <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80016a6:	203f      	movs	r0, #63	@ 0x3f
 80016a8:	f7ff ffa0 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016ac:	20a4      	movs	r0, #164	@ 0xa4
 80016ae:	f7ff ff9d 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80016b2:	20d3      	movs	r0, #211	@ 0xd3
 80016b4:	f7ff ff9a 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff ff97 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80016be:	20d5      	movs	r0, #213	@ 0xd5
 80016c0:	f7ff ff94 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80016c4:	20f0      	movs	r0, #240	@ 0xf0
 80016c6:	f7ff ff91 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80016ca:	20d9      	movs	r0, #217	@ 0xd9
 80016cc:	f7ff ff8e 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80016d0:	2022      	movs	r0, #34	@ 0x22
 80016d2:	f7ff ff8b 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80016d6:	20da      	movs	r0, #218	@ 0xda
 80016d8:	f7ff ff88 	bl	80015ec <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80016dc:	2012      	movs	r0, #18
 80016de:	f7ff ff85 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80016e2:	20db      	movs	r0, #219	@ 0xdb
 80016e4:	f7ff ff82 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80016e8:	2020      	movs	r0, #32
 80016ea:	f7ff ff7f 	bl	80015ec <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80016ee:	208d      	movs	r0, #141	@ 0x8d
 80016f0:	f7ff ff7c 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80016f4:	2014      	movs	r0, #20
 80016f6:	f7ff ff79 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80016fa:	2001      	movs	r0, #1
 80016fc:	f000 f99c 	bl	8001a38 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001700:	2000      	movs	r0, #0
 8001702:	f000 f80f 	bl	8001724 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001706:	f000 f825 	bl	8001754 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800170a:	4b05      	ldr	r3, [pc, #20]	@ (8001720 <ssd1306_Init+0xd0>)
 800170c:	2200      	movs	r2, #0
 800170e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <ssd1306_Init+0xd0>)
 8001712:	2200      	movs	r2, #0
 8001714:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001716:	4b02      	ldr	r3, [pc, #8]	@ (8001720 <ssd1306_Init+0xd0>)
 8001718:	2201      	movs	r2, #1
 800171a:	711a      	strb	r2, [r3, #4]
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000660 	.word	0x20000660

08001724 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d101      	bne.n	8001738 <ssd1306_Fill+0x14>
 8001734:	2300      	movs	r3, #0
 8001736:	e000      	b.n	800173a <ssd1306_Fill+0x16>
 8001738:	23ff      	movs	r3, #255	@ 0xff
 800173a:	f44f 6283 	mov.w	r2, #1048	@ 0x418
 800173e:	4619      	mov	r1, r3
 8001740:	4803      	ldr	r0, [pc, #12]	@ (8001750 <ssd1306_Fill+0x2c>)
 8001742:	f002 fade 	bl	8003d02 <memset>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000248 	.word	0x20000248

08001754 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800175a:	2300      	movs	r3, #0
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	e01a      	b.n	8001796 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	3b50      	subs	r3, #80	@ 0x50
 8001764:	b2db      	uxtb	r3, r3
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff40 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff ff3d 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001772:	2010      	movs	r0, #16
 8001774:	f7ff ff3a 	bl	80015ec <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001778:	79fa      	ldrb	r2, [r7, #7]
 800177a:	4613      	mov	r3, r2
 800177c:	019b      	lsls	r3, r3, #6
 800177e:	4413      	add	r3, r2
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	4413      	add	r3, r2
 8001784:	4a08      	ldr	r2, [pc, #32]	@ (80017a8 <ssd1306_UpdateScreen+0x54>)
 8001786:	4413      	add	r3, r2
 8001788:	2183      	movs	r1, #131	@ 0x83
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff46 	bl	800161c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	3301      	adds	r3, #1
 8001794:	71fb      	strb	r3, [r7, #7]
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	2b07      	cmp	r3, #7
 800179a:	d9e1      	bls.n	8001760 <ssd1306_UpdateScreen+0xc>
    }
}
 800179c:	bf00      	nop
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	20000248 	.word	0x20000248

080017ac <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80017ac:	b490      	push	{r4, r7}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	71fb      	strb	r3, [r7, #7]
 80017b6:	460b      	mov	r3, r1
 80017b8:	71bb      	strb	r3, [r7, #6]
 80017ba:	4613      	mov	r3, r2
 80017bc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	2b82      	cmp	r3, #130	@ 0x82
 80017c2:	d84d      	bhi.n	8001860 <ssd1306_DrawPixel+0xb4>
 80017c4:	79bb      	ldrb	r3, [r7, #6]
 80017c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80017c8:	d84a      	bhi.n	8001860 <ssd1306_DrawPixel+0xb4>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80017ca:	797b      	ldrb	r3, [r7, #5]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d122      	bne.n	8001816 <ssd1306_DrawPixel+0x6a>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017d0:	79f9      	ldrb	r1, [r7, #7]
 80017d2:	79bb      	ldrb	r3, [r7, #6]
 80017d4:	08db      	lsrs	r3, r3, #3
 80017d6:	b2d8      	uxtb	r0, r3
 80017d8:	4602      	mov	r2, r0
 80017da:	4613      	mov	r3, r2
 80017dc:	019b      	lsls	r3, r3, #6
 80017de:	4413      	add	r3, r2
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	4413      	add	r3, r2
 80017e4:	440b      	add	r3, r1
 80017e6:	4a21      	ldr	r2, [pc, #132]	@ (800186c <ssd1306_DrawPixel+0xc0>)
 80017e8:	5cd3      	ldrb	r3, [r2, r3]
 80017ea:	b25a      	sxtb	r2, r3
 80017ec:	79bb      	ldrb	r3, [r7, #6]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	2101      	movs	r1, #1
 80017f4:	fa01 f303 	lsl.w	r3, r1, r3
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	4313      	orrs	r3, r2
 80017fc:	b25c      	sxtb	r4, r3
 80017fe:	79f9      	ldrb	r1, [r7, #7]
 8001800:	4602      	mov	r2, r0
 8001802:	4613      	mov	r3, r2
 8001804:	019b      	lsls	r3, r3, #6
 8001806:	4413      	add	r3, r2
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	4413      	add	r3, r2
 800180c:	440b      	add	r3, r1
 800180e:	b2e1      	uxtb	r1, r4
 8001810:	4a16      	ldr	r2, [pc, #88]	@ (800186c <ssd1306_DrawPixel+0xc0>)
 8001812:	54d1      	strb	r1, [r2, r3]
 8001814:	e025      	b.n	8001862 <ssd1306_DrawPixel+0xb6>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001816:	79f9      	ldrb	r1, [r7, #7]
 8001818:	79bb      	ldrb	r3, [r7, #6]
 800181a:	08db      	lsrs	r3, r3, #3
 800181c:	b2d8      	uxtb	r0, r3
 800181e:	4602      	mov	r2, r0
 8001820:	4613      	mov	r3, r2
 8001822:	019b      	lsls	r3, r3, #6
 8001824:	4413      	add	r3, r2
 8001826:	005b      	lsls	r3, r3, #1
 8001828:	4413      	add	r3, r2
 800182a:	440b      	add	r3, r1
 800182c:	4a0f      	ldr	r2, [pc, #60]	@ (800186c <ssd1306_DrawPixel+0xc0>)
 800182e:	5cd3      	ldrb	r3, [r2, r3]
 8001830:	b25a      	sxtb	r2, r3
 8001832:	79bb      	ldrb	r3, [r7, #6]
 8001834:	f003 0307 	and.w	r3, r3, #7
 8001838:	2101      	movs	r1, #1
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	b25b      	sxtb	r3, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	b25b      	sxtb	r3, r3
 8001844:	4013      	ands	r3, r2
 8001846:	b25c      	sxtb	r4, r3
 8001848:	79f9      	ldrb	r1, [r7, #7]
 800184a:	4602      	mov	r2, r0
 800184c:	4613      	mov	r3, r2
 800184e:	019b      	lsls	r3, r3, #6
 8001850:	4413      	add	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	440b      	add	r3, r1
 8001858:	b2e1      	uxtb	r1, r4
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <ssd1306_DrawPixel+0xc0>)
 800185c:	54d1      	strb	r1, [r2, r3]
 800185e:	e000      	b.n	8001862 <ssd1306_DrawPixel+0xb6>
        return;
 8001860:	bf00      	nop
    }
}
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bc90      	pop	{r4, r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	20000248 	.word	0x20000248

08001870 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b089      	sub	sp, #36	@ 0x24
 8001874:	af00      	add	r7, sp, #0
 8001876:	4604      	mov	r4, r0
 8001878:	4638      	mov	r0, r7
 800187a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800187e:	4623      	mov	r3, r4
 8001880:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001882:	7bfb      	ldrb	r3, [r7, #15]
 8001884:	2b1f      	cmp	r3, #31
 8001886:	d902      	bls.n	800188e <ssd1306_WriteChar+0x1e>
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	2b7e      	cmp	r3, #126	@ 0x7e
 800188c:	d901      	bls.n	8001892 <ssd1306_WriteChar+0x22>
        return 0;
 800188e:	2300      	movs	r3, #0
 8001890:	e079      	b.n	8001986 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d005      	beq.n	80018a4 <ssd1306_WriteChar+0x34>
 8001898:	68ba      	ldr	r2, [r7, #8]
 800189a:	7bfb      	ldrb	r3, [r7, #15]
 800189c:	3b20      	subs	r3, #32
 800189e:	4413      	add	r3, r2
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	e000      	b.n	80018a6 <ssd1306_WriteChar+0x36>
 80018a4:	783b      	ldrb	r3, [r7, #0]
 80018a6:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018a8:	4b39      	ldr	r3, [pc, #228]	@ (8001990 <ssd1306_WriteChar+0x120>)
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	461a      	mov	r2, r3
 80018ae:	7dfb      	ldrb	r3, [r7, #23]
 80018b0:	4413      	add	r3, r2
 80018b2:	2b83      	cmp	r3, #131	@ 0x83
 80018b4:	dc06      	bgt.n	80018c4 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80018b6:	4b36      	ldr	r3, [pc, #216]	@ (8001990 <ssd1306_WriteChar+0x120>)
 80018b8:	885b      	ldrh	r3, [r3, #2]
 80018ba:	461a      	mov	r2, r3
 80018bc:	787b      	ldrb	r3, [r7, #1]
 80018be:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80018c0:	2b40      	cmp	r3, #64	@ 0x40
 80018c2:	dd01      	ble.n	80018c8 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80018c4:	2300      	movs	r3, #0
 80018c6:	e05e      	b.n	8001986 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018c8:	2300      	movs	r3, #0
 80018ca:	61fb      	str	r3, [r7, #28]
 80018cc:	e04d      	b.n	800196a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	7bfb      	ldrb	r3, [r7, #15]
 80018d2:	3b20      	subs	r3, #32
 80018d4:	7879      	ldrb	r1, [r7, #1]
 80018d6:	fb01 f303 	mul.w	r3, r1, r3
 80018da:	4619      	mov	r1, r3
 80018dc:	69fb      	ldr	r3, [r7, #28]
 80018de:	440b      	add	r3, r1
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]
 80018ec:	e036      	b.n	800195c <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d013      	beq.n	8001926 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80018fe:	4b24      	ldr	r3, [pc, #144]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	b2da      	uxtb	r2, r3
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	b2db      	uxtb	r3, r3
 8001908:	4413      	add	r3, r2
 800190a:	b2d8      	uxtb	r0, r3
 800190c:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <ssd1306_WriteChar+0x120>)
 800190e:	885b      	ldrh	r3, [r3, #2]
 8001910:	b2da      	uxtb	r2, r3
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	4413      	add	r3, r2
 8001918:	b2db      	uxtb	r3, r3
 800191a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800191e:	4619      	mov	r1, r3
 8001920:	f7ff ff44 	bl	80017ac <ssd1306_DrawPixel>
 8001924:	e017      	b.n	8001956 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001926:	4b1a      	ldr	r3, [pc, #104]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	b2da      	uxtb	r2, r3
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4413      	add	r3, r2
 8001932:	b2d8      	uxtb	r0, r3
 8001934:	4b16      	ldr	r3, [pc, #88]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b2da      	uxtb	r2, r3
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4413      	add	r3, r2
 8001940:	b2d9      	uxtb	r1, r3
 8001942:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001946:	2b00      	cmp	r3, #0
 8001948:	bf0c      	ite	eq
 800194a:	2301      	moveq	r3, #1
 800194c:	2300      	movne	r3, #0
 800194e:	b2db      	uxtb	r3, r3
 8001950:	461a      	mov	r2, r3
 8001952:	f7ff ff2b 	bl	80017ac <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	3301      	adds	r3, #1
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	7dfb      	ldrb	r3, [r7, #23]
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	429a      	cmp	r2, r3
 8001962:	d3c4      	bcc.n	80018ee <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	3301      	adds	r3, #1
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	787b      	ldrb	r3, [r7, #1]
 800196c:	461a      	mov	r2, r3
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	4293      	cmp	r3, r2
 8001972:	d3ac      	bcc.n	80018ce <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001974:	4b06      	ldr	r3, [pc, #24]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001976:	881a      	ldrh	r2, [r3, #0]
 8001978:	7dfb      	ldrb	r3, [r7, #23]
 800197a:	b29b      	uxth	r3, r3
 800197c:	4413      	add	r3, r2
 800197e:	b29a      	uxth	r2, r3
 8001980:	4b03      	ldr	r3, [pc, #12]	@ (8001990 <ssd1306_WriteChar+0x120>)
 8001982:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001984:	7bfb      	ldrb	r3, [r7, #15]
}
 8001986:	4618      	mov	r0, r3
 8001988:	3724      	adds	r7, #36	@ 0x24
 800198a:	46bd      	mov	sp, r7
 800198c:	bd90      	pop	{r4, r7, pc}
 800198e:	bf00      	nop
 8001990:	20000660 	.word	0x20000660

08001994 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af02      	add	r7, sp, #8
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	4638      	mov	r0, r7
 800199e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80019a2:	e013      	b.n	80019cc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	7818      	ldrb	r0, [r3, #0]
 80019a8:	7e3b      	ldrb	r3, [r7, #24]
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	463b      	mov	r3, r7
 80019ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019b0:	f7ff ff5e 	bl	8001870 <ssd1306_WriteChar>
 80019b4:	4603      	mov	r3, r0
 80019b6:	461a      	mov	r2, r3
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d002      	beq.n	80019c6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	e008      	b.n	80019d8 <ssd1306_WriteString+0x44>
        }
        str++;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1e7      	bne.n	80019a4 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	781b      	ldrb	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}

080019e0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	460a      	mov	r2, r1
 80019ea:	71fb      	strb	r3, [r7, #7]
 80019ec:	4613      	mov	r3, r2
 80019ee:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80019f0:	79fb      	ldrb	r3, [r7, #7]
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <ssd1306_SetCursor+0x2c>)
 80019f6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80019f8:	79bb      	ldrb	r3, [r7, #6]
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	4b03      	ldr	r3, [pc, #12]	@ (8001a0c <ssd1306_SetCursor+0x2c>)
 80019fe:	805a      	strh	r2, [r3, #2]
}
 8001a00:	bf00      	nop
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bc80      	pop	{r7}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	20000660 	.word	0x20000660

08001a10 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001a1a:	2381      	movs	r3, #129	@ 0x81
 8001a1c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001a1e:	7bfb      	ldrb	r3, [r7, #15]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff fde3 	bl	80015ec <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fddf 	bl	80015ec <ssd1306_WriteCommand>
}
 8001a2e:	bf00      	nop
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d005      	beq.n	8001a54 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001a48:	23af      	movs	r3, #175	@ 0xaf
 8001a4a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001a4c:	4b08      	ldr	r3, [pc, #32]	@ (8001a70 <ssd1306_SetDisplayOn+0x38>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	715a      	strb	r2, [r3, #5]
 8001a52:	e004      	b.n	8001a5e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001a54:	23ae      	movs	r3, #174	@ 0xae
 8001a56:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <ssd1306_SetDisplayOn+0x38>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001a5e:	7bfb      	ldrb	r3, [r7, #15]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff fdc3 	bl	80015ec <ssd1306_WriteCommand>
}
 8001a66:	bf00      	nop
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20000660 	.word	0x20000660

08001a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <HAL_Init+0x28>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a07      	ldr	r2, [pc, #28]	@ (8001a9c <HAL_Init+0x28>)
 8001a7e:	f043 0310 	orr.w	r3, r3, #16
 8001a82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a84:	2003      	movs	r0, #3
 8001a86:	f000 f92b 	bl	8001ce0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a8a:	200f      	movs	r0, #15
 8001a8c:	f000 f808 	bl	8001aa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a90:	f7ff fc1c 	bl	80012cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40022000 	.word	0x40022000

08001aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_InitTick+0x54>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	4b12      	ldr	r3, [pc, #72]	@ (8001af8 <HAL_InitTick+0x58>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 f935 	bl	8001d2e <HAL_SYSTICK_Config>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e00e      	b.n	8001aec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b0f      	cmp	r3, #15
 8001ad2:	d80a      	bhi.n	8001aea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	f000 f90b 	bl	8001cf6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ae0:	4a06      	ldr	r2, [pc, #24]	@ (8001afc <HAL_InitTick+0x5c>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e000      	b.n	8001aec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	20000000 	.word	0x20000000
 8001af8:	20000008 	.word	0x20000008
 8001afc:	20000004 	.word	0x20000004

08001b00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b04:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <HAL_IncTick+0x1c>)
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4b05      	ldr	r3, [pc, #20]	@ (8001b20 <HAL_IncTick+0x20>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	4a03      	ldr	r2, [pc, #12]	@ (8001b20 <HAL_IncTick+0x20>)
 8001b12:	6013      	str	r3, [r2, #0]
}
 8001b14:	bf00      	nop
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	20000008 	.word	0x20000008
 8001b20:	20000668 	.word	0x20000668

08001b24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b02      	ldr	r3, [pc, #8]	@ (8001b34 <HAL_GetTick+0x10>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr
 8001b34:	20000668 	.word	0x20000668

08001b38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b40:	f7ff fff0 	bl	8001b24 <HAL_GetTick>
 8001b44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b50:	d005      	beq.n	8001b5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b52:	4b0a      	ldr	r3, [pc, #40]	@ (8001b7c <HAL_Delay+0x44>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4413      	add	r3, r2
 8001b5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b5e:	bf00      	nop
 8001b60:	f7ff ffe0 	bl	8001b24 <HAL_GetTick>
 8001b64:	4602      	mov	r2, r0
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	1ad3      	subs	r3, r2, r3
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d8f7      	bhi.n	8001b60 <HAL_Delay+0x28>
  {
  }
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000008 	.word	0x20000008

08001b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b90:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb2:	4a04      	ldr	r2, [pc, #16]	@ (8001bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	60d3      	str	r3, [r2, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bcc:	4b04      	ldr	r3, [pc, #16]	@ (8001be0 <__NVIC_GetPriorityGrouping+0x18>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	f003 0307 	and.w	r3, r3, #7
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	6039      	str	r1, [r7, #0]
 8001bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	db0a      	blt.n	8001c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	b2da      	uxtb	r2, r3
 8001bfc:	490c      	ldr	r1, [pc, #48]	@ (8001c30 <__NVIC_SetPriority+0x4c>)
 8001bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c02:	0112      	lsls	r2, r2, #4
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	440b      	add	r3, r1
 8001c08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c0c:	e00a      	b.n	8001c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	b2da      	uxtb	r2, r3
 8001c12:	4908      	ldr	r1, [pc, #32]	@ (8001c34 <__NVIC_SetPriority+0x50>)
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	3b04      	subs	r3, #4
 8001c1c:	0112      	lsls	r2, r2, #4
 8001c1e:	b2d2      	uxtb	r2, r2
 8001c20:	440b      	add	r3, r1
 8001c22:	761a      	strb	r2, [r3, #24]
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bc80      	pop	{r7}
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	e000e100 	.word	0xe000e100
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b089      	sub	sp, #36	@ 0x24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f003 0307 	and.w	r3, r3, #7
 8001c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	f1c3 0307 	rsb	r3, r3, #7
 8001c52:	2b04      	cmp	r3, #4
 8001c54:	bf28      	it	cs
 8001c56:	2304      	movcs	r3, #4
 8001c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	2b06      	cmp	r3, #6
 8001c60:	d902      	bls.n	8001c68 <NVIC_EncodePriority+0x30>
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	3b03      	subs	r3, #3
 8001c66:	e000      	b.n	8001c6a <NVIC_EncodePriority+0x32>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43da      	mvns	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c80:	f04f 31ff 	mov.w	r1, #4294967295
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8a:	43d9      	mvns	r1, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c90:	4313      	orrs	r3, r2
         );
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3724      	adds	r7, #36	@ 0x24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cac:	d301      	bcc.n	8001cb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e00f      	b.n	8001cd2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <SysTick_Config+0x40>)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3b01      	subs	r3, #1
 8001cb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cba:	210f      	movs	r1, #15
 8001cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc0:	f7ff ff90 	bl	8001be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cc4:	4b05      	ldr	r3, [pc, #20]	@ (8001cdc <SysTick_Config+0x40>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cca:	4b04      	ldr	r3, [pc, #16]	@ (8001cdc <SysTick_Config+0x40>)
 8001ccc:	2207      	movs	r2, #7
 8001cce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	e000e010 	.word	0xe000e010

08001ce0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff ff49 	bl	8001b80 <__NVIC_SetPriorityGrouping>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
 8001d02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d08:	f7ff ff5e 	bl	8001bc8 <__NVIC_GetPriorityGrouping>
 8001d0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	68b9      	ldr	r1, [r7, #8]
 8001d12:	6978      	ldr	r0, [r7, #20]
 8001d14:	f7ff ff90 	bl	8001c38 <NVIC_EncodePriority>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d1e:	4611      	mov	r1, r2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff5f 	bl	8001be4 <__NVIC_SetPriority>
}
 8001d26:	bf00      	nop
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7ff ffb0 	bl	8001c9c <SysTick_Config>
 8001d3c:	4603      	mov	r3, r0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b08b      	sub	sp, #44	@ 0x2c
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d52:	2300      	movs	r3, #0
 8001d54:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d5a:	e169      	b.n	8002030 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	69fa      	ldr	r2, [r7, #28]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	429a      	cmp	r2, r3
 8001d76:	f040 8158 	bne.w	800202a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	4a9a      	ldr	r2, [pc, #616]	@ (8001fe8 <HAL_GPIO_Init+0x2a0>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d05e      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
 8001d84:	4a98      	ldr	r2, [pc, #608]	@ (8001fe8 <HAL_GPIO_Init+0x2a0>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d875      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001d8a:	4a98      	ldr	r2, [pc, #608]	@ (8001fec <HAL_GPIO_Init+0x2a4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d058      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
 8001d90:	4a96      	ldr	r2, [pc, #600]	@ (8001fec <HAL_GPIO_Init+0x2a4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d86f      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001d96:	4a96      	ldr	r2, [pc, #600]	@ (8001ff0 <HAL_GPIO_Init+0x2a8>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d052      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
 8001d9c:	4a94      	ldr	r2, [pc, #592]	@ (8001ff0 <HAL_GPIO_Init+0x2a8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d869      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001da2:	4a94      	ldr	r2, [pc, #592]	@ (8001ff4 <HAL_GPIO_Init+0x2ac>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d04c      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
 8001da8:	4a92      	ldr	r2, [pc, #584]	@ (8001ff4 <HAL_GPIO_Init+0x2ac>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d863      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001dae:	4a92      	ldr	r2, [pc, #584]	@ (8001ff8 <HAL_GPIO_Init+0x2b0>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d046      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
 8001db4:	4a90      	ldr	r2, [pc, #576]	@ (8001ff8 <HAL_GPIO_Init+0x2b0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d85d      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001dba:	2b12      	cmp	r3, #18
 8001dbc:	d82a      	bhi.n	8001e14 <HAL_GPIO_Init+0xcc>
 8001dbe:	2b12      	cmp	r3, #18
 8001dc0:	d859      	bhi.n	8001e76 <HAL_GPIO_Init+0x12e>
 8001dc2:	a201      	add	r2, pc, #4	@ (adr r2, 8001dc8 <HAL_GPIO_Init+0x80>)
 8001dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dc8:	08001e43 	.word	0x08001e43
 8001dcc:	08001e1d 	.word	0x08001e1d
 8001dd0:	08001e2f 	.word	0x08001e2f
 8001dd4:	08001e71 	.word	0x08001e71
 8001dd8:	08001e77 	.word	0x08001e77
 8001ddc:	08001e77 	.word	0x08001e77
 8001de0:	08001e77 	.word	0x08001e77
 8001de4:	08001e77 	.word	0x08001e77
 8001de8:	08001e77 	.word	0x08001e77
 8001dec:	08001e77 	.word	0x08001e77
 8001df0:	08001e77 	.word	0x08001e77
 8001df4:	08001e77 	.word	0x08001e77
 8001df8:	08001e77 	.word	0x08001e77
 8001dfc:	08001e77 	.word	0x08001e77
 8001e00:	08001e77 	.word	0x08001e77
 8001e04:	08001e77 	.word	0x08001e77
 8001e08:	08001e77 	.word	0x08001e77
 8001e0c:	08001e25 	.word	0x08001e25
 8001e10:	08001e39 	.word	0x08001e39
 8001e14:	4a79      	ldr	r2, [pc, #484]	@ (8001ffc <HAL_GPIO_Init+0x2b4>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d013      	beq.n	8001e42 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e1a:	e02c      	b.n	8001e76 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	623b      	str	r3, [r7, #32]
          break;
 8001e22:	e029      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	3304      	adds	r3, #4
 8001e2a:	623b      	str	r3, [r7, #32]
          break;
 8001e2c:	e024      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	3308      	adds	r3, #8
 8001e34:	623b      	str	r3, [r7, #32]
          break;
 8001e36:	e01f      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	330c      	adds	r3, #12
 8001e3e:	623b      	str	r3, [r7, #32]
          break;
 8001e40:	e01a      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d102      	bne.n	8001e50 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	623b      	str	r3, [r7, #32]
          break;
 8001e4e:	e013      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d105      	bne.n	8001e64 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e58:	2308      	movs	r3, #8
 8001e5a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	69fa      	ldr	r2, [r7, #28]
 8001e60:	611a      	str	r2, [r3, #16]
          break;
 8001e62:	e009      	b.n	8001e78 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e64:	2308      	movs	r3, #8
 8001e66:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	69fa      	ldr	r2, [r7, #28]
 8001e6c:	615a      	str	r2, [r3, #20]
          break;
 8001e6e:	e003      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e70:	2300      	movs	r3, #0
 8001e72:	623b      	str	r3, [r7, #32]
          break;
 8001e74:	e000      	b.n	8001e78 <HAL_GPIO_Init+0x130>
          break;
 8001e76:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	2bff      	cmp	r3, #255	@ 0xff
 8001e7c:	d801      	bhi.n	8001e82 <HAL_GPIO_Init+0x13a>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	e001      	b.n	8001e86 <HAL_GPIO_Init+0x13e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	3304      	adds	r3, #4
 8001e86:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	2bff      	cmp	r3, #255	@ 0xff
 8001e8c:	d802      	bhi.n	8001e94 <HAL_GPIO_Init+0x14c>
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	e002      	b.n	8001e9a <HAL_GPIO_Init+0x152>
 8001e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e96:	3b08      	subs	r3, #8
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	210f      	movs	r1, #15
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	401a      	ands	r2, r3
 8001eac:	6a39      	ldr	r1, [r7, #32]
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 80b1 	beq.w	800202a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ec8:	4b4d      	ldr	r3, [pc, #308]	@ (8002000 <HAL_GPIO_Init+0x2b8>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a4c      	ldr	r2, [pc, #304]	@ (8002000 <HAL_GPIO_Init+0x2b8>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b4a      	ldr	r3, [pc, #296]	@ (8002000 <HAL_GPIO_Init+0x2b8>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001ee0:	4a48      	ldr	r2, [pc, #288]	@ (8002004 <HAL_GPIO_Init+0x2bc>)
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	089b      	lsrs	r3, r3, #2
 8001ee6:	3302      	adds	r3, #2
 8001ee8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	f003 0303 	and.w	r3, r3, #3
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	220f      	movs	r2, #15
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	43db      	mvns	r3, r3
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	4013      	ands	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	4a40      	ldr	r2, [pc, #256]	@ (8002008 <HAL_GPIO_Init+0x2c0>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d013      	beq.n	8001f34 <HAL_GPIO_Init+0x1ec>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	4a3f      	ldr	r2, [pc, #252]	@ (800200c <HAL_GPIO_Init+0x2c4>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d00d      	beq.n	8001f30 <HAL_GPIO_Init+0x1e8>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a3e      	ldr	r2, [pc, #248]	@ (8002010 <HAL_GPIO_Init+0x2c8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d007      	beq.n	8001f2c <HAL_GPIO_Init+0x1e4>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a3d      	ldr	r2, [pc, #244]	@ (8002014 <HAL_GPIO_Init+0x2cc>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d101      	bne.n	8001f28 <HAL_GPIO_Init+0x1e0>
 8001f24:	2303      	movs	r3, #3
 8001f26:	e006      	b.n	8001f36 <HAL_GPIO_Init+0x1ee>
 8001f28:	2304      	movs	r3, #4
 8001f2a:	e004      	b.n	8001f36 <HAL_GPIO_Init+0x1ee>
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	e002      	b.n	8001f36 <HAL_GPIO_Init+0x1ee>
 8001f30:	2301      	movs	r3, #1
 8001f32:	e000      	b.n	8001f36 <HAL_GPIO_Init+0x1ee>
 8001f34:	2300      	movs	r3, #0
 8001f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f38:	f002 0203 	and.w	r2, r2, #3
 8001f3c:	0092      	lsls	r2, r2, #2
 8001f3e:	4093      	lsls	r3, r2
 8001f40:	68fa      	ldr	r2, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f46:	492f      	ldr	r1, [pc, #188]	@ (8002004 <HAL_GPIO_Init+0x2bc>)
 8001f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4a:	089b      	lsrs	r3, r3, #2
 8001f4c:	3302      	adds	r3, #2
 8001f4e:	68fa      	ldr	r2, [r7, #12]
 8001f50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d006      	beq.n	8001f6e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f60:	4b2d      	ldr	r3, [pc, #180]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	492c      	ldr	r1, [pc, #176]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	608b      	str	r3, [r1, #8]
 8001f6c:	e006      	b.n	8001f7c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	4928      	ldr	r1, [pc, #160]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f78:	4013      	ands	r3, r2
 8001f7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d006      	beq.n	8001f96 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f88:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	4922      	ldr	r1, [pc, #136]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	60cb      	str	r3, [r1, #12]
 8001f94:	e006      	b.n	8001fa4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f96:	4b20      	ldr	r3, [pc, #128]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	491e      	ldr	r1, [pc, #120]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d006      	beq.n	8001fbe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fb2:	685a      	ldr	r2, [r3, #4]
 8001fb4:	4918      	ldr	r1, [pc, #96]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fb6:	69bb      	ldr	r3, [r7, #24]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	604b      	str	r3, [r1, #4]
 8001fbc:	e006      	b.n	8001fcc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fbe:	4b16      	ldr	r3, [pc, #88]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	4914      	ldr	r1, [pc, #80]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d021      	beq.n	800201c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	490e      	ldr	r1, [pc, #56]	@ (8002018 <HAL_GPIO_Init+0x2d0>)
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]
 8001fe4:	e021      	b.n	800202a <HAL_GPIO_Init+0x2e2>
 8001fe6:	bf00      	nop
 8001fe8:	10320000 	.word	0x10320000
 8001fec:	10310000 	.word	0x10310000
 8001ff0:	10220000 	.word	0x10220000
 8001ff4:	10210000 	.word	0x10210000
 8001ff8:	10120000 	.word	0x10120000
 8001ffc:	10110000 	.word	0x10110000
 8002000:	40021000 	.word	0x40021000
 8002004:	40010000 	.word	0x40010000
 8002008:	40010800 	.word	0x40010800
 800200c:	40010c00 	.word	0x40010c00
 8002010:	40011000 	.word	0x40011000
 8002014:	40011400 	.word	0x40011400
 8002018:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800201c:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <HAL_GPIO_Init+0x304>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	43db      	mvns	r3, r3
 8002024:	4909      	ldr	r1, [pc, #36]	@ (800204c <HAL_GPIO_Init+0x304>)
 8002026:	4013      	ands	r3, r2
 8002028:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	3301      	adds	r3, #1
 800202e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002036:	fa22 f303 	lsr.w	r3, r2, r3
 800203a:	2b00      	cmp	r3, #0
 800203c:	f47f ae8e 	bne.w	8001d5c <HAL_GPIO_Init+0x14>
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	372c      	adds	r7, #44	@ 0x2c
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr
 800204c:	40010400 	.word	0x40010400

08002050 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002050:	b480      	push	{r7}
 8002052:	b085      	sub	sp, #20
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	460b      	mov	r3, r1
 800205a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	887b      	ldrh	r3, [r7, #2]
 8002062:	4013      	ands	r3, r2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002068:	2301      	movs	r3, #1
 800206a:	73fb      	strb	r3, [r7, #15]
 800206c:	e001      	b.n	8002072 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800206e:	2300      	movs	r3, #0
 8002070:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002072:	7bfb      	ldrb	r3, [r7, #15]
}
 8002074:	4618      	mov	r0, r3
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	460b      	mov	r3, r1
 8002088:	807b      	strh	r3, [r7, #2]
 800208a:	4613      	mov	r3, r2
 800208c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800208e:	787b      	ldrb	r3, [r7, #1]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002094:	887a      	ldrh	r2, [r7, #2]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800209a:	e003      	b.n	80020a4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800209c:	887b      	ldrh	r3, [r7, #2]
 800209e:	041a      	lsls	r2, r3, #16
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	611a      	str	r2, [r3, #16]
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr
	...

080020b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e12b      	b.n	800231a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d106      	bne.n	80020dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff f92a 	bl	8001330 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2224      	movs	r2, #36	@ 0x24
 80020e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0201 	bic.w	r2, r2, #1
 80020f2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002102:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002112:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002114:	f001 f842 	bl	800319c <HAL_RCC_GetPCLK1Freq>
 8002118:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	4a81      	ldr	r2, [pc, #516]	@ (8002324 <HAL_I2C_Init+0x274>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d807      	bhi.n	8002134 <HAL_I2C_Init+0x84>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4a80      	ldr	r2, [pc, #512]	@ (8002328 <HAL_I2C_Init+0x278>)
 8002128:	4293      	cmp	r3, r2
 800212a:	bf94      	ite	ls
 800212c:	2301      	movls	r3, #1
 800212e:	2300      	movhi	r3, #0
 8002130:	b2db      	uxtb	r3, r3
 8002132:	e006      	b.n	8002142 <HAL_I2C_Init+0x92>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4a7d      	ldr	r2, [pc, #500]	@ (800232c <HAL_I2C_Init+0x27c>)
 8002138:	4293      	cmp	r3, r2
 800213a:	bf94      	ite	ls
 800213c:	2301      	movls	r3, #1
 800213e:	2300      	movhi	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e0e7      	b.n	800231a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4a78      	ldr	r2, [pc, #480]	@ (8002330 <HAL_I2C_Init+0x280>)
 800214e:	fba2 2303 	umull	r2, r3, r2, r3
 8002152:	0c9b      	lsrs	r3, r3, #18
 8002154:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68ba      	ldr	r2, [r7, #8]
 8002166:	430a      	orrs	r2, r1
 8002168:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	4a6a      	ldr	r2, [pc, #424]	@ (8002324 <HAL_I2C_Init+0x274>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d802      	bhi.n	8002184 <HAL_I2C_Init+0xd4>
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	3301      	adds	r3, #1
 8002182:	e009      	b.n	8002198 <HAL_I2C_Init+0xe8>
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800218a:	fb02 f303 	mul.w	r3, r2, r3
 800218e:	4a69      	ldr	r2, [pc, #420]	@ (8002334 <HAL_I2C_Init+0x284>)
 8002190:	fba2 2303 	umull	r2, r3, r2, r3
 8002194:	099b      	lsrs	r3, r3, #6
 8002196:	3301      	adds	r3, #1
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	430b      	orrs	r3, r1
 800219e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80021aa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	495c      	ldr	r1, [pc, #368]	@ (8002324 <HAL_I2C_Init+0x274>)
 80021b4:	428b      	cmp	r3, r1
 80021b6:	d819      	bhi.n	80021ec <HAL_I2C_Init+0x13c>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	1e59      	subs	r1, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80021c6:	1c59      	adds	r1, r3, #1
 80021c8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80021cc:	400b      	ands	r3, r1
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_I2C_Init+0x138>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	1e59      	subs	r1, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e6:	e051      	b.n	800228c <HAL_I2C_Init+0x1dc>
 80021e8:	2304      	movs	r3, #4
 80021ea:	e04f      	b.n	800228c <HAL_I2C_Init+0x1dc>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d111      	bne.n	8002218 <HAL_I2C_Init+0x168>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	1e58      	subs	r0, r3, #1
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6859      	ldr	r1, [r3, #4]
 80021fc:	460b      	mov	r3, r1
 80021fe:	005b      	lsls	r3, r3, #1
 8002200:	440b      	add	r3, r1
 8002202:	fbb0 f3f3 	udiv	r3, r0, r3
 8002206:	3301      	adds	r3, #1
 8002208:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800220c:	2b00      	cmp	r3, #0
 800220e:	bf0c      	ite	eq
 8002210:	2301      	moveq	r3, #1
 8002212:	2300      	movne	r3, #0
 8002214:	b2db      	uxtb	r3, r3
 8002216:	e012      	b.n	800223e <HAL_I2C_Init+0x18e>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1e58      	subs	r0, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	0099      	lsls	r1, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	fbb0 f3f3 	udiv	r3, r0, r3
 800222e:	3301      	adds	r3, #1
 8002230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_I2C_Init+0x196>
 8002242:	2301      	movs	r3, #1
 8002244:	e022      	b.n	800228c <HAL_I2C_Init+0x1dc>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d10e      	bne.n	800226c <HAL_I2C_Init+0x1bc>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	1e58      	subs	r0, r3, #1
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6859      	ldr	r1, [r3, #4]
 8002256:	460b      	mov	r3, r1
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	440b      	add	r3, r1
 800225c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002260:	3301      	adds	r3, #1
 8002262:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002266:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800226a:	e00f      	b.n	800228c <HAL_I2C_Init+0x1dc>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	1e58      	subs	r0, r3, #1
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6859      	ldr	r1, [r3, #4]
 8002274:	460b      	mov	r3, r1
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	0099      	lsls	r1, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002282:	3301      	adds	r3, #1
 8002284:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002288:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	6809      	ldr	r1, [r1, #0]
 8002290:	4313      	orrs	r3, r2
 8002292:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69da      	ldr	r2, [r3, #28]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	431a      	orrs	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	430a      	orrs	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80022ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	6911      	ldr	r1, [r2, #16]
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	68d2      	ldr	r2, [r2, #12]
 80022c6:	4311      	orrs	r1, r2
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6812      	ldr	r2, [r2, #0]
 80022cc:	430b      	orrs	r3, r1
 80022ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	430a      	orrs	r2, r1
 80022ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 0201 	orr.w	r2, r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2220      	movs	r2, #32
 8002306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	000186a0 	.word	0x000186a0
 8002328:	001e847f 	.word	0x001e847f
 800232c:	003d08ff 	.word	0x003d08ff
 8002330:	431bde83 	.word	0x431bde83
 8002334:	10624dd3 	.word	0x10624dd3

08002338 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af02      	add	r7, sp, #8
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	4608      	mov	r0, r1
 8002342:	4611      	mov	r1, r2
 8002344:	461a      	mov	r2, r3
 8002346:	4603      	mov	r3, r0
 8002348:	817b      	strh	r3, [r7, #10]
 800234a:	460b      	mov	r3, r1
 800234c:	813b      	strh	r3, [r7, #8]
 800234e:	4613      	mov	r3, r2
 8002350:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002352:	f7ff fbe7 	bl	8001b24 <HAL_GetTick>
 8002356:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800235e:	b2db      	uxtb	r3, r3
 8002360:	2b20      	cmp	r3, #32
 8002362:	f040 80d9 	bne.w	8002518 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	2319      	movs	r3, #25
 800236c:	2201      	movs	r2, #1
 800236e:	496d      	ldr	r1, [pc, #436]	@ (8002524 <HAL_I2C_Mem_Write+0x1ec>)
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 f971 	bl	8002658 <I2C_WaitOnFlagUntilTimeout>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800237c:	2302      	movs	r3, #2
 800237e:	e0cc      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_I2C_Mem_Write+0x56>
 800238a:	2302      	movs	r3, #2
 800238c:	e0c5      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d007      	beq.n	80023b4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681a      	ldr	r2, [r3, #0]
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f042 0201 	orr.w	r2, r2, #1
 80023b2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023c2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2221      	movs	r2, #33	@ 0x21
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2240      	movs	r2, #64	@ 0x40
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6a3a      	ldr	r2, [r7, #32]
 80023de:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80023e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ea:	b29a      	uxth	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	4a4d      	ldr	r2, [pc, #308]	@ (8002528 <HAL_I2C_Mem_Write+0x1f0>)
 80023f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023f6:	88f8      	ldrh	r0, [r7, #6]
 80023f8:	893a      	ldrh	r2, [r7, #8]
 80023fa:	8979      	ldrh	r1, [r7, #10]
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	9301      	str	r3, [sp, #4]
 8002400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002402:	9300      	str	r3, [sp, #0]
 8002404:	4603      	mov	r3, r0
 8002406:	68f8      	ldr	r0, [r7, #12]
 8002408:	f000 f890 	bl	800252c <I2C_RequestMemoryWrite>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d052      	beq.n	80024b8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e081      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002416:	697a      	ldr	r2, [r7, #20]
 8002418:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f000 fa36 	bl	800288c <I2C_WaitOnTXEFlagUntilTimeout>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d00d      	beq.n	8002442 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	2b04      	cmp	r3, #4
 800242c:	d107      	bne.n	800243e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800243c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e06b      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800245c:	3b01      	subs	r3, #1
 800245e:	b29a      	uxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002468:	b29b      	uxth	r3, r3
 800246a:	3b01      	subs	r3, #1
 800246c:	b29a      	uxth	r2, r3
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	695b      	ldr	r3, [r3, #20]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b04      	cmp	r3, #4
 800247e:	d11b      	bne.n	80024b8 <HAL_I2C_Mem_Write+0x180>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002484:	2b00      	cmp	r3, #0
 8002486:	d017      	beq.n	80024b8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800248c:	781a      	ldrb	r2, [r3, #0]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002498:	1c5a      	adds	r2, r3, #1
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024a2:	3b01      	subs	r3, #1
 80024a4:	b29a      	uxth	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024ae:	b29b      	uxth	r3, r3
 80024b0:	3b01      	subs	r3, #1
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d1aa      	bne.n	8002416 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024c0:	697a      	ldr	r2, [r7, #20]
 80024c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80024c4:	68f8      	ldr	r0, [r7, #12]
 80024c6:	f000 fa29 	bl	800291c <I2C_WaitOnBTFFlagUntilTimeout>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00d      	beq.n	80024ec <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d107      	bne.n	80024e8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024e6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e016      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681a      	ldr	r2, [r3, #0]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2220      	movs	r2, #32
 8002500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	e000      	b.n	800251a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002518:	2302      	movs	r3, #2
  }
}
 800251a:	4618      	mov	r0, r3
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	00100002 	.word	0x00100002
 8002528:	ffff0000 	.word	0xffff0000

0800252c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b088      	sub	sp, #32
 8002530:	af02      	add	r7, sp, #8
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	4608      	mov	r0, r1
 8002536:	4611      	mov	r1, r2
 8002538:	461a      	mov	r2, r3
 800253a:	4603      	mov	r3, r0
 800253c:	817b      	strh	r3, [r7, #10]
 800253e:	460b      	mov	r3, r1
 8002540:	813b      	strh	r3, [r7, #8]
 8002542:	4613      	mov	r3, r2
 8002544:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002554:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002558:	9300      	str	r3, [sp, #0]
 800255a:	6a3b      	ldr	r3, [r7, #32]
 800255c:	2200      	movs	r2, #0
 800255e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 f878 	bl	8002658 <I2C_WaitOnFlagUntilTimeout>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00d      	beq.n	800258a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800257c:	d103      	bne.n	8002586 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002584:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e05f      	b.n	800264a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800258a:	897b      	ldrh	r3, [r7, #10]
 800258c:	b2db      	uxtb	r3, r3
 800258e:	461a      	mov	r2, r3
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002598:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	6a3a      	ldr	r2, [r7, #32]
 800259e:	492d      	ldr	r1, [pc, #180]	@ (8002654 <I2C_RequestMemoryWrite+0x128>)
 80025a0:	68f8      	ldr	r0, [r7, #12]
 80025a2:	f000 f8d3 	bl	800274c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e04c      	b.n	800264a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025b0:	2300      	movs	r3, #0
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	617b      	str	r3, [r7, #20]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025c8:	6a39      	ldr	r1, [r7, #32]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f95e 	bl	800288c <I2C_WaitOnTXEFlagUntilTimeout>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d00d      	beq.n	80025f2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025da:	2b04      	cmp	r3, #4
 80025dc:	d107      	bne.n	80025ee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80025ec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e02b      	b.n	800264a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025f2:	88fb      	ldrh	r3, [r7, #6]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d105      	bne.n	8002604 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025f8:	893b      	ldrh	r3, [r7, #8]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	611a      	str	r2, [r3, #16]
 8002602:	e021      	b.n	8002648 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002604:	893b      	ldrh	r3, [r7, #8]
 8002606:	0a1b      	lsrs	r3, r3, #8
 8002608:	b29b      	uxth	r3, r3
 800260a:	b2da      	uxtb	r2, r3
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002612:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002614:	6a39      	ldr	r1, [r7, #32]
 8002616:	68f8      	ldr	r0, [r7, #12]
 8002618:	f000 f938 	bl	800288c <I2C_WaitOnTXEFlagUntilTimeout>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d00d      	beq.n	800263e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	2b04      	cmp	r3, #4
 8002628:	d107      	bne.n	800263a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002638:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e005      	b.n	800264a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800263e:	893b      	ldrh	r3, [r7, #8]
 8002640:	b2da      	uxtb	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	00010002 	.word	0x00010002

08002658 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	603b      	str	r3, [r7, #0]
 8002664:	4613      	mov	r3, r2
 8002666:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002668:	e048      	b.n	80026fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002670:	d044      	beq.n	80026fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002672:	f7ff fa57 	bl	8001b24 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d302      	bcc.n	8002688 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d139      	bne.n	80026fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	0c1b      	lsrs	r3, r3, #16
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d10d      	bne.n	80026ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	43da      	mvns	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	4013      	ands	r3, r2
 800269e:	b29b      	uxth	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	e00c      	b.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	43da      	mvns	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4013      	ands	r3, r2
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d116      	bne.n	80026fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e023      	b.n	8002744 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	0c1b      	lsrs	r3, r3, #16
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b01      	cmp	r3, #1
 8002704:	d10d      	bne.n	8002722 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	43da      	mvns	r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	4013      	ands	r3, r2
 8002712:	b29b      	uxth	r3, r3
 8002714:	2b00      	cmp	r3, #0
 8002716:	bf0c      	ite	eq
 8002718:	2301      	moveq	r3, #1
 800271a:	2300      	movne	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	461a      	mov	r2, r3
 8002720:	e00c      	b.n	800273c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	43da      	mvns	r2, r3
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	4013      	ands	r3, r2
 800272e:	b29b      	uxth	r3, r3
 8002730:	2b00      	cmp	r3, #0
 8002732:	bf0c      	ite	eq
 8002734:	2301      	moveq	r3, #1
 8002736:	2300      	movne	r3, #0
 8002738:	b2db      	uxtb	r3, r3
 800273a:	461a      	mov	r2, r3
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	429a      	cmp	r2, r3
 8002740:	d093      	beq.n	800266a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
 8002758:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800275a:	e071      	b.n	8002840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800276a:	d123      	bne.n	80027b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800277a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002784:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2220      	movs	r2, #32
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a0:	f043 0204 	orr.w	r2, r3, #4
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e067      	b.n	8002884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ba:	d041      	beq.n	8002840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027bc:	f7ff f9b2 	bl	8001b24 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d302      	bcc.n	80027d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d136      	bne.n	8002840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	0c1b      	lsrs	r3, r3, #16
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d10c      	bne.n	80027f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	43da      	mvns	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	4013      	ands	r3, r2
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	bf14      	ite	ne
 80027ee:	2301      	movne	r3, #1
 80027f0:	2300      	moveq	r3, #0
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	e00b      	b.n	800280e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	43da      	mvns	r2, r3
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	4013      	ands	r3, r2
 8002802:	b29b      	uxth	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	bf14      	ite	ne
 8002808:	2301      	movne	r3, #1
 800280a:	2300      	moveq	r3, #0
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d016      	beq.n	8002840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2220      	movs	r2, #32
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282c:	f043 0220 	orr.w	r2, r3, #32
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2200      	movs	r2, #0
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e021      	b.n	8002884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	0c1b      	lsrs	r3, r3, #16
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d10c      	bne.n	8002864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	43da      	mvns	r2, r3
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	4013      	ands	r3, r2
 8002856:	b29b      	uxth	r3, r3
 8002858:	2b00      	cmp	r3, #0
 800285a:	bf14      	ite	ne
 800285c:	2301      	movne	r3, #1
 800285e:	2300      	moveq	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	e00b      	b.n	800287c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	43da      	mvns	r2, r3
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	4013      	ands	r3, r2
 8002870:	b29b      	uxth	r3, r3
 8002872:	2b00      	cmp	r3, #0
 8002874:	bf14      	ite	ne
 8002876:	2301      	movne	r3, #1
 8002878:	2300      	moveq	r3, #0
 800287a:	b2db      	uxtb	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	f47f af6d 	bne.w	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002898:	e034      	b.n	8002904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f000 f886 	bl	80029ac <I2C_IsAcknowledgeFailed>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	e034      	b.n	8002914 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028b0:	d028      	beq.n	8002904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028b2:	f7ff f937 	bl	8001b24 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d302      	bcc.n	80028c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d11d      	bne.n	8002904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028d2:	2b80      	cmp	r3, #128	@ 0x80
 80028d4:	d016      	beq.n	8002904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f0:	f043 0220 	orr.w	r2, r3, #32
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e007      	b.n	8002914 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800290e:	2b80      	cmp	r3, #128	@ 0x80
 8002910:	d1c3      	bne.n	800289a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002912:	2300      	movs	r3, #0
}
 8002914:	4618      	mov	r0, r3
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002928:	e034      	b.n	8002994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f83e 	bl	80029ac <I2C_IsAcknowledgeFailed>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e034      	b.n	80029a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002940:	d028      	beq.n	8002994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002942:	f7ff f8ef 	bl	8001b24 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	68ba      	ldr	r2, [r7, #8]
 800294e:	429a      	cmp	r2, r3
 8002950:	d302      	bcc.n	8002958 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d11d      	bne.n	8002994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f003 0304 	and.w	r3, r3, #4
 8002962:	2b04      	cmp	r3, #4
 8002964:	d016      	beq.n	8002994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	f043 0220 	orr.w	r2, r3, #32
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e007      	b.n	80029a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d1c3      	bne.n	800292a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80029a2:	2300      	movs	r3, #0
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3710      	adds	r7, #16
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c2:	d11b      	bne.n	80029fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80029cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2220      	movs	r2, #32
 80029d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2200      	movs	r2, #0
 80029e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e8:	f043 0204 	orr.w	r2, r3, #4
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e000      	b.n	80029fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b086      	sub	sp, #24
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e272      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0301 	and.w	r3, r3, #1
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8087 	beq.w	8002b36 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a28:	4b92      	ldr	r3, [pc, #584]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 030c 	and.w	r3, r3, #12
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d00c      	beq.n	8002a4e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a34:	4b8f      	ldr	r3, [pc, #572]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 030c 	and.w	r3, r3, #12
 8002a3c:	2b08      	cmp	r3, #8
 8002a3e:	d112      	bne.n	8002a66 <HAL_RCC_OscConfig+0x5e>
 8002a40:	4b8c      	ldr	r3, [pc, #560]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a4c:	d10b      	bne.n	8002a66 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a4e:	4b89      	ldr	r3, [pc, #548]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d06c      	beq.n	8002b34 <HAL_RCC_OscConfig+0x12c>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d168      	bne.n	8002b34 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e24c      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a6e:	d106      	bne.n	8002a7e <HAL_RCC_OscConfig+0x76>
 8002a70:	4b80      	ldr	r3, [pc, #512]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a7f      	ldr	r2, [pc, #508]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	e02e      	b.n	8002adc <HAL_RCC_OscConfig+0xd4>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10c      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x98>
 8002a86:	4b7b      	ldr	r3, [pc, #492]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a7a      	ldr	r2, [pc, #488]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	4b78      	ldr	r3, [pc, #480]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a77      	ldr	r2, [pc, #476]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002a98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a9c:	6013      	str	r3, [r2, #0]
 8002a9e:	e01d      	b.n	8002adc <HAL_RCC_OscConfig+0xd4>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_RCC_OscConfig+0xbc>
 8002aaa:	4b72      	ldr	r3, [pc, #456]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a71      	ldr	r2, [pc, #452]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002ab0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ab4:	6013      	str	r3, [r2, #0]
 8002ab6:	4b6f      	ldr	r3, [pc, #444]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a6e      	ldr	r2, [pc, #440]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002abc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ac0:	6013      	str	r3, [r2, #0]
 8002ac2:	e00b      	b.n	8002adc <HAL_RCC_OscConfig+0xd4>
 8002ac4:	4b6b      	ldr	r3, [pc, #428]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a6a      	ldr	r2, [pc, #424]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002aca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ace:	6013      	str	r3, [r2, #0]
 8002ad0:	4b68      	ldr	r3, [pc, #416]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a67      	ldr	r2, [pc, #412]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ada:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d013      	beq.n	8002b0c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae4:	f7ff f81e 	bl	8001b24 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aec:	f7ff f81a 	bl	8001b24 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b64      	cmp	r3, #100	@ 0x64
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e200      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002afe:	4b5d      	ldr	r3, [pc, #372]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0xe4>
 8002b0a:	e014      	b.n	8002b36 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b0c:	f7ff f80a 	bl	8001b24 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b14:	f7ff f806 	bl	8001b24 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b64      	cmp	r3, #100	@ 0x64
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e1ec      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b26:	4b53      	ldr	r3, [pc, #332]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x10c>
 8002b32:	e000      	b.n	8002b36 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d063      	beq.n	8002c0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b42:	4b4c      	ldr	r3, [pc, #304]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f003 030c 	and.w	r3, r3, #12
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d00b      	beq.n	8002b66 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002b4e:	4b49      	ldr	r3, [pc, #292]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f003 030c 	and.w	r3, r3, #12
 8002b56:	2b08      	cmp	r3, #8
 8002b58:	d11c      	bne.n	8002b94 <HAL_RCC_OscConfig+0x18c>
 8002b5a:	4b46      	ldr	r3, [pc, #280]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d116      	bne.n	8002b94 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b66:	4b43      	ldr	r3, [pc, #268]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d005      	beq.n	8002b7e <HAL_RCC_OscConfig+0x176>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d001      	beq.n	8002b7e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e1c0      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b7e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	4939      	ldr	r1, [pc, #228]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b92:	e03a      	b.n	8002c0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d020      	beq.n	8002bde <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b9c:	4b36      	ldr	r3, [pc, #216]	@ (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba2:	f7fe ffbf 	bl	8001b24 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba8:	e008      	b.n	8002bbc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002baa:	f7fe ffbb 	bl	8001b24 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e1a1      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bbc:	4b2d      	ldr	r3, [pc, #180]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d0f0      	beq.n	8002baa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc8:	4b2a      	ldr	r3, [pc, #168]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	00db      	lsls	r3, r3, #3
 8002bd6:	4927      	ldr	r1, [pc, #156]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	600b      	str	r3, [r1, #0]
 8002bdc:	e015      	b.n	8002c0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bde:	4b26      	ldr	r3, [pc, #152]	@ (8002c78 <HAL_RCC_OscConfig+0x270>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7fe ff9e 	bl	8001b24 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bec:	f7fe ff9a 	bl	8001b24 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e180      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bfe:	4b1d      	ldr	r3, [pc, #116]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0302 	and.w	r3, r3, #2
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d03a      	beq.n	8002c8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d019      	beq.n	8002c52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c1e:	4b17      	ldr	r3, [pc, #92]	@ (8002c7c <HAL_RCC_OscConfig+0x274>)
 8002c20:	2201      	movs	r2, #1
 8002c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c24:	f7fe ff7e 	bl	8001b24 <HAL_GetTick>
 8002c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c2a:	e008      	b.n	8002c3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c2c:	f7fe ff7a 	bl	8001b24 <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d901      	bls.n	8002c3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002c3a:	2303      	movs	r3, #3
 8002c3c:	e160      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <HAL_RCC_OscConfig+0x26c>)
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c42:	f003 0302 	and.w	r3, r3, #2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d0f0      	beq.n	8002c2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	f000 faba 	bl	80031c4 <RCC_Delay>
 8002c50:	e01c      	b.n	8002c8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c52:	4b0a      	ldr	r3, [pc, #40]	@ (8002c7c <HAL_RCC_OscConfig+0x274>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c58:	f7fe ff64 	bl	8001b24 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c5e:	e00f      	b.n	8002c80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c60:	f7fe ff60 	bl	8001b24 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d908      	bls.n	8002c80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e146      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
 8002c72:	bf00      	nop
 8002c74:	40021000 	.word	0x40021000
 8002c78:	42420000 	.word	0x42420000
 8002c7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c80:	4b92      	ldr	r3, [pc, #584]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	f003 0302 	and.w	r3, r3, #2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1e9      	bne.n	8002c60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0304 	and.w	r3, r3, #4
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	f000 80a6 	beq.w	8002de6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10d      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002caa:	4b88      	ldr	r3, [pc, #544]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002cac:	69db      	ldr	r3, [r3, #28]
 8002cae:	4a87      	ldr	r2, [pc, #540]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002cb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb4:	61d3      	str	r3, [r2, #28]
 8002cb6:	4b85      	ldr	r3, [pc, #532]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	60bb      	str	r3, [r7, #8]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc6:	4b82      	ldr	r3, [pc, #520]	@ (8002ed0 <HAL_RCC_OscConfig+0x4c8>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d118      	bne.n	8002d04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cd2:	4b7f      	ldr	r3, [pc, #508]	@ (8002ed0 <HAL_RCC_OscConfig+0x4c8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a7e      	ldr	r2, [pc, #504]	@ (8002ed0 <HAL_RCC_OscConfig+0x4c8>)
 8002cd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cde:	f7fe ff21 	bl	8001b24 <HAL_GetTick>
 8002ce2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce4:	e008      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce6:	f7fe ff1d 	bl	8001b24 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	2b64      	cmp	r3, #100	@ 0x64
 8002cf2:	d901      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e103      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf8:	4b75      	ldr	r3, [pc, #468]	@ (8002ed0 <HAL_RCC_OscConfig+0x4c8>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0f0      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	2b01      	cmp	r3, #1
 8002d0a:	d106      	bne.n	8002d1a <HAL_RCC_OscConfig+0x312>
 8002d0c:	4b6f      	ldr	r3, [pc, #444]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	4a6e      	ldr	r2, [pc, #440]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d12:	f043 0301 	orr.w	r3, r3, #1
 8002d16:	6213      	str	r3, [r2, #32]
 8002d18:	e02d      	b.n	8002d76 <HAL_RCC_OscConfig+0x36e>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	68db      	ldr	r3, [r3, #12]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10c      	bne.n	8002d3c <HAL_RCC_OscConfig+0x334>
 8002d22:	4b6a      	ldr	r3, [pc, #424]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	4a69      	ldr	r2, [pc, #420]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d28:	f023 0301 	bic.w	r3, r3, #1
 8002d2c:	6213      	str	r3, [r2, #32]
 8002d2e:	4b67      	ldr	r3, [pc, #412]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	4a66      	ldr	r2, [pc, #408]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d34:	f023 0304 	bic.w	r3, r3, #4
 8002d38:	6213      	str	r3, [r2, #32]
 8002d3a:	e01c      	b.n	8002d76 <HAL_RCC_OscConfig+0x36e>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	2b05      	cmp	r3, #5
 8002d42:	d10c      	bne.n	8002d5e <HAL_RCC_OscConfig+0x356>
 8002d44:	4b61      	ldr	r3, [pc, #388]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d46:	6a1b      	ldr	r3, [r3, #32]
 8002d48:	4a60      	ldr	r2, [pc, #384]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	f043 0304 	orr.w	r3, r3, #4
 8002d4e:	6213      	str	r3, [r2, #32]
 8002d50:	4b5e      	ldr	r3, [pc, #376]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	4a5d      	ldr	r2, [pc, #372]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6213      	str	r3, [r2, #32]
 8002d5c:	e00b      	b.n	8002d76 <HAL_RCC_OscConfig+0x36e>
 8002d5e:	4b5b      	ldr	r3, [pc, #364]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	4a5a      	ldr	r2, [pc, #360]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d64:	f023 0301 	bic.w	r3, r3, #1
 8002d68:	6213      	str	r3, [r2, #32]
 8002d6a:	4b58      	ldr	r3, [pc, #352]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4a57      	ldr	r2, [pc, #348]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d70:	f023 0304 	bic.w	r3, r3, #4
 8002d74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d015      	beq.n	8002daa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d7e:	f7fe fed1 	bl	8001b24 <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d84:	e00a      	b.n	8002d9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d86:	f7fe fecd 	bl	8001b24 <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d901      	bls.n	8002d9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e0b1      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d9c:	4b4b      	ldr	r3, [pc, #300]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002d9e:	6a1b      	ldr	r3, [r3, #32]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0ee      	beq.n	8002d86 <HAL_RCC_OscConfig+0x37e>
 8002da8:	e014      	b.n	8002dd4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002daa:	f7fe febb 	bl	8001b24 <HAL_GetTick>
 8002dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002db0:	e00a      	b.n	8002dc8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db2:	f7fe feb7 	bl	8001b24 <HAL_GetTick>
 8002db6:	4602      	mov	r2, r0
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	1ad3      	subs	r3, r2, r3
 8002dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e09b      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc8:	4b40      	ldr	r3, [pc, #256]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1ee      	bne.n	8002db2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d105      	bne.n	8002de6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dda:	4b3c      	ldr	r3, [pc, #240]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	4a3b      	ldr	r2, [pc, #236]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002de0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002de4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 8087 	beq.w	8002efe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002df0:	4b36      	ldr	r3, [pc, #216]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f003 030c 	and.w	r3, r3, #12
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	d061      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69db      	ldr	r3, [r3, #28]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d146      	bne.n	8002e92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e04:	4b33      	ldr	r3, [pc, #204]	@ (8002ed4 <HAL_RCC_OscConfig+0x4cc>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e0a:	f7fe fe8b 	bl	8001b24 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e10:	e008      	b.n	8002e24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e12:	f7fe fe87 	bl	8001b24 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e06d      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e24:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f0      	bne.n	8002e12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e38:	d108      	bne.n	8002e4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002e3a:	4b24      	ldr	r3, [pc, #144]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	4921      	ldr	r1, [pc, #132]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6a19      	ldr	r1, [r3, #32]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	491b      	ldr	r1, [pc, #108]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ed4 <HAL_RCC_OscConfig+0x4cc>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e6a:	f7fe fe5b 	bl	8001b24 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e72:	f7fe fe57 	bl	8001b24 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e03d      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e84:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d0f0      	beq.n	8002e72 <HAL_RCC_OscConfig+0x46a>
 8002e90:	e035      	b.n	8002efe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b10      	ldr	r3, [pc, #64]	@ (8002ed4 <HAL_RCC_OscConfig+0x4cc>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fe44 	bl	8001b24 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe fe40 	bl	8001b24 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e026      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_OscConfig+0x4c4>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x498>
 8002ebe:	e01e      	b.n	8002efe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	69db      	ldr	r3, [r3, #28]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d107      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e019      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	40007000 	.word	0x40007000
 8002ed4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8002f08 <HAL_RCC_OscConfig+0x500>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d106      	bne.n	8002efa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d001      	beq.n	8002efe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e000      	b.n	8002f00 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002efe:	2300      	movs	r3, #0
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	3718      	adds	r7, #24
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000

08002f0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d101      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0d0      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f20:	4b6a      	ldr	r3, [pc, #424]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0307 	and.w	r3, r3, #7
 8002f28:	683a      	ldr	r2, [r7, #0]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d910      	bls.n	8002f50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f2e:	4b67      	ldr	r3, [pc, #412]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f023 0207 	bic.w	r2, r3, #7
 8002f36:	4965      	ldr	r1, [pc, #404]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f3e:	4b63      	ldr	r3, [pc, #396]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0307 	and.w	r3, r3, #7
 8002f46:	683a      	ldr	r2, [r7, #0]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d001      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e0b8      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d020      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0304 	and.w	r3, r3, #4
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f68:	4b59      	ldr	r3, [pc, #356]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	4a58      	ldr	r2, [pc, #352]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002f72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0308 	and.w	r3, r3, #8
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f80:	4b53      	ldr	r3, [pc, #332]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	4a52      	ldr	r2, [pc, #328]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f86:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002f8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8c:	4b50      	ldr	r3, [pc, #320]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	494d      	ldr	r1, [pc, #308]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d040      	beq.n	800302c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d107      	bne.n	8002fc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb2:	4b47      	ldr	r3, [pc, #284]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d115      	bne.n	8002fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e07f      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d107      	bne.n	8002fda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fca:	4b41      	ldr	r3, [pc, #260]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d109      	bne.n	8002fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e073      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fda:	4b3d      	ldr	r3, [pc, #244]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d101      	bne.n	8002fea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e06b      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002fea:	4b39      	ldr	r3, [pc, #228]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f023 0203 	bic.w	r2, r3, #3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	4936      	ldr	r1, [pc, #216]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ffc:	f7fe fd92 	bl	8001b24 <HAL_GetTick>
 8003000:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003002:	e00a      	b.n	800301a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003004:	f7fe fd8e 	bl	8001b24 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e053      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800301a:	4b2d      	ldr	r3, [pc, #180]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 020c 	and.w	r2, r3, #12
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	429a      	cmp	r2, r3
 800302a:	d1eb      	bne.n	8003004 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800302c:	4b27      	ldr	r3, [pc, #156]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	683a      	ldr	r2, [r7, #0]
 8003036:	429a      	cmp	r2, r3
 8003038:	d210      	bcs.n	800305c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800303a:	4b24      	ldr	r3, [pc, #144]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f023 0207 	bic.w	r2, r3, #7
 8003042:	4922      	ldr	r1, [pc, #136]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	4313      	orrs	r3, r2
 8003048:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800304a:	4b20      	ldr	r3, [pc, #128]	@ (80030cc <HAL_RCC_ClockConfig+0x1c0>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0307 	and.w	r3, r3, #7
 8003052:	683a      	ldr	r2, [r7, #0]
 8003054:	429a      	cmp	r2, r3
 8003056:	d001      	beq.n	800305c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e032      	b.n	80030c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0304 	and.w	r3, r3, #4
 8003064:	2b00      	cmp	r3, #0
 8003066:	d008      	beq.n	800307a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003068:	4b19      	ldr	r3, [pc, #100]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4916      	ldr	r1, [pc, #88]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003076:	4313      	orrs	r3, r2
 8003078:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0308 	and.w	r3, r3, #8
 8003082:	2b00      	cmp	r3, #0
 8003084:	d009      	beq.n	800309a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003086:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	00db      	lsls	r3, r3, #3
 8003094:	490e      	ldr	r1, [pc, #56]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 8003096:	4313      	orrs	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800309a:	f000 f821 	bl	80030e0 <HAL_RCC_GetSysClockFreq>
 800309e:	4602      	mov	r2, r0
 80030a0:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <HAL_RCC_ClockConfig+0x1c4>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	091b      	lsrs	r3, r3, #4
 80030a6:	f003 030f 	and.w	r3, r3, #15
 80030aa:	490a      	ldr	r1, [pc, #40]	@ (80030d4 <HAL_RCC_ClockConfig+0x1c8>)
 80030ac:	5ccb      	ldrb	r3, [r1, r3]
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	4a09      	ldr	r2, [pc, #36]	@ (80030d8 <HAL_RCC_ClockConfig+0x1cc>)
 80030b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80030b6:	4b09      	ldr	r3, [pc, #36]	@ (80030dc <HAL_RCC_ClockConfig+0x1d0>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fcf0 	bl	8001aa0 <HAL_InitTick>

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40022000 	.word	0x40022000
 80030d0:	40021000 	.word	0x40021000
 80030d4:	08005ee4 	.word	0x08005ee4
 80030d8:	20000000 	.word	0x20000000
 80030dc:	20000004 	.word	0x20000004

080030e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b087      	sub	sp, #28
 80030e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	2300      	movs	r3, #0
 80030f0:	617b      	str	r3, [r7, #20]
 80030f2:	2300      	movs	r3, #0
 80030f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80030fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x94>)
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b04      	cmp	r3, #4
 8003108:	d002      	beq.n	8003110 <HAL_RCC_GetSysClockFreq+0x30>
 800310a:	2b08      	cmp	r3, #8
 800310c:	d003      	beq.n	8003116 <HAL_RCC_GetSysClockFreq+0x36>
 800310e:	e027      	b.n	8003160 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003110:	4b19      	ldr	r3, [pc, #100]	@ (8003178 <HAL_RCC_GetSysClockFreq+0x98>)
 8003112:	613b      	str	r3, [r7, #16]
      break;
 8003114:	e027      	b.n	8003166 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	0c9b      	lsrs	r3, r3, #18
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	4a17      	ldr	r2, [pc, #92]	@ (800317c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003120:	5cd3      	ldrb	r3, [r2, r3]
 8003122:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d010      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800312e:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <HAL_RCC_GetSysClockFreq+0x94>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	0c5b      	lsrs	r3, r3, #17
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	4a11      	ldr	r2, [pc, #68]	@ (8003180 <HAL_RCC_GetSysClockFreq+0xa0>)
 800313a:	5cd3      	ldrb	r3, [r2, r3]
 800313c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a0d      	ldr	r2, [pc, #52]	@ (8003178 <HAL_RCC_GetSysClockFreq+0x98>)
 8003142:	fb03 f202 	mul.w	r2, r3, r2
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	fbb2 f3f3 	udiv	r3, r2, r3
 800314c:	617b      	str	r3, [r7, #20]
 800314e:	e004      	b.n	800315a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a0c      	ldr	r2, [pc, #48]	@ (8003184 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003154:	fb02 f303 	mul.w	r3, r2, r3
 8003158:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	613b      	str	r3, [r7, #16]
      break;
 800315e:	e002      	b.n	8003166 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003160:	4b05      	ldr	r3, [pc, #20]	@ (8003178 <HAL_RCC_GetSysClockFreq+0x98>)
 8003162:	613b      	str	r3, [r7, #16]
      break;
 8003164:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003166:	693b      	ldr	r3, [r7, #16]
}
 8003168:	4618      	mov	r0, r3
 800316a:	371c      	adds	r7, #28
 800316c:	46bd      	mov	sp, r7
 800316e:	bc80      	pop	{r7}
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40021000 	.word	0x40021000
 8003178:	007a1200 	.word	0x007a1200
 800317c:	08007e40 	.word	0x08007e40
 8003180:	08007e50 	.word	0x08007e50
 8003184:	003d0900 	.word	0x003d0900

08003188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800318c:	4b02      	ldr	r3, [pc, #8]	@ (8003198 <HAL_RCC_GetHCLKFreq+0x10>)
 800318e:	681b      	ldr	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr
 8003198:	20000000 	.word	0x20000000

0800319c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031a0:	f7ff fff2 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4b05      	ldr	r3, [pc, #20]	@ (80031bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	0a1b      	lsrs	r3, r3, #8
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	4903      	ldr	r1, [pc, #12]	@ (80031c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031b2:	5ccb      	ldrb	r3, [r1, r3]
 80031b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40021000 	.word	0x40021000
 80031c0:	08005ef4 	.word	0x08005ef4

080031c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80031cc:	4b0a      	ldr	r3, [pc, #40]	@ (80031f8 <RCC_Delay+0x34>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <RCC_Delay+0x38>)
 80031d2:	fba2 2303 	umull	r2, r3, r2, r3
 80031d6:	0a5b      	lsrs	r3, r3, #9
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	fb02 f303 	mul.w	r3, r2, r3
 80031de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80031e0:	bf00      	nop
  }
  while (Delay --);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1e5a      	subs	r2, r3, #1
 80031e6:	60fa      	str	r2, [r7, #12]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1f9      	bne.n	80031e0 <RCC_Delay+0x1c>
}
 80031ec:	bf00      	nop
 80031ee:	bf00      	nop
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	20000000 	.word	0x20000000
 80031fc:	10624dd3 	.word	0x10624dd3

08003200 <__cvt>:
 8003200:	2b00      	cmp	r3, #0
 8003202:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003206:	461d      	mov	r5, r3
 8003208:	bfbb      	ittet	lt
 800320a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800320e:	461d      	movlt	r5, r3
 8003210:	2300      	movge	r3, #0
 8003212:	232d      	movlt	r3, #45	@ 0x2d
 8003214:	b088      	sub	sp, #32
 8003216:	4614      	mov	r4, r2
 8003218:	bfb8      	it	lt
 800321a:	4614      	movlt	r4, r2
 800321c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800321e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003220:	7013      	strb	r3, [r2, #0]
 8003222:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003224:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003228:	f023 0820 	bic.w	r8, r3, #32
 800322c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003230:	d005      	beq.n	800323e <__cvt+0x3e>
 8003232:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003236:	d100      	bne.n	800323a <__cvt+0x3a>
 8003238:	3601      	adds	r6, #1
 800323a:	2302      	movs	r3, #2
 800323c:	e000      	b.n	8003240 <__cvt+0x40>
 800323e:	2303      	movs	r3, #3
 8003240:	aa07      	add	r2, sp, #28
 8003242:	9204      	str	r2, [sp, #16]
 8003244:	aa06      	add	r2, sp, #24
 8003246:	e9cd a202 	strd	sl, r2, [sp, #8]
 800324a:	e9cd 3600 	strd	r3, r6, [sp]
 800324e:	4622      	mov	r2, r4
 8003250:	462b      	mov	r3, r5
 8003252:	f000 fe7d 	bl	8003f50 <_dtoa_r>
 8003256:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800325a:	4607      	mov	r7, r0
 800325c:	d119      	bne.n	8003292 <__cvt+0x92>
 800325e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003260:	07db      	lsls	r3, r3, #31
 8003262:	d50e      	bpl.n	8003282 <__cvt+0x82>
 8003264:	eb00 0906 	add.w	r9, r0, r6
 8003268:	2200      	movs	r2, #0
 800326a:	2300      	movs	r3, #0
 800326c:	4620      	mov	r0, r4
 800326e:	4629      	mov	r1, r5
 8003270:	f7fd fb9a 	bl	80009a8 <__aeabi_dcmpeq>
 8003274:	b108      	cbz	r0, 800327a <__cvt+0x7a>
 8003276:	f8cd 901c 	str.w	r9, [sp, #28]
 800327a:	2230      	movs	r2, #48	@ 0x30
 800327c:	9b07      	ldr	r3, [sp, #28]
 800327e:	454b      	cmp	r3, r9
 8003280:	d31e      	bcc.n	80032c0 <__cvt+0xc0>
 8003282:	4638      	mov	r0, r7
 8003284:	9b07      	ldr	r3, [sp, #28]
 8003286:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003288:	1bdb      	subs	r3, r3, r7
 800328a:	6013      	str	r3, [r2, #0]
 800328c:	b008      	add	sp, #32
 800328e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003292:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003296:	eb00 0906 	add.w	r9, r0, r6
 800329a:	d1e5      	bne.n	8003268 <__cvt+0x68>
 800329c:	7803      	ldrb	r3, [r0, #0]
 800329e:	2b30      	cmp	r3, #48	@ 0x30
 80032a0:	d10a      	bne.n	80032b8 <__cvt+0xb8>
 80032a2:	2200      	movs	r2, #0
 80032a4:	2300      	movs	r3, #0
 80032a6:	4620      	mov	r0, r4
 80032a8:	4629      	mov	r1, r5
 80032aa:	f7fd fb7d 	bl	80009a8 <__aeabi_dcmpeq>
 80032ae:	b918      	cbnz	r0, 80032b8 <__cvt+0xb8>
 80032b0:	f1c6 0601 	rsb	r6, r6, #1
 80032b4:	f8ca 6000 	str.w	r6, [sl]
 80032b8:	f8da 3000 	ldr.w	r3, [sl]
 80032bc:	4499      	add	r9, r3
 80032be:	e7d3      	b.n	8003268 <__cvt+0x68>
 80032c0:	1c59      	adds	r1, r3, #1
 80032c2:	9107      	str	r1, [sp, #28]
 80032c4:	701a      	strb	r2, [r3, #0]
 80032c6:	e7d9      	b.n	800327c <__cvt+0x7c>

080032c8 <__exponent>:
 80032c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032ca:	2900      	cmp	r1, #0
 80032cc:	bfb6      	itet	lt
 80032ce:	232d      	movlt	r3, #45	@ 0x2d
 80032d0:	232b      	movge	r3, #43	@ 0x2b
 80032d2:	4249      	neglt	r1, r1
 80032d4:	2909      	cmp	r1, #9
 80032d6:	7002      	strb	r2, [r0, #0]
 80032d8:	7043      	strb	r3, [r0, #1]
 80032da:	dd29      	ble.n	8003330 <__exponent+0x68>
 80032dc:	f10d 0307 	add.w	r3, sp, #7
 80032e0:	461d      	mov	r5, r3
 80032e2:	270a      	movs	r7, #10
 80032e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80032e8:	461a      	mov	r2, r3
 80032ea:	fb07 1416 	mls	r4, r7, r6, r1
 80032ee:	3430      	adds	r4, #48	@ 0x30
 80032f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80032f4:	460c      	mov	r4, r1
 80032f6:	2c63      	cmp	r4, #99	@ 0x63
 80032f8:	4631      	mov	r1, r6
 80032fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80032fe:	dcf1      	bgt.n	80032e4 <__exponent+0x1c>
 8003300:	3130      	adds	r1, #48	@ 0x30
 8003302:	1e94      	subs	r4, r2, #2
 8003304:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003308:	4623      	mov	r3, r4
 800330a:	1c41      	adds	r1, r0, #1
 800330c:	42ab      	cmp	r3, r5
 800330e:	d30a      	bcc.n	8003326 <__exponent+0x5e>
 8003310:	f10d 0309 	add.w	r3, sp, #9
 8003314:	1a9b      	subs	r3, r3, r2
 8003316:	42ac      	cmp	r4, r5
 8003318:	bf88      	it	hi
 800331a:	2300      	movhi	r3, #0
 800331c:	3302      	adds	r3, #2
 800331e:	4403      	add	r3, r0
 8003320:	1a18      	subs	r0, r3, r0
 8003322:	b003      	add	sp, #12
 8003324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003326:	f813 6b01 	ldrb.w	r6, [r3], #1
 800332a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800332e:	e7ed      	b.n	800330c <__exponent+0x44>
 8003330:	2330      	movs	r3, #48	@ 0x30
 8003332:	3130      	adds	r1, #48	@ 0x30
 8003334:	7083      	strb	r3, [r0, #2]
 8003336:	70c1      	strb	r1, [r0, #3]
 8003338:	1d03      	adds	r3, r0, #4
 800333a:	e7f1      	b.n	8003320 <__exponent+0x58>

0800333c <_printf_float>:
 800333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003340:	b091      	sub	sp, #68	@ 0x44
 8003342:	460c      	mov	r4, r1
 8003344:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003348:	4616      	mov	r6, r2
 800334a:	461f      	mov	r7, r3
 800334c:	4605      	mov	r5, r0
 800334e:	f000 fce1 	bl	8003d14 <_localeconv_r>
 8003352:	6803      	ldr	r3, [r0, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	9308      	str	r3, [sp, #32]
 8003358:	f7fc fefa 	bl	8000150 <strlen>
 800335c:	2300      	movs	r3, #0
 800335e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003360:	f8d8 3000 	ldr.w	r3, [r8]
 8003364:	9009      	str	r0, [sp, #36]	@ 0x24
 8003366:	3307      	adds	r3, #7
 8003368:	f023 0307 	bic.w	r3, r3, #7
 800336c:	f103 0208 	add.w	r2, r3, #8
 8003370:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003374:	f8d4 b000 	ldr.w	fp, [r4]
 8003378:	f8c8 2000 	str.w	r2, [r8]
 800337c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003380:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003384:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003386:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800338a:	f04f 32ff 	mov.w	r2, #4294967295
 800338e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003392:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003396:	4b9c      	ldr	r3, [pc, #624]	@ (8003608 <_printf_float+0x2cc>)
 8003398:	f7fd fb38 	bl	8000a0c <__aeabi_dcmpun>
 800339c:	bb70      	cbnz	r0, 80033fc <_printf_float+0xc0>
 800339e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80033a2:	f04f 32ff 	mov.w	r2, #4294967295
 80033a6:	4b98      	ldr	r3, [pc, #608]	@ (8003608 <_printf_float+0x2cc>)
 80033a8:	f7fd fb12 	bl	80009d0 <__aeabi_dcmple>
 80033ac:	bb30      	cbnz	r0, 80033fc <_printf_float+0xc0>
 80033ae:	2200      	movs	r2, #0
 80033b0:	2300      	movs	r3, #0
 80033b2:	4640      	mov	r0, r8
 80033b4:	4649      	mov	r1, r9
 80033b6:	f7fd fb01 	bl	80009bc <__aeabi_dcmplt>
 80033ba:	b110      	cbz	r0, 80033c2 <_printf_float+0x86>
 80033bc:	232d      	movs	r3, #45	@ 0x2d
 80033be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033c2:	4a92      	ldr	r2, [pc, #584]	@ (800360c <_printf_float+0x2d0>)
 80033c4:	4b92      	ldr	r3, [pc, #584]	@ (8003610 <_printf_float+0x2d4>)
 80033c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80033ca:	bf8c      	ite	hi
 80033cc:	4690      	movhi	r8, r2
 80033ce:	4698      	movls	r8, r3
 80033d0:	2303      	movs	r3, #3
 80033d2:	f04f 0900 	mov.w	r9, #0
 80033d6:	6123      	str	r3, [r4, #16]
 80033d8:	f02b 0304 	bic.w	r3, fp, #4
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	4633      	mov	r3, r6
 80033e0:	4621      	mov	r1, r4
 80033e2:	4628      	mov	r0, r5
 80033e4:	9700      	str	r7, [sp, #0]
 80033e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80033e8:	f000 f9d4 	bl	8003794 <_printf_common>
 80033ec:	3001      	adds	r0, #1
 80033ee:	f040 8090 	bne.w	8003512 <_printf_float+0x1d6>
 80033f2:	f04f 30ff 	mov.w	r0, #4294967295
 80033f6:	b011      	add	sp, #68	@ 0x44
 80033f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033fc:	4642      	mov	r2, r8
 80033fe:	464b      	mov	r3, r9
 8003400:	4640      	mov	r0, r8
 8003402:	4649      	mov	r1, r9
 8003404:	f7fd fb02 	bl	8000a0c <__aeabi_dcmpun>
 8003408:	b148      	cbz	r0, 800341e <_printf_float+0xe2>
 800340a:	464b      	mov	r3, r9
 800340c:	2b00      	cmp	r3, #0
 800340e:	bfb8      	it	lt
 8003410:	232d      	movlt	r3, #45	@ 0x2d
 8003412:	4a80      	ldr	r2, [pc, #512]	@ (8003614 <_printf_float+0x2d8>)
 8003414:	bfb8      	it	lt
 8003416:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800341a:	4b7f      	ldr	r3, [pc, #508]	@ (8003618 <_printf_float+0x2dc>)
 800341c:	e7d3      	b.n	80033c6 <_printf_float+0x8a>
 800341e:	6863      	ldr	r3, [r4, #4]
 8003420:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003424:	1c5a      	adds	r2, r3, #1
 8003426:	d13f      	bne.n	80034a8 <_printf_float+0x16c>
 8003428:	2306      	movs	r3, #6
 800342a:	6063      	str	r3, [r4, #4]
 800342c:	2200      	movs	r2, #0
 800342e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003432:	6023      	str	r3, [r4, #0]
 8003434:	9206      	str	r2, [sp, #24]
 8003436:	aa0e      	add	r2, sp, #56	@ 0x38
 8003438:	e9cd a204 	strd	sl, r2, [sp, #16]
 800343c:	aa0d      	add	r2, sp, #52	@ 0x34
 800343e:	9203      	str	r2, [sp, #12]
 8003440:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003444:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003448:	6863      	ldr	r3, [r4, #4]
 800344a:	4642      	mov	r2, r8
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	4628      	mov	r0, r5
 8003450:	464b      	mov	r3, r9
 8003452:	910a      	str	r1, [sp, #40]	@ 0x28
 8003454:	f7ff fed4 	bl	8003200 <__cvt>
 8003458:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800345a:	4680      	mov	r8, r0
 800345c:	2947      	cmp	r1, #71	@ 0x47
 800345e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003460:	d128      	bne.n	80034b4 <_printf_float+0x178>
 8003462:	1cc8      	adds	r0, r1, #3
 8003464:	db02      	blt.n	800346c <_printf_float+0x130>
 8003466:	6863      	ldr	r3, [r4, #4]
 8003468:	4299      	cmp	r1, r3
 800346a:	dd40      	ble.n	80034ee <_printf_float+0x1b2>
 800346c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003470:	fa5f fa8a 	uxtb.w	sl, sl
 8003474:	4652      	mov	r2, sl
 8003476:	3901      	subs	r1, #1
 8003478:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800347c:	910d      	str	r1, [sp, #52]	@ 0x34
 800347e:	f7ff ff23 	bl	80032c8 <__exponent>
 8003482:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003484:	4681      	mov	r9, r0
 8003486:	1813      	adds	r3, r2, r0
 8003488:	2a01      	cmp	r2, #1
 800348a:	6123      	str	r3, [r4, #16]
 800348c:	dc02      	bgt.n	8003494 <_printf_float+0x158>
 800348e:	6822      	ldr	r2, [r4, #0]
 8003490:	07d2      	lsls	r2, r2, #31
 8003492:	d501      	bpl.n	8003498 <_printf_float+0x15c>
 8003494:	3301      	adds	r3, #1
 8003496:	6123      	str	r3, [r4, #16]
 8003498:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800349c:	2b00      	cmp	r3, #0
 800349e:	d09e      	beq.n	80033de <_printf_float+0xa2>
 80034a0:	232d      	movs	r3, #45	@ 0x2d
 80034a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034a6:	e79a      	b.n	80033de <_printf_float+0xa2>
 80034a8:	2947      	cmp	r1, #71	@ 0x47
 80034aa:	d1bf      	bne.n	800342c <_printf_float+0xf0>
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1bd      	bne.n	800342c <_printf_float+0xf0>
 80034b0:	2301      	movs	r3, #1
 80034b2:	e7ba      	b.n	800342a <_printf_float+0xee>
 80034b4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80034b8:	d9dc      	bls.n	8003474 <_printf_float+0x138>
 80034ba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80034be:	d118      	bne.n	80034f2 <_printf_float+0x1b6>
 80034c0:	2900      	cmp	r1, #0
 80034c2:	6863      	ldr	r3, [r4, #4]
 80034c4:	dd0b      	ble.n	80034de <_printf_float+0x1a2>
 80034c6:	6121      	str	r1, [r4, #16]
 80034c8:	b913      	cbnz	r3, 80034d0 <_printf_float+0x194>
 80034ca:	6822      	ldr	r2, [r4, #0]
 80034cc:	07d0      	lsls	r0, r2, #31
 80034ce:	d502      	bpl.n	80034d6 <_printf_float+0x19a>
 80034d0:	3301      	adds	r3, #1
 80034d2:	440b      	add	r3, r1
 80034d4:	6123      	str	r3, [r4, #16]
 80034d6:	f04f 0900 	mov.w	r9, #0
 80034da:	65a1      	str	r1, [r4, #88]	@ 0x58
 80034dc:	e7dc      	b.n	8003498 <_printf_float+0x15c>
 80034de:	b913      	cbnz	r3, 80034e6 <_printf_float+0x1aa>
 80034e0:	6822      	ldr	r2, [r4, #0]
 80034e2:	07d2      	lsls	r2, r2, #31
 80034e4:	d501      	bpl.n	80034ea <_printf_float+0x1ae>
 80034e6:	3302      	adds	r3, #2
 80034e8:	e7f4      	b.n	80034d4 <_printf_float+0x198>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e7f2      	b.n	80034d4 <_printf_float+0x198>
 80034ee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80034f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80034f4:	4299      	cmp	r1, r3
 80034f6:	db05      	blt.n	8003504 <_printf_float+0x1c8>
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	6121      	str	r1, [r4, #16]
 80034fc:	07d8      	lsls	r0, r3, #31
 80034fe:	d5ea      	bpl.n	80034d6 <_printf_float+0x19a>
 8003500:	1c4b      	adds	r3, r1, #1
 8003502:	e7e7      	b.n	80034d4 <_printf_float+0x198>
 8003504:	2900      	cmp	r1, #0
 8003506:	bfcc      	ite	gt
 8003508:	2201      	movgt	r2, #1
 800350a:	f1c1 0202 	rsble	r2, r1, #2
 800350e:	4413      	add	r3, r2
 8003510:	e7e0      	b.n	80034d4 <_printf_float+0x198>
 8003512:	6823      	ldr	r3, [r4, #0]
 8003514:	055a      	lsls	r2, r3, #21
 8003516:	d407      	bmi.n	8003528 <_printf_float+0x1ec>
 8003518:	6923      	ldr	r3, [r4, #16]
 800351a:	4642      	mov	r2, r8
 800351c:	4631      	mov	r1, r6
 800351e:	4628      	mov	r0, r5
 8003520:	47b8      	blx	r7
 8003522:	3001      	adds	r0, #1
 8003524:	d12b      	bne.n	800357e <_printf_float+0x242>
 8003526:	e764      	b.n	80033f2 <_printf_float+0xb6>
 8003528:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800352c:	f240 80dc 	bls.w	80036e8 <_printf_float+0x3ac>
 8003530:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003534:	2200      	movs	r2, #0
 8003536:	2300      	movs	r3, #0
 8003538:	f7fd fa36 	bl	80009a8 <__aeabi_dcmpeq>
 800353c:	2800      	cmp	r0, #0
 800353e:	d033      	beq.n	80035a8 <_printf_float+0x26c>
 8003540:	2301      	movs	r3, #1
 8003542:	4631      	mov	r1, r6
 8003544:	4628      	mov	r0, r5
 8003546:	4a35      	ldr	r2, [pc, #212]	@ (800361c <_printf_float+0x2e0>)
 8003548:	47b8      	blx	r7
 800354a:	3001      	adds	r0, #1
 800354c:	f43f af51 	beq.w	80033f2 <_printf_float+0xb6>
 8003550:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003554:	4543      	cmp	r3, r8
 8003556:	db02      	blt.n	800355e <_printf_float+0x222>
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	07d8      	lsls	r0, r3, #31
 800355c:	d50f      	bpl.n	800357e <_printf_float+0x242>
 800355e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003562:	4631      	mov	r1, r6
 8003564:	4628      	mov	r0, r5
 8003566:	47b8      	blx	r7
 8003568:	3001      	adds	r0, #1
 800356a:	f43f af42 	beq.w	80033f2 <_printf_float+0xb6>
 800356e:	f04f 0900 	mov.w	r9, #0
 8003572:	f108 38ff 	add.w	r8, r8, #4294967295
 8003576:	f104 0a1a 	add.w	sl, r4, #26
 800357a:	45c8      	cmp	r8, r9
 800357c:	dc09      	bgt.n	8003592 <_printf_float+0x256>
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	079b      	lsls	r3, r3, #30
 8003582:	f100 8102 	bmi.w	800378a <_printf_float+0x44e>
 8003586:	68e0      	ldr	r0, [r4, #12]
 8003588:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800358a:	4298      	cmp	r0, r3
 800358c:	bfb8      	it	lt
 800358e:	4618      	movlt	r0, r3
 8003590:	e731      	b.n	80033f6 <_printf_float+0xba>
 8003592:	2301      	movs	r3, #1
 8003594:	4652      	mov	r2, sl
 8003596:	4631      	mov	r1, r6
 8003598:	4628      	mov	r0, r5
 800359a:	47b8      	blx	r7
 800359c:	3001      	adds	r0, #1
 800359e:	f43f af28 	beq.w	80033f2 <_printf_float+0xb6>
 80035a2:	f109 0901 	add.w	r9, r9, #1
 80035a6:	e7e8      	b.n	800357a <_printf_float+0x23e>
 80035a8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	dc38      	bgt.n	8003620 <_printf_float+0x2e4>
 80035ae:	2301      	movs	r3, #1
 80035b0:	4631      	mov	r1, r6
 80035b2:	4628      	mov	r0, r5
 80035b4:	4a19      	ldr	r2, [pc, #100]	@ (800361c <_printf_float+0x2e0>)
 80035b6:	47b8      	blx	r7
 80035b8:	3001      	adds	r0, #1
 80035ba:	f43f af1a 	beq.w	80033f2 <_printf_float+0xb6>
 80035be:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80035c2:	ea59 0303 	orrs.w	r3, r9, r3
 80035c6:	d102      	bne.n	80035ce <_printf_float+0x292>
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	07d9      	lsls	r1, r3, #31
 80035cc:	d5d7      	bpl.n	800357e <_printf_float+0x242>
 80035ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80035d2:	4631      	mov	r1, r6
 80035d4:	4628      	mov	r0, r5
 80035d6:	47b8      	blx	r7
 80035d8:	3001      	adds	r0, #1
 80035da:	f43f af0a 	beq.w	80033f2 <_printf_float+0xb6>
 80035de:	f04f 0a00 	mov.w	sl, #0
 80035e2:	f104 0b1a 	add.w	fp, r4, #26
 80035e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80035e8:	425b      	negs	r3, r3
 80035ea:	4553      	cmp	r3, sl
 80035ec:	dc01      	bgt.n	80035f2 <_printf_float+0x2b6>
 80035ee:	464b      	mov	r3, r9
 80035f0:	e793      	b.n	800351a <_printf_float+0x1de>
 80035f2:	2301      	movs	r3, #1
 80035f4:	465a      	mov	r2, fp
 80035f6:	4631      	mov	r1, r6
 80035f8:	4628      	mov	r0, r5
 80035fa:	47b8      	blx	r7
 80035fc:	3001      	adds	r0, #1
 80035fe:	f43f aef8 	beq.w	80033f2 <_printf_float+0xb6>
 8003602:	f10a 0a01 	add.w	sl, sl, #1
 8003606:	e7ee      	b.n	80035e6 <_printf_float+0x2aa>
 8003608:	7fefffff 	.word	0x7fefffff
 800360c:	08007e56 	.word	0x08007e56
 8003610:	08007e52 	.word	0x08007e52
 8003614:	08007e5e 	.word	0x08007e5e
 8003618:	08007e5a 	.word	0x08007e5a
 800361c:	08007e62 	.word	0x08007e62
 8003620:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003622:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003626:	4553      	cmp	r3, sl
 8003628:	bfa8      	it	ge
 800362a:	4653      	movge	r3, sl
 800362c:	2b00      	cmp	r3, #0
 800362e:	4699      	mov	r9, r3
 8003630:	dc36      	bgt.n	80036a0 <_printf_float+0x364>
 8003632:	f04f 0b00 	mov.w	fp, #0
 8003636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800363a:	f104 021a 	add.w	r2, r4, #26
 800363e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003640:	930a      	str	r3, [sp, #40]	@ 0x28
 8003642:	eba3 0309 	sub.w	r3, r3, r9
 8003646:	455b      	cmp	r3, fp
 8003648:	dc31      	bgt.n	80036ae <_printf_float+0x372>
 800364a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800364c:	459a      	cmp	sl, r3
 800364e:	dc3a      	bgt.n	80036c6 <_printf_float+0x38a>
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	07da      	lsls	r2, r3, #31
 8003654:	d437      	bmi.n	80036c6 <_printf_float+0x38a>
 8003656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003658:	ebaa 0903 	sub.w	r9, sl, r3
 800365c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800365e:	ebaa 0303 	sub.w	r3, sl, r3
 8003662:	4599      	cmp	r9, r3
 8003664:	bfa8      	it	ge
 8003666:	4699      	movge	r9, r3
 8003668:	f1b9 0f00 	cmp.w	r9, #0
 800366c:	dc33      	bgt.n	80036d6 <_printf_float+0x39a>
 800366e:	f04f 0800 	mov.w	r8, #0
 8003672:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003676:	f104 0b1a 	add.w	fp, r4, #26
 800367a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800367c:	ebaa 0303 	sub.w	r3, sl, r3
 8003680:	eba3 0309 	sub.w	r3, r3, r9
 8003684:	4543      	cmp	r3, r8
 8003686:	f77f af7a 	ble.w	800357e <_printf_float+0x242>
 800368a:	2301      	movs	r3, #1
 800368c:	465a      	mov	r2, fp
 800368e:	4631      	mov	r1, r6
 8003690:	4628      	mov	r0, r5
 8003692:	47b8      	blx	r7
 8003694:	3001      	adds	r0, #1
 8003696:	f43f aeac 	beq.w	80033f2 <_printf_float+0xb6>
 800369a:	f108 0801 	add.w	r8, r8, #1
 800369e:	e7ec      	b.n	800367a <_printf_float+0x33e>
 80036a0:	4642      	mov	r2, r8
 80036a2:	4631      	mov	r1, r6
 80036a4:	4628      	mov	r0, r5
 80036a6:	47b8      	blx	r7
 80036a8:	3001      	adds	r0, #1
 80036aa:	d1c2      	bne.n	8003632 <_printf_float+0x2f6>
 80036ac:	e6a1      	b.n	80033f2 <_printf_float+0xb6>
 80036ae:	2301      	movs	r3, #1
 80036b0:	4631      	mov	r1, r6
 80036b2:	4628      	mov	r0, r5
 80036b4:	920a      	str	r2, [sp, #40]	@ 0x28
 80036b6:	47b8      	blx	r7
 80036b8:	3001      	adds	r0, #1
 80036ba:	f43f ae9a 	beq.w	80033f2 <_printf_float+0xb6>
 80036be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036c0:	f10b 0b01 	add.w	fp, fp, #1
 80036c4:	e7bb      	b.n	800363e <_printf_float+0x302>
 80036c6:	4631      	mov	r1, r6
 80036c8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80036cc:	4628      	mov	r0, r5
 80036ce:	47b8      	blx	r7
 80036d0:	3001      	adds	r0, #1
 80036d2:	d1c0      	bne.n	8003656 <_printf_float+0x31a>
 80036d4:	e68d      	b.n	80033f2 <_printf_float+0xb6>
 80036d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80036d8:	464b      	mov	r3, r9
 80036da:	4631      	mov	r1, r6
 80036dc:	4628      	mov	r0, r5
 80036de:	4442      	add	r2, r8
 80036e0:	47b8      	blx	r7
 80036e2:	3001      	adds	r0, #1
 80036e4:	d1c3      	bne.n	800366e <_printf_float+0x332>
 80036e6:	e684      	b.n	80033f2 <_printf_float+0xb6>
 80036e8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80036ec:	f1ba 0f01 	cmp.w	sl, #1
 80036f0:	dc01      	bgt.n	80036f6 <_printf_float+0x3ba>
 80036f2:	07db      	lsls	r3, r3, #31
 80036f4:	d536      	bpl.n	8003764 <_printf_float+0x428>
 80036f6:	2301      	movs	r3, #1
 80036f8:	4642      	mov	r2, r8
 80036fa:	4631      	mov	r1, r6
 80036fc:	4628      	mov	r0, r5
 80036fe:	47b8      	blx	r7
 8003700:	3001      	adds	r0, #1
 8003702:	f43f ae76 	beq.w	80033f2 <_printf_float+0xb6>
 8003706:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800370a:	4631      	mov	r1, r6
 800370c:	4628      	mov	r0, r5
 800370e:	47b8      	blx	r7
 8003710:	3001      	adds	r0, #1
 8003712:	f43f ae6e 	beq.w	80033f2 <_printf_float+0xb6>
 8003716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800371a:	2200      	movs	r2, #0
 800371c:	2300      	movs	r3, #0
 800371e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003722:	f7fd f941 	bl	80009a8 <__aeabi_dcmpeq>
 8003726:	b9c0      	cbnz	r0, 800375a <_printf_float+0x41e>
 8003728:	4653      	mov	r3, sl
 800372a:	f108 0201 	add.w	r2, r8, #1
 800372e:	4631      	mov	r1, r6
 8003730:	4628      	mov	r0, r5
 8003732:	47b8      	blx	r7
 8003734:	3001      	adds	r0, #1
 8003736:	d10c      	bne.n	8003752 <_printf_float+0x416>
 8003738:	e65b      	b.n	80033f2 <_printf_float+0xb6>
 800373a:	2301      	movs	r3, #1
 800373c:	465a      	mov	r2, fp
 800373e:	4631      	mov	r1, r6
 8003740:	4628      	mov	r0, r5
 8003742:	47b8      	blx	r7
 8003744:	3001      	adds	r0, #1
 8003746:	f43f ae54 	beq.w	80033f2 <_printf_float+0xb6>
 800374a:	f108 0801 	add.w	r8, r8, #1
 800374e:	45d0      	cmp	r8, sl
 8003750:	dbf3      	blt.n	800373a <_printf_float+0x3fe>
 8003752:	464b      	mov	r3, r9
 8003754:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003758:	e6e0      	b.n	800351c <_printf_float+0x1e0>
 800375a:	f04f 0800 	mov.w	r8, #0
 800375e:	f104 0b1a 	add.w	fp, r4, #26
 8003762:	e7f4      	b.n	800374e <_printf_float+0x412>
 8003764:	2301      	movs	r3, #1
 8003766:	4642      	mov	r2, r8
 8003768:	e7e1      	b.n	800372e <_printf_float+0x3f2>
 800376a:	2301      	movs	r3, #1
 800376c:	464a      	mov	r2, r9
 800376e:	4631      	mov	r1, r6
 8003770:	4628      	mov	r0, r5
 8003772:	47b8      	blx	r7
 8003774:	3001      	adds	r0, #1
 8003776:	f43f ae3c 	beq.w	80033f2 <_printf_float+0xb6>
 800377a:	f108 0801 	add.w	r8, r8, #1
 800377e:	68e3      	ldr	r3, [r4, #12]
 8003780:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003782:	1a5b      	subs	r3, r3, r1
 8003784:	4543      	cmp	r3, r8
 8003786:	dcf0      	bgt.n	800376a <_printf_float+0x42e>
 8003788:	e6fd      	b.n	8003586 <_printf_float+0x24a>
 800378a:	f04f 0800 	mov.w	r8, #0
 800378e:	f104 0919 	add.w	r9, r4, #25
 8003792:	e7f4      	b.n	800377e <_printf_float+0x442>

08003794 <_printf_common>:
 8003794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003798:	4616      	mov	r6, r2
 800379a:	4698      	mov	r8, r3
 800379c:	688a      	ldr	r2, [r1, #8]
 800379e:	690b      	ldr	r3, [r1, #16]
 80037a0:	4607      	mov	r7, r0
 80037a2:	4293      	cmp	r3, r2
 80037a4:	bfb8      	it	lt
 80037a6:	4613      	movlt	r3, r2
 80037a8:	6033      	str	r3, [r6, #0]
 80037aa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037ae:	460c      	mov	r4, r1
 80037b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037b4:	b10a      	cbz	r2, 80037ba <_printf_common+0x26>
 80037b6:	3301      	adds	r3, #1
 80037b8:	6033      	str	r3, [r6, #0]
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	0699      	lsls	r1, r3, #26
 80037be:	bf42      	ittt	mi
 80037c0:	6833      	ldrmi	r3, [r6, #0]
 80037c2:	3302      	addmi	r3, #2
 80037c4:	6033      	strmi	r3, [r6, #0]
 80037c6:	6825      	ldr	r5, [r4, #0]
 80037c8:	f015 0506 	ands.w	r5, r5, #6
 80037cc:	d106      	bne.n	80037dc <_printf_common+0x48>
 80037ce:	f104 0a19 	add.w	sl, r4, #25
 80037d2:	68e3      	ldr	r3, [r4, #12]
 80037d4:	6832      	ldr	r2, [r6, #0]
 80037d6:	1a9b      	subs	r3, r3, r2
 80037d8:	42ab      	cmp	r3, r5
 80037da:	dc2b      	bgt.n	8003834 <_printf_common+0xa0>
 80037dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037e0:	6822      	ldr	r2, [r4, #0]
 80037e2:	3b00      	subs	r3, #0
 80037e4:	bf18      	it	ne
 80037e6:	2301      	movne	r3, #1
 80037e8:	0692      	lsls	r2, r2, #26
 80037ea:	d430      	bmi.n	800384e <_printf_common+0xba>
 80037ec:	4641      	mov	r1, r8
 80037ee:	4638      	mov	r0, r7
 80037f0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80037f4:	47c8      	blx	r9
 80037f6:	3001      	adds	r0, #1
 80037f8:	d023      	beq.n	8003842 <_printf_common+0xae>
 80037fa:	6823      	ldr	r3, [r4, #0]
 80037fc:	6922      	ldr	r2, [r4, #16]
 80037fe:	f003 0306 	and.w	r3, r3, #6
 8003802:	2b04      	cmp	r3, #4
 8003804:	bf14      	ite	ne
 8003806:	2500      	movne	r5, #0
 8003808:	6833      	ldreq	r3, [r6, #0]
 800380a:	f04f 0600 	mov.w	r6, #0
 800380e:	bf08      	it	eq
 8003810:	68e5      	ldreq	r5, [r4, #12]
 8003812:	f104 041a 	add.w	r4, r4, #26
 8003816:	bf08      	it	eq
 8003818:	1aed      	subeq	r5, r5, r3
 800381a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800381e:	bf08      	it	eq
 8003820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003824:	4293      	cmp	r3, r2
 8003826:	bfc4      	itt	gt
 8003828:	1a9b      	subgt	r3, r3, r2
 800382a:	18ed      	addgt	r5, r5, r3
 800382c:	42b5      	cmp	r5, r6
 800382e:	d11a      	bne.n	8003866 <_printf_common+0xd2>
 8003830:	2000      	movs	r0, #0
 8003832:	e008      	b.n	8003846 <_printf_common+0xb2>
 8003834:	2301      	movs	r3, #1
 8003836:	4652      	mov	r2, sl
 8003838:	4641      	mov	r1, r8
 800383a:	4638      	mov	r0, r7
 800383c:	47c8      	blx	r9
 800383e:	3001      	adds	r0, #1
 8003840:	d103      	bne.n	800384a <_printf_common+0xb6>
 8003842:	f04f 30ff 	mov.w	r0, #4294967295
 8003846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800384a:	3501      	adds	r5, #1
 800384c:	e7c1      	b.n	80037d2 <_printf_common+0x3e>
 800384e:	2030      	movs	r0, #48	@ 0x30
 8003850:	18e1      	adds	r1, r4, r3
 8003852:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800385c:	4422      	add	r2, r4
 800385e:	3302      	adds	r3, #2
 8003860:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003864:	e7c2      	b.n	80037ec <_printf_common+0x58>
 8003866:	2301      	movs	r3, #1
 8003868:	4622      	mov	r2, r4
 800386a:	4641      	mov	r1, r8
 800386c:	4638      	mov	r0, r7
 800386e:	47c8      	blx	r9
 8003870:	3001      	adds	r0, #1
 8003872:	d0e6      	beq.n	8003842 <_printf_common+0xae>
 8003874:	3601      	adds	r6, #1
 8003876:	e7d9      	b.n	800382c <_printf_common+0x98>

08003878 <_printf_i>:
 8003878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800387c:	7e0f      	ldrb	r7, [r1, #24]
 800387e:	4691      	mov	r9, r2
 8003880:	2f78      	cmp	r7, #120	@ 0x78
 8003882:	4680      	mov	r8, r0
 8003884:	460c      	mov	r4, r1
 8003886:	469a      	mov	sl, r3
 8003888:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800388a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800388e:	d807      	bhi.n	80038a0 <_printf_i+0x28>
 8003890:	2f62      	cmp	r7, #98	@ 0x62
 8003892:	d80a      	bhi.n	80038aa <_printf_i+0x32>
 8003894:	2f00      	cmp	r7, #0
 8003896:	f000 80d1 	beq.w	8003a3c <_printf_i+0x1c4>
 800389a:	2f58      	cmp	r7, #88	@ 0x58
 800389c:	f000 80b8 	beq.w	8003a10 <_printf_i+0x198>
 80038a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038a8:	e03a      	b.n	8003920 <_printf_i+0xa8>
 80038aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038ae:	2b15      	cmp	r3, #21
 80038b0:	d8f6      	bhi.n	80038a0 <_printf_i+0x28>
 80038b2:	a101      	add	r1, pc, #4	@ (adr r1, 80038b8 <_printf_i+0x40>)
 80038b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038b8:	08003911 	.word	0x08003911
 80038bc:	08003925 	.word	0x08003925
 80038c0:	080038a1 	.word	0x080038a1
 80038c4:	080038a1 	.word	0x080038a1
 80038c8:	080038a1 	.word	0x080038a1
 80038cc:	080038a1 	.word	0x080038a1
 80038d0:	08003925 	.word	0x08003925
 80038d4:	080038a1 	.word	0x080038a1
 80038d8:	080038a1 	.word	0x080038a1
 80038dc:	080038a1 	.word	0x080038a1
 80038e0:	080038a1 	.word	0x080038a1
 80038e4:	08003a23 	.word	0x08003a23
 80038e8:	0800394f 	.word	0x0800394f
 80038ec:	080039dd 	.word	0x080039dd
 80038f0:	080038a1 	.word	0x080038a1
 80038f4:	080038a1 	.word	0x080038a1
 80038f8:	08003a45 	.word	0x08003a45
 80038fc:	080038a1 	.word	0x080038a1
 8003900:	0800394f 	.word	0x0800394f
 8003904:	080038a1 	.word	0x080038a1
 8003908:	080038a1 	.word	0x080038a1
 800390c:	080039e5 	.word	0x080039e5
 8003910:	6833      	ldr	r3, [r6, #0]
 8003912:	1d1a      	adds	r2, r3, #4
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	6032      	str	r2, [r6, #0]
 8003918:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800391c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003920:	2301      	movs	r3, #1
 8003922:	e09c      	b.n	8003a5e <_printf_i+0x1e6>
 8003924:	6833      	ldr	r3, [r6, #0]
 8003926:	6820      	ldr	r0, [r4, #0]
 8003928:	1d19      	adds	r1, r3, #4
 800392a:	6031      	str	r1, [r6, #0]
 800392c:	0606      	lsls	r6, r0, #24
 800392e:	d501      	bpl.n	8003934 <_printf_i+0xbc>
 8003930:	681d      	ldr	r5, [r3, #0]
 8003932:	e003      	b.n	800393c <_printf_i+0xc4>
 8003934:	0645      	lsls	r5, r0, #25
 8003936:	d5fb      	bpl.n	8003930 <_printf_i+0xb8>
 8003938:	f9b3 5000 	ldrsh.w	r5, [r3]
 800393c:	2d00      	cmp	r5, #0
 800393e:	da03      	bge.n	8003948 <_printf_i+0xd0>
 8003940:	232d      	movs	r3, #45	@ 0x2d
 8003942:	426d      	negs	r5, r5
 8003944:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003948:	230a      	movs	r3, #10
 800394a:	4858      	ldr	r0, [pc, #352]	@ (8003aac <_printf_i+0x234>)
 800394c:	e011      	b.n	8003972 <_printf_i+0xfa>
 800394e:	6821      	ldr	r1, [r4, #0]
 8003950:	6833      	ldr	r3, [r6, #0]
 8003952:	0608      	lsls	r0, r1, #24
 8003954:	f853 5b04 	ldr.w	r5, [r3], #4
 8003958:	d402      	bmi.n	8003960 <_printf_i+0xe8>
 800395a:	0649      	lsls	r1, r1, #25
 800395c:	bf48      	it	mi
 800395e:	b2ad      	uxthmi	r5, r5
 8003960:	2f6f      	cmp	r7, #111	@ 0x6f
 8003962:	6033      	str	r3, [r6, #0]
 8003964:	bf14      	ite	ne
 8003966:	230a      	movne	r3, #10
 8003968:	2308      	moveq	r3, #8
 800396a:	4850      	ldr	r0, [pc, #320]	@ (8003aac <_printf_i+0x234>)
 800396c:	2100      	movs	r1, #0
 800396e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003972:	6866      	ldr	r6, [r4, #4]
 8003974:	2e00      	cmp	r6, #0
 8003976:	60a6      	str	r6, [r4, #8]
 8003978:	db05      	blt.n	8003986 <_printf_i+0x10e>
 800397a:	6821      	ldr	r1, [r4, #0]
 800397c:	432e      	orrs	r6, r5
 800397e:	f021 0104 	bic.w	r1, r1, #4
 8003982:	6021      	str	r1, [r4, #0]
 8003984:	d04b      	beq.n	8003a1e <_printf_i+0x1a6>
 8003986:	4616      	mov	r6, r2
 8003988:	fbb5 f1f3 	udiv	r1, r5, r3
 800398c:	fb03 5711 	mls	r7, r3, r1, r5
 8003990:	5dc7      	ldrb	r7, [r0, r7]
 8003992:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003996:	462f      	mov	r7, r5
 8003998:	42bb      	cmp	r3, r7
 800399a:	460d      	mov	r5, r1
 800399c:	d9f4      	bls.n	8003988 <_printf_i+0x110>
 800399e:	2b08      	cmp	r3, #8
 80039a0:	d10b      	bne.n	80039ba <_printf_i+0x142>
 80039a2:	6823      	ldr	r3, [r4, #0]
 80039a4:	07df      	lsls	r7, r3, #31
 80039a6:	d508      	bpl.n	80039ba <_printf_i+0x142>
 80039a8:	6923      	ldr	r3, [r4, #16]
 80039aa:	6861      	ldr	r1, [r4, #4]
 80039ac:	4299      	cmp	r1, r3
 80039ae:	bfde      	ittt	le
 80039b0:	2330      	movle	r3, #48	@ 0x30
 80039b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039ba:	1b92      	subs	r2, r2, r6
 80039bc:	6122      	str	r2, [r4, #16]
 80039be:	464b      	mov	r3, r9
 80039c0:	4621      	mov	r1, r4
 80039c2:	4640      	mov	r0, r8
 80039c4:	f8cd a000 	str.w	sl, [sp]
 80039c8:	aa03      	add	r2, sp, #12
 80039ca:	f7ff fee3 	bl	8003794 <_printf_common>
 80039ce:	3001      	adds	r0, #1
 80039d0:	d14a      	bne.n	8003a68 <_printf_i+0x1f0>
 80039d2:	f04f 30ff 	mov.w	r0, #4294967295
 80039d6:	b004      	add	sp, #16
 80039d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f043 0320 	orr.w	r3, r3, #32
 80039e2:	6023      	str	r3, [r4, #0]
 80039e4:	2778      	movs	r7, #120	@ 0x78
 80039e6:	4832      	ldr	r0, [pc, #200]	@ (8003ab0 <_printf_i+0x238>)
 80039e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039ec:	6823      	ldr	r3, [r4, #0]
 80039ee:	6831      	ldr	r1, [r6, #0]
 80039f0:	061f      	lsls	r7, r3, #24
 80039f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80039f6:	d402      	bmi.n	80039fe <_printf_i+0x186>
 80039f8:	065f      	lsls	r7, r3, #25
 80039fa:	bf48      	it	mi
 80039fc:	b2ad      	uxthmi	r5, r5
 80039fe:	6031      	str	r1, [r6, #0]
 8003a00:	07d9      	lsls	r1, r3, #31
 8003a02:	bf44      	itt	mi
 8003a04:	f043 0320 	orrmi.w	r3, r3, #32
 8003a08:	6023      	strmi	r3, [r4, #0]
 8003a0a:	b11d      	cbz	r5, 8003a14 <_printf_i+0x19c>
 8003a0c:	2310      	movs	r3, #16
 8003a0e:	e7ad      	b.n	800396c <_printf_i+0xf4>
 8003a10:	4826      	ldr	r0, [pc, #152]	@ (8003aac <_printf_i+0x234>)
 8003a12:	e7e9      	b.n	80039e8 <_printf_i+0x170>
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	f023 0320 	bic.w	r3, r3, #32
 8003a1a:	6023      	str	r3, [r4, #0]
 8003a1c:	e7f6      	b.n	8003a0c <_printf_i+0x194>
 8003a1e:	4616      	mov	r6, r2
 8003a20:	e7bd      	b.n	800399e <_printf_i+0x126>
 8003a22:	6833      	ldr	r3, [r6, #0]
 8003a24:	6825      	ldr	r5, [r4, #0]
 8003a26:	1d18      	adds	r0, r3, #4
 8003a28:	6961      	ldr	r1, [r4, #20]
 8003a2a:	6030      	str	r0, [r6, #0]
 8003a2c:	062e      	lsls	r6, r5, #24
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	d501      	bpl.n	8003a36 <_printf_i+0x1be>
 8003a32:	6019      	str	r1, [r3, #0]
 8003a34:	e002      	b.n	8003a3c <_printf_i+0x1c4>
 8003a36:	0668      	lsls	r0, r5, #25
 8003a38:	d5fb      	bpl.n	8003a32 <_printf_i+0x1ba>
 8003a3a:	8019      	strh	r1, [r3, #0]
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	4616      	mov	r6, r2
 8003a40:	6123      	str	r3, [r4, #16]
 8003a42:	e7bc      	b.n	80039be <_printf_i+0x146>
 8003a44:	6833      	ldr	r3, [r6, #0]
 8003a46:	2100      	movs	r1, #0
 8003a48:	1d1a      	adds	r2, r3, #4
 8003a4a:	6032      	str	r2, [r6, #0]
 8003a4c:	681e      	ldr	r6, [r3, #0]
 8003a4e:	6862      	ldr	r2, [r4, #4]
 8003a50:	4630      	mov	r0, r6
 8003a52:	f000 f9d6 	bl	8003e02 <memchr>
 8003a56:	b108      	cbz	r0, 8003a5c <_printf_i+0x1e4>
 8003a58:	1b80      	subs	r0, r0, r6
 8003a5a:	6060      	str	r0, [r4, #4]
 8003a5c:	6863      	ldr	r3, [r4, #4]
 8003a5e:	6123      	str	r3, [r4, #16]
 8003a60:	2300      	movs	r3, #0
 8003a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a66:	e7aa      	b.n	80039be <_printf_i+0x146>
 8003a68:	4632      	mov	r2, r6
 8003a6a:	4649      	mov	r1, r9
 8003a6c:	4640      	mov	r0, r8
 8003a6e:	6923      	ldr	r3, [r4, #16]
 8003a70:	47d0      	blx	sl
 8003a72:	3001      	adds	r0, #1
 8003a74:	d0ad      	beq.n	80039d2 <_printf_i+0x15a>
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	079b      	lsls	r3, r3, #30
 8003a7a:	d413      	bmi.n	8003aa4 <_printf_i+0x22c>
 8003a7c:	68e0      	ldr	r0, [r4, #12]
 8003a7e:	9b03      	ldr	r3, [sp, #12]
 8003a80:	4298      	cmp	r0, r3
 8003a82:	bfb8      	it	lt
 8003a84:	4618      	movlt	r0, r3
 8003a86:	e7a6      	b.n	80039d6 <_printf_i+0x15e>
 8003a88:	2301      	movs	r3, #1
 8003a8a:	4632      	mov	r2, r6
 8003a8c:	4649      	mov	r1, r9
 8003a8e:	4640      	mov	r0, r8
 8003a90:	47d0      	blx	sl
 8003a92:	3001      	adds	r0, #1
 8003a94:	d09d      	beq.n	80039d2 <_printf_i+0x15a>
 8003a96:	3501      	adds	r5, #1
 8003a98:	68e3      	ldr	r3, [r4, #12]
 8003a9a:	9903      	ldr	r1, [sp, #12]
 8003a9c:	1a5b      	subs	r3, r3, r1
 8003a9e:	42ab      	cmp	r3, r5
 8003aa0:	dcf2      	bgt.n	8003a88 <_printf_i+0x210>
 8003aa2:	e7eb      	b.n	8003a7c <_printf_i+0x204>
 8003aa4:	2500      	movs	r5, #0
 8003aa6:	f104 0619 	add.w	r6, r4, #25
 8003aaa:	e7f5      	b.n	8003a98 <_printf_i+0x220>
 8003aac:	08007e64 	.word	0x08007e64
 8003ab0:	08007e75 	.word	0x08007e75

08003ab4 <std>:
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	b510      	push	{r4, lr}
 8003ab8:	4604      	mov	r4, r0
 8003aba:	e9c0 3300 	strd	r3, r3, [r0]
 8003abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003ac2:	6083      	str	r3, [r0, #8]
 8003ac4:	8181      	strh	r1, [r0, #12]
 8003ac6:	6643      	str	r3, [r0, #100]	@ 0x64
 8003ac8:	81c2      	strh	r2, [r0, #14]
 8003aca:	6183      	str	r3, [r0, #24]
 8003acc:	4619      	mov	r1, r3
 8003ace:	2208      	movs	r2, #8
 8003ad0:	305c      	adds	r0, #92	@ 0x5c
 8003ad2:	f000 f916 	bl	8003d02 <memset>
 8003ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b0c <std+0x58>)
 8003ad8:	6224      	str	r4, [r4, #32]
 8003ada:	6263      	str	r3, [r4, #36]	@ 0x24
 8003adc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b10 <std+0x5c>)
 8003ade:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b14 <std+0x60>)
 8003ae2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b18 <std+0x64>)
 8003ae6:	6323      	str	r3, [r4, #48]	@ 0x30
 8003ae8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b1c <std+0x68>)
 8003aea:	429c      	cmp	r4, r3
 8003aec:	d006      	beq.n	8003afc <std+0x48>
 8003aee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003af2:	4294      	cmp	r4, r2
 8003af4:	d002      	beq.n	8003afc <std+0x48>
 8003af6:	33d0      	adds	r3, #208	@ 0xd0
 8003af8:	429c      	cmp	r4, r3
 8003afa:	d105      	bne.n	8003b08 <std+0x54>
 8003afc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b04:	f000 b97a 	b.w	8003dfc <__retarget_lock_init_recursive>
 8003b08:	bd10      	pop	{r4, pc}
 8003b0a:	bf00      	nop
 8003b0c:	08003c7d 	.word	0x08003c7d
 8003b10:	08003c9f 	.word	0x08003c9f
 8003b14:	08003cd7 	.word	0x08003cd7
 8003b18:	08003cfb 	.word	0x08003cfb
 8003b1c:	2000066c 	.word	0x2000066c

08003b20 <stdio_exit_handler>:
 8003b20:	4a02      	ldr	r2, [pc, #8]	@ (8003b2c <stdio_exit_handler+0xc>)
 8003b22:	4903      	ldr	r1, [pc, #12]	@ (8003b30 <stdio_exit_handler+0x10>)
 8003b24:	4803      	ldr	r0, [pc, #12]	@ (8003b34 <stdio_exit_handler+0x14>)
 8003b26:	f000 b869 	b.w	8003bfc <_fwalk_sglue>
 8003b2a:	bf00      	nop
 8003b2c:	2000000c 	.word	0x2000000c
 8003b30:	08005799 	.word	0x08005799
 8003b34:	2000001c 	.word	0x2000001c

08003b38 <cleanup_stdio>:
 8003b38:	6841      	ldr	r1, [r0, #4]
 8003b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b6c <cleanup_stdio+0x34>)
 8003b3c:	b510      	push	{r4, lr}
 8003b3e:	4299      	cmp	r1, r3
 8003b40:	4604      	mov	r4, r0
 8003b42:	d001      	beq.n	8003b48 <cleanup_stdio+0x10>
 8003b44:	f001 fe28 	bl	8005798 <_fflush_r>
 8003b48:	68a1      	ldr	r1, [r4, #8]
 8003b4a:	4b09      	ldr	r3, [pc, #36]	@ (8003b70 <cleanup_stdio+0x38>)
 8003b4c:	4299      	cmp	r1, r3
 8003b4e:	d002      	beq.n	8003b56 <cleanup_stdio+0x1e>
 8003b50:	4620      	mov	r0, r4
 8003b52:	f001 fe21 	bl	8005798 <_fflush_r>
 8003b56:	68e1      	ldr	r1, [r4, #12]
 8003b58:	4b06      	ldr	r3, [pc, #24]	@ (8003b74 <cleanup_stdio+0x3c>)
 8003b5a:	4299      	cmp	r1, r3
 8003b5c:	d004      	beq.n	8003b68 <cleanup_stdio+0x30>
 8003b5e:	4620      	mov	r0, r4
 8003b60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b64:	f001 be18 	b.w	8005798 <_fflush_r>
 8003b68:	bd10      	pop	{r4, pc}
 8003b6a:	bf00      	nop
 8003b6c:	2000066c 	.word	0x2000066c
 8003b70:	200006d4 	.word	0x200006d4
 8003b74:	2000073c 	.word	0x2000073c

08003b78 <global_stdio_init.part.0>:
 8003b78:	b510      	push	{r4, lr}
 8003b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba8 <global_stdio_init.part.0+0x30>)
 8003b7c:	4c0b      	ldr	r4, [pc, #44]	@ (8003bac <global_stdio_init.part.0+0x34>)
 8003b7e:	4a0c      	ldr	r2, [pc, #48]	@ (8003bb0 <global_stdio_init.part.0+0x38>)
 8003b80:	4620      	mov	r0, r4
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	2104      	movs	r1, #4
 8003b86:	2200      	movs	r2, #0
 8003b88:	f7ff ff94 	bl	8003ab4 <std>
 8003b8c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003b90:	2201      	movs	r2, #1
 8003b92:	2109      	movs	r1, #9
 8003b94:	f7ff ff8e 	bl	8003ab4 <std>
 8003b98:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ba2:	2112      	movs	r1, #18
 8003ba4:	f7ff bf86 	b.w	8003ab4 <std>
 8003ba8:	200007a4 	.word	0x200007a4
 8003bac:	2000066c 	.word	0x2000066c
 8003bb0:	08003b21 	.word	0x08003b21

08003bb4 <__sfp_lock_acquire>:
 8003bb4:	4801      	ldr	r0, [pc, #4]	@ (8003bbc <__sfp_lock_acquire+0x8>)
 8003bb6:	f000 b922 	b.w	8003dfe <__retarget_lock_acquire_recursive>
 8003bba:	bf00      	nop
 8003bbc:	200007ad 	.word	0x200007ad

08003bc0 <__sfp_lock_release>:
 8003bc0:	4801      	ldr	r0, [pc, #4]	@ (8003bc8 <__sfp_lock_release+0x8>)
 8003bc2:	f000 b91d 	b.w	8003e00 <__retarget_lock_release_recursive>
 8003bc6:	bf00      	nop
 8003bc8:	200007ad 	.word	0x200007ad

08003bcc <__sinit>:
 8003bcc:	b510      	push	{r4, lr}
 8003bce:	4604      	mov	r4, r0
 8003bd0:	f7ff fff0 	bl	8003bb4 <__sfp_lock_acquire>
 8003bd4:	6a23      	ldr	r3, [r4, #32]
 8003bd6:	b11b      	cbz	r3, 8003be0 <__sinit+0x14>
 8003bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bdc:	f7ff bff0 	b.w	8003bc0 <__sfp_lock_release>
 8003be0:	4b04      	ldr	r3, [pc, #16]	@ (8003bf4 <__sinit+0x28>)
 8003be2:	6223      	str	r3, [r4, #32]
 8003be4:	4b04      	ldr	r3, [pc, #16]	@ (8003bf8 <__sinit+0x2c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f5      	bne.n	8003bd8 <__sinit+0xc>
 8003bec:	f7ff ffc4 	bl	8003b78 <global_stdio_init.part.0>
 8003bf0:	e7f2      	b.n	8003bd8 <__sinit+0xc>
 8003bf2:	bf00      	nop
 8003bf4:	08003b39 	.word	0x08003b39
 8003bf8:	200007a4 	.word	0x200007a4

08003bfc <_fwalk_sglue>:
 8003bfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c00:	4607      	mov	r7, r0
 8003c02:	4688      	mov	r8, r1
 8003c04:	4614      	mov	r4, r2
 8003c06:	2600      	movs	r6, #0
 8003c08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003c0c:	f1b9 0901 	subs.w	r9, r9, #1
 8003c10:	d505      	bpl.n	8003c1e <_fwalk_sglue+0x22>
 8003c12:	6824      	ldr	r4, [r4, #0]
 8003c14:	2c00      	cmp	r4, #0
 8003c16:	d1f7      	bne.n	8003c08 <_fwalk_sglue+0xc>
 8003c18:	4630      	mov	r0, r6
 8003c1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c1e:	89ab      	ldrh	r3, [r5, #12]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d907      	bls.n	8003c34 <_fwalk_sglue+0x38>
 8003c24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003c28:	3301      	adds	r3, #1
 8003c2a:	d003      	beq.n	8003c34 <_fwalk_sglue+0x38>
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	4638      	mov	r0, r7
 8003c30:	47c0      	blx	r8
 8003c32:	4306      	orrs	r6, r0
 8003c34:	3568      	adds	r5, #104	@ 0x68
 8003c36:	e7e9      	b.n	8003c0c <_fwalk_sglue+0x10>

08003c38 <siprintf>:
 8003c38:	b40e      	push	{r1, r2, r3}
 8003c3a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003c3e:	b510      	push	{r4, lr}
 8003c40:	2400      	movs	r4, #0
 8003c42:	b09d      	sub	sp, #116	@ 0x74
 8003c44:	ab1f      	add	r3, sp, #124	@ 0x7c
 8003c46:	9002      	str	r0, [sp, #8]
 8003c48:	9006      	str	r0, [sp, #24]
 8003c4a:	9107      	str	r1, [sp, #28]
 8003c4c:	9104      	str	r1, [sp, #16]
 8003c4e:	4809      	ldr	r0, [pc, #36]	@ (8003c74 <siprintf+0x3c>)
 8003c50:	4909      	ldr	r1, [pc, #36]	@ (8003c78 <siprintf+0x40>)
 8003c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c56:	9105      	str	r1, [sp, #20]
 8003c58:	6800      	ldr	r0, [r0, #0]
 8003c5a:	a902      	add	r1, sp, #8
 8003c5c:	9301      	str	r3, [sp, #4]
 8003c5e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003c60:	f001 fc1e 	bl	80054a0 <_svfiprintf_r>
 8003c64:	9b02      	ldr	r3, [sp, #8]
 8003c66:	701c      	strb	r4, [r3, #0]
 8003c68:	b01d      	add	sp, #116	@ 0x74
 8003c6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c6e:	b003      	add	sp, #12
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	20000018 	.word	0x20000018
 8003c78:	ffff0208 	.word	0xffff0208

08003c7c <__sread>:
 8003c7c:	b510      	push	{r4, lr}
 8003c7e:	460c      	mov	r4, r1
 8003c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c84:	f000 f86c 	bl	8003d60 <_read_r>
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	bfab      	itete	ge
 8003c8c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c8e:	89a3      	ldrhlt	r3, [r4, #12]
 8003c90:	181b      	addge	r3, r3, r0
 8003c92:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c96:	bfac      	ite	ge
 8003c98:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c9a:	81a3      	strhlt	r3, [r4, #12]
 8003c9c:	bd10      	pop	{r4, pc}

08003c9e <__swrite>:
 8003c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca2:	461f      	mov	r7, r3
 8003ca4:	898b      	ldrh	r3, [r1, #12]
 8003ca6:	4605      	mov	r5, r0
 8003ca8:	05db      	lsls	r3, r3, #23
 8003caa:	460c      	mov	r4, r1
 8003cac:	4616      	mov	r6, r2
 8003cae:	d505      	bpl.n	8003cbc <__swrite+0x1e>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cb8:	f000 f840 	bl	8003d3c <_lseek_r>
 8003cbc:	89a3      	ldrh	r3, [r4, #12]
 8003cbe:	4632      	mov	r2, r6
 8003cc0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cc4:	81a3      	strh	r3, [r4, #12]
 8003cc6:	4628      	mov	r0, r5
 8003cc8:	463b      	mov	r3, r7
 8003cca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cd2:	f000 b857 	b.w	8003d84 <_write_r>

08003cd6 <__sseek>:
 8003cd6:	b510      	push	{r4, lr}
 8003cd8:	460c      	mov	r4, r1
 8003cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cde:	f000 f82d 	bl	8003d3c <_lseek_r>
 8003ce2:	1c43      	adds	r3, r0, #1
 8003ce4:	89a3      	ldrh	r3, [r4, #12]
 8003ce6:	bf15      	itete	ne
 8003ce8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003cea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003cee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003cf2:	81a3      	strheq	r3, [r4, #12]
 8003cf4:	bf18      	it	ne
 8003cf6:	81a3      	strhne	r3, [r4, #12]
 8003cf8:	bd10      	pop	{r4, pc}

08003cfa <__sclose>:
 8003cfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cfe:	f000 b80d 	b.w	8003d1c <_close_r>

08003d02 <memset>:
 8003d02:	4603      	mov	r3, r0
 8003d04:	4402      	add	r2, r0
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d100      	bne.n	8003d0c <memset+0xa>
 8003d0a:	4770      	bx	lr
 8003d0c:	f803 1b01 	strb.w	r1, [r3], #1
 8003d10:	e7f9      	b.n	8003d06 <memset+0x4>
	...

08003d14 <_localeconv_r>:
 8003d14:	4800      	ldr	r0, [pc, #0]	@ (8003d18 <_localeconv_r+0x4>)
 8003d16:	4770      	bx	lr
 8003d18:	20000158 	.word	0x20000158

08003d1c <_close_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	2300      	movs	r3, #0
 8003d20:	4d05      	ldr	r5, [pc, #20]	@ (8003d38 <_close_r+0x1c>)
 8003d22:	4604      	mov	r4, r0
 8003d24:	4608      	mov	r0, r1
 8003d26:	602b      	str	r3, [r5, #0]
 8003d28:	f7fd fbc7 	bl	80014ba <_close>
 8003d2c:	1c43      	adds	r3, r0, #1
 8003d2e:	d102      	bne.n	8003d36 <_close_r+0x1a>
 8003d30:	682b      	ldr	r3, [r5, #0]
 8003d32:	b103      	cbz	r3, 8003d36 <_close_r+0x1a>
 8003d34:	6023      	str	r3, [r4, #0]
 8003d36:	bd38      	pop	{r3, r4, r5, pc}
 8003d38:	200007a8 	.word	0x200007a8

08003d3c <_lseek_r>:
 8003d3c:	b538      	push	{r3, r4, r5, lr}
 8003d3e:	4604      	mov	r4, r0
 8003d40:	4608      	mov	r0, r1
 8003d42:	4611      	mov	r1, r2
 8003d44:	2200      	movs	r2, #0
 8003d46:	4d05      	ldr	r5, [pc, #20]	@ (8003d5c <_lseek_r+0x20>)
 8003d48:	602a      	str	r2, [r5, #0]
 8003d4a:	461a      	mov	r2, r3
 8003d4c:	f7fd fbd9 	bl	8001502 <_lseek>
 8003d50:	1c43      	adds	r3, r0, #1
 8003d52:	d102      	bne.n	8003d5a <_lseek_r+0x1e>
 8003d54:	682b      	ldr	r3, [r5, #0]
 8003d56:	b103      	cbz	r3, 8003d5a <_lseek_r+0x1e>
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	bd38      	pop	{r3, r4, r5, pc}
 8003d5c:	200007a8 	.word	0x200007a8

08003d60 <_read_r>:
 8003d60:	b538      	push	{r3, r4, r5, lr}
 8003d62:	4604      	mov	r4, r0
 8003d64:	4608      	mov	r0, r1
 8003d66:	4611      	mov	r1, r2
 8003d68:	2200      	movs	r2, #0
 8003d6a:	4d05      	ldr	r5, [pc, #20]	@ (8003d80 <_read_r+0x20>)
 8003d6c:	602a      	str	r2, [r5, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	f7fd fb6a 	bl	8001448 <_read>
 8003d74:	1c43      	adds	r3, r0, #1
 8003d76:	d102      	bne.n	8003d7e <_read_r+0x1e>
 8003d78:	682b      	ldr	r3, [r5, #0]
 8003d7a:	b103      	cbz	r3, 8003d7e <_read_r+0x1e>
 8003d7c:	6023      	str	r3, [r4, #0]
 8003d7e:	bd38      	pop	{r3, r4, r5, pc}
 8003d80:	200007a8 	.word	0x200007a8

08003d84 <_write_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4604      	mov	r4, r0
 8003d88:	4608      	mov	r0, r1
 8003d8a:	4611      	mov	r1, r2
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	4d05      	ldr	r5, [pc, #20]	@ (8003da4 <_write_r+0x20>)
 8003d90:	602a      	str	r2, [r5, #0]
 8003d92:	461a      	mov	r2, r3
 8003d94:	f7fd fb75 	bl	8001482 <_write>
 8003d98:	1c43      	adds	r3, r0, #1
 8003d9a:	d102      	bne.n	8003da2 <_write_r+0x1e>
 8003d9c:	682b      	ldr	r3, [r5, #0]
 8003d9e:	b103      	cbz	r3, 8003da2 <_write_r+0x1e>
 8003da0:	6023      	str	r3, [r4, #0]
 8003da2:	bd38      	pop	{r3, r4, r5, pc}
 8003da4:	200007a8 	.word	0x200007a8

08003da8 <__errno>:
 8003da8:	4b01      	ldr	r3, [pc, #4]	@ (8003db0 <__errno+0x8>)
 8003daa:	6818      	ldr	r0, [r3, #0]
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	20000018 	.word	0x20000018

08003db4 <__libc_init_array>:
 8003db4:	b570      	push	{r4, r5, r6, lr}
 8003db6:	2600      	movs	r6, #0
 8003db8:	4d0c      	ldr	r5, [pc, #48]	@ (8003dec <__libc_init_array+0x38>)
 8003dba:	4c0d      	ldr	r4, [pc, #52]	@ (8003df0 <__libc_init_array+0x3c>)
 8003dbc:	1b64      	subs	r4, r4, r5
 8003dbe:	10a4      	asrs	r4, r4, #2
 8003dc0:	42a6      	cmp	r6, r4
 8003dc2:	d109      	bne.n	8003dd8 <__libc_init_array+0x24>
 8003dc4:	f002 f876 	bl	8005eb4 <_init>
 8003dc8:	2600      	movs	r6, #0
 8003dca:	4d0a      	ldr	r5, [pc, #40]	@ (8003df4 <__libc_init_array+0x40>)
 8003dcc:	4c0a      	ldr	r4, [pc, #40]	@ (8003df8 <__libc_init_array+0x44>)
 8003dce:	1b64      	subs	r4, r4, r5
 8003dd0:	10a4      	asrs	r4, r4, #2
 8003dd2:	42a6      	cmp	r6, r4
 8003dd4:	d105      	bne.n	8003de2 <__libc_init_array+0x2e>
 8003dd6:	bd70      	pop	{r4, r5, r6, pc}
 8003dd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ddc:	4798      	blx	r3
 8003dde:	3601      	adds	r6, #1
 8003de0:	e7ee      	b.n	8003dc0 <__libc_init_array+0xc>
 8003de2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003de6:	4798      	blx	r3
 8003de8:	3601      	adds	r6, #1
 8003dea:	e7f2      	b.n	8003dd2 <__libc_init_array+0x1e>
 8003dec:	080081cc 	.word	0x080081cc
 8003df0:	080081cc 	.word	0x080081cc
 8003df4:	080081cc 	.word	0x080081cc
 8003df8:	080081d0 	.word	0x080081d0

08003dfc <__retarget_lock_init_recursive>:
 8003dfc:	4770      	bx	lr

08003dfe <__retarget_lock_acquire_recursive>:
 8003dfe:	4770      	bx	lr

08003e00 <__retarget_lock_release_recursive>:
 8003e00:	4770      	bx	lr

08003e02 <memchr>:
 8003e02:	4603      	mov	r3, r0
 8003e04:	b510      	push	{r4, lr}
 8003e06:	b2c9      	uxtb	r1, r1
 8003e08:	4402      	add	r2, r0
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	d101      	bne.n	8003e14 <memchr+0x12>
 8003e10:	2000      	movs	r0, #0
 8003e12:	e003      	b.n	8003e1c <memchr+0x1a>
 8003e14:	7804      	ldrb	r4, [r0, #0]
 8003e16:	3301      	adds	r3, #1
 8003e18:	428c      	cmp	r4, r1
 8003e1a:	d1f6      	bne.n	8003e0a <memchr+0x8>
 8003e1c:	bd10      	pop	{r4, pc}

08003e1e <memcpy>:
 8003e1e:	440a      	add	r2, r1
 8003e20:	4291      	cmp	r1, r2
 8003e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8003e26:	d100      	bne.n	8003e2a <memcpy+0xc>
 8003e28:	4770      	bx	lr
 8003e2a:	b510      	push	{r4, lr}
 8003e2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003e30:	4291      	cmp	r1, r2
 8003e32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003e36:	d1f9      	bne.n	8003e2c <memcpy+0xe>
 8003e38:	bd10      	pop	{r4, pc}

08003e3a <quorem>:
 8003e3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3e:	6903      	ldr	r3, [r0, #16]
 8003e40:	690c      	ldr	r4, [r1, #16]
 8003e42:	4607      	mov	r7, r0
 8003e44:	42a3      	cmp	r3, r4
 8003e46:	db7e      	blt.n	8003f46 <quorem+0x10c>
 8003e48:	3c01      	subs	r4, #1
 8003e4a:	00a3      	lsls	r3, r4, #2
 8003e4c:	f100 0514 	add.w	r5, r0, #20
 8003e50:	f101 0814 	add.w	r8, r1, #20
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e5a:	9301      	str	r3, [sp, #4]
 8003e5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e64:	3301      	adds	r3, #1
 8003e66:	429a      	cmp	r2, r3
 8003e68:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e70:	d32e      	bcc.n	8003ed0 <quorem+0x96>
 8003e72:	f04f 0a00 	mov.w	sl, #0
 8003e76:	46c4      	mov	ip, r8
 8003e78:	46ae      	mov	lr, r5
 8003e7a:	46d3      	mov	fp, sl
 8003e7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003e80:	b298      	uxth	r0, r3
 8003e82:	fb06 a000 	mla	r0, r6, r0, sl
 8003e86:	0c1b      	lsrs	r3, r3, #16
 8003e88:	0c02      	lsrs	r2, r0, #16
 8003e8a:	fb06 2303 	mla	r3, r6, r3, r2
 8003e8e:	f8de 2000 	ldr.w	r2, [lr]
 8003e92:	b280      	uxth	r0, r0
 8003e94:	b292      	uxth	r2, r2
 8003e96:	1a12      	subs	r2, r2, r0
 8003e98:	445a      	add	r2, fp
 8003e9a:	f8de 0000 	ldr.w	r0, [lr]
 8003e9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003ea8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003eac:	b292      	uxth	r2, r2
 8003eae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003eb2:	45e1      	cmp	r9, ip
 8003eb4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003eb8:	f84e 2b04 	str.w	r2, [lr], #4
 8003ebc:	d2de      	bcs.n	8003e7c <quorem+0x42>
 8003ebe:	9b00      	ldr	r3, [sp, #0]
 8003ec0:	58eb      	ldr	r3, [r5, r3]
 8003ec2:	b92b      	cbnz	r3, 8003ed0 <quorem+0x96>
 8003ec4:	9b01      	ldr	r3, [sp, #4]
 8003ec6:	3b04      	subs	r3, #4
 8003ec8:	429d      	cmp	r5, r3
 8003eca:	461a      	mov	r2, r3
 8003ecc:	d32f      	bcc.n	8003f2e <quorem+0xf4>
 8003ece:	613c      	str	r4, [r7, #16]
 8003ed0:	4638      	mov	r0, r7
 8003ed2:	f001 f981 	bl	80051d8 <__mcmp>
 8003ed6:	2800      	cmp	r0, #0
 8003ed8:	db25      	blt.n	8003f26 <quorem+0xec>
 8003eda:	4629      	mov	r1, r5
 8003edc:	2000      	movs	r0, #0
 8003ede:	f858 2b04 	ldr.w	r2, [r8], #4
 8003ee2:	f8d1 c000 	ldr.w	ip, [r1]
 8003ee6:	fa1f fe82 	uxth.w	lr, r2
 8003eea:	fa1f f38c 	uxth.w	r3, ip
 8003eee:	eba3 030e 	sub.w	r3, r3, lr
 8003ef2:	4403      	add	r3, r0
 8003ef4:	0c12      	lsrs	r2, r2, #16
 8003ef6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003efa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f04:	45c1      	cmp	r9, r8
 8003f06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003f0a:	f841 3b04 	str.w	r3, [r1], #4
 8003f0e:	d2e6      	bcs.n	8003ede <quorem+0xa4>
 8003f10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f18:	b922      	cbnz	r2, 8003f24 <quorem+0xea>
 8003f1a:	3b04      	subs	r3, #4
 8003f1c:	429d      	cmp	r5, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	d30b      	bcc.n	8003f3a <quorem+0x100>
 8003f22:	613c      	str	r4, [r7, #16]
 8003f24:	3601      	adds	r6, #1
 8003f26:	4630      	mov	r0, r6
 8003f28:	b003      	add	sp, #12
 8003f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f2e:	6812      	ldr	r2, [r2, #0]
 8003f30:	3b04      	subs	r3, #4
 8003f32:	2a00      	cmp	r2, #0
 8003f34:	d1cb      	bne.n	8003ece <quorem+0x94>
 8003f36:	3c01      	subs	r4, #1
 8003f38:	e7c6      	b.n	8003ec8 <quorem+0x8e>
 8003f3a:	6812      	ldr	r2, [r2, #0]
 8003f3c:	3b04      	subs	r3, #4
 8003f3e:	2a00      	cmp	r2, #0
 8003f40:	d1ef      	bne.n	8003f22 <quorem+0xe8>
 8003f42:	3c01      	subs	r4, #1
 8003f44:	e7ea      	b.n	8003f1c <quorem+0xe2>
 8003f46:	2000      	movs	r0, #0
 8003f48:	e7ee      	b.n	8003f28 <quorem+0xee>
 8003f4a:	0000      	movs	r0, r0
 8003f4c:	0000      	movs	r0, r0
	...

08003f50 <_dtoa_r>:
 8003f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f54:	4614      	mov	r4, r2
 8003f56:	461d      	mov	r5, r3
 8003f58:	69c7      	ldr	r7, [r0, #28]
 8003f5a:	b097      	sub	sp, #92	@ 0x5c
 8003f5c:	4681      	mov	r9, r0
 8003f5e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8003f62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8003f64:	b97f      	cbnz	r7, 8003f86 <_dtoa_r+0x36>
 8003f66:	2010      	movs	r0, #16
 8003f68:	f000 fe0e 	bl	8004b88 <malloc>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	f8c9 001c 	str.w	r0, [r9, #28]
 8003f72:	b920      	cbnz	r0, 8003f7e <_dtoa_r+0x2e>
 8003f74:	21ef      	movs	r1, #239	@ 0xef
 8003f76:	4bac      	ldr	r3, [pc, #688]	@ (8004228 <_dtoa_r+0x2d8>)
 8003f78:	48ac      	ldr	r0, [pc, #688]	@ (800422c <_dtoa_r+0x2dc>)
 8003f7a:	f001 fc5f 	bl	800583c <__assert_func>
 8003f7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003f82:	6007      	str	r7, [r0, #0]
 8003f84:	60c7      	str	r7, [r0, #12]
 8003f86:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003f8a:	6819      	ldr	r1, [r3, #0]
 8003f8c:	b159      	cbz	r1, 8003fa6 <_dtoa_r+0x56>
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	2301      	movs	r3, #1
 8003f92:	4093      	lsls	r3, r2
 8003f94:	604a      	str	r2, [r1, #4]
 8003f96:	608b      	str	r3, [r1, #8]
 8003f98:	4648      	mov	r0, r9
 8003f9a:	f000 feeb 	bl	8004d74 <_Bfree>
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	1e2b      	subs	r3, r5, #0
 8003fa8:	bfaf      	iteee	ge
 8003faa:	2300      	movge	r3, #0
 8003fac:	2201      	movlt	r2, #1
 8003fae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003fb2:	9307      	strlt	r3, [sp, #28]
 8003fb4:	bfa8      	it	ge
 8003fb6:	6033      	strge	r3, [r6, #0]
 8003fb8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8003fbc:	4b9c      	ldr	r3, [pc, #624]	@ (8004230 <_dtoa_r+0x2e0>)
 8003fbe:	bfb8      	it	lt
 8003fc0:	6032      	strlt	r2, [r6, #0]
 8003fc2:	ea33 0308 	bics.w	r3, r3, r8
 8003fc6:	d112      	bne.n	8003fee <_dtoa_r+0x9e>
 8003fc8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003fcc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003fd4:	4323      	orrs	r3, r4
 8003fd6:	f000 855e 	beq.w	8004a96 <_dtoa_r+0xb46>
 8003fda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003fdc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004234 <_dtoa_r+0x2e4>
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	f000 8560 	beq.w	8004aa6 <_dtoa_r+0xb56>
 8003fe6:	f10a 0303 	add.w	r3, sl, #3
 8003fea:	f000 bd5a 	b.w	8004aa2 <_dtoa_r+0xb52>
 8003fee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ff2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8003ff6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f7fc fcd3 	bl	80009a8 <__aeabi_dcmpeq>
 8004002:	4607      	mov	r7, r0
 8004004:	b158      	cbz	r0, 800401e <_dtoa_r+0xce>
 8004006:	2301      	movs	r3, #1
 8004008:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800400a:	6013      	str	r3, [r2, #0]
 800400c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800400e:	b113      	cbz	r3, 8004016 <_dtoa_r+0xc6>
 8004010:	4b89      	ldr	r3, [pc, #548]	@ (8004238 <_dtoa_r+0x2e8>)
 8004012:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800423c <_dtoa_r+0x2ec>
 800401a:	f000 bd44 	b.w	8004aa6 <_dtoa_r+0xb56>
 800401e:	ab14      	add	r3, sp, #80	@ 0x50
 8004020:	9301      	str	r3, [sp, #4]
 8004022:	ab15      	add	r3, sp, #84	@ 0x54
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	4648      	mov	r0, r9
 8004028:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800402c:	f001 f984 	bl	8005338 <__d2b>
 8004030:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004034:	9003      	str	r0, [sp, #12]
 8004036:	2e00      	cmp	r6, #0
 8004038:	d078      	beq.n	800412c <_dtoa_r+0x1dc>
 800403a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800403e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004040:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004044:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004048:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800404c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004050:	9712      	str	r7, [sp, #72]	@ 0x48
 8004052:	4619      	mov	r1, r3
 8004054:	2200      	movs	r2, #0
 8004056:	4b7a      	ldr	r3, [pc, #488]	@ (8004240 <_dtoa_r+0x2f0>)
 8004058:	f7fc f886 	bl	8000168 <__aeabi_dsub>
 800405c:	a36c      	add	r3, pc, #432	@ (adr r3, 8004210 <_dtoa_r+0x2c0>)
 800405e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004062:	f7fc fa39 	bl	80004d8 <__aeabi_dmul>
 8004066:	a36c      	add	r3, pc, #432	@ (adr r3, 8004218 <_dtoa_r+0x2c8>)
 8004068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406c:	f7fc f87e 	bl	800016c <__adddf3>
 8004070:	4604      	mov	r4, r0
 8004072:	4630      	mov	r0, r6
 8004074:	460d      	mov	r5, r1
 8004076:	f7fc f9c5 	bl	8000404 <__aeabi_i2d>
 800407a:	a369      	add	r3, pc, #420	@ (adr r3, 8004220 <_dtoa_r+0x2d0>)
 800407c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004080:	f7fc fa2a 	bl	80004d8 <__aeabi_dmul>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4620      	mov	r0, r4
 800408a:	4629      	mov	r1, r5
 800408c:	f7fc f86e 	bl	800016c <__adddf3>
 8004090:	4604      	mov	r4, r0
 8004092:	460d      	mov	r5, r1
 8004094:	f7fc fcd0 	bl	8000a38 <__aeabi_d2iz>
 8004098:	2200      	movs	r2, #0
 800409a:	4607      	mov	r7, r0
 800409c:	2300      	movs	r3, #0
 800409e:	4620      	mov	r0, r4
 80040a0:	4629      	mov	r1, r5
 80040a2:	f7fc fc8b 	bl	80009bc <__aeabi_dcmplt>
 80040a6:	b140      	cbz	r0, 80040ba <_dtoa_r+0x16a>
 80040a8:	4638      	mov	r0, r7
 80040aa:	f7fc f9ab 	bl	8000404 <__aeabi_i2d>
 80040ae:	4622      	mov	r2, r4
 80040b0:	462b      	mov	r3, r5
 80040b2:	f7fc fc79 	bl	80009a8 <__aeabi_dcmpeq>
 80040b6:	b900      	cbnz	r0, 80040ba <_dtoa_r+0x16a>
 80040b8:	3f01      	subs	r7, #1
 80040ba:	2f16      	cmp	r7, #22
 80040bc:	d854      	bhi.n	8004168 <_dtoa_r+0x218>
 80040be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040c2:	4b60      	ldr	r3, [pc, #384]	@ (8004244 <_dtoa_r+0x2f4>)
 80040c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80040c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040cc:	f7fc fc76 	bl	80009bc <__aeabi_dcmplt>
 80040d0:	2800      	cmp	r0, #0
 80040d2:	d04b      	beq.n	800416c <_dtoa_r+0x21c>
 80040d4:	2300      	movs	r3, #0
 80040d6:	3f01      	subs	r7, #1
 80040d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80040da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80040dc:	1b9b      	subs	r3, r3, r6
 80040de:	1e5a      	subs	r2, r3, #1
 80040e0:	bf49      	itett	mi
 80040e2:	f1c3 0301 	rsbmi	r3, r3, #1
 80040e6:	2300      	movpl	r3, #0
 80040e8:	9304      	strmi	r3, [sp, #16]
 80040ea:	2300      	movmi	r3, #0
 80040ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80040ee:	bf54      	ite	pl
 80040f0:	9304      	strpl	r3, [sp, #16]
 80040f2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80040f4:	2f00      	cmp	r7, #0
 80040f6:	db3b      	blt.n	8004170 <_dtoa_r+0x220>
 80040f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040fa:	970e      	str	r7, [sp, #56]	@ 0x38
 80040fc:	443b      	add	r3, r7
 80040fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8004100:	2300      	movs	r3, #0
 8004102:	930a      	str	r3, [sp, #40]	@ 0x28
 8004104:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004106:	2b09      	cmp	r3, #9
 8004108:	d865      	bhi.n	80041d6 <_dtoa_r+0x286>
 800410a:	2b05      	cmp	r3, #5
 800410c:	bfc4      	itt	gt
 800410e:	3b04      	subgt	r3, #4
 8004110:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004112:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004114:	bfc8      	it	gt
 8004116:	2400      	movgt	r4, #0
 8004118:	f1a3 0302 	sub.w	r3, r3, #2
 800411c:	bfd8      	it	le
 800411e:	2401      	movle	r4, #1
 8004120:	2b03      	cmp	r3, #3
 8004122:	d864      	bhi.n	80041ee <_dtoa_r+0x29e>
 8004124:	e8df f003 	tbb	[pc, r3]
 8004128:	2c385553 	.word	0x2c385553
 800412c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004130:	441e      	add	r6, r3
 8004132:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004136:	2b20      	cmp	r3, #32
 8004138:	bfc1      	itttt	gt
 800413a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800413e:	fa08 f803 	lslgt.w	r8, r8, r3
 8004142:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004146:	fa24 f303 	lsrgt.w	r3, r4, r3
 800414a:	bfd6      	itet	le
 800414c:	f1c3 0320 	rsble	r3, r3, #32
 8004150:	ea48 0003 	orrgt.w	r0, r8, r3
 8004154:	fa04 f003 	lslle.w	r0, r4, r3
 8004158:	f7fc f944 	bl	80003e4 <__aeabi_ui2d>
 800415c:	2201      	movs	r2, #1
 800415e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004162:	3e01      	subs	r6, #1
 8004164:	9212      	str	r2, [sp, #72]	@ 0x48
 8004166:	e774      	b.n	8004052 <_dtoa_r+0x102>
 8004168:	2301      	movs	r3, #1
 800416a:	e7b5      	b.n	80040d8 <_dtoa_r+0x188>
 800416c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800416e:	e7b4      	b.n	80040da <_dtoa_r+0x18a>
 8004170:	9b04      	ldr	r3, [sp, #16]
 8004172:	1bdb      	subs	r3, r3, r7
 8004174:	9304      	str	r3, [sp, #16]
 8004176:	427b      	negs	r3, r7
 8004178:	930a      	str	r3, [sp, #40]	@ 0x28
 800417a:	2300      	movs	r3, #0
 800417c:	930e      	str	r3, [sp, #56]	@ 0x38
 800417e:	e7c1      	b.n	8004104 <_dtoa_r+0x1b4>
 8004180:	2301      	movs	r3, #1
 8004182:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004184:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004186:	eb07 0b03 	add.w	fp, r7, r3
 800418a:	f10b 0301 	add.w	r3, fp, #1
 800418e:	2b01      	cmp	r3, #1
 8004190:	9308      	str	r3, [sp, #32]
 8004192:	bfb8      	it	lt
 8004194:	2301      	movlt	r3, #1
 8004196:	e006      	b.n	80041a6 <_dtoa_r+0x256>
 8004198:	2301      	movs	r3, #1
 800419a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800419c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800419e:	2b00      	cmp	r3, #0
 80041a0:	dd28      	ble.n	80041f4 <_dtoa_r+0x2a4>
 80041a2:	469b      	mov	fp, r3
 80041a4:	9308      	str	r3, [sp, #32]
 80041a6:	2100      	movs	r1, #0
 80041a8:	2204      	movs	r2, #4
 80041aa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80041ae:	f102 0514 	add.w	r5, r2, #20
 80041b2:	429d      	cmp	r5, r3
 80041b4:	d926      	bls.n	8004204 <_dtoa_r+0x2b4>
 80041b6:	6041      	str	r1, [r0, #4]
 80041b8:	4648      	mov	r0, r9
 80041ba:	f000 fd9b 	bl	8004cf4 <_Balloc>
 80041be:	4682      	mov	sl, r0
 80041c0:	2800      	cmp	r0, #0
 80041c2:	d143      	bne.n	800424c <_dtoa_r+0x2fc>
 80041c4:	4602      	mov	r2, r0
 80041c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80041ca:	4b1f      	ldr	r3, [pc, #124]	@ (8004248 <_dtoa_r+0x2f8>)
 80041cc:	e6d4      	b.n	8003f78 <_dtoa_r+0x28>
 80041ce:	2300      	movs	r3, #0
 80041d0:	e7e3      	b.n	800419a <_dtoa_r+0x24a>
 80041d2:	2300      	movs	r3, #0
 80041d4:	e7d5      	b.n	8004182 <_dtoa_r+0x232>
 80041d6:	2401      	movs	r4, #1
 80041d8:	2300      	movs	r3, #0
 80041da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80041dc:	9320      	str	r3, [sp, #128]	@ 0x80
 80041de:	f04f 3bff 	mov.w	fp, #4294967295
 80041e2:	2200      	movs	r2, #0
 80041e4:	2312      	movs	r3, #18
 80041e6:	f8cd b020 	str.w	fp, [sp, #32]
 80041ea:	9221      	str	r2, [sp, #132]	@ 0x84
 80041ec:	e7db      	b.n	80041a6 <_dtoa_r+0x256>
 80041ee:	2301      	movs	r3, #1
 80041f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80041f2:	e7f4      	b.n	80041de <_dtoa_r+0x28e>
 80041f4:	f04f 0b01 	mov.w	fp, #1
 80041f8:	465b      	mov	r3, fp
 80041fa:	f8cd b020 	str.w	fp, [sp, #32]
 80041fe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8004202:	e7d0      	b.n	80041a6 <_dtoa_r+0x256>
 8004204:	3101      	adds	r1, #1
 8004206:	0052      	lsls	r2, r2, #1
 8004208:	e7d1      	b.n	80041ae <_dtoa_r+0x25e>
 800420a:	bf00      	nop
 800420c:	f3af 8000 	nop.w
 8004210:	636f4361 	.word	0x636f4361
 8004214:	3fd287a7 	.word	0x3fd287a7
 8004218:	8b60c8b3 	.word	0x8b60c8b3
 800421c:	3fc68a28 	.word	0x3fc68a28
 8004220:	509f79fb 	.word	0x509f79fb
 8004224:	3fd34413 	.word	0x3fd34413
 8004228:	08007e93 	.word	0x08007e93
 800422c:	08007eaa 	.word	0x08007eaa
 8004230:	7ff00000 	.word	0x7ff00000
 8004234:	08007e8f 	.word	0x08007e8f
 8004238:	08007e63 	.word	0x08007e63
 800423c:	08007e62 	.word	0x08007e62
 8004240:	3ff80000 	.word	0x3ff80000
 8004244:	08007ff8 	.word	0x08007ff8
 8004248:	08007f02 	.word	0x08007f02
 800424c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004250:	6018      	str	r0, [r3, #0]
 8004252:	9b08      	ldr	r3, [sp, #32]
 8004254:	2b0e      	cmp	r3, #14
 8004256:	f200 80a1 	bhi.w	800439c <_dtoa_r+0x44c>
 800425a:	2c00      	cmp	r4, #0
 800425c:	f000 809e 	beq.w	800439c <_dtoa_r+0x44c>
 8004260:	2f00      	cmp	r7, #0
 8004262:	dd33      	ble.n	80042cc <_dtoa_r+0x37c>
 8004264:	4b9c      	ldr	r3, [pc, #624]	@ (80044d8 <_dtoa_r+0x588>)
 8004266:	f007 020f 	and.w	r2, r7, #15
 800426a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800426e:	05f8      	lsls	r0, r7, #23
 8004270:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004274:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8004278:	ea4f 1427 	mov.w	r4, r7, asr #4
 800427c:	d516      	bpl.n	80042ac <_dtoa_r+0x35c>
 800427e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004282:	4b96      	ldr	r3, [pc, #600]	@ (80044dc <_dtoa_r+0x58c>)
 8004284:	2603      	movs	r6, #3
 8004286:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800428a:	f7fc fa4f 	bl	800072c <__aeabi_ddiv>
 800428e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004292:	f004 040f 	and.w	r4, r4, #15
 8004296:	4d91      	ldr	r5, [pc, #580]	@ (80044dc <_dtoa_r+0x58c>)
 8004298:	b954      	cbnz	r4, 80042b0 <_dtoa_r+0x360>
 800429a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800429e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042a2:	f7fc fa43 	bl	800072c <__aeabi_ddiv>
 80042a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042aa:	e028      	b.n	80042fe <_dtoa_r+0x3ae>
 80042ac:	2602      	movs	r6, #2
 80042ae:	e7f2      	b.n	8004296 <_dtoa_r+0x346>
 80042b0:	07e1      	lsls	r1, r4, #31
 80042b2:	d508      	bpl.n	80042c6 <_dtoa_r+0x376>
 80042b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80042b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042bc:	f7fc f90c 	bl	80004d8 <__aeabi_dmul>
 80042c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80042c4:	3601      	adds	r6, #1
 80042c6:	1064      	asrs	r4, r4, #1
 80042c8:	3508      	adds	r5, #8
 80042ca:	e7e5      	b.n	8004298 <_dtoa_r+0x348>
 80042cc:	f000 80af 	beq.w	800442e <_dtoa_r+0x4de>
 80042d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80042d4:	427c      	negs	r4, r7
 80042d6:	4b80      	ldr	r3, [pc, #512]	@ (80044d8 <_dtoa_r+0x588>)
 80042d8:	f004 020f 	and.w	r2, r4, #15
 80042dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e4:	f7fc f8f8 	bl	80004d8 <__aeabi_dmul>
 80042e8:	2602      	movs	r6, #2
 80042ea:	2300      	movs	r3, #0
 80042ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042f0:	4d7a      	ldr	r5, [pc, #488]	@ (80044dc <_dtoa_r+0x58c>)
 80042f2:	1124      	asrs	r4, r4, #4
 80042f4:	2c00      	cmp	r4, #0
 80042f6:	f040 808f 	bne.w	8004418 <_dtoa_r+0x4c8>
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1d3      	bne.n	80042a6 <_dtoa_r+0x356>
 80042fe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004302:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8094 	beq.w	8004432 <_dtoa_r+0x4e2>
 800430a:	2200      	movs	r2, #0
 800430c:	4620      	mov	r0, r4
 800430e:	4629      	mov	r1, r5
 8004310:	4b73      	ldr	r3, [pc, #460]	@ (80044e0 <_dtoa_r+0x590>)
 8004312:	f7fc fb53 	bl	80009bc <__aeabi_dcmplt>
 8004316:	2800      	cmp	r0, #0
 8004318:	f000 808b 	beq.w	8004432 <_dtoa_r+0x4e2>
 800431c:	9b08      	ldr	r3, [sp, #32]
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 8087 	beq.w	8004432 <_dtoa_r+0x4e2>
 8004324:	f1bb 0f00 	cmp.w	fp, #0
 8004328:	dd34      	ble.n	8004394 <_dtoa_r+0x444>
 800432a:	4620      	mov	r0, r4
 800432c:	2200      	movs	r2, #0
 800432e:	4629      	mov	r1, r5
 8004330:	4b6c      	ldr	r3, [pc, #432]	@ (80044e4 <_dtoa_r+0x594>)
 8004332:	f7fc f8d1 	bl	80004d8 <__aeabi_dmul>
 8004336:	465c      	mov	r4, fp
 8004338:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800433c:	f107 38ff 	add.w	r8, r7, #4294967295
 8004340:	3601      	adds	r6, #1
 8004342:	4630      	mov	r0, r6
 8004344:	f7fc f85e 	bl	8000404 <__aeabi_i2d>
 8004348:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800434c:	f7fc f8c4 	bl	80004d8 <__aeabi_dmul>
 8004350:	2200      	movs	r2, #0
 8004352:	4b65      	ldr	r3, [pc, #404]	@ (80044e8 <_dtoa_r+0x598>)
 8004354:	f7fb ff0a 	bl	800016c <__adddf3>
 8004358:	4605      	mov	r5, r0
 800435a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800435e:	2c00      	cmp	r4, #0
 8004360:	d16a      	bne.n	8004438 <_dtoa_r+0x4e8>
 8004362:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004366:	2200      	movs	r2, #0
 8004368:	4b60      	ldr	r3, [pc, #384]	@ (80044ec <_dtoa_r+0x59c>)
 800436a:	f7fb fefd 	bl	8000168 <__aeabi_dsub>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004376:	462a      	mov	r2, r5
 8004378:	4633      	mov	r3, r6
 800437a:	f7fc fb3d 	bl	80009f8 <__aeabi_dcmpgt>
 800437e:	2800      	cmp	r0, #0
 8004380:	f040 8298 	bne.w	80048b4 <_dtoa_r+0x964>
 8004384:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004388:	462a      	mov	r2, r5
 800438a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800438e:	f7fc fb15 	bl	80009bc <__aeabi_dcmplt>
 8004392:	bb38      	cbnz	r0, 80043e4 <_dtoa_r+0x494>
 8004394:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004398:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800439c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f2c0 8157 	blt.w	8004652 <_dtoa_r+0x702>
 80043a4:	2f0e      	cmp	r7, #14
 80043a6:	f300 8154 	bgt.w	8004652 <_dtoa_r+0x702>
 80043aa:	4b4b      	ldr	r3, [pc, #300]	@ (80044d8 <_dtoa_r+0x588>)
 80043ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80043b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80043b4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80043b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f280 80e5 	bge.w	800458a <_dtoa_r+0x63a>
 80043c0:	9b08      	ldr	r3, [sp, #32]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	f300 80e1 	bgt.w	800458a <_dtoa_r+0x63a>
 80043c8:	d10c      	bne.n	80043e4 <_dtoa_r+0x494>
 80043ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80043ce:	2200      	movs	r2, #0
 80043d0:	4b46      	ldr	r3, [pc, #280]	@ (80044ec <_dtoa_r+0x59c>)
 80043d2:	f7fc f881 	bl	80004d8 <__aeabi_dmul>
 80043d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80043da:	f7fc fb03 	bl	80009e4 <__aeabi_dcmpge>
 80043de:	2800      	cmp	r0, #0
 80043e0:	f000 8266 	beq.w	80048b0 <_dtoa_r+0x960>
 80043e4:	2400      	movs	r4, #0
 80043e6:	4625      	mov	r5, r4
 80043e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80043ea:	4656      	mov	r6, sl
 80043ec:	ea6f 0803 	mvn.w	r8, r3
 80043f0:	2700      	movs	r7, #0
 80043f2:	4621      	mov	r1, r4
 80043f4:	4648      	mov	r0, r9
 80043f6:	f000 fcbd 	bl	8004d74 <_Bfree>
 80043fa:	2d00      	cmp	r5, #0
 80043fc:	f000 80bd 	beq.w	800457a <_dtoa_r+0x62a>
 8004400:	b12f      	cbz	r7, 800440e <_dtoa_r+0x4be>
 8004402:	42af      	cmp	r7, r5
 8004404:	d003      	beq.n	800440e <_dtoa_r+0x4be>
 8004406:	4639      	mov	r1, r7
 8004408:	4648      	mov	r0, r9
 800440a:	f000 fcb3 	bl	8004d74 <_Bfree>
 800440e:	4629      	mov	r1, r5
 8004410:	4648      	mov	r0, r9
 8004412:	f000 fcaf 	bl	8004d74 <_Bfree>
 8004416:	e0b0      	b.n	800457a <_dtoa_r+0x62a>
 8004418:	07e2      	lsls	r2, r4, #31
 800441a:	d505      	bpl.n	8004428 <_dtoa_r+0x4d8>
 800441c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004420:	f7fc f85a 	bl	80004d8 <__aeabi_dmul>
 8004424:	2301      	movs	r3, #1
 8004426:	3601      	adds	r6, #1
 8004428:	1064      	asrs	r4, r4, #1
 800442a:	3508      	adds	r5, #8
 800442c:	e762      	b.n	80042f4 <_dtoa_r+0x3a4>
 800442e:	2602      	movs	r6, #2
 8004430:	e765      	b.n	80042fe <_dtoa_r+0x3ae>
 8004432:	46b8      	mov	r8, r7
 8004434:	9c08      	ldr	r4, [sp, #32]
 8004436:	e784      	b.n	8004342 <_dtoa_r+0x3f2>
 8004438:	4b27      	ldr	r3, [pc, #156]	@ (80044d8 <_dtoa_r+0x588>)
 800443a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800443c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004440:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004444:	4454      	add	r4, sl
 8004446:	2900      	cmp	r1, #0
 8004448:	d054      	beq.n	80044f4 <_dtoa_r+0x5a4>
 800444a:	2000      	movs	r0, #0
 800444c:	4928      	ldr	r1, [pc, #160]	@ (80044f0 <_dtoa_r+0x5a0>)
 800444e:	f7fc f96d 	bl	800072c <__aeabi_ddiv>
 8004452:	4633      	mov	r3, r6
 8004454:	462a      	mov	r2, r5
 8004456:	f7fb fe87 	bl	8000168 <__aeabi_dsub>
 800445a:	4656      	mov	r6, sl
 800445c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004460:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004464:	f7fc fae8 	bl	8000a38 <__aeabi_d2iz>
 8004468:	4605      	mov	r5, r0
 800446a:	f7fb ffcb 	bl	8000404 <__aeabi_i2d>
 800446e:	4602      	mov	r2, r0
 8004470:	460b      	mov	r3, r1
 8004472:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004476:	f7fb fe77 	bl	8000168 <__aeabi_dsub>
 800447a:	4602      	mov	r2, r0
 800447c:	460b      	mov	r3, r1
 800447e:	3530      	adds	r5, #48	@ 0x30
 8004480:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004484:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004488:	f806 5b01 	strb.w	r5, [r6], #1
 800448c:	f7fc fa96 	bl	80009bc <__aeabi_dcmplt>
 8004490:	2800      	cmp	r0, #0
 8004492:	d172      	bne.n	800457a <_dtoa_r+0x62a>
 8004494:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004498:	2000      	movs	r0, #0
 800449a:	4911      	ldr	r1, [pc, #68]	@ (80044e0 <_dtoa_r+0x590>)
 800449c:	f7fb fe64 	bl	8000168 <__aeabi_dsub>
 80044a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80044a4:	f7fc fa8a 	bl	80009bc <__aeabi_dcmplt>
 80044a8:	2800      	cmp	r0, #0
 80044aa:	f040 80b4 	bne.w	8004616 <_dtoa_r+0x6c6>
 80044ae:	42a6      	cmp	r6, r4
 80044b0:	f43f af70 	beq.w	8004394 <_dtoa_r+0x444>
 80044b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80044b8:	2200      	movs	r2, #0
 80044ba:	4b0a      	ldr	r3, [pc, #40]	@ (80044e4 <_dtoa_r+0x594>)
 80044bc:	f7fc f80c 	bl	80004d8 <__aeabi_dmul>
 80044c0:	2200      	movs	r2, #0
 80044c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80044c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044ca:	4b06      	ldr	r3, [pc, #24]	@ (80044e4 <_dtoa_r+0x594>)
 80044cc:	f7fc f804 	bl	80004d8 <__aeabi_dmul>
 80044d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80044d4:	e7c4      	b.n	8004460 <_dtoa_r+0x510>
 80044d6:	bf00      	nop
 80044d8:	08007ff8 	.word	0x08007ff8
 80044dc:	08007fd0 	.word	0x08007fd0
 80044e0:	3ff00000 	.word	0x3ff00000
 80044e4:	40240000 	.word	0x40240000
 80044e8:	401c0000 	.word	0x401c0000
 80044ec:	40140000 	.word	0x40140000
 80044f0:	3fe00000 	.word	0x3fe00000
 80044f4:	4631      	mov	r1, r6
 80044f6:	4628      	mov	r0, r5
 80044f8:	f7fb ffee 	bl	80004d8 <__aeabi_dmul>
 80044fc:	4656      	mov	r6, sl
 80044fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004502:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004504:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004508:	f7fc fa96 	bl	8000a38 <__aeabi_d2iz>
 800450c:	4605      	mov	r5, r0
 800450e:	f7fb ff79 	bl	8000404 <__aeabi_i2d>
 8004512:	4602      	mov	r2, r0
 8004514:	460b      	mov	r3, r1
 8004516:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800451a:	f7fb fe25 	bl	8000168 <__aeabi_dsub>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	3530      	adds	r5, #48	@ 0x30
 8004524:	f806 5b01 	strb.w	r5, [r6], #1
 8004528:	42a6      	cmp	r6, r4
 800452a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800452e:	f04f 0200 	mov.w	r2, #0
 8004532:	d124      	bne.n	800457e <_dtoa_r+0x62e>
 8004534:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004538:	4bae      	ldr	r3, [pc, #696]	@ (80047f4 <_dtoa_r+0x8a4>)
 800453a:	f7fb fe17 	bl	800016c <__adddf3>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004546:	f7fc fa57 	bl	80009f8 <__aeabi_dcmpgt>
 800454a:	2800      	cmp	r0, #0
 800454c:	d163      	bne.n	8004616 <_dtoa_r+0x6c6>
 800454e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004552:	2000      	movs	r0, #0
 8004554:	49a7      	ldr	r1, [pc, #668]	@ (80047f4 <_dtoa_r+0x8a4>)
 8004556:	f7fb fe07 	bl	8000168 <__aeabi_dsub>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004562:	f7fc fa2b 	bl	80009bc <__aeabi_dcmplt>
 8004566:	2800      	cmp	r0, #0
 8004568:	f43f af14 	beq.w	8004394 <_dtoa_r+0x444>
 800456c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800456e:	1e73      	subs	r3, r6, #1
 8004570:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004572:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004576:	2b30      	cmp	r3, #48	@ 0x30
 8004578:	d0f8      	beq.n	800456c <_dtoa_r+0x61c>
 800457a:	4647      	mov	r7, r8
 800457c:	e03b      	b.n	80045f6 <_dtoa_r+0x6a6>
 800457e:	4b9e      	ldr	r3, [pc, #632]	@ (80047f8 <_dtoa_r+0x8a8>)
 8004580:	f7fb ffaa 	bl	80004d8 <__aeabi_dmul>
 8004584:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004588:	e7bc      	b.n	8004504 <_dtoa_r+0x5b4>
 800458a:	4656      	mov	r6, sl
 800458c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8004590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004594:	4620      	mov	r0, r4
 8004596:	4629      	mov	r1, r5
 8004598:	f7fc f8c8 	bl	800072c <__aeabi_ddiv>
 800459c:	f7fc fa4c 	bl	8000a38 <__aeabi_d2iz>
 80045a0:	4680      	mov	r8, r0
 80045a2:	f7fb ff2f 	bl	8000404 <__aeabi_i2d>
 80045a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045aa:	f7fb ff95 	bl	80004d8 <__aeabi_dmul>
 80045ae:	4602      	mov	r2, r0
 80045b0:	460b      	mov	r3, r1
 80045b2:	4620      	mov	r0, r4
 80045b4:	4629      	mov	r1, r5
 80045b6:	f7fb fdd7 	bl	8000168 <__aeabi_dsub>
 80045ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80045be:	9d08      	ldr	r5, [sp, #32]
 80045c0:	f806 4b01 	strb.w	r4, [r6], #1
 80045c4:	eba6 040a 	sub.w	r4, r6, sl
 80045c8:	42a5      	cmp	r5, r4
 80045ca:	4602      	mov	r2, r0
 80045cc:	460b      	mov	r3, r1
 80045ce:	d133      	bne.n	8004638 <_dtoa_r+0x6e8>
 80045d0:	f7fb fdcc 	bl	800016c <__adddf3>
 80045d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045d8:	4604      	mov	r4, r0
 80045da:	460d      	mov	r5, r1
 80045dc:	f7fc fa0c 	bl	80009f8 <__aeabi_dcmpgt>
 80045e0:	b9c0      	cbnz	r0, 8004614 <_dtoa_r+0x6c4>
 80045e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80045e6:	4620      	mov	r0, r4
 80045e8:	4629      	mov	r1, r5
 80045ea:	f7fc f9dd 	bl	80009a8 <__aeabi_dcmpeq>
 80045ee:	b110      	cbz	r0, 80045f6 <_dtoa_r+0x6a6>
 80045f0:	f018 0f01 	tst.w	r8, #1
 80045f4:	d10e      	bne.n	8004614 <_dtoa_r+0x6c4>
 80045f6:	4648      	mov	r0, r9
 80045f8:	9903      	ldr	r1, [sp, #12]
 80045fa:	f000 fbbb 	bl	8004d74 <_Bfree>
 80045fe:	2300      	movs	r3, #0
 8004600:	7033      	strb	r3, [r6, #0]
 8004602:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004604:	3701      	adds	r7, #1
 8004606:	601f      	str	r7, [r3, #0]
 8004608:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800460a:	2b00      	cmp	r3, #0
 800460c:	f000 824b 	beq.w	8004aa6 <_dtoa_r+0xb56>
 8004610:	601e      	str	r6, [r3, #0]
 8004612:	e248      	b.n	8004aa6 <_dtoa_r+0xb56>
 8004614:	46b8      	mov	r8, r7
 8004616:	4633      	mov	r3, r6
 8004618:	461e      	mov	r6, r3
 800461a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800461e:	2a39      	cmp	r2, #57	@ 0x39
 8004620:	d106      	bne.n	8004630 <_dtoa_r+0x6e0>
 8004622:	459a      	cmp	sl, r3
 8004624:	d1f8      	bne.n	8004618 <_dtoa_r+0x6c8>
 8004626:	2230      	movs	r2, #48	@ 0x30
 8004628:	f108 0801 	add.w	r8, r8, #1
 800462c:	f88a 2000 	strb.w	r2, [sl]
 8004630:	781a      	ldrb	r2, [r3, #0]
 8004632:	3201      	adds	r2, #1
 8004634:	701a      	strb	r2, [r3, #0]
 8004636:	e7a0      	b.n	800457a <_dtoa_r+0x62a>
 8004638:	2200      	movs	r2, #0
 800463a:	4b6f      	ldr	r3, [pc, #444]	@ (80047f8 <_dtoa_r+0x8a8>)
 800463c:	f7fb ff4c 	bl	80004d8 <__aeabi_dmul>
 8004640:	2200      	movs	r2, #0
 8004642:	2300      	movs	r3, #0
 8004644:	4604      	mov	r4, r0
 8004646:	460d      	mov	r5, r1
 8004648:	f7fc f9ae 	bl	80009a8 <__aeabi_dcmpeq>
 800464c:	2800      	cmp	r0, #0
 800464e:	d09f      	beq.n	8004590 <_dtoa_r+0x640>
 8004650:	e7d1      	b.n	80045f6 <_dtoa_r+0x6a6>
 8004652:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004654:	2a00      	cmp	r2, #0
 8004656:	f000 80ea 	beq.w	800482e <_dtoa_r+0x8de>
 800465a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800465c:	2a01      	cmp	r2, #1
 800465e:	f300 80cd 	bgt.w	80047fc <_dtoa_r+0x8ac>
 8004662:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004664:	2a00      	cmp	r2, #0
 8004666:	f000 80c1 	beq.w	80047ec <_dtoa_r+0x89c>
 800466a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800466e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004670:	9e04      	ldr	r6, [sp, #16]
 8004672:	9a04      	ldr	r2, [sp, #16]
 8004674:	2101      	movs	r1, #1
 8004676:	441a      	add	r2, r3
 8004678:	9204      	str	r2, [sp, #16]
 800467a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800467c:	4648      	mov	r0, r9
 800467e:	441a      	add	r2, r3
 8004680:	9209      	str	r2, [sp, #36]	@ 0x24
 8004682:	f000 fc2b 	bl	8004edc <__i2b>
 8004686:	4605      	mov	r5, r0
 8004688:	b166      	cbz	r6, 80046a4 <_dtoa_r+0x754>
 800468a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800468c:	2b00      	cmp	r3, #0
 800468e:	dd09      	ble.n	80046a4 <_dtoa_r+0x754>
 8004690:	42b3      	cmp	r3, r6
 8004692:	bfa8      	it	ge
 8004694:	4633      	movge	r3, r6
 8004696:	9a04      	ldr	r2, [sp, #16]
 8004698:	1af6      	subs	r6, r6, r3
 800469a:	1ad2      	subs	r2, r2, r3
 800469c:	9204      	str	r2, [sp, #16]
 800469e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046a6:	b30b      	cbz	r3, 80046ec <_dtoa_r+0x79c>
 80046a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	f000 80c6 	beq.w	800483c <_dtoa_r+0x8ec>
 80046b0:	2c00      	cmp	r4, #0
 80046b2:	f000 80c0 	beq.w	8004836 <_dtoa_r+0x8e6>
 80046b6:	4629      	mov	r1, r5
 80046b8:	4622      	mov	r2, r4
 80046ba:	4648      	mov	r0, r9
 80046bc:	f000 fcc6 	bl	800504c <__pow5mult>
 80046c0:	9a03      	ldr	r2, [sp, #12]
 80046c2:	4601      	mov	r1, r0
 80046c4:	4605      	mov	r5, r0
 80046c6:	4648      	mov	r0, r9
 80046c8:	f000 fc1e 	bl	8004f08 <__multiply>
 80046cc:	9903      	ldr	r1, [sp, #12]
 80046ce:	4680      	mov	r8, r0
 80046d0:	4648      	mov	r0, r9
 80046d2:	f000 fb4f 	bl	8004d74 <_Bfree>
 80046d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80046d8:	1b1b      	subs	r3, r3, r4
 80046da:	930a      	str	r3, [sp, #40]	@ 0x28
 80046dc:	f000 80b1 	beq.w	8004842 <_dtoa_r+0x8f2>
 80046e0:	4641      	mov	r1, r8
 80046e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80046e4:	4648      	mov	r0, r9
 80046e6:	f000 fcb1 	bl	800504c <__pow5mult>
 80046ea:	9003      	str	r0, [sp, #12]
 80046ec:	2101      	movs	r1, #1
 80046ee:	4648      	mov	r0, r9
 80046f0:	f000 fbf4 	bl	8004edc <__i2b>
 80046f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80046f6:	4604      	mov	r4, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 81d8 	beq.w	8004aae <_dtoa_r+0xb5e>
 80046fe:	461a      	mov	r2, r3
 8004700:	4601      	mov	r1, r0
 8004702:	4648      	mov	r0, r9
 8004704:	f000 fca2 	bl	800504c <__pow5mult>
 8004708:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800470a:	4604      	mov	r4, r0
 800470c:	2b01      	cmp	r3, #1
 800470e:	f300 809f 	bgt.w	8004850 <_dtoa_r+0x900>
 8004712:	9b06      	ldr	r3, [sp, #24]
 8004714:	2b00      	cmp	r3, #0
 8004716:	f040 8097 	bne.w	8004848 <_dtoa_r+0x8f8>
 800471a:	9b07      	ldr	r3, [sp, #28]
 800471c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004720:	2b00      	cmp	r3, #0
 8004722:	f040 8093 	bne.w	800484c <_dtoa_r+0x8fc>
 8004726:	9b07      	ldr	r3, [sp, #28]
 8004728:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800472c:	0d1b      	lsrs	r3, r3, #20
 800472e:	051b      	lsls	r3, r3, #20
 8004730:	b133      	cbz	r3, 8004740 <_dtoa_r+0x7f0>
 8004732:	9b04      	ldr	r3, [sp, #16]
 8004734:	3301      	adds	r3, #1
 8004736:	9304      	str	r3, [sp, #16]
 8004738:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800473a:	3301      	adds	r3, #1
 800473c:	9309      	str	r3, [sp, #36]	@ 0x24
 800473e:	2301      	movs	r3, #1
 8004740:	930a      	str	r3, [sp, #40]	@ 0x28
 8004742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 81b8 	beq.w	8004aba <_dtoa_r+0xb6a>
 800474a:	6923      	ldr	r3, [r4, #16]
 800474c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004750:	6918      	ldr	r0, [r3, #16]
 8004752:	f000 fb77 	bl	8004e44 <__hi0bits>
 8004756:	f1c0 0020 	rsb	r0, r0, #32
 800475a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800475c:	4418      	add	r0, r3
 800475e:	f010 001f 	ands.w	r0, r0, #31
 8004762:	f000 8082 	beq.w	800486a <_dtoa_r+0x91a>
 8004766:	f1c0 0320 	rsb	r3, r0, #32
 800476a:	2b04      	cmp	r3, #4
 800476c:	dd73      	ble.n	8004856 <_dtoa_r+0x906>
 800476e:	9b04      	ldr	r3, [sp, #16]
 8004770:	f1c0 001c 	rsb	r0, r0, #28
 8004774:	4403      	add	r3, r0
 8004776:	9304      	str	r3, [sp, #16]
 8004778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800477a:	4406      	add	r6, r0
 800477c:	4403      	add	r3, r0
 800477e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004780:	9b04      	ldr	r3, [sp, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	dd05      	ble.n	8004792 <_dtoa_r+0x842>
 8004786:	461a      	mov	r2, r3
 8004788:	4648      	mov	r0, r9
 800478a:	9903      	ldr	r1, [sp, #12]
 800478c:	f000 fcb8 	bl	8005100 <__lshift>
 8004790:	9003      	str	r0, [sp, #12]
 8004792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004794:	2b00      	cmp	r3, #0
 8004796:	dd05      	ble.n	80047a4 <_dtoa_r+0x854>
 8004798:	4621      	mov	r1, r4
 800479a:	461a      	mov	r2, r3
 800479c:	4648      	mov	r0, r9
 800479e:	f000 fcaf 	bl	8005100 <__lshift>
 80047a2:	4604      	mov	r4, r0
 80047a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d061      	beq.n	800486e <_dtoa_r+0x91e>
 80047aa:	4621      	mov	r1, r4
 80047ac:	9803      	ldr	r0, [sp, #12]
 80047ae:	f000 fd13 	bl	80051d8 <__mcmp>
 80047b2:	2800      	cmp	r0, #0
 80047b4:	da5b      	bge.n	800486e <_dtoa_r+0x91e>
 80047b6:	2300      	movs	r3, #0
 80047b8:	220a      	movs	r2, #10
 80047ba:	4648      	mov	r0, r9
 80047bc:	9903      	ldr	r1, [sp, #12]
 80047be:	f000 fafb 	bl	8004db8 <__multadd>
 80047c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80047c4:	f107 38ff 	add.w	r8, r7, #4294967295
 80047c8:	9003      	str	r0, [sp, #12]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f000 8177 	beq.w	8004abe <_dtoa_r+0xb6e>
 80047d0:	4629      	mov	r1, r5
 80047d2:	2300      	movs	r3, #0
 80047d4:	220a      	movs	r2, #10
 80047d6:	4648      	mov	r0, r9
 80047d8:	f000 faee 	bl	8004db8 <__multadd>
 80047dc:	f1bb 0f00 	cmp.w	fp, #0
 80047e0:	4605      	mov	r5, r0
 80047e2:	dc6f      	bgt.n	80048c4 <_dtoa_r+0x974>
 80047e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80047e6:	2b02      	cmp	r3, #2
 80047e8:	dc49      	bgt.n	800487e <_dtoa_r+0x92e>
 80047ea:	e06b      	b.n	80048c4 <_dtoa_r+0x974>
 80047ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80047ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80047f2:	e73c      	b.n	800466e <_dtoa_r+0x71e>
 80047f4:	3fe00000 	.word	0x3fe00000
 80047f8:	40240000 	.word	0x40240000
 80047fc:	9b08      	ldr	r3, [sp, #32]
 80047fe:	1e5c      	subs	r4, r3, #1
 8004800:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004802:	42a3      	cmp	r3, r4
 8004804:	db09      	blt.n	800481a <_dtoa_r+0x8ca>
 8004806:	1b1c      	subs	r4, r3, r4
 8004808:	9b08      	ldr	r3, [sp, #32]
 800480a:	2b00      	cmp	r3, #0
 800480c:	f6bf af30 	bge.w	8004670 <_dtoa_r+0x720>
 8004810:	9b04      	ldr	r3, [sp, #16]
 8004812:	9a08      	ldr	r2, [sp, #32]
 8004814:	1a9e      	subs	r6, r3, r2
 8004816:	2300      	movs	r3, #0
 8004818:	e72b      	b.n	8004672 <_dtoa_r+0x722>
 800481a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800481c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800481e:	1ae3      	subs	r3, r4, r3
 8004820:	441a      	add	r2, r3
 8004822:	940a      	str	r4, [sp, #40]	@ 0x28
 8004824:	9e04      	ldr	r6, [sp, #16]
 8004826:	2400      	movs	r4, #0
 8004828:	9b08      	ldr	r3, [sp, #32]
 800482a:	920e      	str	r2, [sp, #56]	@ 0x38
 800482c:	e721      	b.n	8004672 <_dtoa_r+0x722>
 800482e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004830:	9e04      	ldr	r6, [sp, #16]
 8004832:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004834:	e728      	b.n	8004688 <_dtoa_r+0x738>
 8004836:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800483a:	e751      	b.n	80046e0 <_dtoa_r+0x790>
 800483c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800483e:	9903      	ldr	r1, [sp, #12]
 8004840:	e750      	b.n	80046e4 <_dtoa_r+0x794>
 8004842:	f8cd 800c 	str.w	r8, [sp, #12]
 8004846:	e751      	b.n	80046ec <_dtoa_r+0x79c>
 8004848:	2300      	movs	r3, #0
 800484a:	e779      	b.n	8004740 <_dtoa_r+0x7f0>
 800484c:	9b06      	ldr	r3, [sp, #24]
 800484e:	e777      	b.n	8004740 <_dtoa_r+0x7f0>
 8004850:	2300      	movs	r3, #0
 8004852:	930a      	str	r3, [sp, #40]	@ 0x28
 8004854:	e779      	b.n	800474a <_dtoa_r+0x7fa>
 8004856:	d093      	beq.n	8004780 <_dtoa_r+0x830>
 8004858:	9a04      	ldr	r2, [sp, #16]
 800485a:	331c      	adds	r3, #28
 800485c:	441a      	add	r2, r3
 800485e:	9204      	str	r2, [sp, #16]
 8004860:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004862:	441e      	add	r6, r3
 8004864:	441a      	add	r2, r3
 8004866:	9209      	str	r2, [sp, #36]	@ 0x24
 8004868:	e78a      	b.n	8004780 <_dtoa_r+0x830>
 800486a:	4603      	mov	r3, r0
 800486c:	e7f4      	b.n	8004858 <_dtoa_r+0x908>
 800486e:	9b08      	ldr	r3, [sp, #32]
 8004870:	46b8      	mov	r8, r7
 8004872:	2b00      	cmp	r3, #0
 8004874:	dc20      	bgt.n	80048b8 <_dtoa_r+0x968>
 8004876:	469b      	mov	fp, r3
 8004878:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800487a:	2b02      	cmp	r3, #2
 800487c:	dd1e      	ble.n	80048bc <_dtoa_r+0x96c>
 800487e:	f1bb 0f00 	cmp.w	fp, #0
 8004882:	f47f adb1 	bne.w	80043e8 <_dtoa_r+0x498>
 8004886:	4621      	mov	r1, r4
 8004888:	465b      	mov	r3, fp
 800488a:	2205      	movs	r2, #5
 800488c:	4648      	mov	r0, r9
 800488e:	f000 fa93 	bl	8004db8 <__multadd>
 8004892:	4601      	mov	r1, r0
 8004894:	4604      	mov	r4, r0
 8004896:	9803      	ldr	r0, [sp, #12]
 8004898:	f000 fc9e 	bl	80051d8 <__mcmp>
 800489c:	2800      	cmp	r0, #0
 800489e:	f77f ada3 	ble.w	80043e8 <_dtoa_r+0x498>
 80048a2:	4656      	mov	r6, sl
 80048a4:	2331      	movs	r3, #49	@ 0x31
 80048a6:	f108 0801 	add.w	r8, r8, #1
 80048aa:	f806 3b01 	strb.w	r3, [r6], #1
 80048ae:	e59f      	b.n	80043f0 <_dtoa_r+0x4a0>
 80048b0:	46b8      	mov	r8, r7
 80048b2:	9c08      	ldr	r4, [sp, #32]
 80048b4:	4625      	mov	r5, r4
 80048b6:	e7f4      	b.n	80048a2 <_dtoa_r+0x952>
 80048b8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80048bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 8101 	beq.w	8004ac6 <_dtoa_r+0xb76>
 80048c4:	2e00      	cmp	r6, #0
 80048c6:	dd05      	ble.n	80048d4 <_dtoa_r+0x984>
 80048c8:	4629      	mov	r1, r5
 80048ca:	4632      	mov	r2, r6
 80048cc:	4648      	mov	r0, r9
 80048ce:	f000 fc17 	bl	8005100 <__lshift>
 80048d2:	4605      	mov	r5, r0
 80048d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d05c      	beq.n	8004994 <_dtoa_r+0xa44>
 80048da:	4648      	mov	r0, r9
 80048dc:	6869      	ldr	r1, [r5, #4]
 80048de:	f000 fa09 	bl	8004cf4 <_Balloc>
 80048e2:	4606      	mov	r6, r0
 80048e4:	b928      	cbnz	r0, 80048f2 <_dtoa_r+0x9a2>
 80048e6:	4602      	mov	r2, r0
 80048e8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80048ec:	4b80      	ldr	r3, [pc, #512]	@ (8004af0 <_dtoa_r+0xba0>)
 80048ee:	f7ff bb43 	b.w	8003f78 <_dtoa_r+0x28>
 80048f2:	692a      	ldr	r2, [r5, #16]
 80048f4:	f105 010c 	add.w	r1, r5, #12
 80048f8:	3202      	adds	r2, #2
 80048fa:	0092      	lsls	r2, r2, #2
 80048fc:	300c      	adds	r0, #12
 80048fe:	f7ff fa8e 	bl	8003e1e <memcpy>
 8004902:	2201      	movs	r2, #1
 8004904:	4631      	mov	r1, r6
 8004906:	4648      	mov	r0, r9
 8004908:	f000 fbfa 	bl	8005100 <__lshift>
 800490c:	462f      	mov	r7, r5
 800490e:	4605      	mov	r5, r0
 8004910:	f10a 0301 	add.w	r3, sl, #1
 8004914:	9304      	str	r3, [sp, #16]
 8004916:	eb0a 030b 	add.w	r3, sl, fp
 800491a:	930a      	str	r3, [sp, #40]	@ 0x28
 800491c:	9b06      	ldr	r3, [sp, #24]
 800491e:	f003 0301 	and.w	r3, r3, #1
 8004922:	9309      	str	r3, [sp, #36]	@ 0x24
 8004924:	9b04      	ldr	r3, [sp, #16]
 8004926:	4621      	mov	r1, r4
 8004928:	9803      	ldr	r0, [sp, #12]
 800492a:	f103 3bff 	add.w	fp, r3, #4294967295
 800492e:	f7ff fa84 	bl	8003e3a <quorem>
 8004932:	4603      	mov	r3, r0
 8004934:	4639      	mov	r1, r7
 8004936:	3330      	adds	r3, #48	@ 0x30
 8004938:	9006      	str	r0, [sp, #24]
 800493a:	9803      	ldr	r0, [sp, #12]
 800493c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800493e:	f000 fc4b 	bl	80051d8 <__mcmp>
 8004942:	462a      	mov	r2, r5
 8004944:	9008      	str	r0, [sp, #32]
 8004946:	4621      	mov	r1, r4
 8004948:	4648      	mov	r0, r9
 800494a:	f000 fc61 	bl	8005210 <__mdiff>
 800494e:	68c2      	ldr	r2, [r0, #12]
 8004950:	4606      	mov	r6, r0
 8004952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004954:	bb02      	cbnz	r2, 8004998 <_dtoa_r+0xa48>
 8004956:	4601      	mov	r1, r0
 8004958:	9803      	ldr	r0, [sp, #12]
 800495a:	f000 fc3d 	bl	80051d8 <__mcmp>
 800495e:	4602      	mov	r2, r0
 8004960:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004962:	4631      	mov	r1, r6
 8004964:	4648      	mov	r0, r9
 8004966:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800496a:	f000 fa03 	bl	8004d74 <_Bfree>
 800496e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004970:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004972:	9e04      	ldr	r6, [sp, #16]
 8004974:	ea42 0103 	orr.w	r1, r2, r3
 8004978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800497a:	4319      	orrs	r1, r3
 800497c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800497e:	d10d      	bne.n	800499c <_dtoa_r+0xa4c>
 8004980:	2b39      	cmp	r3, #57	@ 0x39
 8004982:	d027      	beq.n	80049d4 <_dtoa_r+0xa84>
 8004984:	9a08      	ldr	r2, [sp, #32]
 8004986:	2a00      	cmp	r2, #0
 8004988:	dd01      	ble.n	800498e <_dtoa_r+0xa3e>
 800498a:	9b06      	ldr	r3, [sp, #24]
 800498c:	3331      	adds	r3, #49	@ 0x31
 800498e:	f88b 3000 	strb.w	r3, [fp]
 8004992:	e52e      	b.n	80043f2 <_dtoa_r+0x4a2>
 8004994:	4628      	mov	r0, r5
 8004996:	e7b9      	b.n	800490c <_dtoa_r+0x9bc>
 8004998:	2201      	movs	r2, #1
 800499a:	e7e2      	b.n	8004962 <_dtoa_r+0xa12>
 800499c:	9908      	ldr	r1, [sp, #32]
 800499e:	2900      	cmp	r1, #0
 80049a0:	db04      	blt.n	80049ac <_dtoa_r+0xa5c>
 80049a2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80049a4:	4301      	orrs	r1, r0
 80049a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80049a8:	4301      	orrs	r1, r0
 80049aa:	d120      	bne.n	80049ee <_dtoa_r+0xa9e>
 80049ac:	2a00      	cmp	r2, #0
 80049ae:	ddee      	ble.n	800498e <_dtoa_r+0xa3e>
 80049b0:	2201      	movs	r2, #1
 80049b2:	9903      	ldr	r1, [sp, #12]
 80049b4:	4648      	mov	r0, r9
 80049b6:	9304      	str	r3, [sp, #16]
 80049b8:	f000 fba2 	bl	8005100 <__lshift>
 80049bc:	4621      	mov	r1, r4
 80049be:	9003      	str	r0, [sp, #12]
 80049c0:	f000 fc0a 	bl	80051d8 <__mcmp>
 80049c4:	2800      	cmp	r0, #0
 80049c6:	9b04      	ldr	r3, [sp, #16]
 80049c8:	dc02      	bgt.n	80049d0 <_dtoa_r+0xa80>
 80049ca:	d1e0      	bne.n	800498e <_dtoa_r+0xa3e>
 80049cc:	07da      	lsls	r2, r3, #31
 80049ce:	d5de      	bpl.n	800498e <_dtoa_r+0xa3e>
 80049d0:	2b39      	cmp	r3, #57	@ 0x39
 80049d2:	d1da      	bne.n	800498a <_dtoa_r+0xa3a>
 80049d4:	2339      	movs	r3, #57	@ 0x39
 80049d6:	f88b 3000 	strb.w	r3, [fp]
 80049da:	4633      	mov	r3, r6
 80049dc:	461e      	mov	r6, r3
 80049de:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80049e2:	3b01      	subs	r3, #1
 80049e4:	2a39      	cmp	r2, #57	@ 0x39
 80049e6:	d04e      	beq.n	8004a86 <_dtoa_r+0xb36>
 80049e8:	3201      	adds	r2, #1
 80049ea:	701a      	strb	r2, [r3, #0]
 80049ec:	e501      	b.n	80043f2 <_dtoa_r+0x4a2>
 80049ee:	2a00      	cmp	r2, #0
 80049f0:	dd03      	ble.n	80049fa <_dtoa_r+0xaaa>
 80049f2:	2b39      	cmp	r3, #57	@ 0x39
 80049f4:	d0ee      	beq.n	80049d4 <_dtoa_r+0xa84>
 80049f6:	3301      	adds	r3, #1
 80049f8:	e7c9      	b.n	800498e <_dtoa_r+0xa3e>
 80049fa:	9a04      	ldr	r2, [sp, #16]
 80049fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80049fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8004a02:	428a      	cmp	r2, r1
 8004a04:	d028      	beq.n	8004a58 <_dtoa_r+0xb08>
 8004a06:	2300      	movs	r3, #0
 8004a08:	220a      	movs	r2, #10
 8004a0a:	9903      	ldr	r1, [sp, #12]
 8004a0c:	4648      	mov	r0, r9
 8004a0e:	f000 f9d3 	bl	8004db8 <__multadd>
 8004a12:	42af      	cmp	r7, r5
 8004a14:	9003      	str	r0, [sp, #12]
 8004a16:	f04f 0300 	mov.w	r3, #0
 8004a1a:	f04f 020a 	mov.w	r2, #10
 8004a1e:	4639      	mov	r1, r7
 8004a20:	4648      	mov	r0, r9
 8004a22:	d107      	bne.n	8004a34 <_dtoa_r+0xae4>
 8004a24:	f000 f9c8 	bl	8004db8 <__multadd>
 8004a28:	4607      	mov	r7, r0
 8004a2a:	4605      	mov	r5, r0
 8004a2c:	9b04      	ldr	r3, [sp, #16]
 8004a2e:	3301      	adds	r3, #1
 8004a30:	9304      	str	r3, [sp, #16]
 8004a32:	e777      	b.n	8004924 <_dtoa_r+0x9d4>
 8004a34:	f000 f9c0 	bl	8004db8 <__multadd>
 8004a38:	4629      	mov	r1, r5
 8004a3a:	4607      	mov	r7, r0
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	220a      	movs	r2, #10
 8004a40:	4648      	mov	r0, r9
 8004a42:	f000 f9b9 	bl	8004db8 <__multadd>
 8004a46:	4605      	mov	r5, r0
 8004a48:	e7f0      	b.n	8004a2c <_dtoa_r+0xadc>
 8004a4a:	f1bb 0f00 	cmp.w	fp, #0
 8004a4e:	bfcc      	ite	gt
 8004a50:	465e      	movgt	r6, fp
 8004a52:	2601      	movle	r6, #1
 8004a54:	2700      	movs	r7, #0
 8004a56:	4456      	add	r6, sl
 8004a58:	2201      	movs	r2, #1
 8004a5a:	9903      	ldr	r1, [sp, #12]
 8004a5c:	4648      	mov	r0, r9
 8004a5e:	9304      	str	r3, [sp, #16]
 8004a60:	f000 fb4e 	bl	8005100 <__lshift>
 8004a64:	4621      	mov	r1, r4
 8004a66:	9003      	str	r0, [sp, #12]
 8004a68:	f000 fbb6 	bl	80051d8 <__mcmp>
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	dcb4      	bgt.n	80049da <_dtoa_r+0xa8a>
 8004a70:	d102      	bne.n	8004a78 <_dtoa_r+0xb28>
 8004a72:	9b04      	ldr	r3, [sp, #16]
 8004a74:	07db      	lsls	r3, r3, #31
 8004a76:	d4b0      	bmi.n	80049da <_dtoa_r+0xa8a>
 8004a78:	4633      	mov	r3, r6
 8004a7a:	461e      	mov	r6, r3
 8004a7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a80:	2a30      	cmp	r2, #48	@ 0x30
 8004a82:	d0fa      	beq.n	8004a7a <_dtoa_r+0xb2a>
 8004a84:	e4b5      	b.n	80043f2 <_dtoa_r+0x4a2>
 8004a86:	459a      	cmp	sl, r3
 8004a88:	d1a8      	bne.n	80049dc <_dtoa_r+0xa8c>
 8004a8a:	2331      	movs	r3, #49	@ 0x31
 8004a8c:	f108 0801 	add.w	r8, r8, #1
 8004a90:	f88a 3000 	strb.w	r3, [sl]
 8004a94:	e4ad      	b.n	80043f2 <_dtoa_r+0x4a2>
 8004a96:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8004af4 <_dtoa_r+0xba4>
 8004a9c:	b11b      	cbz	r3, 8004aa6 <_dtoa_r+0xb56>
 8004a9e:	f10a 0308 	add.w	r3, sl, #8
 8004aa2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4650      	mov	r0, sl
 8004aa8:	b017      	add	sp, #92	@ 0x5c
 8004aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	f77f ae2e 	ble.w	8004712 <_dtoa_r+0x7c2>
 8004ab6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004ab8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aba:	2001      	movs	r0, #1
 8004abc:	e64d      	b.n	800475a <_dtoa_r+0x80a>
 8004abe:	f1bb 0f00 	cmp.w	fp, #0
 8004ac2:	f77f aed9 	ble.w	8004878 <_dtoa_r+0x928>
 8004ac6:	4656      	mov	r6, sl
 8004ac8:	4621      	mov	r1, r4
 8004aca:	9803      	ldr	r0, [sp, #12]
 8004acc:	f7ff f9b5 	bl	8003e3a <quorem>
 8004ad0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8004ad4:	f806 3b01 	strb.w	r3, [r6], #1
 8004ad8:	eba6 020a 	sub.w	r2, r6, sl
 8004adc:	4593      	cmp	fp, r2
 8004ade:	ddb4      	ble.n	8004a4a <_dtoa_r+0xafa>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	220a      	movs	r2, #10
 8004ae4:	4648      	mov	r0, r9
 8004ae6:	9903      	ldr	r1, [sp, #12]
 8004ae8:	f000 f966 	bl	8004db8 <__multadd>
 8004aec:	9003      	str	r0, [sp, #12]
 8004aee:	e7eb      	b.n	8004ac8 <_dtoa_r+0xb78>
 8004af0:	08007f02 	.word	0x08007f02
 8004af4:	08007e86 	.word	0x08007e86

08004af8 <_free_r>:
 8004af8:	b538      	push	{r3, r4, r5, lr}
 8004afa:	4605      	mov	r5, r0
 8004afc:	2900      	cmp	r1, #0
 8004afe:	d040      	beq.n	8004b82 <_free_r+0x8a>
 8004b00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b04:	1f0c      	subs	r4, r1, #4
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	bfb8      	it	lt
 8004b0a:	18e4      	addlt	r4, r4, r3
 8004b0c:	f000 f8e6 	bl	8004cdc <__malloc_lock>
 8004b10:	4a1c      	ldr	r2, [pc, #112]	@ (8004b84 <_free_r+0x8c>)
 8004b12:	6813      	ldr	r3, [r2, #0]
 8004b14:	b933      	cbnz	r3, 8004b24 <_free_r+0x2c>
 8004b16:	6063      	str	r3, [r4, #4]
 8004b18:	6014      	str	r4, [r2, #0]
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b20:	f000 b8e2 	b.w	8004ce8 <__malloc_unlock>
 8004b24:	42a3      	cmp	r3, r4
 8004b26:	d908      	bls.n	8004b3a <_free_r+0x42>
 8004b28:	6820      	ldr	r0, [r4, #0]
 8004b2a:	1821      	adds	r1, r4, r0
 8004b2c:	428b      	cmp	r3, r1
 8004b2e:	bf01      	itttt	eq
 8004b30:	6819      	ldreq	r1, [r3, #0]
 8004b32:	685b      	ldreq	r3, [r3, #4]
 8004b34:	1809      	addeq	r1, r1, r0
 8004b36:	6021      	streq	r1, [r4, #0]
 8004b38:	e7ed      	b.n	8004b16 <_free_r+0x1e>
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	b10b      	cbz	r3, 8004b44 <_free_r+0x4c>
 8004b40:	42a3      	cmp	r3, r4
 8004b42:	d9fa      	bls.n	8004b3a <_free_r+0x42>
 8004b44:	6811      	ldr	r1, [r2, #0]
 8004b46:	1850      	adds	r0, r2, r1
 8004b48:	42a0      	cmp	r0, r4
 8004b4a:	d10b      	bne.n	8004b64 <_free_r+0x6c>
 8004b4c:	6820      	ldr	r0, [r4, #0]
 8004b4e:	4401      	add	r1, r0
 8004b50:	1850      	adds	r0, r2, r1
 8004b52:	4283      	cmp	r3, r0
 8004b54:	6011      	str	r1, [r2, #0]
 8004b56:	d1e0      	bne.n	8004b1a <_free_r+0x22>
 8004b58:	6818      	ldr	r0, [r3, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	4408      	add	r0, r1
 8004b5e:	6010      	str	r0, [r2, #0]
 8004b60:	6053      	str	r3, [r2, #4]
 8004b62:	e7da      	b.n	8004b1a <_free_r+0x22>
 8004b64:	d902      	bls.n	8004b6c <_free_r+0x74>
 8004b66:	230c      	movs	r3, #12
 8004b68:	602b      	str	r3, [r5, #0]
 8004b6a:	e7d6      	b.n	8004b1a <_free_r+0x22>
 8004b6c:	6820      	ldr	r0, [r4, #0]
 8004b6e:	1821      	adds	r1, r4, r0
 8004b70:	428b      	cmp	r3, r1
 8004b72:	bf01      	itttt	eq
 8004b74:	6819      	ldreq	r1, [r3, #0]
 8004b76:	685b      	ldreq	r3, [r3, #4]
 8004b78:	1809      	addeq	r1, r1, r0
 8004b7a:	6021      	streq	r1, [r4, #0]
 8004b7c:	6063      	str	r3, [r4, #4]
 8004b7e:	6054      	str	r4, [r2, #4]
 8004b80:	e7cb      	b.n	8004b1a <_free_r+0x22>
 8004b82:	bd38      	pop	{r3, r4, r5, pc}
 8004b84:	200007b4 	.word	0x200007b4

08004b88 <malloc>:
 8004b88:	4b02      	ldr	r3, [pc, #8]	@ (8004b94 <malloc+0xc>)
 8004b8a:	4601      	mov	r1, r0
 8004b8c:	6818      	ldr	r0, [r3, #0]
 8004b8e:	f000 b825 	b.w	8004bdc <_malloc_r>
 8004b92:	bf00      	nop
 8004b94:	20000018 	.word	0x20000018

08004b98 <sbrk_aligned>:
 8004b98:	b570      	push	{r4, r5, r6, lr}
 8004b9a:	4e0f      	ldr	r6, [pc, #60]	@ (8004bd8 <sbrk_aligned+0x40>)
 8004b9c:	460c      	mov	r4, r1
 8004b9e:	6831      	ldr	r1, [r6, #0]
 8004ba0:	4605      	mov	r5, r0
 8004ba2:	b911      	cbnz	r1, 8004baa <sbrk_aligned+0x12>
 8004ba4:	f000 fe3a 	bl	800581c <_sbrk_r>
 8004ba8:	6030      	str	r0, [r6, #0]
 8004baa:	4621      	mov	r1, r4
 8004bac:	4628      	mov	r0, r5
 8004bae:	f000 fe35 	bl	800581c <_sbrk_r>
 8004bb2:	1c43      	adds	r3, r0, #1
 8004bb4:	d103      	bne.n	8004bbe <sbrk_aligned+0x26>
 8004bb6:	f04f 34ff 	mov.w	r4, #4294967295
 8004bba:	4620      	mov	r0, r4
 8004bbc:	bd70      	pop	{r4, r5, r6, pc}
 8004bbe:	1cc4      	adds	r4, r0, #3
 8004bc0:	f024 0403 	bic.w	r4, r4, #3
 8004bc4:	42a0      	cmp	r0, r4
 8004bc6:	d0f8      	beq.n	8004bba <sbrk_aligned+0x22>
 8004bc8:	1a21      	subs	r1, r4, r0
 8004bca:	4628      	mov	r0, r5
 8004bcc:	f000 fe26 	bl	800581c <_sbrk_r>
 8004bd0:	3001      	adds	r0, #1
 8004bd2:	d1f2      	bne.n	8004bba <sbrk_aligned+0x22>
 8004bd4:	e7ef      	b.n	8004bb6 <sbrk_aligned+0x1e>
 8004bd6:	bf00      	nop
 8004bd8:	200007b0 	.word	0x200007b0

08004bdc <_malloc_r>:
 8004bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004be0:	1ccd      	adds	r5, r1, #3
 8004be2:	f025 0503 	bic.w	r5, r5, #3
 8004be6:	3508      	adds	r5, #8
 8004be8:	2d0c      	cmp	r5, #12
 8004bea:	bf38      	it	cc
 8004bec:	250c      	movcc	r5, #12
 8004bee:	2d00      	cmp	r5, #0
 8004bf0:	4606      	mov	r6, r0
 8004bf2:	db01      	blt.n	8004bf8 <_malloc_r+0x1c>
 8004bf4:	42a9      	cmp	r1, r5
 8004bf6:	d904      	bls.n	8004c02 <_malloc_r+0x26>
 8004bf8:	230c      	movs	r3, #12
 8004bfa:	6033      	str	r3, [r6, #0]
 8004bfc:	2000      	movs	r0, #0
 8004bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004cd8 <_malloc_r+0xfc>
 8004c06:	f000 f869 	bl	8004cdc <__malloc_lock>
 8004c0a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c0e:	461c      	mov	r4, r3
 8004c10:	bb44      	cbnz	r4, 8004c64 <_malloc_r+0x88>
 8004c12:	4629      	mov	r1, r5
 8004c14:	4630      	mov	r0, r6
 8004c16:	f7ff ffbf 	bl	8004b98 <sbrk_aligned>
 8004c1a:	1c43      	adds	r3, r0, #1
 8004c1c:	4604      	mov	r4, r0
 8004c1e:	d158      	bne.n	8004cd2 <_malloc_r+0xf6>
 8004c20:	f8d8 4000 	ldr.w	r4, [r8]
 8004c24:	4627      	mov	r7, r4
 8004c26:	2f00      	cmp	r7, #0
 8004c28:	d143      	bne.n	8004cb2 <_malloc_r+0xd6>
 8004c2a:	2c00      	cmp	r4, #0
 8004c2c:	d04b      	beq.n	8004cc6 <_malloc_r+0xea>
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	4639      	mov	r1, r7
 8004c32:	4630      	mov	r0, r6
 8004c34:	eb04 0903 	add.w	r9, r4, r3
 8004c38:	f000 fdf0 	bl	800581c <_sbrk_r>
 8004c3c:	4581      	cmp	r9, r0
 8004c3e:	d142      	bne.n	8004cc6 <_malloc_r+0xea>
 8004c40:	6821      	ldr	r1, [r4, #0]
 8004c42:	4630      	mov	r0, r6
 8004c44:	1a6d      	subs	r5, r5, r1
 8004c46:	4629      	mov	r1, r5
 8004c48:	f7ff ffa6 	bl	8004b98 <sbrk_aligned>
 8004c4c:	3001      	adds	r0, #1
 8004c4e:	d03a      	beq.n	8004cc6 <_malloc_r+0xea>
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	442b      	add	r3, r5
 8004c54:	6023      	str	r3, [r4, #0]
 8004c56:	f8d8 3000 	ldr.w	r3, [r8]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	bb62      	cbnz	r2, 8004cb8 <_malloc_r+0xdc>
 8004c5e:	f8c8 7000 	str.w	r7, [r8]
 8004c62:	e00f      	b.n	8004c84 <_malloc_r+0xa8>
 8004c64:	6822      	ldr	r2, [r4, #0]
 8004c66:	1b52      	subs	r2, r2, r5
 8004c68:	d420      	bmi.n	8004cac <_malloc_r+0xd0>
 8004c6a:	2a0b      	cmp	r2, #11
 8004c6c:	d917      	bls.n	8004c9e <_malloc_r+0xc2>
 8004c6e:	1961      	adds	r1, r4, r5
 8004c70:	42a3      	cmp	r3, r4
 8004c72:	6025      	str	r5, [r4, #0]
 8004c74:	bf18      	it	ne
 8004c76:	6059      	strne	r1, [r3, #4]
 8004c78:	6863      	ldr	r3, [r4, #4]
 8004c7a:	bf08      	it	eq
 8004c7c:	f8c8 1000 	streq.w	r1, [r8]
 8004c80:	5162      	str	r2, [r4, r5]
 8004c82:	604b      	str	r3, [r1, #4]
 8004c84:	4630      	mov	r0, r6
 8004c86:	f000 f82f 	bl	8004ce8 <__malloc_unlock>
 8004c8a:	f104 000b 	add.w	r0, r4, #11
 8004c8e:	1d23      	adds	r3, r4, #4
 8004c90:	f020 0007 	bic.w	r0, r0, #7
 8004c94:	1ac2      	subs	r2, r0, r3
 8004c96:	bf1c      	itt	ne
 8004c98:	1a1b      	subne	r3, r3, r0
 8004c9a:	50a3      	strne	r3, [r4, r2]
 8004c9c:	e7af      	b.n	8004bfe <_malloc_r+0x22>
 8004c9e:	6862      	ldr	r2, [r4, #4]
 8004ca0:	42a3      	cmp	r3, r4
 8004ca2:	bf0c      	ite	eq
 8004ca4:	f8c8 2000 	streq.w	r2, [r8]
 8004ca8:	605a      	strne	r2, [r3, #4]
 8004caa:	e7eb      	b.n	8004c84 <_malloc_r+0xa8>
 8004cac:	4623      	mov	r3, r4
 8004cae:	6864      	ldr	r4, [r4, #4]
 8004cb0:	e7ae      	b.n	8004c10 <_malloc_r+0x34>
 8004cb2:	463c      	mov	r4, r7
 8004cb4:	687f      	ldr	r7, [r7, #4]
 8004cb6:	e7b6      	b.n	8004c26 <_malloc_r+0x4a>
 8004cb8:	461a      	mov	r2, r3
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	42a3      	cmp	r3, r4
 8004cbe:	d1fb      	bne.n	8004cb8 <_malloc_r+0xdc>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	6053      	str	r3, [r2, #4]
 8004cc4:	e7de      	b.n	8004c84 <_malloc_r+0xa8>
 8004cc6:	230c      	movs	r3, #12
 8004cc8:	4630      	mov	r0, r6
 8004cca:	6033      	str	r3, [r6, #0]
 8004ccc:	f000 f80c 	bl	8004ce8 <__malloc_unlock>
 8004cd0:	e794      	b.n	8004bfc <_malloc_r+0x20>
 8004cd2:	6005      	str	r5, [r0, #0]
 8004cd4:	e7d6      	b.n	8004c84 <_malloc_r+0xa8>
 8004cd6:	bf00      	nop
 8004cd8:	200007b4 	.word	0x200007b4

08004cdc <__malloc_lock>:
 8004cdc:	4801      	ldr	r0, [pc, #4]	@ (8004ce4 <__malloc_lock+0x8>)
 8004cde:	f7ff b88e 	b.w	8003dfe <__retarget_lock_acquire_recursive>
 8004ce2:	bf00      	nop
 8004ce4:	200007ac 	.word	0x200007ac

08004ce8 <__malloc_unlock>:
 8004ce8:	4801      	ldr	r0, [pc, #4]	@ (8004cf0 <__malloc_unlock+0x8>)
 8004cea:	f7ff b889 	b.w	8003e00 <__retarget_lock_release_recursive>
 8004cee:	bf00      	nop
 8004cf0:	200007ac 	.word	0x200007ac

08004cf4 <_Balloc>:
 8004cf4:	b570      	push	{r4, r5, r6, lr}
 8004cf6:	69c6      	ldr	r6, [r0, #28]
 8004cf8:	4604      	mov	r4, r0
 8004cfa:	460d      	mov	r5, r1
 8004cfc:	b976      	cbnz	r6, 8004d1c <_Balloc+0x28>
 8004cfe:	2010      	movs	r0, #16
 8004d00:	f7ff ff42 	bl	8004b88 <malloc>
 8004d04:	4602      	mov	r2, r0
 8004d06:	61e0      	str	r0, [r4, #28]
 8004d08:	b920      	cbnz	r0, 8004d14 <_Balloc+0x20>
 8004d0a:	216b      	movs	r1, #107	@ 0x6b
 8004d0c:	4b17      	ldr	r3, [pc, #92]	@ (8004d6c <_Balloc+0x78>)
 8004d0e:	4818      	ldr	r0, [pc, #96]	@ (8004d70 <_Balloc+0x7c>)
 8004d10:	f000 fd94 	bl	800583c <__assert_func>
 8004d14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d18:	6006      	str	r6, [r0, #0]
 8004d1a:	60c6      	str	r6, [r0, #12]
 8004d1c:	69e6      	ldr	r6, [r4, #28]
 8004d1e:	68f3      	ldr	r3, [r6, #12]
 8004d20:	b183      	cbz	r3, 8004d44 <_Balloc+0x50>
 8004d22:	69e3      	ldr	r3, [r4, #28]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d2a:	b9b8      	cbnz	r0, 8004d5c <_Balloc+0x68>
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	fa01 f605 	lsl.w	r6, r1, r5
 8004d32:	1d72      	adds	r2, r6, #5
 8004d34:	4620      	mov	r0, r4
 8004d36:	0092      	lsls	r2, r2, #2
 8004d38:	f000 fd9e 	bl	8005878 <_calloc_r>
 8004d3c:	b160      	cbz	r0, 8004d58 <_Balloc+0x64>
 8004d3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004d42:	e00e      	b.n	8004d62 <_Balloc+0x6e>
 8004d44:	2221      	movs	r2, #33	@ 0x21
 8004d46:	2104      	movs	r1, #4
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f000 fd95 	bl	8005878 <_calloc_r>
 8004d4e:	69e3      	ldr	r3, [r4, #28]
 8004d50:	60f0      	str	r0, [r6, #12]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d1e4      	bne.n	8004d22 <_Balloc+0x2e>
 8004d58:	2000      	movs	r0, #0
 8004d5a:	bd70      	pop	{r4, r5, r6, pc}
 8004d5c:	6802      	ldr	r2, [r0, #0]
 8004d5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004d62:	2300      	movs	r3, #0
 8004d64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004d68:	e7f7      	b.n	8004d5a <_Balloc+0x66>
 8004d6a:	bf00      	nop
 8004d6c:	08007e93 	.word	0x08007e93
 8004d70:	08007f13 	.word	0x08007f13

08004d74 <_Bfree>:
 8004d74:	b570      	push	{r4, r5, r6, lr}
 8004d76:	69c6      	ldr	r6, [r0, #28]
 8004d78:	4605      	mov	r5, r0
 8004d7a:	460c      	mov	r4, r1
 8004d7c:	b976      	cbnz	r6, 8004d9c <_Bfree+0x28>
 8004d7e:	2010      	movs	r0, #16
 8004d80:	f7ff ff02 	bl	8004b88 <malloc>
 8004d84:	4602      	mov	r2, r0
 8004d86:	61e8      	str	r0, [r5, #28]
 8004d88:	b920      	cbnz	r0, 8004d94 <_Bfree+0x20>
 8004d8a:	218f      	movs	r1, #143	@ 0x8f
 8004d8c:	4b08      	ldr	r3, [pc, #32]	@ (8004db0 <_Bfree+0x3c>)
 8004d8e:	4809      	ldr	r0, [pc, #36]	@ (8004db4 <_Bfree+0x40>)
 8004d90:	f000 fd54 	bl	800583c <__assert_func>
 8004d94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d98:	6006      	str	r6, [r0, #0]
 8004d9a:	60c6      	str	r6, [r0, #12]
 8004d9c:	b13c      	cbz	r4, 8004dae <_Bfree+0x3a>
 8004d9e:	69eb      	ldr	r3, [r5, #28]
 8004da0:	6862      	ldr	r2, [r4, #4]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004da8:	6021      	str	r1, [r4, #0]
 8004daa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004dae:	bd70      	pop	{r4, r5, r6, pc}
 8004db0:	08007e93 	.word	0x08007e93
 8004db4:	08007f13 	.word	0x08007f13

08004db8 <__multadd>:
 8004db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dbc:	4607      	mov	r7, r0
 8004dbe:	460c      	mov	r4, r1
 8004dc0:	461e      	mov	r6, r3
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	690d      	ldr	r5, [r1, #16]
 8004dc6:	f101 0c14 	add.w	ip, r1, #20
 8004dca:	f8dc 3000 	ldr.w	r3, [ip]
 8004dce:	3001      	adds	r0, #1
 8004dd0:	b299      	uxth	r1, r3
 8004dd2:	fb02 6101 	mla	r1, r2, r1, r6
 8004dd6:	0c1e      	lsrs	r6, r3, #16
 8004dd8:	0c0b      	lsrs	r3, r1, #16
 8004dda:	fb02 3306 	mla	r3, r2, r6, r3
 8004dde:	b289      	uxth	r1, r1
 8004de0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004de4:	4285      	cmp	r5, r0
 8004de6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004dea:	f84c 1b04 	str.w	r1, [ip], #4
 8004dee:	dcec      	bgt.n	8004dca <__multadd+0x12>
 8004df0:	b30e      	cbz	r6, 8004e36 <__multadd+0x7e>
 8004df2:	68a3      	ldr	r3, [r4, #8]
 8004df4:	42ab      	cmp	r3, r5
 8004df6:	dc19      	bgt.n	8004e2c <__multadd+0x74>
 8004df8:	6861      	ldr	r1, [r4, #4]
 8004dfa:	4638      	mov	r0, r7
 8004dfc:	3101      	adds	r1, #1
 8004dfe:	f7ff ff79 	bl	8004cf4 <_Balloc>
 8004e02:	4680      	mov	r8, r0
 8004e04:	b928      	cbnz	r0, 8004e12 <__multadd+0x5a>
 8004e06:	4602      	mov	r2, r0
 8004e08:	21ba      	movs	r1, #186	@ 0xba
 8004e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <__multadd+0x84>)
 8004e0c:	480c      	ldr	r0, [pc, #48]	@ (8004e40 <__multadd+0x88>)
 8004e0e:	f000 fd15 	bl	800583c <__assert_func>
 8004e12:	6922      	ldr	r2, [r4, #16]
 8004e14:	f104 010c 	add.w	r1, r4, #12
 8004e18:	3202      	adds	r2, #2
 8004e1a:	0092      	lsls	r2, r2, #2
 8004e1c:	300c      	adds	r0, #12
 8004e1e:	f7fe fffe 	bl	8003e1e <memcpy>
 8004e22:	4621      	mov	r1, r4
 8004e24:	4638      	mov	r0, r7
 8004e26:	f7ff ffa5 	bl	8004d74 <_Bfree>
 8004e2a:	4644      	mov	r4, r8
 8004e2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004e30:	3501      	adds	r5, #1
 8004e32:	615e      	str	r6, [r3, #20]
 8004e34:	6125      	str	r5, [r4, #16]
 8004e36:	4620      	mov	r0, r4
 8004e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e3c:	08007f02 	.word	0x08007f02
 8004e40:	08007f13 	.word	0x08007f13

08004e44 <__hi0bits>:
 8004e44:	4603      	mov	r3, r0
 8004e46:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004e4a:	bf3a      	itte	cc
 8004e4c:	0403      	lslcc	r3, r0, #16
 8004e4e:	2010      	movcc	r0, #16
 8004e50:	2000      	movcs	r0, #0
 8004e52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e56:	bf3c      	itt	cc
 8004e58:	021b      	lslcc	r3, r3, #8
 8004e5a:	3008      	addcc	r0, #8
 8004e5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e60:	bf3c      	itt	cc
 8004e62:	011b      	lslcc	r3, r3, #4
 8004e64:	3004      	addcc	r0, #4
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6a:	bf3c      	itt	cc
 8004e6c:	009b      	lslcc	r3, r3, #2
 8004e6e:	3002      	addcc	r0, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	db05      	blt.n	8004e80 <__hi0bits+0x3c>
 8004e74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004e78:	f100 0001 	add.w	r0, r0, #1
 8004e7c:	bf08      	it	eq
 8004e7e:	2020      	moveq	r0, #32
 8004e80:	4770      	bx	lr

08004e82 <__lo0bits>:
 8004e82:	6803      	ldr	r3, [r0, #0]
 8004e84:	4602      	mov	r2, r0
 8004e86:	f013 0007 	ands.w	r0, r3, #7
 8004e8a:	d00b      	beq.n	8004ea4 <__lo0bits+0x22>
 8004e8c:	07d9      	lsls	r1, r3, #31
 8004e8e:	d421      	bmi.n	8004ed4 <__lo0bits+0x52>
 8004e90:	0798      	lsls	r0, r3, #30
 8004e92:	bf49      	itett	mi
 8004e94:	085b      	lsrmi	r3, r3, #1
 8004e96:	089b      	lsrpl	r3, r3, #2
 8004e98:	2001      	movmi	r0, #1
 8004e9a:	6013      	strmi	r3, [r2, #0]
 8004e9c:	bf5c      	itt	pl
 8004e9e:	2002      	movpl	r0, #2
 8004ea0:	6013      	strpl	r3, [r2, #0]
 8004ea2:	4770      	bx	lr
 8004ea4:	b299      	uxth	r1, r3
 8004ea6:	b909      	cbnz	r1, 8004eac <__lo0bits+0x2a>
 8004ea8:	2010      	movs	r0, #16
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2d9      	uxtb	r1, r3
 8004eae:	b909      	cbnz	r1, 8004eb4 <__lo0bits+0x32>
 8004eb0:	3008      	adds	r0, #8
 8004eb2:	0a1b      	lsrs	r3, r3, #8
 8004eb4:	0719      	lsls	r1, r3, #28
 8004eb6:	bf04      	itt	eq
 8004eb8:	091b      	lsreq	r3, r3, #4
 8004eba:	3004      	addeq	r0, #4
 8004ebc:	0799      	lsls	r1, r3, #30
 8004ebe:	bf04      	itt	eq
 8004ec0:	089b      	lsreq	r3, r3, #2
 8004ec2:	3002      	addeq	r0, #2
 8004ec4:	07d9      	lsls	r1, r3, #31
 8004ec6:	d403      	bmi.n	8004ed0 <__lo0bits+0x4e>
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	f100 0001 	add.w	r0, r0, #1
 8004ece:	d003      	beq.n	8004ed8 <__lo0bits+0x56>
 8004ed0:	6013      	str	r3, [r2, #0]
 8004ed2:	4770      	bx	lr
 8004ed4:	2000      	movs	r0, #0
 8004ed6:	4770      	bx	lr
 8004ed8:	2020      	movs	r0, #32
 8004eda:	4770      	bx	lr

08004edc <__i2b>:
 8004edc:	b510      	push	{r4, lr}
 8004ede:	460c      	mov	r4, r1
 8004ee0:	2101      	movs	r1, #1
 8004ee2:	f7ff ff07 	bl	8004cf4 <_Balloc>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	b928      	cbnz	r0, 8004ef6 <__i2b+0x1a>
 8004eea:	f240 1145 	movw	r1, #325	@ 0x145
 8004eee:	4b04      	ldr	r3, [pc, #16]	@ (8004f00 <__i2b+0x24>)
 8004ef0:	4804      	ldr	r0, [pc, #16]	@ (8004f04 <__i2b+0x28>)
 8004ef2:	f000 fca3 	bl	800583c <__assert_func>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	6144      	str	r4, [r0, #20]
 8004efa:	6103      	str	r3, [r0, #16]
 8004efc:	bd10      	pop	{r4, pc}
 8004efe:	bf00      	nop
 8004f00:	08007f02 	.word	0x08007f02
 8004f04:	08007f13 	.word	0x08007f13

08004f08 <__multiply>:
 8004f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0c:	4617      	mov	r7, r2
 8004f0e:	690a      	ldr	r2, [r1, #16]
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	4689      	mov	r9, r1
 8004f14:	429a      	cmp	r2, r3
 8004f16:	bfa2      	ittt	ge
 8004f18:	463b      	movge	r3, r7
 8004f1a:	460f      	movge	r7, r1
 8004f1c:	4699      	movge	r9, r3
 8004f1e:	693d      	ldr	r5, [r7, #16]
 8004f20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	6879      	ldr	r1, [r7, #4]
 8004f28:	eb05 060a 	add.w	r6, r5, sl
 8004f2c:	42b3      	cmp	r3, r6
 8004f2e:	b085      	sub	sp, #20
 8004f30:	bfb8      	it	lt
 8004f32:	3101      	addlt	r1, #1
 8004f34:	f7ff fede 	bl	8004cf4 <_Balloc>
 8004f38:	b930      	cbnz	r0, 8004f48 <__multiply+0x40>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004f40:	4b40      	ldr	r3, [pc, #256]	@ (8005044 <__multiply+0x13c>)
 8004f42:	4841      	ldr	r0, [pc, #260]	@ (8005048 <__multiply+0x140>)
 8004f44:	f000 fc7a 	bl	800583c <__assert_func>
 8004f48:	f100 0414 	add.w	r4, r0, #20
 8004f4c:	4623      	mov	r3, r4
 8004f4e:	2200      	movs	r2, #0
 8004f50:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8004f54:	4573      	cmp	r3, lr
 8004f56:	d320      	bcc.n	8004f9a <__multiply+0x92>
 8004f58:	f107 0814 	add.w	r8, r7, #20
 8004f5c:	f109 0114 	add.w	r1, r9, #20
 8004f60:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8004f64:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004f68:	9302      	str	r3, [sp, #8]
 8004f6a:	1beb      	subs	r3, r5, r7
 8004f6c:	3b15      	subs	r3, #21
 8004f6e:	f023 0303 	bic.w	r3, r3, #3
 8004f72:	3304      	adds	r3, #4
 8004f74:	3715      	adds	r7, #21
 8004f76:	42bd      	cmp	r5, r7
 8004f78:	bf38      	it	cc
 8004f7a:	2304      	movcc	r3, #4
 8004f7c:	9301      	str	r3, [sp, #4]
 8004f7e:	9b02      	ldr	r3, [sp, #8]
 8004f80:	9103      	str	r1, [sp, #12]
 8004f82:	428b      	cmp	r3, r1
 8004f84:	d80c      	bhi.n	8004fa0 <__multiply+0x98>
 8004f86:	2e00      	cmp	r6, #0
 8004f88:	dd03      	ble.n	8004f92 <__multiply+0x8a>
 8004f8a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d055      	beq.n	800503e <__multiply+0x136>
 8004f92:	6106      	str	r6, [r0, #16]
 8004f94:	b005      	add	sp, #20
 8004f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f9a:	f843 2b04 	str.w	r2, [r3], #4
 8004f9e:	e7d9      	b.n	8004f54 <__multiply+0x4c>
 8004fa0:	f8b1 a000 	ldrh.w	sl, [r1]
 8004fa4:	f1ba 0f00 	cmp.w	sl, #0
 8004fa8:	d01f      	beq.n	8004fea <__multiply+0xe2>
 8004faa:	46c4      	mov	ip, r8
 8004fac:	46a1      	mov	r9, r4
 8004fae:	2700      	movs	r7, #0
 8004fb0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8004fb4:	f8d9 3000 	ldr.w	r3, [r9]
 8004fb8:	fa1f fb82 	uxth.w	fp, r2
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	fb0a 330b 	mla	r3, sl, fp, r3
 8004fc2:	443b      	add	r3, r7
 8004fc4:	f8d9 7000 	ldr.w	r7, [r9]
 8004fc8:	0c12      	lsrs	r2, r2, #16
 8004fca:	0c3f      	lsrs	r7, r7, #16
 8004fcc:	fb0a 7202 	mla	r2, sl, r2, r7
 8004fd0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fda:	4565      	cmp	r5, ip
 8004fdc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8004fe0:	f849 3b04 	str.w	r3, [r9], #4
 8004fe4:	d8e4      	bhi.n	8004fb0 <__multiply+0xa8>
 8004fe6:	9b01      	ldr	r3, [sp, #4]
 8004fe8:	50e7      	str	r7, [r4, r3]
 8004fea:	9b03      	ldr	r3, [sp, #12]
 8004fec:	3104      	adds	r1, #4
 8004fee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004ff2:	f1b9 0f00 	cmp.w	r9, #0
 8004ff6:	d020      	beq.n	800503a <__multiply+0x132>
 8004ff8:	4647      	mov	r7, r8
 8004ffa:	46a4      	mov	ip, r4
 8004ffc:	f04f 0a00 	mov.w	sl, #0
 8005000:	6823      	ldr	r3, [r4, #0]
 8005002:	f8b7 b000 	ldrh.w	fp, [r7]
 8005006:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800500a:	b29b      	uxth	r3, r3
 800500c:	fb09 220b 	mla	r2, r9, fp, r2
 8005010:	4452      	add	r2, sl
 8005012:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005016:	f84c 3b04 	str.w	r3, [ip], #4
 800501a:	f857 3b04 	ldr.w	r3, [r7], #4
 800501e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005022:	f8bc 3000 	ldrh.w	r3, [ip]
 8005026:	42bd      	cmp	r5, r7
 8005028:	fb09 330a 	mla	r3, r9, sl, r3
 800502c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005030:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005034:	d8e5      	bhi.n	8005002 <__multiply+0xfa>
 8005036:	9a01      	ldr	r2, [sp, #4]
 8005038:	50a3      	str	r3, [r4, r2]
 800503a:	3404      	adds	r4, #4
 800503c:	e79f      	b.n	8004f7e <__multiply+0x76>
 800503e:	3e01      	subs	r6, #1
 8005040:	e7a1      	b.n	8004f86 <__multiply+0x7e>
 8005042:	bf00      	nop
 8005044:	08007f02 	.word	0x08007f02
 8005048:	08007f13 	.word	0x08007f13

0800504c <__pow5mult>:
 800504c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005050:	4615      	mov	r5, r2
 8005052:	f012 0203 	ands.w	r2, r2, #3
 8005056:	4607      	mov	r7, r0
 8005058:	460e      	mov	r6, r1
 800505a:	d007      	beq.n	800506c <__pow5mult+0x20>
 800505c:	4c25      	ldr	r4, [pc, #148]	@ (80050f4 <__pow5mult+0xa8>)
 800505e:	3a01      	subs	r2, #1
 8005060:	2300      	movs	r3, #0
 8005062:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005066:	f7ff fea7 	bl	8004db8 <__multadd>
 800506a:	4606      	mov	r6, r0
 800506c:	10ad      	asrs	r5, r5, #2
 800506e:	d03d      	beq.n	80050ec <__pow5mult+0xa0>
 8005070:	69fc      	ldr	r4, [r7, #28]
 8005072:	b97c      	cbnz	r4, 8005094 <__pow5mult+0x48>
 8005074:	2010      	movs	r0, #16
 8005076:	f7ff fd87 	bl	8004b88 <malloc>
 800507a:	4602      	mov	r2, r0
 800507c:	61f8      	str	r0, [r7, #28]
 800507e:	b928      	cbnz	r0, 800508c <__pow5mult+0x40>
 8005080:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005084:	4b1c      	ldr	r3, [pc, #112]	@ (80050f8 <__pow5mult+0xac>)
 8005086:	481d      	ldr	r0, [pc, #116]	@ (80050fc <__pow5mult+0xb0>)
 8005088:	f000 fbd8 	bl	800583c <__assert_func>
 800508c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005090:	6004      	str	r4, [r0, #0]
 8005092:	60c4      	str	r4, [r0, #12]
 8005094:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005098:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800509c:	b94c      	cbnz	r4, 80050b2 <__pow5mult+0x66>
 800509e:	f240 2171 	movw	r1, #625	@ 0x271
 80050a2:	4638      	mov	r0, r7
 80050a4:	f7ff ff1a 	bl	8004edc <__i2b>
 80050a8:	2300      	movs	r3, #0
 80050aa:	4604      	mov	r4, r0
 80050ac:	f8c8 0008 	str.w	r0, [r8, #8]
 80050b0:	6003      	str	r3, [r0, #0]
 80050b2:	f04f 0900 	mov.w	r9, #0
 80050b6:	07eb      	lsls	r3, r5, #31
 80050b8:	d50a      	bpl.n	80050d0 <__pow5mult+0x84>
 80050ba:	4631      	mov	r1, r6
 80050bc:	4622      	mov	r2, r4
 80050be:	4638      	mov	r0, r7
 80050c0:	f7ff ff22 	bl	8004f08 <__multiply>
 80050c4:	4680      	mov	r8, r0
 80050c6:	4631      	mov	r1, r6
 80050c8:	4638      	mov	r0, r7
 80050ca:	f7ff fe53 	bl	8004d74 <_Bfree>
 80050ce:	4646      	mov	r6, r8
 80050d0:	106d      	asrs	r5, r5, #1
 80050d2:	d00b      	beq.n	80050ec <__pow5mult+0xa0>
 80050d4:	6820      	ldr	r0, [r4, #0]
 80050d6:	b938      	cbnz	r0, 80050e8 <__pow5mult+0x9c>
 80050d8:	4622      	mov	r2, r4
 80050da:	4621      	mov	r1, r4
 80050dc:	4638      	mov	r0, r7
 80050de:	f7ff ff13 	bl	8004f08 <__multiply>
 80050e2:	6020      	str	r0, [r4, #0]
 80050e4:	f8c0 9000 	str.w	r9, [r0]
 80050e8:	4604      	mov	r4, r0
 80050ea:	e7e4      	b.n	80050b6 <__pow5mult+0x6a>
 80050ec:	4630      	mov	r0, r6
 80050ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050f2:	bf00      	nop
 80050f4:	08007fc4 	.word	0x08007fc4
 80050f8:	08007e93 	.word	0x08007e93
 80050fc:	08007f13 	.word	0x08007f13

08005100 <__lshift>:
 8005100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005104:	460c      	mov	r4, r1
 8005106:	4607      	mov	r7, r0
 8005108:	4691      	mov	r9, r2
 800510a:	6923      	ldr	r3, [r4, #16]
 800510c:	6849      	ldr	r1, [r1, #4]
 800510e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005112:	68a3      	ldr	r3, [r4, #8]
 8005114:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005118:	f108 0601 	add.w	r6, r8, #1
 800511c:	42b3      	cmp	r3, r6
 800511e:	db0b      	blt.n	8005138 <__lshift+0x38>
 8005120:	4638      	mov	r0, r7
 8005122:	f7ff fde7 	bl	8004cf4 <_Balloc>
 8005126:	4605      	mov	r5, r0
 8005128:	b948      	cbnz	r0, 800513e <__lshift+0x3e>
 800512a:	4602      	mov	r2, r0
 800512c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005130:	4b27      	ldr	r3, [pc, #156]	@ (80051d0 <__lshift+0xd0>)
 8005132:	4828      	ldr	r0, [pc, #160]	@ (80051d4 <__lshift+0xd4>)
 8005134:	f000 fb82 	bl	800583c <__assert_func>
 8005138:	3101      	adds	r1, #1
 800513a:	005b      	lsls	r3, r3, #1
 800513c:	e7ee      	b.n	800511c <__lshift+0x1c>
 800513e:	2300      	movs	r3, #0
 8005140:	f100 0114 	add.w	r1, r0, #20
 8005144:	f100 0210 	add.w	r2, r0, #16
 8005148:	4618      	mov	r0, r3
 800514a:	4553      	cmp	r3, sl
 800514c:	db33      	blt.n	80051b6 <__lshift+0xb6>
 800514e:	6920      	ldr	r0, [r4, #16]
 8005150:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005154:	f104 0314 	add.w	r3, r4, #20
 8005158:	f019 091f 	ands.w	r9, r9, #31
 800515c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005160:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005164:	d02b      	beq.n	80051be <__lshift+0xbe>
 8005166:	468a      	mov	sl, r1
 8005168:	2200      	movs	r2, #0
 800516a:	f1c9 0e20 	rsb	lr, r9, #32
 800516e:	6818      	ldr	r0, [r3, #0]
 8005170:	fa00 f009 	lsl.w	r0, r0, r9
 8005174:	4310      	orrs	r0, r2
 8005176:	f84a 0b04 	str.w	r0, [sl], #4
 800517a:	f853 2b04 	ldr.w	r2, [r3], #4
 800517e:	459c      	cmp	ip, r3
 8005180:	fa22 f20e 	lsr.w	r2, r2, lr
 8005184:	d8f3      	bhi.n	800516e <__lshift+0x6e>
 8005186:	ebac 0304 	sub.w	r3, ip, r4
 800518a:	3b15      	subs	r3, #21
 800518c:	f023 0303 	bic.w	r3, r3, #3
 8005190:	3304      	adds	r3, #4
 8005192:	f104 0015 	add.w	r0, r4, #21
 8005196:	4560      	cmp	r0, ip
 8005198:	bf88      	it	hi
 800519a:	2304      	movhi	r3, #4
 800519c:	50ca      	str	r2, [r1, r3]
 800519e:	b10a      	cbz	r2, 80051a4 <__lshift+0xa4>
 80051a0:	f108 0602 	add.w	r6, r8, #2
 80051a4:	3e01      	subs	r6, #1
 80051a6:	4638      	mov	r0, r7
 80051a8:	4621      	mov	r1, r4
 80051aa:	612e      	str	r6, [r5, #16]
 80051ac:	f7ff fde2 	bl	8004d74 <_Bfree>
 80051b0:	4628      	mov	r0, r5
 80051b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80051ba:	3301      	adds	r3, #1
 80051bc:	e7c5      	b.n	800514a <__lshift+0x4a>
 80051be:	3904      	subs	r1, #4
 80051c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80051c4:	459c      	cmp	ip, r3
 80051c6:	f841 2f04 	str.w	r2, [r1, #4]!
 80051ca:	d8f9      	bhi.n	80051c0 <__lshift+0xc0>
 80051cc:	e7ea      	b.n	80051a4 <__lshift+0xa4>
 80051ce:	bf00      	nop
 80051d0:	08007f02 	.word	0x08007f02
 80051d4:	08007f13 	.word	0x08007f13

080051d8 <__mcmp>:
 80051d8:	4603      	mov	r3, r0
 80051da:	690a      	ldr	r2, [r1, #16]
 80051dc:	6900      	ldr	r0, [r0, #16]
 80051de:	b530      	push	{r4, r5, lr}
 80051e0:	1a80      	subs	r0, r0, r2
 80051e2:	d10e      	bne.n	8005202 <__mcmp+0x2a>
 80051e4:	3314      	adds	r3, #20
 80051e6:	3114      	adds	r1, #20
 80051e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80051ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80051f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80051f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80051f8:	4295      	cmp	r5, r2
 80051fa:	d003      	beq.n	8005204 <__mcmp+0x2c>
 80051fc:	d205      	bcs.n	800520a <__mcmp+0x32>
 80051fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005202:	bd30      	pop	{r4, r5, pc}
 8005204:	42a3      	cmp	r3, r4
 8005206:	d3f3      	bcc.n	80051f0 <__mcmp+0x18>
 8005208:	e7fb      	b.n	8005202 <__mcmp+0x2a>
 800520a:	2001      	movs	r0, #1
 800520c:	e7f9      	b.n	8005202 <__mcmp+0x2a>
	...

08005210 <__mdiff>:
 8005210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005214:	4689      	mov	r9, r1
 8005216:	4606      	mov	r6, r0
 8005218:	4611      	mov	r1, r2
 800521a:	4648      	mov	r0, r9
 800521c:	4614      	mov	r4, r2
 800521e:	f7ff ffdb 	bl	80051d8 <__mcmp>
 8005222:	1e05      	subs	r5, r0, #0
 8005224:	d112      	bne.n	800524c <__mdiff+0x3c>
 8005226:	4629      	mov	r1, r5
 8005228:	4630      	mov	r0, r6
 800522a:	f7ff fd63 	bl	8004cf4 <_Balloc>
 800522e:	4602      	mov	r2, r0
 8005230:	b928      	cbnz	r0, 800523e <__mdiff+0x2e>
 8005232:	f240 2137 	movw	r1, #567	@ 0x237
 8005236:	4b3e      	ldr	r3, [pc, #248]	@ (8005330 <__mdiff+0x120>)
 8005238:	483e      	ldr	r0, [pc, #248]	@ (8005334 <__mdiff+0x124>)
 800523a:	f000 faff 	bl	800583c <__assert_func>
 800523e:	2301      	movs	r3, #1
 8005240:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005244:	4610      	mov	r0, r2
 8005246:	b003      	add	sp, #12
 8005248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524c:	bfbc      	itt	lt
 800524e:	464b      	movlt	r3, r9
 8005250:	46a1      	movlt	r9, r4
 8005252:	4630      	mov	r0, r6
 8005254:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005258:	bfba      	itte	lt
 800525a:	461c      	movlt	r4, r3
 800525c:	2501      	movlt	r5, #1
 800525e:	2500      	movge	r5, #0
 8005260:	f7ff fd48 	bl	8004cf4 <_Balloc>
 8005264:	4602      	mov	r2, r0
 8005266:	b918      	cbnz	r0, 8005270 <__mdiff+0x60>
 8005268:	f240 2145 	movw	r1, #581	@ 0x245
 800526c:	4b30      	ldr	r3, [pc, #192]	@ (8005330 <__mdiff+0x120>)
 800526e:	e7e3      	b.n	8005238 <__mdiff+0x28>
 8005270:	f100 0b14 	add.w	fp, r0, #20
 8005274:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005278:	f109 0310 	add.w	r3, r9, #16
 800527c:	60c5      	str	r5, [r0, #12]
 800527e:	f04f 0c00 	mov.w	ip, #0
 8005282:	f109 0514 	add.w	r5, r9, #20
 8005286:	46d9      	mov	r9, fp
 8005288:	6926      	ldr	r6, [r4, #16]
 800528a:	f104 0e14 	add.w	lr, r4, #20
 800528e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005292:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005296:	9301      	str	r3, [sp, #4]
 8005298:	9b01      	ldr	r3, [sp, #4]
 800529a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800529e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80052a2:	b281      	uxth	r1, r0
 80052a4:	9301      	str	r3, [sp, #4]
 80052a6:	fa1f f38a 	uxth.w	r3, sl
 80052aa:	1a5b      	subs	r3, r3, r1
 80052ac:	0c00      	lsrs	r0, r0, #16
 80052ae:	4463      	add	r3, ip
 80052b0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80052b4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80052be:	4576      	cmp	r6, lr
 80052c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80052c4:	f849 3b04 	str.w	r3, [r9], #4
 80052c8:	d8e6      	bhi.n	8005298 <__mdiff+0x88>
 80052ca:	1b33      	subs	r3, r6, r4
 80052cc:	3b15      	subs	r3, #21
 80052ce:	f023 0303 	bic.w	r3, r3, #3
 80052d2:	3415      	adds	r4, #21
 80052d4:	3304      	adds	r3, #4
 80052d6:	42a6      	cmp	r6, r4
 80052d8:	bf38      	it	cc
 80052da:	2304      	movcc	r3, #4
 80052dc:	441d      	add	r5, r3
 80052de:	445b      	add	r3, fp
 80052e0:	461e      	mov	r6, r3
 80052e2:	462c      	mov	r4, r5
 80052e4:	4544      	cmp	r4, r8
 80052e6:	d30e      	bcc.n	8005306 <__mdiff+0xf6>
 80052e8:	f108 0103 	add.w	r1, r8, #3
 80052ec:	1b49      	subs	r1, r1, r5
 80052ee:	f021 0103 	bic.w	r1, r1, #3
 80052f2:	3d03      	subs	r5, #3
 80052f4:	45a8      	cmp	r8, r5
 80052f6:	bf38      	it	cc
 80052f8:	2100      	movcc	r1, #0
 80052fa:	440b      	add	r3, r1
 80052fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005300:	b199      	cbz	r1, 800532a <__mdiff+0x11a>
 8005302:	6117      	str	r7, [r2, #16]
 8005304:	e79e      	b.n	8005244 <__mdiff+0x34>
 8005306:	46e6      	mov	lr, ip
 8005308:	f854 1b04 	ldr.w	r1, [r4], #4
 800530c:	fa1f fc81 	uxth.w	ip, r1
 8005310:	44f4      	add	ip, lr
 8005312:	0c08      	lsrs	r0, r1, #16
 8005314:	4471      	add	r1, lr
 8005316:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800531a:	b289      	uxth	r1, r1
 800531c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005320:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005324:	f846 1b04 	str.w	r1, [r6], #4
 8005328:	e7dc      	b.n	80052e4 <__mdiff+0xd4>
 800532a:	3f01      	subs	r7, #1
 800532c:	e7e6      	b.n	80052fc <__mdiff+0xec>
 800532e:	bf00      	nop
 8005330:	08007f02 	.word	0x08007f02
 8005334:	08007f13 	.word	0x08007f13

08005338 <__d2b>:
 8005338:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800533c:	2101      	movs	r1, #1
 800533e:	4690      	mov	r8, r2
 8005340:	4699      	mov	r9, r3
 8005342:	9e08      	ldr	r6, [sp, #32]
 8005344:	f7ff fcd6 	bl	8004cf4 <_Balloc>
 8005348:	4604      	mov	r4, r0
 800534a:	b930      	cbnz	r0, 800535a <__d2b+0x22>
 800534c:	4602      	mov	r2, r0
 800534e:	f240 310f 	movw	r1, #783	@ 0x30f
 8005352:	4b23      	ldr	r3, [pc, #140]	@ (80053e0 <__d2b+0xa8>)
 8005354:	4823      	ldr	r0, [pc, #140]	@ (80053e4 <__d2b+0xac>)
 8005356:	f000 fa71 	bl	800583c <__assert_func>
 800535a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800535e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005362:	b10d      	cbz	r5, 8005368 <__d2b+0x30>
 8005364:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005368:	9301      	str	r3, [sp, #4]
 800536a:	f1b8 0300 	subs.w	r3, r8, #0
 800536e:	d024      	beq.n	80053ba <__d2b+0x82>
 8005370:	4668      	mov	r0, sp
 8005372:	9300      	str	r3, [sp, #0]
 8005374:	f7ff fd85 	bl	8004e82 <__lo0bits>
 8005378:	e9dd 1200 	ldrd	r1, r2, [sp]
 800537c:	b1d8      	cbz	r0, 80053b6 <__d2b+0x7e>
 800537e:	f1c0 0320 	rsb	r3, r0, #32
 8005382:	fa02 f303 	lsl.w	r3, r2, r3
 8005386:	430b      	orrs	r3, r1
 8005388:	40c2      	lsrs	r2, r0
 800538a:	6163      	str	r3, [r4, #20]
 800538c:	9201      	str	r2, [sp, #4]
 800538e:	9b01      	ldr	r3, [sp, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	bf0c      	ite	eq
 8005394:	2201      	moveq	r2, #1
 8005396:	2202      	movne	r2, #2
 8005398:	61a3      	str	r3, [r4, #24]
 800539a:	6122      	str	r2, [r4, #16]
 800539c:	b1ad      	cbz	r5, 80053ca <__d2b+0x92>
 800539e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80053a2:	4405      	add	r5, r0
 80053a4:	6035      	str	r5, [r6, #0]
 80053a6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80053aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053ac:	6018      	str	r0, [r3, #0]
 80053ae:	4620      	mov	r0, r4
 80053b0:	b002      	add	sp, #8
 80053b2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80053b6:	6161      	str	r1, [r4, #20]
 80053b8:	e7e9      	b.n	800538e <__d2b+0x56>
 80053ba:	a801      	add	r0, sp, #4
 80053bc:	f7ff fd61 	bl	8004e82 <__lo0bits>
 80053c0:	9b01      	ldr	r3, [sp, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	6163      	str	r3, [r4, #20]
 80053c6:	3020      	adds	r0, #32
 80053c8:	e7e7      	b.n	800539a <__d2b+0x62>
 80053ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80053ce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80053d2:	6030      	str	r0, [r6, #0]
 80053d4:	6918      	ldr	r0, [r3, #16]
 80053d6:	f7ff fd35 	bl	8004e44 <__hi0bits>
 80053da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80053de:	e7e4      	b.n	80053aa <__d2b+0x72>
 80053e0:	08007f02 	.word	0x08007f02
 80053e4:	08007f13 	.word	0x08007f13

080053e8 <__ssputs_r>:
 80053e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053ec:	461f      	mov	r7, r3
 80053ee:	688e      	ldr	r6, [r1, #8]
 80053f0:	4682      	mov	sl, r0
 80053f2:	42be      	cmp	r6, r7
 80053f4:	460c      	mov	r4, r1
 80053f6:	4690      	mov	r8, r2
 80053f8:	680b      	ldr	r3, [r1, #0]
 80053fa:	d82d      	bhi.n	8005458 <__ssputs_r+0x70>
 80053fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005400:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005404:	d026      	beq.n	8005454 <__ssputs_r+0x6c>
 8005406:	6965      	ldr	r5, [r4, #20]
 8005408:	6909      	ldr	r1, [r1, #16]
 800540a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800540e:	eba3 0901 	sub.w	r9, r3, r1
 8005412:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005416:	1c7b      	adds	r3, r7, #1
 8005418:	444b      	add	r3, r9
 800541a:	106d      	asrs	r5, r5, #1
 800541c:	429d      	cmp	r5, r3
 800541e:	bf38      	it	cc
 8005420:	461d      	movcc	r5, r3
 8005422:	0553      	lsls	r3, r2, #21
 8005424:	d527      	bpl.n	8005476 <__ssputs_r+0x8e>
 8005426:	4629      	mov	r1, r5
 8005428:	f7ff fbd8 	bl	8004bdc <_malloc_r>
 800542c:	4606      	mov	r6, r0
 800542e:	b360      	cbz	r0, 800548a <__ssputs_r+0xa2>
 8005430:	464a      	mov	r2, r9
 8005432:	6921      	ldr	r1, [r4, #16]
 8005434:	f7fe fcf3 	bl	8003e1e <memcpy>
 8005438:	89a3      	ldrh	r3, [r4, #12]
 800543a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800543e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005442:	81a3      	strh	r3, [r4, #12]
 8005444:	6126      	str	r6, [r4, #16]
 8005446:	444e      	add	r6, r9
 8005448:	6026      	str	r6, [r4, #0]
 800544a:	463e      	mov	r6, r7
 800544c:	6165      	str	r5, [r4, #20]
 800544e:	eba5 0509 	sub.w	r5, r5, r9
 8005452:	60a5      	str	r5, [r4, #8]
 8005454:	42be      	cmp	r6, r7
 8005456:	d900      	bls.n	800545a <__ssputs_r+0x72>
 8005458:	463e      	mov	r6, r7
 800545a:	4632      	mov	r2, r6
 800545c:	4641      	mov	r1, r8
 800545e:	6820      	ldr	r0, [r4, #0]
 8005460:	f000 f9c2 	bl	80057e8 <memmove>
 8005464:	2000      	movs	r0, #0
 8005466:	68a3      	ldr	r3, [r4, #8]
 8005468:	1b9b      	subs	r3, r3, r6
 800546a:	60a3      	str	r3, [r4, #8]
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	4433      	add	r3, r6
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005476:	462a      	mov	r2, r5
 8005478:	f000 fa24 	bl	80058c4 <_realloc_r>
 800547c:	4606      	mov	r6, r0
 800547e:	2800      	cmp	r0, #0
 8005480:	d1e0      	bne.n	8005444 <__ssputs_r+0x5c>
 8005482:	4650      	mov	r0, sl
 8005484:	6921      	ldr	r1, [r4, #16]
 8005486:	f7ff fb37 	bl	8004af8 <_free_r>
 800548a:	230c      	movs	r3, #12
 800548c:	f8ca 3000 	str.w	r3, [sl]
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	f04f 30ff 	mov.w	r0, #4294967295
 8005496:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800549a:	81a3      	strh	r3, [r4, #12]
 800549c:	e7e9      	b.n	8005472 <__ssputs_r+0x8a>
	...

080054a0 <_svfiprintf_r>:
 80054a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a4:	4698      	mov	r8, r3
 80054a6:	898b      	ldrh	r3, [r1, #12]
 80054a8:	4607      	mov	r7, r0
 80054aa:	061b      	lsls	r3, r3, #24
 80054ac:	460d      	mov	r5, r1
 80054ae:	4614      	mov	r4, r2
 80054b0:	b09d      	sub	sp, #116	@ 0x74
 80054b2:	d510      	bpl.n	80054d6 <_svfiprintf_r+0x36>
 80054b4:	690b      	ldr	r3, [r1, #16]
 80054b6:	b973      	cbnz	r3, 80054d6 <_svfiprintf_r+0x36>
 80054b8:	2140      	movs	r1, #64	@ 0x40
 80054ba:	f7ff fb8f 	bl	8004bdc <_malloc_r>
 80054be:	6028      	str	r0, [r5, #0]
 80054c0:	6128      	str	r0, [r5, #16]
 80054c2:	b930      	cbnz	r0, 80054d2 <_svfiprintf_r+0x32>
 80054c4:	230c      	movs	r3, #12
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295
 80054cc:	b01d      	add	sp, #116	@ 0x74
 80054ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054d2:	2340      	movs	r3, #64	@ 0x40
 80054d4:	616b      	str	r3, [r5, #20]
 80054d6:	2300      	movs	r3, #0
 80054d8:	9309      	str	r3, [sp, #36]	@ 0x24
 80054da:	2320      	movs	r3, #32
 80054dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054e0:	2330      	movs	r3, #48	@ 0x30
 80054e2:	f04f 0901 	mov.w	r9, #1
 80054e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80054ea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005684 <_svfiprintf_r+0x1e4>
 80054ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80054f2:	4623      	mov	r3, r4
 80054f4:	469a      	mov	sl, r3
 80054f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054fa:	b10a      	cbz	r2, 8005500 <_svfiprintf_r+0x60>
 80054fc:	2a25      	cmp	r2, #37	@ 0x25
 80054fe:	d1f9      	bne.n	80054f4 <_svfiprintf_r+0x54>
 8005500:	ebba 0b04 	subs.w	fp, sl, r4
 8005504:	d00b      	beq.n	800551e <_svfiprintf_r+0x7e>
 8005506:	465b      	mov	r3, fp
 8005508:	4622      	mov	r2, r4
 800550a:	4629      	mov	r1, r5
 800550c:	4638      	mov	r0, r7
 800550e:	f7ff ff6b 	bl	80053e8 <__ssputs_r>
 8005512:	3001      	adds	r0, #1
 8005514:	f000 80a7 	beq.w	8005666 <_svfiprintf_r+0x1c6>
 8005518:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800551a:	445a      	add	r2, fp
 800551c:	9209      	str	r2, [sp, #36]	@ 0x24
 800551e:	f89a 3000 	ldrb.w	r3, [sl]
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 809f 	beq.w	8005666 <_svfiprintf_r+0x1c6>
 8005528:	2300      	movs	r3, #0
 800552a:	f04f 32ff 	mov.w	r2, #4294967295
 800552e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005532:	f10a 0a01 	add.w	sl, sl, #1
 8005536:	9304      	str	r3, [sp, #16]
 8005538:	9307      	str	r3, [sp, #28]
 800553a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800553e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005540:	4654      	mov	r4, sl
 8005542:	2205      	movs	r2, #5
 8005544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005548:	484e      	ldr	r0, [pc, #312]	@ (8005684 <_svfiprintf_r+0x1e4>)
 800554a:	f7fe fc5a 	bl	8003e02 <memchr>
 800554e:	9a04      	ldr	r2, [sp, #16]
 8005550:	b9d8      	cbnz	r0, 800558a <_svfiprintf_r+0xea>
 8005552:	06d0      	lsls	r0, r2, #27
 8005554:	bf44      	itt	mi
 8005556:	2320      	movmi	r3, #32
 8005558:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800555c:	0711      	lsls	r1, r2, #28
 800555e:	bf44      	itt	mi
 8005560:	232b      	movmi	r3, #43	@ 0x2b
 8005562:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005566:	f89a 3000 	ldrb.w	r3, [sl]
 800556a:	2b2a      	cmp	r3, #42	@ 0x2a
 800556c:	d015      	beq.n	800559a <_svfiprintf_r+0xfa>
 800556e:	4654      	mov	r4, sl
 8005570:	2000      	movs	r0, #0
 8005572:	f04f 0c0a 	mov.w	ip, #10
 8005576:	9a07      	ldr	r2, [sp, #28]
 8005578:	4621      	mov	r1, r4
 800557a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800557e:	3b30      	subs	r3, #48	@ 0x30
 8005580:	2b09      	cmp	r3, #9
 8005582:	d94b      	bls.n	800561c <_svfiprintf_r+0x17c>
 8005584:	b1b0      	cbz	r0, 80055b4 <_svfiprintf_r+0x114>
 8005586:	9207      	str	r2, [sp, #28]
 8005588:	e014      	b.n	80055b4 <_svfiprintf_r+0x114>
 800558a:	eba0 0308 	sub.w	r3, r0, r8
 800558e:	fa09 f303 	lsl.w	r3, r9, r3
 8005592:	4313      	orrs	r3, r2
 8005594:	46a2      	mov	sl, r4
 8005596:	9304      	str	r3, [sp, #16]
 8005598:	e7d2      	b.n	8005540 <_svfiprintf_r+0xa0>
 800559a:	9b03      	ldr	r3, [sp, #12]
 800559c:	1d19      	adds	r1, r3, #4
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	9103      	str	r1, [sp, #12]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bfbb      	ittet	lt
 80055a6:	425b      	neglt	r3, r3
 80055a8:	f042 0202 	orrlt.w	r2, r2, #2
 80055ac:	9307      	strge	r3, [sp, #28]
 80055ae:	9307      	strlt	r3, [sp, #28]
 80055b0:	bfb8      	it	lt
 80055b2:	9204      	strlt	r2, [sp, #16]
 80055b4:	7823      	ldrb	r3, [r4, #0]
 80055b6:	2b2e      	cmp	r3, #46	@ 0x2e
 80055b8:	d10a      	bne.n	80055d0 <_svfiprintf_r+0x130>
 80055ba:	7863      	ldrb	r3, [r4, #1]
 80055bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80055be:	d132      	bne.n	8005626 <_svfiprintf_r+0x186>
 80055c0:	9b03      	ldr	r3, [sp, #12]
 80055c2:	3402      	adds	r4, #2
 80055c4:	1d1a      	adds	r2, r3, #4
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	9203      	str	r2, [sp, #12]
 80055ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055ce:	9305      	str	r3, [sp, #20]
 80055d0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005688 <_svfiprintf_r+0x1e8>
 80055d4:	2203      	movs	r2, #3
 80055d6:	4650      	mov	r0, sl
 80055d8:	7821      	ldrb	r1, [r4, #0]
 80055da:	f7fe fc12 	bl	8003e02 <memchr>
 80055de:	b138      	cbz	r0, 80055f0 <_svfiprintf_r+0x150>
 80055e0:	2240      	movs	r2, #64	@ 0x40
 80055e2:	9b04      	ldr	r3, [sp, #16]
 80055e4:	eba0 000a 	sub.w	r0, r0, sl
 80055e8:	4082      	lsls	r2, r0
 80055ea:	4313      	orrs	r3, r2
 80055ec:	3401      	adds	r4, #1
 80055ee:	9304      	str	r3, [sp, #16]
 80055f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f4:	2206      	movs	r2, #6
 80055f6:	4825      	ldr	r0, [pc, #148]	@ (800568c <_svfiprintf_r+0x1ec>)
 80055f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80055fc:	f7fe fc01 	bl	8003e02 <memchr>
 8005600:	2800      	cmp	r0, #0
 8005602:	d036      	beq.n	8005672 <_svfiprintf_r+0x1d2>
 8005604:	4b22      	ldr	r3, [pc, #136]	@ (8005690 <_svfiprintf_r+0x1f0>)
 8005606:	bb1b      	cbnz	r3, 8005650 <_svfiprintf_r+0x1b0>
 8005608:	9b03      	ldr	r3, [sp, #12]
 800560a:	3307      	adds	r3, #7
 800560c:	f023 0307 	bic.w	r3, r3, #7
 8005610:	3308      	adds	r3, #8
 8005612:	9303      	str	r3, [sp, #12]
 8005614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005616:	4433      	add	r3, r6
 8005618:	9309      	str	r3, [sp, #36]	@ 0x24
 800561a:	e76a      	b.n	80054f2 <_svfiprintf_r+0x52>
 800561c:	460c      	mov	r4, r1
 800561e:	2001      	movs	r0, #1
 8005620:	fb0c 3202 	mla	r2, ip, r2, r3
 8005624:	e7a8      	b.n	8005578 <_svfiprintf_r+0xd8>
 8005626:	2300      	movs	r3, #0
 8005628:	f04f 0c0a 	mov.w	ip, #10
 800562c:	4619      	mov	r1, r3
 800562e:	3401      	adds	r4, #1
 8005630:	9305      	str	r3, [sp, #20]
 8005632:	4620      	mov	r0, r4
 8005634:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005638:	3a30      	subs	r2, #48	@ 0x30
 800563a:	2a09      	cmp	r2, #9
 800563c:	d903      	bls.n	8005646 <_svfiprintf_r+0x1a6>
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0c6      	beq.n	80055d0 <_svfiprintf_r+0x130>
 8005642:	9105      	str	r1, [sp, #20]
 8005644:	e7c4      	b.n	80055d0 <_svfiprintf_r+0x130>
 8005646:	4604      	mov	r4, r0
 8005648:	2301      	movs	r3, #1
 800564a:	fb0c 2101 	mla	r1, ip, r1, r2
 800564e:	e7f0      	b.n	8005632 <_svfiprintf_r+0x192>
 8005650:	ab03      	add	r3, sp, #12
 8005652:	9300      	str	r3, [sp, #0]
 8005654:	462a      	mov	r2, r5
 8005656:	4638      	mov	r0, r7
 8005658:	4b0e      	ldr	r3, [pc, #56]	@ (8005694 <_svfiprintf_r+0x1f4>)
 800565a:	a904      	add	r1, sp, #16
 800565c:	f7fd fe6e 	bl	800333c <_printf_float>
 8005660:	1c42      	adds	r2, r0, #1
 8005662:	4606      	mov	r6, r0
 8005664:	d1d6      	bne.n	8005614 <_svfiprintf_r+0x174>
 8005666:	89ab      	ldrh	r3, [r5, #12]
 8005668:	065b      	lsls	r3, r3, #25
 800566a:	f53f af2d 	bmi.w	80054c8 <_svfiprintf_r+0x28>
 800566e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005670:	e72c      	b.n	80054cc <_svfiprintf_r+0x2c>
 8005672:	ab03      	add	r3, sp, #12
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	462a      	mov	r2, r5
 8005678:	4638      	mov	r0, r7
 800567a:	4b06      	ldr	r3, [pc, #24]	@ (8005694 <_svfiprintf_r+0x1f4>)
 800567c:	a904      	add	r1, sp, #16
 800567e:	f7fe f8fb 	bl	8003878 <_printf_i>
 8005682:	e7ed      	b.n	8005660 <_svfiprintf_r+0x1c0>
 8005684:	08007f6c 	.word	0x08007f6c
 8005688:	08007f72 	.word	0x08007f72
 800568c:	08007f76 	.word	0x08007f76
 8005690:	0800333d 	.word	0x0800333d
 8005694:	080053e9 	.word	0x080053e9

08005698 <__sflush_r>:
 8005698:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800569c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569e:	0716      	lsls	r6, r2, #28
 80056a0:	4605      	mov	r5, r0
 80056a2:	460c      	mov	r4, r1
 80056a4:	d454      	bmi.n	8005750 <__sflush_r+0xb8>
 80056a6:	684b      	ldr	r3, [r1, #4]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	dc02      	bgt.n	80056b2 <__sflush_r+0x1a>
 80056ac:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	dd48      	ble.n	8005744 <__sflush_r+0xac>
 80056b2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056b4:	2e00      	cmp	r6, #0
 80056b6:	d045      	beq.n	8005744 <__sflush_r+0xac>
 80056b8:	2300      	movs	r3, #0
 80056ba:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056be:	682f      	ldr	r7, [r5, #0]
 80056c0:	6a21      	ldr	r1, [r4, #32]
 80056c2:	602b      	str	r3, [r5, #0]
 80056c4:	d030      	beq.n	8005728 <__sflush_r+0x90>
 80056c6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056c8:	89a3      	ldrh	r3, [r4, #12]
 80056ca:	0759      	lsls	r1, r3, #29
 80056cc:	d505      	bpl.n	80056da <__sflush_r+0x42>
 80056ce:	6863      	ldr	r3, [r4, #4]
 80056d0:	1ad2      	subs	r2, r2, r3
 80056d2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056d4:	b10b      	cbz	r3, 80056da <__sflush_r+0x42>
 80056d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056d8:	1ad2      	subs	r2, r2, r3
 80056da:	2300      	movs	r3, #0
 80056dc:	4628      	mov	r0, r5
 80056de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056e0:	6a21      	ldr	r1, [r4, #32]
 80056e2:	47b0      	blx	r6
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	89a3      	ldrh	r3, [r4, #12]
 80056e8:	d106      	bne.n	80056f8 <__sflush_r+0x60>
 80056ea:	6829      	ldr	r1, [r5, #0]
 80056ec:	291d      	cmp	r1, #29
 80056ee:	d82b      	bhi.n	8005748 <__sflush_r+0xb0>
 80056f0:	4a28      	ldr	r2, [pc, #160]	@ (8005794 <__sflush_r+0xfc>)
 80056f2:	40ca      	lsrs	r2, r1
 80056f4:	07d6      	lsls	r6, r2, #31
 80056f6:	d527      	bpl.n	8005748 <__sflush_r+0xb0>
 80056f8:	2200      	movs	r2, #0
 80056fa:	6062      	str	r2, [r4, #4]
 80056fc:	6922      	ldr	r2, [r4, #16]
 80056fe:	04d9      	lsls	r1, r3, #19
 8005700:	6022      	str	r2, [r4, #0]
 8005702:	d504      	bpl.n	800570e <__sflush_r+0x76>
 8005704:	1c42      	adds	r2, r0, #1
 8005706:	d101      	bne.n	800570c <__sflush_r+0x74>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	b903      	cbnz	r3, 800570e <__sflush_r+0x76>
 800570c:	6560      	str	r0, [r4, #84]	@ 0x54
 800570e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005710:	602f      	str	r7, [r5, #0]
 8005712:	b1b9      	cbz	r1, 8005744 <__sflush_r+0xac>
 8005714:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005718:	4299      	cmp	r1, r3
 800571a:	d002      	beq.n	8005722 <__sflush_r+0x8a>
 800571c:	4628      	mov	r0, r5
 800571e:	f7ff f9eb 	bl	8004af8 <_free_r>
 8005722:	2300      	movs	r3, #0
 8005724:	6363      	str	r3, [r4, #52]	@ 0x34
 8005726:	e00d      	b.n	8005744 <__sflush_r+0xac>
 8005728:	2301      	movs	r3, #1
 800572a:	4628      	mov	r0, r5
 800572c:	47b0      	blx	r6
 800572e:	4602      	mov	r2, r0
 8005730:	1c50      	adds	r0, r2, #1
 8005732:	d1c9      	bne.n	80056c8 <__sflush_r+0x30>
 8005734:	682b      	ldr	r3, [r5, #0]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d0c6      	beq.n	80056c8 <__sflush_r+0x30>
 800573a:	2b1d      	cmp	r3, #29
 800573c:	d001      	beq.n	8005742 <__sflush_r+0xaa>
 800573e:	2b16      	cmp	r3, #22
 8005740:	d11d      	bne.n	800577e <__sflush_r+0xe6>
 8005742:	602f      	str	r7, [r5, #0]
 8005744:	2000      	movs	r0, #0
 8005746:	e021      	b.n	800578c <__sflush_r+0xf4>
 8005748:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800574c:	b21b      	sxth	r3, r3
 800574e:	e01a      	b.n	8005786 <__sflush_r+0xee>
 8005750:	690f      	ldr	r7, [r1, #16]
 8005752:	2f00      	cmp	r7, #0
 8005754:	d0f6      	beq.n	8005744 <__sflush_r+0xac>
 8005756:	0793      	lsls	r3, r2, #30
 8005758:	bf18      	it	ne
 800575a:	2300      	movne	r3, #0
 800575c:	680e      	ldr	r6, [r1, #0]
 800575e:	bf08      	it	eq
 8005760:	694b      	ldreq	r3, [r1, #20]
 8005762:	1bf6      	subs	r6, r6, r7
 8005764:	600f      	str	r7, [r1, #0]
 8005766:	608b      	str	r3, [r1, #8]
 8005768:	2e00      	cmp	r6, #0
 800576a:	ddeb      	ble.n	8005744 <__sflush_r+0xac>
 800576c:	4633      	mov	r3, r6
 800576e:	463a      	mov	r2, r7
 8005770:	4628      	mov	r0, r5
 8005772:	6a21      	ldr	r1, [r4, #32]
 8005774:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005778:	47e0      	blx	ip
 800577a:	2800      	cmp	r0, #0
 800577c:	dc07      	bgt.n	800578e <__sflush_r+0xf6>
 800577e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005786:	f04f 30ff 	mov.w	r0, #4294967295
 800578a:	81a3      	strh	r3, [r4, #12]
 800578c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800578e:	4407      	add	r7, r0
 8005790:	1a36      	subs	r6, r6, r0
 8005792:	e7e9      	b.n	8005768 <__sflush_r+0xd0>
 8005794:	20400001 	.word	0x20400001

08005798 <_fflush_r>:
 8005798:	b538      	push	{r3, r4, r5, lr}
 800579a:	690b      	ldr	r3, [r1, #16]
 800579c:	4605      	mov	r5, r0
 800579e:	460c      	mov	r4, r1
 80057a0:	b913      	cbnz	r3, 80057a8 <_fflush_r+0x10>
 80057a2:	2500      	movs	r5, #0
 80057a4:	4628      	mov	r0, r5
 80057a6:	bd38      	pop	{r3, r4, r5, pc}
 80057a8:	b118      	cbz	r0, 80057b2 <_fflush_r+0x1a>
 80057aa:	6a03      	ldr	r3, [r0, #32]
 80057ac:	b90b      	cbnz	r3, 80057b2 <_fflush_r+0x1a>
 80057ae:	f7fe fa0d 	bl	8003bcc <__sinit>
 80057b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d0f3      	beq.n	80057a2 <_fflush_r+0xa>
 80057ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057bc:	07d0      	lsls	r0, r2, #31
 80057be:	d404      	bmi.n	80057ca <_fflush_r+0x32>
 80057c0:	0599      	lsls	r1, r3, #22
 80057c2:	d402      	bmi.n	80057ca <_fflush_r+0x32>
 80057c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057c6:	f7fe fb1a 	bl	8003dfe <__retarget_lock_acquire_recursive>
 80057ca:	4628      	mov	r0, r5
 80057cc:	4621      	mov	r1, r4
 80057ce:	f7ff ff63 	bl	8005698 <__sflush_r>
 80057d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057d4:	4605      	mov	r5, r0
 80057d6:	07da      	lsls	r2, r3, #31
 80057d8:	d4e4      	bmi.n	80057a4 <_fflush_r+0xc>
 80057da:	89a3      	ldrh	r3, [r4, #12]
 80057dc:	059b      	lsls	r3, r3, #22
 80057de:	d4e1      	bmi.n	80057a4 <_fflush_r+0xc>
 80057e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057e2:	f7fe fb0d 	bl	8003e00 <__retarget_lock_release_recursive>
 80057e6:	e7dd      	b.n	80057a4 <_fflush_r+0xc>

080057e8 <memmove>:
 80057e8:	4288      	cmp	r0, r1
 80057ea:	b510      	push	{r4, lr}
 80057ec:	eb01 0402 	add.w	r4, r1, r2
 80057f0:	d902      	bls.n	80057f8 <memmove+0x10>
 80057f2:	4284      	cmp	r4, r0
 80057f4:	4623      	mov	r3, r4
 80057f6:	d807      	bhi.n	8005808 <memmove+0x20>
 80057f8:	1e43      	subs	r3, r0, #1
 80057fa:	42a1      	cmp	r1, r4
 80057fc:	d008      	beq.n	8005810 <memmove+0x28>
 80057fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005806:	e7f8      	b.n	80057fa <memmove+0x12>
 8005808:	4601      	mov	r1, r0
 800580a:	4402      	add	r2, r0
 800580c:	428a      	cmp	r2, r1
 800580e:	d100      	bne.n	8005812 <memmove+0x2a>
 8005810:	bd10      	pop	{r4, pc}
 8005812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800581a:	e7f7      	b.n	800580c <memmove+0x24>

0800581c <_sbrk_r>:
 800581c:	b538      	push	{r3, r4, r5, lr}
 800581e:	2300      	movs	r3, #0
 8005820:	4d05      	ldr	r5, [pc, #20]	@ (8005838 <_sbrk_r+0x1c>)
 8005822:	4604      	mov	r4, r0
 8005824:	4608      	mov	r0, r1
 8005826:	602b      	str	r3, [r5, #0]
 8005828:	f7fb fe78 	bl	800151c <_sbrk>
 800582c:	1c43      	adds	r3, r0, #1
 800582e:	d102      	bne.n	8005836 <_sbrk_r+0x1a>
 8005830:	682b      	ldr	r3, [r5, #0]
 8005832:	b103      	cbz	r3, 8005836 <_sbrk_r+0x1a>
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	bd38      	pop	{r3, r4, r5, pc}
 8005838:	200007a8 	.word	0x200007a8

0800583c <__assert_func>:
 800583c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800583e:	4614      	mov	r4, r2
 8005840:	461a      	mov	r2, r3
 8005842:	4b09      	ldr	r3, [pc, #36]	@ (8005868 <__assert_func+0x2c>)
 8005844:	4605      	mov	r5, r0
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	68d8      	ldr	r0, [r3, #12]
 800584a:	b14c      	cbz	r4, 8005860 <__assert_func+0x24>
 800584c:	4b07      	ldr	r3, [pc, #28]	@ (800586c <__assert_func+0x30>)
 800584e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005852:	9100      	str	r1, [sp, #0]
 8005854:	462b      	mov	r3, r5
 8005856:	4906      	ldr	r1, [pc, #24]	@ (8005870 <__assert_func+0x34>)
 8005858:	f000 f870 	bl	800593c <fiprintf>
 800585c:	f000 f880 	bl	8005960 <abort>
 8005860:	4b04      	ldr	r3, [pc, #16]	@ (8005874 <__assert_func+0x38>)
 8005862:	461c      	mov	r4, r3
 8005864:	e7f3      	b.n	800584e <__assert_func+0x12>
 8005866:	bf00      	nop
 8005868:	20000018 	.word	0x20000018
 800586c:	08007f87 	.word	0x08007f87
 8005870:	08007f94 	.word	0x08007f94
 8005874:	08007fc2 	.word	0x08007fc2

08005878 <_calloc_r>:
 8005878:	b570      	push	{r4, r5, r6, lr}
 800587a:	fba1 5402 	umull	r5, r4, r1, r2
 800587e:	b934      	cbnz	r4, 800588e <_calloc_r+0x16>
 8005880:	4629      	mov	r1, r5
 8005882:	f7ff f9ab 	bl	8004bdc <_malloc_r>
 8005886:	4606      	mov	r6, r0
 8005888:	b928      	cbnz	r0, 8005896 <_calloc_r+0x1e>
 800588a:	4630      	mov	r0, r6
 800588c:	bd70      	pop	{r4, r5, r6, pc}
 800588e:	220c      	movs	r2, #12
 8005890:	2600      	movs	r6, #0
 8005892:	6002      	str	r2, [r0, #0]
 8005894:	e7f9      	b.n	800588a <_calloc_r+0x12>
 8005896:	462a      	mov	r2, r5
 8005898:	4621      	mov	r1, r4
 800589a:	f7fe fa32 	bl	8003d02 <memset>
 800589e:	e7f4      	b.n	800588a <_calloc_r+0x12>

080058a0 <__ascii_mbtowc>:
 80058a0:	b082      	sub	sp, #8
 80058a2:	b901      	cbnz	r1, 80058a6 <__ascii_mbtowc+0x6>
 80058a4:	a901      	add	r1, sp, #4
 80058a6:	b142      	cbz	r2, 80058ba <__ascii_mbtowc+0x1a>
 80058a8:	b14b      	cbz	r3, 80058be <__ascii_mbtowc+0x1e>
 80058aa:	7813      	ldrb	r3, [r2, #0]
 80058ac:	600b      	str	r3, [r1, #0]
 80058ae:	7812      	ldrb	r2, [r2, #0]
 80058b0:	1e10      	subs	r0, r2, #0
 80058b2:	bf18      	it	ne
 80058b4:	2001      	movne	r0, #1
 80058b6:	b002      	add	sp, #8
 80058b8:	4770      	bx	lr
 80058ba:	4610      	mov	r0, r2
 80058bc:	e7fb      	b.n	80058b6 <__ascii_mbtowc+0x16>
 80058be:	f06f 0001 	mvn.w	r0, #1
 80058c2:	e7f8      	b.n	80058b6 <__ascii_mbtowc+0x16>

080058c4 <_realloc_r>:
 80058c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c8:	4607      	mov	r7, r0
 80058ca:	4614      	mov	r4, r2
 80058cc:	460d      	mov	r5, r1
 80058ce:	b921      	cbnz	r1, 80058da <_realloc_r+0x16>
 80058d0:	4611      	mov	r1, r2
 80058d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058d6:	f7ff b981 	b.w	8004bdc <_malloc_r>
 80058da:	b92a      	cbnz	r2, 80058e8 <_realloc_r+0x24>
 80058dc:	f7ff f90c 	bl	8004af8 <_free_r>
 80058e0:	4625      	mov	r5, r4
 80058e2:	4628      	mov	r0, r5
 80058e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058e8:	f000 f841 	bl	800596e <_malloc_usable_size_r>
 80058ec:	4284      	cmp	r4, r0
 80058ee:	4606      	mov	r6, r0
 80058f0:	d802      	bhi.n	80058f8 <_realloc_r+0x34>
 80058f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058f6:	d8f4      	bhi.n	80058e2 <_realloc_r+0x1e>
 80058f8:	4621      	mov	r1, r4
 80058fa:	4638      	mov	r0, r7
 80058fc:	f7ff f96e 	bl	8004bdc <_malloc_r>
 8005900:	4680      	mov	r8, r0
 8005902:	b908      	cbnz	r0, 8005908 <_realloc_r+0x44>
 8005904:	4645      	mov	r5, r8
 8005906:	e7ec      	b.n	80058e2 <_realloc_r+0x1e>
 8005908:	42b4      	cmp	r4, r6
 800590a:	4622      	mov	r2, r4
 800590c:	4629      	mov	r1, r5
 800590e:	bf28      	it	cs
 8005910:	4632      	movcs	r2, r6
 8005912:	f7fe fa84 	bl	8003e1e <memcpy>
 8005916:	4629      	mov	r1, r5
 8005918:	4638      	mov	r0, r7
 800591a:	f7ff f8ed 	bl	8004af8 <_free_r>
 800591e:	e7f1      	b.n	8005904 <_realloc_r+0x40>

08005920 <__ascii_wctomb>:
 8005920:	4603      	mov	r3, r0
 8005922:	4608      	mov	r0, r1
 8005924:	b141      	cbz	r1, 8005938 <__ascii_wctomb+0x18>
 8005926:	2aff      	cmp	r2, #255	@ 0xff
 8005928:	d904      	bls.n	8005934 <__ascii_wctomb+0x14>
 800592a:	228a      	movs	r2, #138	@ 0x8a
 800592c:	f04f 30ff 	mov.w	r0, #4294967295
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	4770      	bx	lr
 8005934:	2001      	movs	r0, #1
 8005936:	700a      	strb	r2, [r1, #0]
 8005938:	4770      	bx	lr
	...

0800593c <fiprintf>:
 800593c:	b40e      	push	{r1, r2, r3}
 800593e:	b503      	push	{r0, r1, lr}
 8005940:	4601      	mov	r1, r0
 8005942:	ab03      	add	r3, sp, #12
 8005944:	4805      	ldr	r0, [pc, #20]	@ (800595c <fiprintf+0x20>)
 8005946:	f853 2b04 	ldr.w	r2, [r3], #4
 800594a:	6800      	ldr	r0, [r0, #0]
 800594c:	9301      	str	r3, [sp, #4]
 800594e:	f000 f83d 	bl	80059cc <_vfiprintf_r>
 8005952:	b002      	add	sp, #8
 8005954:	f85d eb04 	ldr.w	lr, [sp], #4
 8005958:	b003      	add	sp, #12
 800595a:	4770      	bx	lr
 800595c:	20000018 	.word	0x20000018

08005960 <abort>:
 8005960:	2006      	movs	r0, #6
 8005962:	b508      	push	{r3, lr}
 8005964:	f000 fa06 	bl	8005d74 <raise>
 8005968:	2001      	movs	r0, #1
 800596a:	f7fb fd62 	bl	8001432 <_exit>

0800596e <_malloc_usable_size_r>:
 800596e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005972:	1f18      	subs	r0, r3, #4
 8005974:	2b00      	cmp	r3, #0
 8005976:	bfbc      	itt	lt
 8005978:	580b      	ldrlt	r3, [r1, r0]
 800597a:	18c0      	addlt	r0, r0, r3
 800597c:	4770      	bx	lr

0800597e <__sfputc_r>:
 800597e:	6893      	ldr	r3, [r2, #8]
 8005980:	b410      	push	{r4}
 8005982:	3b01      	subs	r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	6093      	str	r3, [r2, #8]
 8005988:	da07      	bge.n	800599a <__sfputc_r+0x1c>
 800598a:	6994      	ldr	r4, [r2, #24]
 800598c:	42a3      	cmp	r3, r4
 800598e:	db01      	blt.n	8005994 <__sfputc_r+0x16>
 8005990:	290a      	cmp	r1, #10
 8005992:	d102      	bne.n	800599a <__sfputc_r+0x1c>
 8005994:	bc10      	pop	{r4}
 8005996:	f000 b931 	b.w	8005bfc <__swbuf_r>
 800599a:	6813      	ldr	r3, [r2, #0]
 800599c:	1c58      	adds	r0, r3, #1
 800599e:	6010      	str	r0, [r2, #0]
 80059a0:	7019      	strb	r1, [r3, #0]
 80059a2:	4608      	mov	r0, r1
 80059a4:	bc10      	pop	{r4}
 80059a6:	4770      	bx	lr

080059a8 <__sfputs_r>:
 80059a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059aa:	4606      	mov	r6, r0
 80059ac:	460f      	mov	r7, r1
 80059ae:	4614      	mov	r4, r2
 80059b0:	18d5      	adds	r5, r2, r3
 80059b2:	42ac      	cmp	r4, r5
 80059b4:	d101      	bne.n	80059ba <__sfputs_r+0x12>
 80059b6:	2000      	movs	r0, #0
 80059b8:	e007      	b.n	80059ca <__sfputs_r+0x22>
 80059ba:	463a      	mov	r2, r7
 80059bc:	4630      	mov	r0, r6
 80059be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059c2:	f7ff ffdc 	bl	800597e <__sfputc_r>
 80059c6:	1c43      	adds	r3, r0, #1
 80059c8:	d1f3      	bne.n	80059b2 <__sfputs_r+0xa>
 80059ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080059cc <_vfiprintf_r>:
 80059cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d0:	460d      	mov	r5, r1
 80059d2:	4614      	mov	r4, r2
 80059d4:	4698      	mov	r8, r3
 80059d6:	4606      	mov	r6, r0
 80059d8:	b09d      	sub	sp, #116	@ 0x74
 80059da:	b118      	cbz	r0, 80059e4 <_vfiprintf_r+0x18>
 80059dc:	6a03      	ldr	r3, [r0, #32]
 80059de:	b90b      	cbnz	r3, 80059e4 <_vfiprintf_r+0x18>
 80059e0:	f7fe f8f4 	bl	8003bcc <__sinit>
 80059e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059e6:	07d9      	lsls	r1, r3, #31
 80059e8:	d405      	bmi.n	80059f6 <_vfiprintf_r+0x2a>
 80059ea:	89ab      	ldrh	r3, [r5, #12]
 80059ec:	059a      	lsls	r2, r3, #22
 80059ee:	d402      	bmi.n	80059f6 <_vfiprintf_r+0x2a>
 80059f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059f2:	f7fe fa04 	bl	8003dfe <__retarget_lock_acquire_recursive>
 80059f6:	89ab      	ldrh	r3, [r5, #12]
 80059f8:	071b      	lsls	r3, r3, #28
 80059fa:	d501      	bpl.n	8005a00 <_vfiprintf_r+0x34>
 80059fc:	692b      	ldr	r3, [r5, #16]
 80059fe:	b99b      	cbnz	r3, 8005a28 <_vfiprintf_r+0x5c>
 8005a00:	4629      	mov	r1, r5
 8005a02:	4630      	mov	r0, r6
 8005a04:	f000 f938 	bl	8005c78 <__swsetup_r>
 8005a08:	b170      	cbz	r0, 8005a28 <_vfiprintf_r+0x5c>
 8005a0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a0c:	07dc      	lsls	r4, r3, #31
 8005a0e:	d504      	bpl.n	8005a1a <_vfiprintf_r+0x4e>
 8005a10:	f04f 30ff 	mov.w	r0, #4294967295
 8005a14:	b01d      	add	sp, #116	@ 0x74
 8005a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a1a:	89ab      	ldrh	r3, [r5, #12]
 8005a1c:	0598      	lsls	r0, r3, #22
 8005a1e:	d4f7      	bmi.n	8005a10 <_vfiprintf_r+0x44>
 8005a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a22:	f7fe f9ed 	bl	8003e00 <__retarget_lock_release_recursive>
 8005a26:	e7f3      	b.n	8005a10 <_vfiprintf_r+0x44>
 8005a28:	2300      	movs	r3, #0
 8005a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a2c:	2320      	movs	r3, #32
 8005a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a32:	2330      	movs	r3, #48	@ 0x30
 8005a34:	f04f 0901 	mov.w	r9, #1
 8005a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005be8 <_vfiprintf_r+0x21c>
 8005a40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005a44:	4623      	mov	r3, r4
 8005a46:	469a      	mov	sl, r3
 8005a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a4c:	b10a      	cbz	r2, 8005a52 <_vfiprintf_r+0x86>
 8005a4e:	2a25      	cmp	r2, #37	@ 0x25
 8005a50:	d1f9      	bne.n	8005a46 <_vfiprintf_r+0x7a>
 8005a52:	ebba 0b04 	subs.w	fp, sl, r4
 8005a56:	d00b      	beq.n	8005a70 <_vfiprintf_r+0xa4>
 8005a58:	465b      	mov	r3, fp
 8005a5a:	4622      	mov	r2, r4
 8005a5c:	4629      	mov	r1, r5
 8005a5e:	4630      	mov	r0, r6
 8005a60:	f7ff ffa2 	bl	80059a8 <__sfputs_r>
 8005a64:	3001      	adds	r0, #1
 8005a66:	f000 80a7 	beq.w	8005bb8 <_vfiprintf_r+0x1ec>
 8005a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a6c:	445a      	add	r2, fp
 8005a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a70:	f89a 3000 	ldrb.w	r3, [sl]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 809f 	beq.w	8005bb8 <_vfiprintf_r+0x1ec>
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a84:	f10a 0a01 	add.w	sl, sl, #1
 8005a88:	9304      	str	r3, [sp, #16]
 8005a8a:	9307      	str	r3, [sp, #28]
 8005a8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a90:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a92:	4654      	mov	r4, sl
 8005a94:	2205      	movs	r2, #5
 8005a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a9a:	4853      	ldr	r0, [pc, #332]	@ (8005be8 <_vfiprintf_r+0x21c>)
 8005a9c:	f7fe f9b1 	bl	8003e02 <memchr>
 8005aa0:	9a04      	ldr	r2, [sp, #16]
 8005aa2:	b9d8      	cbnz	r0, 8005adc <_vfiprintf_r+0x110>
 8005aa4:	06d1      	lsls	r1, r2, #27
 8005aa6:	bf44      	itt	mi
 8005aa8:	2320      	movmi	r3, #32
 8005aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005aae:	0713      	lsls	r3, r2, #28
 8005ab0:	bf44      	itt	mi
 8005ab2:	232b      	movmi	r3, #43	@ 0x2b
 8005ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8005abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005abe:	d015      	beq.n	8005aec <_vfiprintf_r+0x120>
 8005ac0:	4654      	mov	r4, sl
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	f04f 0c0a 	mov.w	ip, #10
 8005ac8:	9a07      	ldr	r2, [sp, #28]
 8005aca:	4621      	mov	r1, r4
 8005acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ad0:	3b30      	subs	r3, #48	@ 0x30
 8005ad2:	2b09      	cmp	r3, #9
 8005ad4:	d94b      	bls.n	8005b6e <_vfiprintf_r+0x1a2>
 8005ad6:	b1b0      	cbz	r0, 8005b06 <_vfiprintf_r+0x13a>
 8005ad8:	9207      	str	r2, [sp, #28]
 8005ada:	e014      	b.n	8005b06 <_vfiprintf_r+0x13a>
 8005adc:	eba0 0308 	sub.w	r3, r0, r8
 8005ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	46a2      	mov	sl, r4
 8005ae8:	9304      	str	r3, [sp, #16]
 8005aea:	e7d2      	b.n	8005a92 <_vfiprintf_r+0xc6>
 8005aec:	9b03      	ldr	r3, [sp, #12]
 8005aee:	1d19      	adds	r1, r3, #4
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	9103      	str	r1, [sp, #12]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	bfbb      	ittet	lt
 8005af8:	425b      	neglt	r3, r3
 8005afa:	f042 0202 	orrlt.w	r2, r2, #2
 8005afe:	9307      	strge	r3, [sp, #28]
 8005b00:	9307      	strlt	r3, [sp, #28]
 8005b02:	bfb8      	it	lt
 8005b04:	9204      	strlt	r2, [sp, #16]
 8005b06:	7823      	ldrb	r3, [r4, #0]
 8005b08:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b0a:	d10a      	bne.n	8005b22 <_vfiprintf_r+0x156>
 8005b0c:	7863      	ldrb	r3, [r4, #1]
 8005b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b10:	d132      	bne.n	8005b78 <_vfiprintf_r+0x1ac>
 8005b12:	9b03      	ldr	r3, [sp, #12]
 8005b14:	3402      	adds	r4, #2
 8005b16:	1d1a      	adds	r2, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	9203      	str	r2, [sp, #12]
 8005b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b20:	9305      	str	r3, [sp, #20]
 8005b22:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005bec <_vfiprintf_r+0x220>
 8005b26:	2203      	movs	r2, #3
 8005b28:	4650      	mov	r0, sl
 8005b2a:	7821      	ldrb	r1, [r4, #0]
 8005b2c:	f7fe f969 	bl	8003e02 <memchr>
 8005b30:	b138      	cbz	r0, 8005b42 <_vfiprintf_r+0x176>
 8005b32:	2240      	movs	r2, #64	@ 0x40
 8005b34:	9b04      	ldr	r3, [sp, #16]
 8005b36:	eba0 000a 	sub.w	r0, r0, sl
 8005b3a:	4082      	lsls	r2, r0
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	3401      	adds	r4, #1
 8005b40:	9304      	str	r3, [sp, #16]
 8005b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b46:	2206      	movs	r2, #6
 8005b48:	4829      	ldr	r0, [pc, #164]	@ (8005bf0 <_vfiprintf_r+0x224>)
 8005b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005b4e:	f7fe f958 	bl	8003e02 <memchr>
 8005b52:	2800      	cmp	r0, #0
 8005b54:	d03f      	beq.n	8005bd6 <_vfiprintf_r+0x20a>
 8005b56:	4b27      	ldr	r3, [pc, #156]	@ (8005bf4 <_vfiprintf_r+0x228>)
 8005b58:	bb1b      	cbnz	r3, 8005ba2 <_vfiprintf_r+0x1d6>
 8005b5a:	9b03      	ldr	r3, [sp, #12]
 8005b5c:	3307      	adds	r3, #7
 8005b5e:	f023 0307 	bic.w	r3, r3, #7
 8005b62:	3308      	adds	r3, #8
 8005b64:	9303      	str	r3, [sp, #12]
 8005b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b68:	443b      	add	r3, r7
 8005b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b6c:	e76a      	b.n	8005a44 <_vfiprintf_r+0x78>
 8005b6e:	460c      	mov	r4, r1
 8005b70:	2001      	movs	r0, #1
 8005b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b76:	e7a8      	b.n	8005aca <_vfiprintf_r+0xfe>
 8005b78:	2300      	movs	r3, #0
 8005b7a:	f04f 0c0a 	mov.w	ip, #10
 8005b7e:	4619      	mov	r1, r3
 8005b80:	3401      	adds	r4, #1
 8005b82:	9305      	str	r3, [sp, #20]
 8005b84:	4620      	mov	r0, r4
 8005b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b8a:	3a30      	subs	r2, #48	@ 0x30
 8005b8c:	2a09      	cmp	r2, #9
 8005b8e:	d903      	bls.n	8005b98 <_vfiprintf_r+0x1cc>
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0c6      	beq.n	8005b22 <_vfiprintf_r+0x156>
 8005b94:	9105      	str	r1, [sp, #20]
 8005b96:	e7c4      	b.n	8005b22 <_vfiprintf_r+0x156>
 8005b98:	4604      	mov	r4, r0
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ba0:	e7f0      	b.n	8005b84 <_vfiprintf_r+0x1b8>
 8005ba2:	ab03      	add	r3, sp, #12
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	462a      	mov	r2, r5
 8005ba8:	4630      	mov	r0, r6
 8005baa:	4b13      	ldr	r3, [pc, #76]	@ (8005bf8 <_vfiprintf_r+0x22c>)
 8005bac:	a904      	add	r1, sp, #16
 8005bae:	f7fd fbc5 	bl	800333c <_printf_float>
 8005bb2:	4607      	mov	r7, r0
 8005bb4:	1c78      	adds	r0, r7, #1
 8005bb6:	d1d6      	bne.n	8005b66 <_vfiprintf_r+0x19a>
 8005bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bba:	07d9      	lsls	r1, r3, #31
 8005bbc:	d405      	bmi.n	8005bca <_vfiprintf_r+0x1fe>
 8005bbe:	89ab      	ldrh	r3, [r5, #12]
 8005bc0:	059a      	lsls	r2, r3, #22
 8005bc2:	d402      	bmi.n	8005bca <_vfiprintf_r+0x1fe>
 8005bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bc6:	f7fe f91b 	bl	8003e00 <__retarget_lock_release_recursive>
 8005bca:	89ab      	ldrh	r3, [r5, #12]
 8005bcc:	065b      	lsls	r3, r3, #25
 8005bce:	f53f af1f 	bmi.w	8005a10 <_vfiprintf_r+0x44>
 8005bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bd4:	e71e      	b.n	8005a14 <_vfiprintf_r+0x48>
 8005bd6:	ab03      	add	r3, sp, #12
 8005bd8:	9300      	str	r3, [sp, #0]
 8005bda:	462a      	mov	r2, r5
 8005bdc:	4630      	mov	r0, r6
 8005bde:	4b06      	ldr	r3, [pc, #24]	@ (8005bf8 <_vfiprintf_r+0x22c>)
 8005be0:	a904      	add	r1, sp, #16
 8005be2:	f7fd fe49 	bl	8003878 <_printf_i>
 8005be6:	e7e4      	b.n	8005bb2 <_vfiprintf_r+0x1e6>
 8005be8:	08007f6c 	.word	0x08007f6c
 8005bec:	08007f72 	.word	0x08007f72
 8005bf0:	08007f76 	.word	0x08007f76
 8005bf4:	0800333d 	.word	0x0800333d
 8005bf8:	080059a9 	.word	0x080059a9

08005bfc <__swbuf_r>:
 8005bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bfe:	460e      	mov	r6, r1
 8005c00:	4614      	mov	r4, r2
 8005c02:	4605      	mov	r5, r0
 8005c04:	b118      	cbz	r0, 8005c0e <__swbuf_r+0x12>
 8005c06:	6a03      	ldr	r3, [r0, #32]
 8005c08:	b90b      	cbnz	r3, 8005c0e <__swbuf_r+0x12>
 8005c0a:	f7fd ffdf 	bl	8003bcc <__sinit>
 8005c0e:	69a3      	ldr	r3, [r4, #24]
 8005c10:	60a3      	str	r3, [r4, #8]
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	071a      	lsls	r2, r3, #28
 8005c16:	d501      	bpl.n	8005c1c <__swbuf_r+0x20>
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	b943      	cbnz	r3, 8005c2e <__swbuf_r+0x32>
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	4628      	mov	r0, r5
 8005c20:	f000 f82a 	bl	8005c78 <__swsetup_r>
 8005c24:	b118      	cbz	r0, 8005c2e <__swbuf_r+0x32>
 8005c26:	f04f 37ff 	mov.w	r7, #4294967295
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c2e:	6823      	ldr	r3, [r4, #0]
 8005c30:	6922      	ldr	r2, [r4, #16]
 8005c32:	b2f6      	uxtb	r6, r6
 8005c34:	1a98      	subs	r0, r3, r2
 8005c36:	6963      	ldr	r3, [r4, #20]
 8005c38:	4637      	mov	r7, r6
 8005c3a:	4283      	cmp	r3, r0
 8005c3c:	dc05      	bgt.n	8005c4a <__swbuf_r+0x4e>
 8005c3e:	4621      	mov	r1, r4
 8005c40:	4628      	mov	r0, r5
 8005c42:	f7ff fda9 	bl	8005798 <_fflush_r>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	d1ed      	bne.n	8005c26 <__swbuf_r+0x2a>
 8005c4a:	68a3      	ldr	r3, [r4, #8]
 8005c4c:	3b01      	subs	r3, #1
 8005c4e:	60a3      	str	r3, [r4, #8]
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	1c5a      	adds	r2, r3, #1
 8005c54:	6022      	str	r2, [r4, #0]
 8005c56:	701e      	strb	r6, [r3, #0]
 8005c58:	6962      	ldr	r2, [r4, #20]
 8005c5a:	1c43      	adds	r3, r0, #1
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d004      	beq.n	8005c6a <__swbuf_r+0x6e>
 8005c60:	89a3      	ldrh	r3, [r4, #12]
 8005c62:	07db      	lsls	r3, r3, #31
 8005c64:	d5e1      	bpl.n	8005c2a <__swbuf_r+0x2e>
 8005c66:	2e0a      	cmp	r6, #10
 8005c68:	d1df      	bne.n	8005c2a <__swbuf_r+0x2e>
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	f7ff fd93 	bl	8005798 <_fflush_r>
 8005c72:	2800      	cmp	r0, #0
 8005c74:	d0d9      	beq.n	8005c2a <__swbuf_r+0x2e>
 8005c76:	e7d6      	b.n	8005c26 <__swbuf_r+0x2a>

08005c78 <__swsetup_r>:
 8005c78:	b538      	push	{r3, r4, r5, lr}
 8005c7a:	4b29      	ldr	r3, [pc, #164]	@ (8005d20 <__swsetup_r+0xa8>)
 8005c7c:	4605      	mov	r5, r0
 8005c7e:	6818      	ldr	r0, [r3, #0]
 8005c80:	460c      	mov	r4, r1
 8005c82:	b118      	cbz	r0, 8005c8c <__swsetup_r+0x14>
 8005c84:	6a03      	ldr	r3, [r0, #32]
 8005c86:	b90b      	cbnz	r3, 8005c8c <__swsetup_r+0x14>
 8005c88:	f7fd ffa0 	bl	8003bcc <__sinit>
 8005c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c90:	0719      	lsls	r1, r3, #28
 8005c92:	d422      	bmi.n	8005cda <__swsetup_r+0x62>
 8005c94:	06da      	lsls	r2, r3, #27
 8005c96:	d407      	bmi.n	8005ca8 <__swsetup_r+0x30>
 8005c98:	2209      	movs	r2, #9
 8005c9a:	602a      	str	r2, [r5, #0]
 8005c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca4:	81a3      	strh	r3, [r4, #12]
 8005ca6:	e033      	b.n	8005d10 <__swsetup_r+0x98>
 8005ca8:	0758      	lsls	r0, r3, #29
 8005caa:	d512      	bpl.n	8005cd2 <__swsetup_r+0x5a>
 8005cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cae:	b141      	cbz	r1, 8005cc2 <__swsetup_r+0x4a>
 8005cb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cb4:	4299      	cmp	r1, r3
 8005cb6:	d002      	beq.n	8005cbe <__swsetup_r+0x46>
 8005cb8:	4628      	mov	r0, r5
 8005cba:	f7fe ff1d 	bl	8004af8 <_free_r>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005cc8:	81a3      	strh	r3, [r4, #12]
 8005cca:	2300      	movs	r3, #0
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	6923      	ldr	r3, [r4, #16]
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	89a3      	ldrh	r3, [r4, #12]
 8005cd4:	f043 0308 	orr.w	r3, r3, #8
 8005cd8:	81a3      	strh	r3, [r4, #12]
 8005cda:	6923      	ldr	r3, [r4, #16]
 8005cdc:	b94b      	cbnz	r3, 8005cf2 <__swsetup_r+0x7a>
 8005cde:	89a3      	ldrh	r3, [r4, #12]
 8005ce0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ce8:	d003      	beq.n	8005cf2 <__swsetup_r+0x7a>
 8005cea:	4621      	mov	r1, r4
 8005cec:	4628      	mov	r0, r5
 8005cee:	f000 f882 	bl	8005df6 <__smakebuf_r>
 8005cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cf6:	f013 0201 	ands.w	r2, r3, #1
 8005cfa:	d00a      	beq.n	8005d12 <__swsetup_r+0x9a>
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	60a2      	str	r2, [r4, #8]
 8005d00:	6962      	ldr	r2, [r4, #20]
 8005d02:	4252      	negs	r2, r2
 8005d04:	61a2      	str	r2, [r4, #24]
 8005d06:	6922      	ldr	r2, [r4, #16]
 8005d08:	b942      	cbnz	r2, 8005d1c <__swsetup_r+0xa4>
 8005d0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005d0e:	d1c5      	bne.n	8005c9c <__swsetup_r+0x24>
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
 8005d12:	0799      	lsls	r1, r3, #30
 8005d14:	bf58      	it	pl
 8005d16:	6962      	ldrpl	r2, [r4, #20]
 8005d18:	60a2      	str	r2, [r4, #8]
 8005d1a:	e7f4      	b.n	8005d06 <__swsetup_r+0x8e>
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	e7f7      	b.n	8005d10 <__swsetup_r+0x98>
 8005d20:	20000018 	.word	0x20000018

08005d24 <_raise_r>:
 8005d24:	291f      	cmp	r1, #31
 8005d26:	b538      	push	{r3, r4, r5, lr}
 8005d28:	4605      	mov	r5, r0
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	d904      	bls.n	8005d38 <_raise_r+0x14>
 8005d2e:	2316      	movs	r3, #22
 8005d30:	6003      	str	r3, [r0, #0]
 8005d32:	f04f 30ff 	mov.w	r0, #4294967295
 8005d36:	bd38      	pop	{r3, r4, r5, pc}
 8005d38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005d3a:	b112      	cbz	r2, 8005d42 <_raise_r+0x1e>
 8005d3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d40:	b94b      	cbnz	r3, 8005d56 <_raise_r+0x32>
 8005d42:	4628      	mov	r0, r5
 8005d44:	f000 f830 	bl	8005da8 <_getpid_r>
 8005d48:	4622      	mov	r2, r4
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	4628      	mov	r0, r5
 8005d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005d52:	f000 b817 	b.w	8005d84 <_kill_r>
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d00a      	beq.n	8005d70 <_raise_r+0x4c>
 8005d5a:	1c59      	adds	r1, r3, #1
 8005d5c:	d103      	bne.n	8005d66 <_raise_r+0x42>
 8005d5e:	2316      	movs	r3, #22
 8005d60:	6003      	str	r3, [r0, #0]
 8005d62:	2001      	movs	r0, #1
 8005d64:	e7e7      	b.n	8005d36 <_raise_r+0x12>
 8005d66:	2100      	movs	r1, #0
 8005d68:	4620      	mov	r0, r4
 8005d6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005d6e:	4798      	blx	r3
 8005d70:	2000      	movs	r0, #0
 8005d72:	e7e0      	b.n	8005d36 <_raise_r+0x12>

08005d74 <raise>:
 8005d74:	4b02      	ldr	r3, [pc, #8]	@ (8005d80 <raise+0xc>)
 8005d76:	4601      	mov	r1, r0
 8005d78:	6818      	ldr	r0, [r3, #0]
 8005d7a:	f7ff bfd3 	b.w	8005d24 <_raise_r>
 8005d7e:	bf00      	nop
 8005d80:	20000018 	.word	0x20000018

08005d84 <_kill_r>:
 8005d84:	b538      	push	{r3, r4, r5, lr}
 8005d86:	2300      	movs	r3, #0
 8005d88:	4d06      	ldr	r5, [pc, #24]	@ (8005da4 <_kill_r+0x20>)
 8005d8a:	4604      	mov	r4, r0
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	4611      	mov	r1, r2
 8005d90:	602b      	str	r3, [r5, #0]
 8005d92:	f7fb fb3e 	bl	8001412 <_kill>
 8005d96:	1c43      	adds	r3, r0, #1
 8005d98:	d102      	bne.n	8005da0 <_kill_r+0x1c>
 8005d9a:	682b      	ldr	r3, [r5, #0]
 8005d9c:	b103      	cbz	r3, 8005da0 <_kill_r+0x1c>
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	bd38      	pop	{r3, r4, r5, pc}
 8005da2:	bf00      	nop
 8005da4:	200007a8 	.word	0x200007a8

08005da8 <_getpid_r>:
 8005da8:	f7fb bb2c 	b.w	8001404 <_getpid>

08005dac <__swhatbuf_r>:
 8005dac:	b570      	push	{r4, r5, r6, lr}
 8005dae:	460c      	mov	r4, r1
 8005db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db4:	4615      	mov	r5, r2
 8005db6:	2900      	cmp	r1, #0
 8005db8:	461e      	mov	r6, r3
 8005dba:	b096      	sub	sp, #88	@ 0x58
 8005dbc:	da0c      	bge.n	8005dd8 <__swhatbuf_r+0x2c>
 8005dbe:	89a3      	ldrh	r3, [r4, #12]
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005dc6:	bf14      	ite	ne
 8005dc8:	2340      	movne	r3, #64	@ 0x40
 8005dca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005dce:	2000      	movs	r0, #0
 8005dd0:	6031      	str	r1, [r6, #0]
 8005dd2:	602b      	str	r3, [r5, #0]
 8005dd4:	b016      	add	sp, #88	@ 0x58
 8005dd6:	bd70      	pop	{r4, r5, r6, pc}
 8005dd8:	466a      	mov	r2, sp
 8005dda:	f000 f849 	bl	8005e70 <_fstat_r>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	dbed      	blt.n	8005dbe <__swhatbuf_r+0x12>
 8005de2:	9901      	ldr	r1, [sp, #4]
 8005de4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005de8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005dec:	4259      	negs	r1, r3
 8005dee:	4159      	adcs	r1, r3
 8005df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005df4:	e7eb      	b.n	8005dce <__swhatbuf_r+0x22>

08005df6 <__smakebuf_r>:
 8005df6:	898b      	ldrh	r3, [r1, #12]
 8005df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dfa:	079d      	lsls	r5, r3, #30
 8005dfc:	4606      	mov	r6, r0
 8005dfe:	460c      	mov	r4, r1
 8005e00:	d507      	bpl.n	8005e12 <__smakebuf_r+0x1c>
 8005e02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005e06:	6023      	str	r3, [r4, #0]
 8005e08:	6123      	str	r3, [r4, #16]
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	6163      	str	r3, [r4, #20]
 8005e0e:	b003      	add	sp, #12
 8005e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e12:	466a      	mov	r2, sp
 8005e14:	ab01      	add	r3, sp, #4
 8005e16:	f7ff ffc9 	bl	8005dac <__swhatbuf_r>
 8005e1a:	9f00      	ldr	r7, [sp, #0]
 8005e1c:	4605      	mov	r5, r0
 8005e1e:	4639      	mov	r1, r7
 8005e20:	4630      	mov	r0, r6
 8005e22:	f7fe fedb 	bl	8004bdc <_malloc_r>
 8005e26:	b948      	cbnz	r0, 8005e3c <__smakebuf_r+0x46>
 8005e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e2c:	059a      	lsls	r2, r3, #22
 8005e2e:	d4ee      	bmi.n	8005e0e <__smakebuf_r+0x18>
 8005e30:	f023 0303 	bic.w	r3, r3, #3
 8005e34:	f043 0302 	orr.w	r3, r3, #2
 8005e38:	81a3      	strh	r3, [r4, #12]
 8005e3a:	e7e2      	b.n	8005e02 <__smakebuf_r+0xc>
 8005e3c:	89a3      	ldrh	r3, [r4, #12]
 8005e3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e46:	81a3      	strh	r3, [r4, #12]
 8005e48:	9b01      	ldr	r3, [sp, #4]
 8005e4a:	6020      	str	r0, [r4, #0]
 8005e4c:	b15b      	cbz	r3, 8005e66 <__smakebuf_r+0x70>
 8005e4e:	4630      	mov	r0, r6
 8005e50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e54:	f000 f81e 	bl	8005e94 <_isatty_r>
 8005e58:	b128      	cbz	r0, 8005e66 <__smakebuf_r+0x70>
 8005e5a:	89a3      	ldrh	r3, [r4, #12]
 8005e5c:	f023 0303 	bic.w	r3, r3, #3
 8005e60:	f043 0301 	orr.w	r3, r3, #1
 8005e64:	81a3      	strh	r3, [r4, #12]
 8005e66:	89a3      	ldrh	r3, [r4, #12]
 8005e68:	431d      	orrs	r5, r3
 8005e6a:	81a5      	strh	r5, [r4, #12]
 8005e6c:	e7cf      	b.n	8005e0e <__smakebuf_r+0x18>
	...

08005e70 <_fstat_r>:
 8005e70:	b538      	push	{r3, r4, r5, lr}
 8005e72:	2300      	movs	r3, #0
 8005e74:	4d06      	ldr	r5, [pc, #24]	@ (8005e90 <_fstat_r+0x20>)
 8005e76:	4604      	mov	r4, r0
 8005e78:	4608      	mov	r0, r1
 8005e7a:	4611      	mov	r1, r2
 8005e7c:	602b      	str	r3, [r5, #0]
 8005e7e:	f7fb fb27 	bl	80014d0 <_fstat>
 8005e82:	1c43      	adds	r3, r0, #1
 8005e84:	d102      	bne.n	8005e8c <_fstat_r+0x1c>
 8005e86:	682b      	ldr	r3, [r5, #0]
 8005e88:	b103      	cbz	r3, 8005e8c <_fstat_r+0x1c>
 8005e8a:	6023      	str	r3, [r4, #0]
 8005e8c:	bd38      	pop	{r3, r4, r5, pc}
 8005e8e:	bf00      	nop
 8005e90:	200007a8 	.word	0x200007a8

08005e94 <_isatty_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	2300      	movs	r3, #0
 8005e98:	4d05      	ldr	r5, [pc, #20]	@ (8005eb0 <_isatty_r+0x1c>)
 8005e9a:	4604      	mov	r4, r0
 8005e9c:	4608      	mov	r0, r1
 8005e9e:	602b      	str	r3, [r5, #0]
 8005ea0:	f7fb fb25 	bl	80014ee <_isatty>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_isatty_r+0x1a>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_isatty_r+0x1a>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	200007a8 	.word	0x200007a8

08005eb4 <_init>:
 8005eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eb6:	bf00      	nop
 8005eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eba:	bc08      	pop	{r3}
 8005ebc:	469e      	mov	lr, r3
 8005ebe:	4770      	bx	lr

08005ec0 <_fini>:
 8005ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ec2:	bf00      	nop
 8005ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ec6:	bc08      	pop	{r3}
 8005ec8:	469e      	mov	lr, r3
 8005eca:	4770      	bx	lr
