Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 16:18:10 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.690   -10334.019                   2880                18745        0.051        0.000                      0                18745       -0.402       -1.608                       4                  9945  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_SP_OV_TIMER_CLK_0  {0.000 1.087}        2.174           460.000         
  clk_out1_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_TIMER_CLK_0  {0.000 20.000}       40.000          25.000          
  clkfbout_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          0.059        0.000                      0                14334        0.051        0.000                      0                14334        4.020        0.000                       0                  7835  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     2  
  clk_out1_SP_OV_TIMER_CLK_0       -3.305    -1125.296                   1427                 2574        0.052        0.000                      0                 2574       -0.402       -1.608                       4                  1700  
  clk_out1_SP_OV_clk_wiz_0_0        0.535        0.000                      0                  528        0.154        0.000                      0                  528        3.500        0.000                       0                   402  
  clkfbout_SP_OV_TIMER_CLK_0                                                                                                                                                   37.845        0.000                       0                     3  
  clkfbout_SP_OV_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_TIMER_CLK_0  clk_fpga_0                       -5.479     -946.123                    198                  198        0.079        0.000                      0                  198  
clk_fpga_0                  clk_out1_SP_OV_TIMER_CLK_0       -7.690    -6588.399                   1068                 1068        1.573        0.000                      0                 1068  
clk_out1_SP_OV_clk_wiz_0_0  clk_out1_SP_OV_TIMER_CLK_0       -4.180       -4.180                      1                    1        0.817        0.000                      0                    1  
clk_fpga_0                  clk_out1_SP_OV_clk_wiz_0_0       -5.206    -1797.518                    396                  396        1.647        0.000                      0                  396  
clk_out1_SP_OV_TIMER_CLK_0  clk_out1_SP_OV_clk_wiz_0_0       -4.198    -1032.187                    272                  272        0.209        0.000                      0                  272  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.779ns  (logic 1.492ns (16.995%)  route 7.287ns (83.005%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.702     2.996    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X86Y75         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y75         FDRE (Prop_fdre_C_Q)         0.518     3.514 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         1.701     5.215    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I2_O)        0.152     5.367 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.302     6.669    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_0
    SLICE_X85Y67         LUT6 (Prop_lut6_I1_O)        0.326     6.995 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.595     7.590    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X85Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.714 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.058     8.772    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[0]
    SLICE_X59Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.782     9.678    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124     9.802 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.279    10.081    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X56Y89         LUT5 (Prop_lut5_I4_O)        0.124    10.205 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.570    11.775    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 1.599ns (17.854%)  route 7.357ns (82.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=27, routed)          7.357    11.838    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[26]
    SLICE_X88Y86         LUT3 (Prop_lut3_I2_O)        0.149    11.987 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=1, routed)           0.000    11.987    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/D[26]
    SLICE_X88Y86         FDSE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.541    12.720    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X88Y86         FDSE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X88Y86         FDSE (Setup_fdse_C_D)        0.075    12.770    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/axi_data/U0/gpio_core_1/Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 1.738ns (20.332%)  route 6.810ns (79.668%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.702     2.996    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X86Y74         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.465     4.939    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.320     5.259 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.145     6.404    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I1_O)        0.328     6.732 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.457     7.189    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.448     8.761    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.313     9.198    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.322 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.443     9.765    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124     9.889 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.047    10.936    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X46Y97         LUT4 (Prop_lut4_I1_O)        0.116    11.052 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.492    11.544    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X46Y99         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.479    12.658    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y99         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)       -0.249    12.384    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                         -11.544    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.580ns (7.070%)  route 7.623ns (92.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.839     3.133    SP_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y112        FDRE                                         r  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 f  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          7.047    10.636    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X94Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.760 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.576    11.336    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.597    12.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.129    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X94Y70         FDRE (Setup_fdre_C_R)       -0.524    12.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.580ns (7.070%)  route 7.623ns (92.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.839     3.133    SP_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y112        FDRE                                         r  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 f  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          7.047    10.636    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X94Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.760 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.576    11.336    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.597    12.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.129    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X94Y70         FDRE (Setup_fdre_C_R)       -0.524    12.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.580ns (7.070%)  route 7.623ns (92.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.839     3.133    SP_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y112        FDRE                                         r  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 f  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          7.047    10.636    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X94Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.760 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.576    11.336    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.597    12.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.129    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X94Y70         FDRE (Setup_fdre_C_R)       -0.524    12.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 0.580ns (7.070%)  route 7.623ns (92.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 12.776 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.839     3.133    SP_OV_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X41Y112        FDRE                                         r  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 f  SP_OV_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=95, routed)          7.047    10.636    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X94Y70         LUT3 (Prop_lut3_I2_O)        0.124    10.760 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=4, routed)           0.576    11.336    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.597    12.776    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X94Y70         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism              0.129    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X94Y70         FDRE (Setup_fdre_C_R)       -0.524    12.227    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.066ns (23.744%)  route 6.635ns (76.256%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.702     2.996    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X86Y74         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.465     4.939    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.320     5.259 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.145     6.404    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I1_O)        0.328     6.732 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.457     7.189    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.448     8.761    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.313     9.198    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.322 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.443     9.765    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124     9.889 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.047    10.936    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X46Y97         LUT4 (Prop_lut4_I1_O)        0.116    11.052 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.318    11.369    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X47Y98         LUT6 (Prop_lut6_I4_O)        0.328    11.697 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1/O
                         net (fo=1, routed)           0.000    11.697    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[0]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.479    12.658    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.029    12.662    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 2.066ns (23.752%)  route 6.632ns (76.248%))
  Logic Levels:           8  (LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.702     2.996    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X86Y74         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.478     3.474 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=108, routed)         1.465     4.939    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.320     5.259 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          1.145     6.404    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[2]_i_3_0
    SLICE_X88Y72         LUT6 (Prop_lut6_I1_O)        0.328     6.732 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.457     7.189    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.448     8.761    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_bvalid[0]
    SLICE_X57Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.885 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.313     9.198    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg_0
    SLICE_X56Y88         LUT6 (Prop_lut6_I0_O)        0.124     9.322 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.443     9.765    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__3
    SLICE_X55Y88         LUT5 (Prop_lut5_I4_O)        0.124     9.889 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           1.047    10.936    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X46Y97         LUT4 (Prop_lut4_I1_O)        0.116    11.052 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.315    11.366    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X47Y98         LUT4 (Prop_lut4_I2_O)        0.328    11.694 r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000    11.694    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.479    12.658    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)        0.031    12.664    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.694    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.gpio_OE_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.176ns  (logic 1.600ns (19.570%)  route 6.576ns (80.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=41, routed)          6.276    10.757    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X83Y79         LUT3 (Prop_lut3_I2_O)        0.150    10.907 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[30]_i_1/O
                         net (fo=1, routed)           0.300    11.206    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/D[1]
    SLICE_X83Y79         FDSE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.gpio_OE_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.535    12.714    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y79         FDSE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.gpio_OE_reg[30]/C
                         clock pessimism              0.129    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X83Y79         FDSE (Setup_fdse_C_D)       -0.300    12.389    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T1/U0/gpio_core_1/Dual.gpio_OE_reg[30]
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  1.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.079%)  route 0.145ns (40.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.689     1.025    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X90Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[21]/Q
                         net (fo=1, routed)           0.145     1.334    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[10]
    SLICE_X90Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.379 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[21]_i_1/O
                         net (fo=1, routed)           0.000     1.379    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data[21]
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.877     1.243    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X90Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[21]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.120     1.328    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.603%)  route 0.148ns (41.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.025ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.689     1.025    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X92Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y100        FDRE (Prop_fdre_C_Q)         0.164     1.189 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[25]/Q
                         net (fo=1, routed)           0.148     1.337    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[6]
    SLICE_X92Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.382 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.382    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data[25]
    SLICE_X92Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.877     1.243    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/s_axi_aclk
    SLICE_X92Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.120     1.328    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/ip2bus_data_i_D1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.608%)  route 0.244ns (63.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.549     0.885    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/Q
                         net (fo=1, routed)           0.244     1.270    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg_n_0_[14]
    SLICE_X42Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.822     1.188    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X42Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[14]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.063     1.216    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.981%)  route 0.227ns (58.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.548     0.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X50Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[41]/Q
                         net (fo=1, routed)           0.227     1.274    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg_n_0_[41]
    SLICE_X45Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.819     1.185    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X45Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[41]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     1.220    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.114%)  route 0.249ns (63.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/s_axi_aclk
    SLICE_X63Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.249     1.312    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X63Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.849     1.215    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X63Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.072     1.257    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.061%)  route 0.250ns (63.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.548     0.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X52Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[28]/Q
                         net (fo=1, routed)           0.250     1.275    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg_n_0_[28]
    SLICE_X45Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.815     1.181    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X45Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[28]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.072     1.218    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/OUTP_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.659     0.995    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X55Y100        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.170     1.306    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[26]
    SLICE_X55Y97         FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.846     1.212    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.177    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.072     1.249    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/ip2bus_data_i_D1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.604%)  route 0.224ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.544     0.880    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/s_axi_aclk
    SLICE_X45Y76         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/ip2bus_data_i_D1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/ip2bus_data_i_D1_reg[10]/Q
                         net (fo=1, routed)           0.224     1.245    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[21]
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.804     1.170    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y75         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism             -0.035     1.135    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.052     1.187    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/T2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.484%)  route 0.245ns (63.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/s_axi_aclk
    SLICE_X63Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.245     1.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X64Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.848     1.214    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X64Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.066     1.250    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.114%)  route 0.172ns (54.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.666     1.002    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/s_axi_aclk
    SLICE_X83Y101        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     1.143 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.172     1.315    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X81Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.853     1.219    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X81Y99         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.184    
    SLICE_X81Y99         FDRE (Hold_fdre_C_D)         0.072     1.256    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y80    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y79    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y79    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y79    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y82    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y87    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y88    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y87    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y89    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :         1427  Failing Endpoints,  Worst Slack       -3.305ns,  Total Violation    -1125.296ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            4  Failing Endpoints,  Worst Slack       -0.402ns,  Total Violation       -1.608ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.305ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 1.803ns (35.090%)  route 3.335ns (64.910%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 0.544 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.216     4.128    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y58         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.539     0.544    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y58         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]/C
                         clock pessimism              0.567     1.111    
                         clock uncertainty           -0.083     1.028    
    SLICE_X61Y58         FDRE (Setup_fdre_C_CE)      -0.205     0.823    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                 -3.305    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[16]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[19]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[30]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[43]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[10]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[10]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.303ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.803ns (35.112%)  route 3.332ns (64.888%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.543 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.213     4.125    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538     0.543    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[42]/C
                         clock pessimism              0.567     1.110    
                         clock uncertainty           -0.083     1.027    
    SLICE_X61Y59         FDRE (Setup_fdre_C_CE)      -0.205     0.822    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[42]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                 -3.303    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.174ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.803ns (36.206%)  route 3.177ns (63.794%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 0.542 - 2.174 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.706    -1.010    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X65Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419    -0.591 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout_reg[6]/Q
                         net (fo=2, routed)           1.353     0.761    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/utimeout[6]
    SLICE_X58Y60         LUT4 (Prop_lut4_I2_O)        0.299     1.060 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5/O
                         net (fo=1, routed)           0.000     1.060    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_i_5_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.436 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.553 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__0_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__1_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__2_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.904    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.021 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12_carry__4/CO[3]
                         net (fo=2, routed)           0.766     2.787    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t12
    SLICE_X60Y65         LUT6 (Prop_lut6_I1_O)        0.124     2.911 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2/O
                         net (fo=193, routed)         1.058     3.969    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_2_n_0
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.174     2.174 r  
    H16                                               0.000     2.174 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.174    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.554 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.716    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.098 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.086    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.995 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.537     0.542    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X63Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]/C
                         clock pessimism              0.567     1.109    
                         clock uncertainty           -0.083     1.026    
    SLICE_X63Y61         FDRE (Setup_fdre_C_CE)      -0.205     0.821    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -3.969    
  -------------------------------------------------------------------
                         slack                                 -3.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.414%)  route 0.150ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.685    -0.546    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X91Y112        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[45]/Q
                         net (fo=1, routed)           0.150    -0.255    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[5]
    RAMB18_X4Y44         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.999    -0.740    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X4Y44         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.251    -0.490    
    RAMB18_X4Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.307    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.685    -0.546    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/aclk
    SLICE_X91Y112        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_add_accel_two.i_accel_second_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=1, routed)           0.150    -0.255    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/out[7]
    RAMB18_X4Y44         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.999    -0.740    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X4Y44         RAMB18E1                                     r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.251    -0.490    
    RAMB18_X4Y44         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.307    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.467ns (87.339%)  route 0.068ns (12.661%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.580    -0.651    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X62Y97         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=2, routed)           0.067    -0.420    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/out[5]
    SLICE_X62Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.270 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.270    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[7]_i_1_n_0
    SLICE_X62Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.230 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.230    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1_n_0
    SLICE_X62Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.190 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.190    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1_n_0
    SLICE_X62Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073    -0.117 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[48]_i_1/CO[0]
                         net (fo=1, routed)           0.000    -0.117    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[16]
    SLICE_X62Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.935    -0.805    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X62Y100        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.504    -0.301    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.129    -0.172    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.251ns (56.329%)  route 0.195ns (43.671%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.633    -0.598    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[13]/Q
                         net (fo=1, routed)           0.195    -0.262    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[13]
    SLICE_X49Y108        LUT2 (Prop_lut2_I1_O)        0.045    -0.217 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_4/O
                         net (fo=1, routed)           0.000    -0.217    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_4_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.152 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.152    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[13]
    SLICE_X49Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.909    -0.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X49Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.500    -0.331    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.105    -0.226    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.256ns (57.161%)  route 0.192ns (42.839%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.633    -0.598    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[0]/Q
                         net (fo=1, routed)           0.192    -0.265    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[0]
    SLICE_X49Y105        LUT2 (Prop_lut2_I1_O)        0.045    -0.220 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_5/O
                         net (fo=1, routed)           0.000    -0.220    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[3]_i_5_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.150 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.150    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[0]
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.910    -0.830    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.105    -0.225    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.256ns (57.230%)  route 0.191ns (42.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.633    -0.598    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/Q
                         net (fo=1, routed)           0.191    -0.266    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[12]
    SLICE_X49Y108        LUT2 (Prop_lut2_I1_O)        0.045    -0.221 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_5/O
                         net (fo=1, routed)           0.000    -0.221    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_5_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.151 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.151    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[12]
    SLICE_X49Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.909    -0.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X49Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.500    -0.331    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.105    -0.226    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.249ns (54.811%)  route 0.205ns (45.189%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.634    -0.597    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/Q
                         net (fo=1, routed)           0.205    -0.251    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[18]
    SLICE_X48Y103        LUT2 (Prop_lut2_I1_O)        0.045    -0.206 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/S[2]
    SLICE_X48Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]_i_1_n_4
    SLICE_X48Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.910    -0.830    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X48Y103        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.105    -0.225    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.249ns (54.811%)  route 0.205ns (45.189%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.634    -0.597    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[23]/Q
                         net (fo=1, routed)           0.205    -0.251    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[22]
    SLICE_X48Y104        LUT2 (Prop_lut2_I1_O)        0.045    -0.206 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[23]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_0[3]
    SLICE_X48Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.143 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.143    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]_i_1_n_4
    SLICE_X48Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.910    -0.830    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X48Y104        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.105    -0.225    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.249ns (54.627%)  route 0.207ns (45.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.634    -0.597    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[27]/Q
                         net (fo=1, routed)           0.207    -0.249    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[26]
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.045    -0.204 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=1, routed)           0.000    -0.204    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_0[3]
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.141 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]_i_1_n_4
    SLICE_X48Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.910    -0.830    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X48Y105        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.500    -0.330    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.105    -0.225    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.296ns (64.386%)  route 0.164ns (35.614%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.633    -0.598    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y107        FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[8]/Q
                         net (fo=1, routed)           0.164    -0.306    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[8]
    SLICE_X49Y107        LUT2 (Prop_lut2_I1_O)        0.098    -0.208 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.208    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[11]_i_5_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.138 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[48]_0[8]
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.909    -0.831    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.500    -0.331    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.105    -0.226    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X2Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X4Y42     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X4Y44     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         2.174       -0.402     RAMB18_X3Y38     SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_3/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y17   SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.174       1.174      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.174       1.174      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y109    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.087       0.587      SLICE_X66Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y107    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y108    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X64Y109    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.139ns (44.626%)  route 3.895ns (55.374%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814     6.225    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.139ns (44.626%)  route 3.895ns (55.374%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814     6.225    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.139ns (44.626%)  route 3.895ns (55.374%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814     6.225    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 3.139ns (44.626%)  route 3.895ns (55.374%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814     6.225    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.225    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.139ns (44.645%)  route 3.892ns (55.355%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.811     6.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X70Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.139ns (44.645%)  route 3.892ns (55.355%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.811     6.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X70Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.139ns (44.645%)  route 3.892ns (55.355%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.811     6.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X70Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 3.139ns (44.645%)  route 3.892ns (55.355%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 6.558 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.811     6.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559     6.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X70Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]/C
                         clock pessimism              0.476     7.034    
                         clock uncertainty           -0.069     6.965    
    SLICE_X70Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.760    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          6.760    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.139ns (45.598%)  route 3.745ns (54.402%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 6.557 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.664     6.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.558     6.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/C
                         clock pessimism              0.476     7.033    
                         clock uncertainty           -0.069     6.964    
    SLICE_X67Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.759    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.139ns (45.598%)  route 3.745ns (54.402%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 6.557 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.419    -0.390 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[2]/Q
                         net (fo=2, routed)           1.020     0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg_n_0_[2]
    SLICE_X66Y46         LUT1 (Prop_lut1_I0_O)        0.299     0.928 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.928    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_i_3__1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.461 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.461    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.578 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__0_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.695 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.812 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.813    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__2_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.930 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.930    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__3_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.047 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.047    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__4_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.370 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5/O[1]
                         net (fo=2, routed)           0.947     3.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/minusOp_carry__5_n_6
    SLICE_X64Y51         LUT4 (Prop_lut4_I1_O)        0.306     3.623 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     3.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_i_7__1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.173 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2/CO[3]
                         net (fo=3, routed)           1.114     5.287    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim0_carry__2_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I0_O)        0.124     5.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.664     6.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.558     6.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]/C
                         clock pessimism              0.476     7.033    
                         clock uncertainty           -0.069     6.964    
    SLICE_X67Y49         FDRE (Setup_fdre_C_CE)      -0.205     6.759    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                          6.759    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.164ns (14.060%)  route 1.002ns (85.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.606    -0.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X100Y61        FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.002     0.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.503     0.428    
    SLICE_X98Y61         FDRE (Hold_fdre_C_R)         0.009     0.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.164ns (14.060%)  route 1.002ns (85.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.606    -0.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X100Y61        FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.002     0.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.503     0.428    
    SLICE_X98Y61         FDRE (Hold_fdre_C_R)         0.009     0.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.164ns (14.060%)  route 1.002ns (85.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.606    -0.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X100Y61        FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.002     0.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.503     0.428    
    SLICE_X98Y61         FDRE (Hold_fdre_C_R)         0.009     0.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.164ns (14.060%)  route 1.002ns (85.940%))
  Logic Levels:           0  
  Clock Path Skew:        1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.606    -0.575    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X100Y61        FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDSE (Prop_fdse_C_Q)         0.164    -0.411 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/ctr_rst_reg/Q
                         net (fo=34, routed)          1.002     0.591    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.503     0.428    
    SLICE_X98Y61         FDRE (Hold_fdre_C_R)         0.009     0.437    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.472ns (77.940%)  route 0.134ns (22.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.015ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775    -0.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.189    -0.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.134     0.104    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.264 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.264    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.303    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.342 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.342    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.381 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.381    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.435 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.435    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095    -0.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.056    -0.533 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.517    -0.015    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.173     0.157    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.105     0.262    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.679%)  route 0.134ns (25.321%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.096ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775    -0.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.189    -0.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.134     0.104    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.264 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.264    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.303    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.357 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.357    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[20]
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095    -0.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.056    -0.533 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.437    -0.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.173     0.077    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.105     0.182    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.483ns (78.334%)  route 0.134ns (21.666%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.015ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775    -0.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.189    -0.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.134     0.104    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.264 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.264    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.303    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.342 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.342    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.381 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.381    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.446 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.446    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095    -0.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.056    -0.533 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.517    -0.015    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.173     0.157    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.105     0.262    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.196%)  route 0.134ns (24.804%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.096ns
    Source Clock Delay      (SCD):    -0.171ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.775    -0.405    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.189    -0.171    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.030 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.134     0.104    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.264 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.264    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.303    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.368 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.368    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[22]
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.095    -0.589    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y54         LUT2 (Prop_lut2_I1_O)        0.056    -0.533 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH_i_1/O
                         net (fo=32, routed)          0.437    -0.096    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X52Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.173     0.077    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.105     0.182    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.663%)  route 0.127ns (25.337%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.087ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.828    -0.352    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.220    -0.087    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164     0.077 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.127     0.204    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X98Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.360    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X98Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.413 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     0.413    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[24]
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.163     0.088    
    SLICE_X98Y61         FDRE (Hold_fdre_C_D)         0.134     0.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.306%)  route 0.127ns (24.694%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.075ns
    Source Clock Delay      (SCD):    -0.087ns
    Clock Pessimism Removal (CPR):    -0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.828    -0.352    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.307 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.220    -0.087    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y60         FDRE (Prop_fdre_C_Q)         0.164     0.077 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=2, routed)           0.127     0.204    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X98Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     0.360 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.360    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X98Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.426 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.426    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[26]
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.150    -0.534    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y59         LUT2 (Prop_lut2_I1_O)        0.056    -0.478 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH_i_1__2/O
                         net (fo=32, routed)          0.403    -0.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X98Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.163     0.088    
    SLICE_X98Y61         FDRE (Hold_fdre_C_D)         0.134     0.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y21      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X3Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X52Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y53     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y52     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y50     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y57     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X52Y50     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/BRUH/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_TIMER_CLK_0
  To Clock:  clkfbout_SP_OV_TIMER_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_0
  To Clock:  clkfbout_SP_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_fpga_0

Setup :          198  Failing Endpoints,  Worst Slack       -5.479ns,  Total Violation     -946.123ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.479ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.192ns  (logic 0.518ns (5.636%)  route 8.674ns (94.364%))
  Logic Levels:           0  
  Clock Path Skew:        3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.011ns = ( 18.554 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.705    18.554    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.518    19.072 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[29]/Q
                         net (fo=1, routed)           8.674    27.746    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[29]
    SLICE_X65Y77         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.527    22.706    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X65Y77         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[29]/C
                         clock pessimism              0.000    22.706    
                         clock uncertainty           -0.396    22.310    
    SLICE_X65Y77         FDRE (Setup_fdre_C_D)       -0.043    22.267    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                         -27.746    
  -------------------------------------------------------------------
                         slack                                 -5.479    

Slack (VIOLATED) :        -5.443ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.149ns  (logic 0.456ns (4.984%)  route 8.693ns (95.016%))
  Logic Levels:           0  
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 18.551 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.702    18.551    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X63Y69         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.456    19.007 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[36]/Q
                         net (fo=1, routed)           8.693    27.699    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[36]
    SLICE_X57Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.535    22.714    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X57Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[36]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.396    22.318    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.061    22.257    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[36]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                         -27.699    
  -------------------------------------------------------------------
                         slack                                 -5.443    

Slack (VIOLATED) :        -5.426ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.057ns  (logic 0.456ns (5.035%)  route 8.601ns (94.965%))
  Logic Levels:           0  
  Clock Path Skew:        3.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 18.558 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.709    18.558    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X57Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.456    19.014 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[13]/Q
                         net (fo=1, routed)           8.601    27.615    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[13]
    SLICE_X53Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.464    22.643    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X53Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[13]/C
                         clock pessimism              0.000    22.643    
                         clock uncertainty           -0.396    22.247    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)       -0.058    22.189    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.189    
                         arrival time                         -27.615    
  -------------------------------------------------------------------
                         slack                                 -5.426    

Slack (VIOLATED) :        -5.405ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        8.854ns  (logic 0.419ns (4.732%)  route 8.435ns (95.268%))
  Logic Levels:           0  
  Clock Path Skew:        3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 22.634 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.009ns = ( 18.556 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.707    18.556    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X61Y65         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.419    18.975 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[13]/Q
                         net (fo=1, routed)           8.435    27.410    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[13]
    SLICE_X51Y70         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.455    22.634    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X51Y70         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[13]/C
                         clock pessimism              0.000    22.634    
                         clock uncertainty           -0.396    22.238    
    SLICE_X51Y70         FDRE (Setup_fdre_C_D)       -0.233    22.005    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.005    
                         arrival time                         -27.410    
  -------------------------------------------------------------------
                         slack                                 -5.405    

Slack (VIOLATED) :        -5.403ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        8.995ns  (logic 0.456ns (5.070%)  route 8.539ns (94.930%))
  Logic Levels:           0  
  Clock Path Skew:        3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 18.558 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.709    18.558    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X63Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456    19.014 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[14]/Q
                         net (fo=1, routed)           8.539    27.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[14]
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.462    22.641    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]/C
                         clock pessimism              0.000    22.641    
                         clock uncertainty           -0.396    22.245    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)       -0.095    22.150    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[14]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                         -27.553    
  -------------------------------------------------------------------
                         slack                                 -5.403    

Slack (VIOLATED) :        -5.392ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.119ns  (logic 0.518ns (5.681%)  route 8.601ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.014ns = ( 18.551 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.702    18.551    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y69         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    19.069 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[5]/Q
                         net (fo=1, routed)           8.601    27.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[5]
    SLICE_X61Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.535    22.714    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X61Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.396    22.318    
    SLICE_X61Y63         FDRE (Setup_fdre_C_D)       -0.040    22.278    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[5]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -27.670    
  -------------------------------------------------------------------
                         slack                                 -5.392    

Slack (VIOLATED) :        -5.391ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        8.919ns  (logic 0.419ns (4.698%)  route 8.500ns (95.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 22.707 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.012ns = ( 18.553 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.704    18.553    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X67Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y68         FDRE (Prop_fdre_C_Q)         0.419    18.972 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[38]/Q
                         net (fo=1, routed)           8.500    27.472    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[38]
    SLICE_X63Y71         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.528    22.707    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X63Y71         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[38]/C
                         clock pessimism              0.000    22.707    
                         clock uncertainty           -0.396    22.311    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.230    22.081    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[38]
  -------------------------------------------------------------------
                         required time                         22.081    
                         arrival time                         -27.472    
  -------------------------------------------------------------------
                         slack                                 -5.391    

Slack (VIOLATED) :        -5.391ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.073ns  (logic 0.518ns (5.710%)  route 8.555ns (94.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.013ns = ( 18.552 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.703    18.552    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X58Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.518    19.070 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[28]/Q
                         net (fo=1, routed)           8.555    27.624    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[28]
    SLICE_X60Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.532    22.711    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X60Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[28]/C
                         clock pessimism              0.000    22.711    
                         clock uncertainty           -0.396    22.315    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.081    22.234    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.234    
                         arrival time                         -27.624    
  -------------------------------------------------------------------
                         slack                                 -5.391    

Slack (VIOLATED) :        -5.387ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.015ns  (logic 0.456ns (5.058%)  route 8.559ns (94.942%))
  Logic Levels:           0  
  Clock Path Skew:        3.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 22.641 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.007ns = ( 18.558 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.709    18.558    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X60Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.456    19.014 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t4_reg[13]/Q
                         net (fo=1, routed)           8.559    27.573    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/D[13]
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.462    22.641    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/aclk
    SLICE_X51Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[13]/C
                         clock pessimism              0.000    22.641    
                         clock uncertainty           -0.396    22.245    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)       -0.058    22.187    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_3/U0/im0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.187    
                         arrival time                         -27.573    
  -------------------------------------------------------------------
                         slack                                 -5.387    

Slack (VIOLATED) :        -5.382ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_fpga_0 rise@20.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@19.565ns)
  Data Path Delay:        9.067ns  (logic 0.518ns (5.713%)  route 8.549ns (94.287%))
  Logic Levels:           0  
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 22.703 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.004ns = ( 18.561 - 19.565 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     19.565    19.565 r  
    H16                                               0.000    19.565 r  sys_clock (IN)
                         net (fo=0)                   0.000    19.565    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    21.016 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    22.301    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    14.542 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    16.748    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    16.849 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.712    18.561    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.518    19.079 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[10]/Q
                         net (fo=1, routed)           8.549    27.627    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[10]
    SLICE_X65Y74         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.524    22.703    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X65Y74         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[10]/C
                         clock pessimism              0.000    22.703    
                         clock uncertainty           -0.396    22.307    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)       -0.061    22.246    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[10]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -27.627    
  -------------------------------------------------------------------
                         slack                                 -5.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.367ns (6.916%)  route 4.940ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        4.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    -1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.529    -1.640    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X60Y70         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.367    -1.273 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[22]/Q
                         net (fo=1, routed)           4.940     3.667    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[22]
    SLICE_X59Y70         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.699     2.993    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X59Y70         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[22]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.396     3.389    
    SLICE_X59Y70         FDRE (Hold_fdre_C_D)         0.199     3.588    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.588    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.367ns (6.866%)  route 4.979ns (93.134%))
  Logic Levels:           0  
  Clock Path Skew:        4.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X64Y64         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.266 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[35]/Q
                         net (fo=1, routed)           4.979     3.712    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[35]
    SLICE_X64Y73         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.697     2.991    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X64Y73         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[35]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.396     3.387    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.171     3.558    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[35]
  -------------------------------------------------------------------
                         required time                         -3.558    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 0.367ns (6.862%)  route 4.981ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        4.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    -1.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.527    -1.642    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X56Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.367    -1.275 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[36]/Q
                         net (fo=1, routed)           4.981     3.706    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[36]
    SLICE_X49Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.639     2.933    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X49Y68         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[36]/C
                         clock pessimism              0.000     2.933    
                         clock uncertainty            0.396     3.329    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.180     3.509    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 0.385ns (7.169%)  route 4.986ns (92.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    -1.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    -1.631    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.385    -1.246 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[12]/Q
                         net (fo=1, routed)           4.986     3.739    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[12]
    SLICE_X62Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706     3.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X62Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[12]/C
                         clock pessimism              0.000     3.000    
                         clock uncertainty            0.396     3.396    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.091     3.487    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.739    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.128ns (4.782%)  route 2.549ns (95.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.575    -0.656    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X63Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.128    -0.528 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[15]/Q
                         net (fo=1, routed)           2.549     2.020    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/D[15]
    SLICE_X43Y65         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.818     1.184    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/aclk
    SLICE_X43Y65         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[15]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.396     1.580    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.017     1.597    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_1/U0/im0_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.141ns (4.921%)  route 2.724ns (95.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.577    -0.654    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X60Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[26]/Q
                         net (fo=1, routed)           2.724     2.211    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[26]
    SLICE_X45Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.820     1.186    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X45Y62         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[26]/C
                         clock pessimism              0.000     1.186    
                         clock uncertainty            0.396     1.582    
    SLICE_X45Y62         FDRE (Hold_fdre_C_D)         0.076     1.658    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.367ns (6.327%)  route 5.434ns (93.673%))
  Logic Levels:           0  
  Clock Path Skew:        4.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X64Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.266 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[33]/Q
                         net (fo=1, routed)           5.434     4.168    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[33]
    SLICE_X47Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.649     2.943    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X47Y59         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[33]/C
                         clock pessimism              0.000     2.943    
                         clock uncertainty            0.396     3.339    
    SLICE_X47Y59         FDRE (Hold_fdre_C_D)         0.196     3.535    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           4.168    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.141ns (4.760%)  route 2.821ns (95.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.575    -0.656    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X57Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[12]/Q
                         net (fo=1, routed)           2.821     2.306    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[12]
    SLICE_X54Y56         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.845     1.211    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X54Y56         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[12]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.396     1.607    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.063     1.670    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.164ns (5.409%)  route 2.868ns (94.591%))
  Logic Levels:           0  
  Clock Path Skew:        1.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.573    -0.658    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y67         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.494 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[31]/Q
                         net (fo=1, routed)           2.868     2.374    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/D[31]
    SLICE_X60Y74         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.832     1.198    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/aclk
    SLICE_X60Y74         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[31]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.396     1.594    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.066     1.660    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_0/U0/im0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.141ns (4.578%)  route 2.939ns (95.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.575    -0.656    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X64Y63         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[31]/Q
                         net (fo=1, routed)           2.939     2.424    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/D[31]
    SLICE_X45Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.822     1.188    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/aclk
    SLICE_X45Y61         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[31]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            0.396     1.584    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.071     1.655    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TT_META48_2/U0/im0_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.769    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :         1068  Failing Endpoints,  Worst Slack       -7.690ns,  Total Violation    -6588.399ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.690ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.184ns  (logic 1.588ns (49.878%)  route 1.596ns (50.122%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -4.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 28.737 - 30.435 ) 
    Source Clock Delay      (SCD):    2.928ns = ( 32.928 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.634    32.928    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    33.384 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.682    34.066    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL1[2]
    SLICE_X34Y76         LUT4 (Prop_lut4_I1_O)        0.124    34.190 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36/O
                         net (fo=1, routed)           0.000    34.190    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_36_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.723 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.723    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_21_n_0
    SLICE_X34Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.840 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.840    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_12_n_0
    SLICE_X34Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.957 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    34.957    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_3_n_0
    SLICE_X34Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.074 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.914    35.988    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]_i_2_n_0
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.124    36.112 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1/O
                         net (fo=1, routed)           0.000    36.112    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[1]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.471    28.737    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X36Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]/C
                         clock pessimism              0.000    28.737    
                         clock uncertainty           -0.396    28.341    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.081    28.422    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[1]
  -------------------------------------------------------------------
                         required time                         28.422    
                         arrival time                         -36.112    
  -------------------------------------------------------------------
                         slack                                 -7.690    

Slack (VIOLATED) :        -7.611ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        3.097ns  (logic 1.650ns (53.283%)  route 1.447ns (46.717%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -4.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 28.740 - 30.435 ) 
    Source Clock Delay      (SCD):    2.935ns = ( 32.935 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.641    32.935    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y81         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDRE (Prop_fdre_C_Q)         0.518    33.453 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.673    34.126    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL2[2]
    SLICE_X34Y82         LUT4 (Prop_lut4_I1_O)        0.124    34.250 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36/O
                         net (fo=1, routed)           0.000    34.250    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_36_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.783 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.783    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_21_n_0
    SLICE_X34Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.900 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.900    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_12_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.017 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.017    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_3_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.134 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.773    35.908    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]_i_2_n_0
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124    36.032 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1/O
                         net (fo=1, routed)           0.000    36.032    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[2]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.474    28.740    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X36Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]/C
                         clock pessimism              0.000    28.740    
                         clock uncertainty           -0.396    28.344    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)        0.077    28.421    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[2]
  -------------------------------------------------------------------
                         required time                         28.421    
                         arrival time                         -36.032    
  -------------------------------------------------------------------
                         slack                                 -7.611    

Slack (VIOLATED) :        -7.506ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.992ns  (logic 1.412ns (47.185%)  route 1.580ns (52.815%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -4.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.695ns = ( 28.740 - 30.435 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.644    32.938    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.478    33.416 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=3, routed)           0.921    34.337    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL3[21]
    SLICE_X37Y85         LUT4 (Prop_lut4_I3_O)        0.298    34.635 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_18/O
                         net (fo=1, routed)           0.000    34.635    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_18_n_0
    SLICE_X37Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.033 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.033    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_3_n_0
    SLICE_X37Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.147 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.659    35.806    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts0
    SLICE_X36Y86         LUT2 (Prop_lut2_I0_O)        0.124    35.930 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1/O
                         net (fo=1, routed)           0.000    35.930    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[3]_i_1_n_0
    SLICE_X36Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.474    28.740    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X36Y86         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]/C
                         clock pessimism              0.000    28.740    
                         clock uncertainty           -0.396    28.344    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)        0.081    28.425    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[3]
  -------------------------------------------------------------------
                         required time                         28.425    
                         arrival time                         -35.930    
  -------------------------------------------------------------------
                         slack                                 -7.506    

Slack (VIOLATED) :        -7.426ns  (required time - arrival time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.912ns  (logic 1.658ns (56.938%)  route 1.254ns (43.062%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        -4.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 28.737 - 30.435 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.640    32.934    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y80         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.518    33.452 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.651    34.103    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/DEL0[2]
    SLICE_X39Y79         LUT4 (Prop_lut4_I1_O)        0.124    34.227 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36/O
                         net (fo=1, routed)           0.000    34.227    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_36_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.777 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.777    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_21_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.891 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.891    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_12_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.005 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.005    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_3_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.119 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.603    35.722    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]_i_2_n_0
    SLICE_X36Y82         LUT2 (Prop_lut2_I0_O)        0.124    35.846 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1/O
                         net (fo=1, routed)           0.000    35.846    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts[0]_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.471    28.737    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/clk
    SLICE_X36Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]/C
                         clock pessimism              0.000    28.737    
                         clock uncertainty           -0.396    28.341    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)        0.079    28.420    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DELAY_SYNC_0/U0/rsts_reg[0]
  -------------------------------------------------------------------
                         required time                         28.420    
                         arrival time                         -35.846    
  -------------------------------------------------------------------
                         slack                                 -7.426    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[26]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1_reg[26]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[46]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t2_reg[46]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[18]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[18]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[19]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[19]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[1]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    

Slack (VIOLATED) :        -7.261ns  (required time - arrival time)
  Source:                 SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.145ns  (logic 0.580ns (27.039%)  route 1.565ns (72.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 28.804 - 30.435 ) 
    Source Clock Delay      (SCD):    3.000ns = ( 33.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.706    33.000    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y66         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.456    33.456 f  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=20, routed)          0.479    33.935    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/ReSeTn
    SLICE_X63Y66         LUT1 (Prop_lut1_I0_O)        0.124    34.059 r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t1[47]_i_1/O
                         net (fo=241, routed)         1.086    35.145    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/p_0_in
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     30.435    30.435 r  
    H16                                               0.000    30.435 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.435    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    31.815 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    32.977    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    25.163 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    27.175    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    27.266 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.538    28.804    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/MCLK
    SLICE_X62Y60         FDRE                                         r  SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]/C
                         clock pessimism              0.000    28.804    
                         clock uncertainty           -0.396    28.408    
    SLICE_X62Y60         FDRE (Setup_fdre_C_R)       -0.524    27.884    SP_OV_i/TT_AXI_PERIPH_wrapper_0/U0/TT_AXI_PERIPH_i/TIME_TAG_M_0/U0/t3_reg[20]
  -------------------------------------------------------------------
                         required time                         27.884    
                         arrival time                         -35.145    
  -------------------------------------------------------------------
                         slack                                 -7.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.396%)  route 0.065ns (31.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.546     0.882    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.065     1.088    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[8]
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.811    -0.929    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X41Y77         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]/C
                         clock pessimism              0.000    -0.929    
                         clock uncertainty            0.396    -0.533    
    SLICE_X41Y77         FDRE (Hold_fdre_C_D)         0.047    -0.486    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.579ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.552     0.888    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y84         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.072     1.100    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[19]
    SLICE_X44Y84         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.818    -0.922    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X44Y84         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[19]/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.396    -0.526    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.047    -0.479    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.141ns (65.627%)  route 0.074ns (34.373%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.544     0.880    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.074     1.094    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/DC0[16]
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.809    -0.931    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/clk
    SLICE_X40Y76         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[16]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.396    -0.535    
    SLICE_X40Y76         FDRE (Hold_fdre_C_D)         0.047    -0.488    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_0/U0/pipelined_dc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.633     0.969    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.112     1.222    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[44]
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.905    -0.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[44]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.396    -0.439    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.076    -0.363    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[44]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.590ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.695%)  route 0.117ns (45.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.634     0.970    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.117     1.228    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[30]
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.906    -0.834    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.396    -0.438    
    SLICE_X52Y106        FDRE (Hold_fdre_C_D)         0.075    -0.363    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.633     0.969    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.113     1.223    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[43]
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.905    -0.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X52Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.396    -0.439    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.071    -0.368    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[43]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.550     0.886    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.113     1.140    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[5]
    SLICE_X45Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.817    -0.923    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X45Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]/C
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.396    -0.527    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.075    -0.452    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.592ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.998%)  route 0.115ns (45.002%))
  Logic Levels:           0  
  Clock Path Skew:        -1.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.690     1.026    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X101Y106       FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y106       FDRE (Prop_fdre_C_Q)         0.141     1.167 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.115     1.282    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/s_axis_config_tdata[30]
    SLICE_X99Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.964    -0.776    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/aclk
    SLICE_X99Y106        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]/C
                         clock pessimism              0.000    -0.776    
                         clock uncertainty            0.396    -0.380    
    SLICE_X99Y106        FDRE (Hold_fdre_C_D)         0.070    -0.310    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_1/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[30]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.633     0.969    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y108        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/phase_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.122     1.232    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/s_axis_config_tdata[9]
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.905    -0.835    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/aclk
    SLICE_X53Y107        FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]/C
                         clock pessimism              0.000    -0.835    
                         clock uncertainty            0.396    -0.439    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.078    -0.361    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/dds_compiler_0/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.593ns  (arrival time - required time)
  Source:                 SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.883%)  route 0.111ns (44.117%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.396ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.225ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.550     0.886    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y82         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/aux_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.111     1.138    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/DC3[7]
    SLICE_X45Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.817    -0.923    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/clk
    SLICE_X45Y83         FDRE                                         r  SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[7]/C
                         clock pessimism              0.000    -0.923    
                         clock uncertainty            0.396    -0.527    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.071    -0.456    SP_OV_i/DDS_AXI_PERIPH_wrapp_0/U0/DDS_AXI_PERIPH_i/DDS_COM_wrapper_0/U0/DDS_COM_i/DC_EN_MOD_3/U0/pipelined_dc_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  1.593    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.180ns,  Total Violation       -4.180ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.180ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@176.087ns - clk_out1_SP_OV_clk_wiz_0_0 rise@176.000ns)
  Data Path Delay:        3.144ns  (logic 0.704ns (22.391%)  route 2.440ns (77.609%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 174.455 - 176.087 ) 
    Source Clock Delay      (SCD):    -0.742ns = ( 175.258 - 176.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                    176.000   176.000 r  
    H16                                               0.000   176.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   176.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   177.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440   178.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406   171.485 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   173.374    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101   173.475 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.783   175.258    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X99Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y60         FDRE (Prop_fdre_C_Q)         0.456   175.714 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           2.278   177.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op1[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I0_O)        0.124   178.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.162   178.278    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.124   178.402 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000   178.402    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                    176.087   176.087 r  
    H16                                               0.000   176.087 r  sys_clock (IN)
                         net (fo=0)                   0.000   176.087    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380   177.467 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   178.629    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   170.815 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   172.827    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   172.918 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.537   174.455    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism              0.070   174.525    
                         clock uncertainty           -0.384   174.141    
    SLICE_X66Y62         FDRE (Setup_fdre_C_D)        0.081   174.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                        174.222    
                         arrival time                        -178.402    
  -------------------------------------------------------------------
                         slack                                 -4.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.521%)  route 0.608ns (72.479%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.580    -0.601    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/IDAT_IND_reg/Q
                         net (fo=4, routed)           0.554     0.094    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Op2[0]
    SLICE_X66Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.139 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/stopped_i_2/O
                         net (fo=1, routed)           0.054     0.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped
    SLICE_X66Y62         LUT3 (Prop_lut3_I1_O)        0.045     0.238 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_1/O
                         net (fo=1, routed)           0.000     0.238    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        0.844    -0.896    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg/C
                         clock pessimism             -0.188    -1.083    
                         clock uncertainty            0.384    -0.699    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121    -0.578    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/stopped_reg
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.817    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :          396  Failing Endpoints,  Worst Slack       -5.206ns,  Total Violation    -1797.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.288ns  (logic 0.704ns (30.775%)  route 1.584ns (69.225%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 30.558 - 32.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 33.009 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.715    33.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.456    33.465 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.377    33.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.124    33.966 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.393    34.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.483 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814    35.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559    30.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]/C
                         clock pessimism              0.000    30.558    
                         clock uncertainty           -0.262    30.296    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205    30.091    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -35.297    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.288ns  (logic 0.704ns (30.775%)  route 1.584ns (69.225%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 30.558 - 32.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 33.009 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.715    33.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.456    33.465 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.377    33.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.124    33.966 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.393    34.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.483 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814    35.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559    30.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    30.558    
                         clock uncertainty           -0.262    30.296    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205    30.091    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -35.297    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.288ns  (logic 0.704ns (30.775%)  route 1.584ns (69.225%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 30.558 - 32.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 33.009 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.715    33.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.456    33.465 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.377    33.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.124    33.966 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.393    34.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.483 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814    35.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559    30.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]/C
                         clock pessimism              0.000    30.558    
                         clock uncertainty           -0.262    30.296    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205    30.091    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -35.297    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.206ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.288ns  (logic 0.704ns (30.775%)  route 1.584ns (69.225%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 30.558 - 32.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 33.009 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.715    33.009    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y50         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.456    33.465 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.377    33.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Op2[0]
    SLICE_X60Y50         LUT2 (Prop_lut2_I1_O)        0.124    33.966 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_3/Res[0]_INST_0/O
                         net (fo=36, routed)          0.393    34.359    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/ctr_rst_i_1__1_n_0
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.124    34.483 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1/O
                         net (fo=32, routed)          0.814    35.297    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim[31]_i_1__1_n_0
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.559    30.558    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X71Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    30.558    
                         clock uncertainty           -0.262    30.296    
    SLICE_X71Y49         FDRE (Setup_fdre_C_CE)      -0.205    30.091    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         30.091    
                         arrival time                         -35.297    
  -------------------------------------------------------------------
                         slack                                 -5.206    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[1]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    

Slack (VIOLATED) :        -5.205ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.269ns  (logic 0.704ns (31.029%)  route 1.565ns (68.971%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 30.542 - 32.000 ) 
    Source Clock Delay      (SCD):    3.011ns = ( 33.011 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        1.717    33.011    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.456    33.467 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.525    33.992    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op1[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I0_O)        0.124    34.116 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.364    34.480    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         LUT2 (Prop_lut2_I1_O)        0.124    34.604 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.676    35.280    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.544    30.542    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    30.542    
                         clock uncertainty           -0.262    30.280    
    SLICE_X85Y59         FDRE (Setup_fdre_C_CE)      -0.205    30.075    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                         30.075    
                         arrival time                         -35.280    
  -------------------------------------------------------------------
                         slack                                 -5.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.581     0.917    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.065     1.123    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[15]
    SLICE_X85Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.850    -0.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.262    -0.571    
    SLICE_X85Y60         FDRE (Hold_fdre_C_D)         0.047    -0.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.074%)  route 0.066ns (31.926%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.581     0.917    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X84Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y60         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.066     1.124    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[18]
    SLICE_X85Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.850    -0.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    -0.834    
                         clock uncertainty            0.262    -0.571    
    SLICE_X85Y60         FDRE (Hold_fdre_C_D)         0.047    -0.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.675ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=2, routed)           0.121     1.183    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[6]
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X65Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.262    -0.567    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.076    -0.491    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.662%)  route 0.127ns (47.338%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.581     0.917    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X87Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           0.127     1.184    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[29]
    SLICE_X86Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.851    -0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X86Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[29]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.262    -0.570    
    SLICE_X86Y61         FDRE (Hold_fdre_C_D)         0.076    -0.494    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[29]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.120     1.148    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[5]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.820    -0.864    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.262    -0.601    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.071    -0.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.122     1.151    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[20]
    SLICE_X53Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.820    -0.864    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.262    -0.601    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.071    -0.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.072%)  route 0.130ns (47.928%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.582     0.918    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X81Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.130     1.188    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[20]
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.851    -0.833    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    -0.833    
                         clock uncertainty            0.262    -0.570    
    SLICE_X85Y59         FDRE (Hold_fdre_C_D)         0.075    -0.495    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.586     0.922    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y48         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.124     1.187    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[10]
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.854    -0.830    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X67Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]/C
                         clock pessimism              0.000    -0.830    
                         clock uncertainty            0.262    -0.567    
    SLICE_X67Y49         FDRE (Hold_fdre_C_D)         0.070    -0.497    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.131     1.159    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[21]
    SLICE_X53Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.820    -0.864    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y53         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.262    -0.601    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.076    -0.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.775%)  route 0.103ns (42.225%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7835, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.103     1.132    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[14]
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         0.820    -0.864    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.864    
                         clock uncertainty            0.262    -0.601    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.047    -0.554    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.686    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :          272  Failing Endpoints,  Worst Slack       -4.198ns,  Total Violation    -1032.187ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.198ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.755%)  route 2.532ns (78.245%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.510    26.143    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X53Y57         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.143    
  -------------------------------------------------------------------
                         slack                                 -4.198    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[27]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[28]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[4]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.234ns  (logic 0.704ns (21.769%)  route 2.530ns (78.231%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 22.463 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.465    22.463    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X51Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]/C
                         clock pessimism              0.070    22.534    
                         clock uncertainty           -0.384    22.150    
    SLICE_X51Y58         FDRE (Setup_fdre_C_CE)      -0.205    21.945    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[6]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.235ns  (logic 0.704ns (21.765%)  route 2.531ns (78.235%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 22.464 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.509    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.466    22.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/C
                         clock pessimism              0.070    22.535    
                         clock uncertainty           -0.384    22.151    
    SLICE_X53Y56         FDRE (Setup_fdre_C_CE)      -0.205    21.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    

Slack (VIOLATED) :        -4.196ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.087ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@24.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@23.913ns)
  Data Path Delay:        3.235ns  (logic 0.704ns (21.765%)  route 2.531ns (78.235%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 22.464 - 24.000 ) 
    Source Clock Delay      (SCD):    -1.006ns = ( 22.907 - 23.913 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     23.913    23.913 r  
    H16                                               0.000    23.913 r  sys_clock (IN)
                         net (fo=0)                   0.000    23.913    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    25.364 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    26.649    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    18.890 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    21.096    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    21.197 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.710    22.907    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.456    23.363 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           1.401    24.764    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Op2[0]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.124    24.888 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_0/Res[0]_INST_0/O
                         net (fo=36, routed)          0.621    25.508    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/p_0_in
    SLICE_X50Y54         LUT2 (Prop_lut2_I1_O)        0.124    25.632 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.509    26.141    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     24.000    24.000 r  
    H16                                               0.000    24.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    24.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    25.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    26.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    19.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.466    22.464    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X53Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.070    22.535    
                         clock uncertainty           -0.384    22.151    
    SLICE_X53Y56         FDRE (Setup_fdre_C_CE)      -0.205    21.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                         21.946    
                         arrival time                         -26.141    
  -------------------------------------------------------------------
                         slack                                 -4.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.518ns (17.162%)  route 2.500ns (82.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.537    -1.632    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.418    -1.214 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           1.537     0.323    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Op1[0]
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.100     0.423 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_0/Res[0]_INST_0/O
                         net (fo=1, routed)           0.964     1.386    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         2.521    -0.005    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X36Y49         LUT3 (Prop_lut3_I0_O)        0.124     0.119 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/O_CLK/O
                         net (fo=1, routed)           0.739     0.858    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y18          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism             -0.070     0.788    
                         clock uncertainty            0.384     1.172    
    DSP48_X2Y18          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                      0.005     1.177    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.518ns (16.523%)  route 2.617ns (83.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.537    -1.632    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X66Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_fdre_C_Q)         0.418    -1.214 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lwin_reg/Q
                         net (fo=6, routed)           2.108     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Op2[0]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.100     0.994 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_stop_or_1/Res[0]_INST_0/O
                         net (fo=1, routed)           0.509     1.503    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y20          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         2.310    -0.216    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/TCLK
    SLICE_X36Y54         LUT3 (Prop_lut3_I0_O)        0.124    -0.092 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/O_CLK/O
                         net (fo=1, routed)           0.739     0.647    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y20          DSP48E1                                      r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism             -0.070     0.577    
                         clock uncertainty            0.384     0.961    
    DSP48_X2Y20          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                      0.005     0.966    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.467ns (27.139%)  route 1.254ns (72.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.365     0.088    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.718    -0.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[10]/C
                         clock pessimism             -0.070    -0.878    
                         clock uncertainty            0.384    -0.494    
    SLICE_X85Y61         FDRE (Hold_fdre_C_R)        -0.020    -0.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.467ns (27.139%)  route 1.254ns (72.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.365     0.088    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.718    -0.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[11]/C
                         clock pessimism             -0.070    -0.878    
                         clock uncertainty            0.384    -0.494    
    SLICE_X85Y61         FDRE (Hold_fdre_C_R)        -0.020    -0.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.467ns (27.139%)  route 1.254ns (72.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.365     0.088    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.718    -0.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[12]/C
                         clock pessimism             -0.070    -0.878    
                         clock uncertainty            0.384    -0.494    
    SLICE_X85Y61         FDRE (Hold_fdre_C_R)        -0.020    -0.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.467ns (27.139%)  route 1.254ns (72.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.365     0.088    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.718    -0.807    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X85Y61         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[13]/C
                         clock pessimism             -0.070    -0.878    
                         clock uncertainty            0.384    -0.494    
    SLICE_X85Y61         FDRE (Hold_fdre_C_R)        -0.020    -0.514    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.467ns (25.580%)  route 1.359ns (74.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.470     0.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]/C
                         clock pessimism             -0.070    -0.880    
                         clock uncertainty            0.384    -0.496    
    SLICE_X82Y63         FDRE (Hold_fdre_C_R)         0.036    -0.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.467ns (25.580%)  route 1.359ns (74.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.470     0.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[21]/C
                         clock pessimism             -0.070    -0.880    
                         clock uncertainty            0.384    -0.496    
    SLICE_X82Y63         FDRE (Hold_fdre_C_R)         0.036    -0.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.467ns (25.580%)  route 1.359ns (74.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.470     0.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[22]/C
                         clock pessimism             -0.070    -0.880    
                         clock uncertainty            0.384    -0.496    
    SLICE_X82Y63         FDRE (Hold_fdre_C_R)         0.036    -0.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 0.467ns (25.580%)  route 1.359ns (74.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -1.633ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.384ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.269ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.542    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=1698, routed)        1.536    -1.633    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/MCLK
    SLICE_X63Y62         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.367    -1.266 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/EX_TRIG_CTL_0/U0/lctl_reg/Q
                         net (fo=5, routed)           0.888    -0.378    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Op2[0]
    SLICE_X84Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.278 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/ex_trig_or_1/Res[0]_INST_0/O
                         net (fo=36, routed)          0.470     0.193    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/ctr_rst_i_1__0_n_0
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=276, routed)         1.716    -0.809    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X82Y63         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[23]/C
                         clock pessimism             -0.070    -0.880    
                         clock uncertainty            0.384    -0.496    
    SLICE_X82Y63         FDRE (Hold_fdre_C_R)         0.036    -0.460    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/pipelined_count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.652    





