Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/leo_mrmd/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sap1_bench_behav xil_defaultlib.sap1_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'binary_o' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/SAP1_VIVADO_PROJECT/SAP1_VIVADO_PROJECT.srcs/sim_1/new/sap1_bench.v:9]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'a_i' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'b_i' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bus_o' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'add_sub_i' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:143]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'instr_i' [/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v:145]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v" Line 1. Module sap1_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v" Line 2. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v" Line 1. Module mar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v" Line 1. Module add_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v" Line 1. Module bus_controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/top/sap1.v" Line 1. Module sap1_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/clock.v" Line 2. Module clock doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/pc.v" Line 1. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/mar.v" Line 1. Module mar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/ram.v" Line 1. Module ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/controller.v" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/add_sub.v" Line 1. Module add_sub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/register.v" Line 2. Module register doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/leo_mrmd/Documents/SAPx_verilog/SAP-1/modules/bus_controller.v" Line 1. Module bus_controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.mar
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.bus_controller
Compiling module xil_defaultlib.sap1_top
Compiling module xil_defaultlib.sap1_bench
Compiling module xil_defaultlib.glbl
Built simulation snapshot sap1_bench_behav
