(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h36):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire3;
  input wire signed [(4'h9):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(4'h8):(1'h0)] wire0;
  wire [(3'h7):(1'h0)] wire11;
  wire [(2'h2):(1'h0)] wire10;
  wire [(3'h7):(1'h0)] wire5;
  wire signed [(3'h6):(1'h0)] wire4;
  reg signed [(4'h8):(1'h0)] reg9 = (1'h0);
  reg [(3'h7):(1'h0)] reg8 = (1'h0);
  reg [(4'hb):(1'h0)] reg7 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg6 = (1'h0);
  assign y = {wire11, wire10, wire5, wire4, reg9, reg8, reg7, reg6, (1'h0)};
  assign wire4 = (wire0[(2'h3):(1'h0)] ^ wire0);
  assign wire5 = (~(+({wire1} ^ (+wire2))));
  always
    @(posedge clk) begin
      if ((wire0 ?
          (wire1[(2'h2):(2'h2)] <= wire1) : ({wire2} ~^ $unsigned({wire4}))))
        begin
          if ((~(($unsigned(wire5) <<< $signed(wire0)) != $unsigned(wire5[(2'h3):(1'h1)]))))
            begin
              reg6 <= ((!(^wire1[(1'h0):(1'h0)])) ?
                  (((wire2 & wire1) ? {wire2} : wire4[(2'h2):(1'h0)]) ?
                      wire5[(3'h6):(3'h4)] : wire2) : wire1);
              reg7 <= (wire3[(3'h5):(1'h0)] ?
                  wire3[(4'h9):(1'h0)] : (({wire0} ^ (wire0 ? wire3 : wire3)) ?
                      wire4[(1'h0):(1'h0)] : (+{wire3})));
            end
          else
            begin
              reg6 <= (8'ha3);
            end
          reg8 <= (8'ha0);
          reg9 <= ((({wire1} & wire0) > $signed($signed(wire0))) ^ (&(reg8[(2'h2):(1'h1)] ?
              wire2[(3'h6):(3'h6)] : (reg6 ? reg7 : reg8))));
        end
      else
        begin
          reg6 <= (wire3 ?
              $signed(($signed(reg8) != {(8'ha6)})) : $unsigned(wire4));
          reg7 <= ($unsigned((wire1 ? reg7 : reg7[(1'h1):(1'h0)])) ?
              $unsigned($signed((wire3 ? reg8 : wire4))) : (-wire1));
        end
    end
  assign wire10 = ((~&(reg7 || reg8)) | (!(wire5 >>> (~|wire3))));
  assign wire11 = ($signed(wire5) ? wire5[(3'h7):(3'h4)] : wire4);
endmodule