Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 22:23:38 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_37/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.071        0.000                      0                 1252        0.007        0.000                      0                 1252        2.120        0.000                       0                  1231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.396}        4.791           208.725         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.071        0.000                      0                 1252        0.007        0.000                      0                 1252        2.120        0.000                       0                  1231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 genblk1[75].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.395ns period=4.791ns})
  Destination:            reg_out/reg_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.395ns period=4.791ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.791ns  (vclock rise@4.791ns - vclock rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.267ns (50.288%)  route 2.241ns (49.712%))
  Logic Levels:           21  (CARRY8=11 LUT2=7 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 6.164 - 4.791 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.836ns (routing 0.001ns, distribution 0.835ns)
  Clock Net Delay (Destination): 0.717ns (routing 0.001ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1230, routed)        0.836     1.782    genblk1[75].reg_in/clk_IBUF_BUFG
    SLICE_X133Y503       FDRE                                         r  genblk1[75].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y503       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.858 r  genblk1[75].reg_in/reg_out_reg[1]/Q
                         net (fo=5, routed)           0.095     1.953    conv/mul47/O76[1]
    SLICE_X133Y502       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.041 r  conv/mul47/reg_out[7]_i_303/O
                         net (fo=2, routed)           0.094     2.135    conv/mul47/reg_out[7]_i_303_n_0
    SLICE_X133Y503       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.258 r  conv/mul47/reg_out[7]_i_307/O
                         net (fo=1, routed)           0.022     2.280    conv/mul47/reg_out[7]_i_307_n_0
    SLICE_X133Y503       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.439 r  conv/mul47/reg_out_reg[7]_i_237/CO[7]
                         net (fo=1, routed)           0.026     2.465    conv/mul47/reg_out_reg[7]_i_237_n_0
    SLICE_X133Y504       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.521 r  conv/mul47/reg_out_reg[21]_i_617/O[0]
                         net (fo=1, routed)           0.185     2.706    genblk1[74].reg_in/z[6]
    SLICE_X131Y502       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     2.796 r  genblk1[74].reg_in/reg_out[7]_i_383/O
                         net (fo=1, routed)           0.015     2.811    conv/add000073/reg_out[7]_i_235_1[6]
    SLICE_X131Y502       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     2.928 r  conv/add000073/reg_out_reg[7]_i_300/CO[7]
                         net (fo=1, routed)           0.026     2.954    conv/add000073/reg_out_reg[7]_i_300_n_0
    SLICE_X131Y503       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.010 r  conv/add000073/reg_out_reg[21]_i_468/O[0]
                         net (fo=1, routed)           0.238     3.248    conv/add000073/reg_out_reg[21]_i_468_n_15
    SLICE_X131Y508       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.300 r  conv/add000073/reg_out[21]_i_475/O
                         net (fo=1, routed)           0.016     3.316    conv/add000073/reg_out[21]_i_475_n_0
    SLICE_X131Y508       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     3.439 r  conv/add000073/reg_out_reg[21]_i_374/O[3]
                         net (fo=1, routed)           0.178     3.617    conv/add000073/reg_out_reg[21]_i_374_n_12
    SLICE_X131Y505       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.741 r  conv/add000073/reg_out[15]_i_202/O
                         net (fo=1, routed)           0.014     3.755    conv/add000073/reg_out[15]_i_202_n_0
    SLICE_X131Y505       CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     3.892 r  conv/add000073/reg_out_reg[15]_i_125/O[7]
                         net (fo=1, routed)           0.285     4.177    conv/add000073/reg_out_reg[15]_i_125_n_8
    SLICE_X130Y498       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     4.276 r  conv/add000073/reg_out[15]_i_68/O
                         net (fo=1, routed)           0.010     4.286    conv/add000073/reg_out[15]_i_68_n_0
    SLICE_X130Y498       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.401 r  conv/add000073/reg_out_reg[15]_i_39/CO[7]
                         net (fo=1, routed)           0.026     4.427    conv/add000073/reg_out_reg[15]_i_39_n_0
    SLICE_X130Y499       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.503 r  conv/add000073/reg_out_reg[21]_i_39/O[1]
                         net (fo=2, routed)           0.192     4.695    conv/add000073/reg_out_reg[21]_i_39_n_14
    SLICE_X130Y496       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.843 r  conv/add000073/reg_out[21]_i_42/O
                         net (fo=1, routed)           0.009     4.852    conv/add000073/reg_out[21]_i_42_n_0
    SLICE_X130Y496       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[4])
                                                      0.209     5.061 r  conv/add000073/reg_out_reg[21]_i_23/CO[4]
                         net (fo=1, routed)           0.209     5.270    conv/add000073/reg_out_reg[21]_i_23_n_3
    SLICE_X130Y493       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     5.305 r  conv/add000073/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.007     5.312    conv/add000073/reg_out[21]_i_12_n_0
    SLICE_X130Y493       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.099     5.411 r  conv/add000073/reg_out_reg[21]_i_3/CO[5]
                         net (fo=1, routed)           0.144     5.555    conv/add000073/reg_out_reg[21]_i_3_n_2
    SLICE_X128Y493       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.678 r  conv/add000073/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.011     5.689    conv/add000073/reg_out[21]_i_5_n_0
    SLICE_X128Y493       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     5.816 r  conv/add000073/reg_out_reg[21]_i_2/O[6]
                         net (fo=1, routed)           0.174     5.990    reg_out/a[22]
    SLICE_X126Y494       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     6.025 r  reg_out/reg_out[21]_i_1/O
                         net (fo=22, routed)          0.265     6.290    reg_out/reg_out[21]_i_1_n_0
    SLICE_X125Y494       FDRE                                         r  reg_out/reg_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.791     4.791 r  
    AP13                                              0.000     4.791 r  clk (IN)
                         net (fo=0)                   0.000     4.791    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.136 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.136    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.136 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.423    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.447 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1230, routed)        0.717     6.164    reg_out/clk_IBUF_BUFG
    SLICE_X125Y494       FDRE                                         r  reg_out/reg_out_reg[11]/C
                         clock pessimism              0.307     6.471    
                         clock uncertainty           -0.035     6.436    
    SLICE_X125Y494       FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     6.362    reg_out/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[39].z_reg[39][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.395ns period=4.791ns})
  Destination:            genblk1[39].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.395ns period=4.791ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.716ns (routing 0.001ns, distribution 0.715ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.001ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1230, routed)        0.716     1.372    demux/clk_IBUF_BUFG
    SLICE_X125Y496       FDRE                                         r  demux/genblk1[39].z_reg[39][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y496       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.430 r  demux/genblk1[39].z_reg[39][2]/Q
                         net (fo=1, routed)           0.108     1.538    genblk1[39].reg_in/D[2]
    SLICE_X124Y494       FDRE                                         r  genblk1[39].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1230, routed)        0.830     1.776    genblk1[39].reg_in/clk_IBUF_BUFG
    SLICE_X124Y494       FDRE                                         r  genblk1[39].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.307     1.469    
    SLICE_X124Y494       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.531    genblk1[39].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.396 }
Period(ns):         4.791
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.791       3.501      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.395       2.120      SLICE_X125Y485  demux/genblk1[38].z_reg[38][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.395       2.120      SLICE_X123Y497  demux/genblk1[20].z_reg[20][2]/C



