
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.49
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'ScrDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:28: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:32: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:33: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:38: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:42: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:43: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:47: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:48: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:73: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:10: parameter 'NumWords' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:194: parameter 'HMAC_INTR_STATE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:195: parameter 'HMAC_INTR_ENABLE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:196: parameter 'HMAC_INTR_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:197: parameter 'HMAC_ALERT_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:198: parameter 'HMAC_CFG_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:199: parameter 'HMAC_CMD_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:200: parameter 'HMAC_STATUS_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:201: parameter 'HMAC_ERR_CODE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:202: parameter 'HMAC_WIPE_SECRET_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:203: parameter 'HMAC_KEY_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:204: parameter 'HMAC_KEY_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:205: parameter 'HMAC_KEY_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:206: parameter 'HMAC_KEY_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:207: parameter 'HMAC_KEY_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:208: parameter 'HMAC_KEY_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:209: parameter 'HMAC_KEY_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:210: parameter 'HMAC_KEY_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:211: parameter 'HMAC_DIGEST_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:212: parameter 'HMAC_DIGEST_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:213: parameter 'HMAC_DIGEST_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:214: parameter 'HMAC_DIGEST_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:215: parameter 'HMAC_DIGEST_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:216: parameter 'HMAC_DIGEST_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:217: parameter 'HMAC_DIGEST_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:218: parameter 'HMAC_DIGEST_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:219: parameter 'HMAC_MSG_LENGTH_LOWER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:220: parameter 'HMAC_MSG_LENGTH_UPPER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:223: parameter 'HMAC_INTR_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:224: parameter 'HMAC_INTR_TEST_HMAC_DONE_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:225: parameter 'HMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:226: parameter 'HMAC_INTR_TEST_HMAC_ERR_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:227: parameter 'HMAC_ALERT_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:228: parameter 'HMAC_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:229: parameter 'HMAC_CFG_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:230: parameter 'HMAC_CFG_ENDIAN_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:231: parameter 'HMAC_CFG_DIGEST_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:232: parameter 'HMAC_CMD_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:233: parameter 'HMAC_STATUS_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:234: parameter 'HMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:235: parameter 'HMAC_WIPE_SECRET_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:236: parameter 'HMAC_KEY_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:237: parameter 'HMAC_KEY_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:238: parameter 'HMAC_KEY_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:239: parameter 'HMAC_KEY_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:240: parameter 'HMAC_KEY_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:241: parameter 'HMAC_KEY_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:242: parameter 'HMAC_KEY_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:243: parameter 'HMAC_KEY_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:244: parameter 'HMAC_DIGEST_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:245: parameter 'HMAC_DIGEST_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:246: parameter 'HMAC_DIGEST_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:247: parameter 'HMAC_DIGEST_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:248: parameter 'HMAC_DIGEST_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:249: parameter 'HMAC_DIGEST_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:250: parameter 'HMAC_DIGEST_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:251: parameter 'HMAC_DIGEST_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:254: parameter 'HMAC_MSG_FIFO_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:255: parameter 'HMAC_MSG_FIFO_SIZE' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:289: parameter 'HMAC_PERMIT' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2_pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top hmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.58

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top hmac

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] hmac.sv:9: compiling module 'hmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 7
VERIFIC-INFO [VERI-1018] hmac_core.sv:7: compiling module 'hmac_core'
VERIFIC-INFO [VERI-1018] sha2.sv:8: compiling module 'sha2'
VERIFIC-WARNING [VERI-1209] sha2.sv:138: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] sha2.sv:150: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] sha2_pad.sv:9: compiling module 'sha2_pad'
VERIFIC-INFO [VERI-1018] hmac_reg_top.sv:8: compiling module 'hmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-WARNING [VERI-1330] hmac_reg_top.sv:113: actual bit length 1 differs from formal bit length 2 for port 'dev_select_i'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module hmac.
Importing module hmac_core.
Importing module hmac_reg_top.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_packer.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module sha2.
Importing module sha2_pad.
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw

3.3.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module sha2_pad.
<suppressed ~9 debug messages>
Optimizing module sha2.
<suppressed ~18 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_packer.
<suppressed ~7 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module hmac_reg_top.
<suppressed ~2 debug messages>
Optimizing module hmac_core.
<suppressed ~9 debug messages>
Optimizing module hmac.
<suppressed ~21 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).
Deleting now unused module hmac_core.
Deleting now unused module hmac_reg_top.
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_packer.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module sha2.
Deleting now unused module sha2_pad.
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~86 debug messages>

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~97 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 213 unused cells and 10632 unused wires.
<suppressed ~1168 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module hmac...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~25 debug messages>

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$13142: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$13142: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_hmac.$verific$mux_300$hmac_core.sv:129$3706: { 54'000000000000000000000000000000000000000000000000000000 \u_hmac.round_q \u_hmac.round_q 8'00000000 } -> 64'0000000000000000000000000000000000000000000000000000001100000000
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$7540: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_281$hmac_core.sv:121$3693: { $auto$opt_reduce.cc:134:opt_pmux$13347 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$13345 $auto$opt_reduce.cc:134:opt_pmux$13343 $auto$opt_reduce.cc:134:opt_pmux$13341 $auto$opt_reduce.cc:134:opt_pmux$13339 $auto$opt_reduce.cc:134:opt_pmux$13337 $auto$opt_reduce.cc:134:opt_pmux$13335 $auto$opt_reduce.cc:134:opt_pmux$13333 $auto$opt_reduce.cc:134:opt_pmux$13331 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_287$hmac_core.sv:122$3697: { $auto$opt_reduce.cc:134:opt_pmux$13365 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$13363 $auto$opt_reduce.cc:134:opt_pmux$13361 $auto$opt_reduce.cc:134:opt_pmux$13359 $auto$opt_reduce.cc:134:opt_pmux$13357 $auto$opt_reduce.cc:134:opt_pmux$13355 $auto$opt_reduce.cc:134:opt_pmux$13353 $auto$opt_reduce.cc:134:opt_pmux$13351 $auto$opt_reduce.cc:134:opt_pmux$13349 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3361$3928 $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 3 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$secret_key_reg$hmac.sv:133$229 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$msg_allowed_reg$hmac.sv:194$293 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$message_length_reg$hmac.sv:335$801 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$idle_o_reg$hmac.sv:560$3219 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_reg_reg$hmac.sv:183$290 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_block_reg$hmac.sv:175$285 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$7578 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$7576 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$7577 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$st_q_reg$sha2_pad.sv:140$8963 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$sha_st_q_reg$sha2.sv:241$8699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_done_reg$sha2.sv:158$8683 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$fifo_st_q_reg$sha2.sv:174$8686 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$12159 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_upper.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$flush_st_reg$prim_packer.sv:164$8199 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$st_q_reg$hmac_core.sv:183$3737 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$7579 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$7668 ($aldff) from module hmac.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 24 unused cells and 103 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~1 debug messages>

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($dff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

3.15.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.15.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 1 changes.

yosys> opt_merge

3.15.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff -nodffe -nosdff

3.15.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($adff) from module hmac.

yosys> opt_clean

3.15.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.15.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.15.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.15.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.15.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.15.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.15.30. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hmac.u_reg.u_err_code.q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~136 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [31:0], Q = \secret_key [31:0]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [63:32], Q = \secret_key [63:32]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [95:64], Q = \secret_key [95:64]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [127:96], Q = \secret_key [127:96]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [159:128], Q = \secret_key [159:128]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [191:160], Q = \secret_key [191:160]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [223:192], Q = \secret_key [223:192]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [255:224], Q = \secret_key [255:224]).
Adding EN signal on $verific$msg_allowed_reg$hmac.sv:194$293 ($adff) from module hmac (D = $verific$n3155$15, Q = \msg_allowed).
Adding EN signal on $verific$message_length_reg$hmac.sv:335$801 ($adff) from module hmac (D = $verific$n4400$188, Q = \message_length).
Adding EN signal on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($adff) from module hmac (D = \u_msg_fifo.gen_normal_fifo.empty, Q = \fifo_empty_q).
Adding EN signal on $verific$cfg_reg_reg$hmac.sv:183$290 ($adff) from module hmac (D = { \tl_i.a_data [0] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [1] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [2] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [3] \reg2hw[cfg][hmac_en][qe] }, Q = { \cfg_reg[hmac_en][q] \cfg_reg[hmac_en][qe] \cfg_reg[sha_en][q] \cfg_reg[sha_en][qe] \cfg_reg[endian_swap][q] \cfg_reg[endian_swap][qe] \cfg_reg[digest_swap][q] \cfg_reg[digest_swap][qe] }).
Adding EN signal on $verific$cfg_block_reg$hmac.sv:175$285 ($adff) from module hmac (D = $verific$n3105$12, Q = \cfg_block).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($dff) from module hmac (D = { \tl_i.a_mask 1'0 }, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n50$9731, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n83$9737, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($dff) from module hmac (D = { \u_tlul_adapter.rdata_tlword 1'1 }, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n50$9640, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n83$9646, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($dff) from module hmac (D = { 1'0 \u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n50$9817, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n83$9823, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = 5'00000, Q = \u_sha2.u_pad.tx_count [4:0]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n628$8939 [63:5], Q = \u_sha2.u_pad.tx_count [63:5]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n16$8900, Q = \u_sha2.u_pad.hash_process_flag).
Adding EN signal on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n6301$8379, Q = { \u_sha2.w[15] \u_sha2.w[14] \u_sha2.w[13] \u_sha2.w[12] \u_sha2.w[11] \u_sha2.w[10] \u_sha2.w[9] \u_sha2.w[8] \u_sha2.w[7] \u_sha2.w[6] \u_sha2.w[5] \u_sha2.w[4] \u_sha2.w[3] \u_sha2.w[2] \u_sha2.w[1] \u_sha2.w[0] }).
Adding EN signal on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14974$8504, Q = \u_sha2.w_index).
Adding EN signal on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14930$8499, Q = \u_sha2.round).
Adding EN signal on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n10734$8448, Q = { \u_sha2.hash[7] \u_sha2.hash[6] \u_sha2.hash[5] \u_sha2.hash[4] \u_sha2.hash[3] \u_sha2.hash[2] \u_sha2.hash[1] \u_sha2.hash[0] }).
Adding EN signal on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14097$8492, Q = { \u_sha2.digest[7] \u_sha2.digest[6] \u_sha2.digest[5] \u_sha2.digest[4] \u_sha2.digest[3] \u_sha2.digest[2] \u_sha2.digest[1] \u_sha2.digest[0] }).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($adff) from module hmac (D = 1'0, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($adff) from module hmac (D = $flatten\u_reg.\u_socket.$verific$n267$10766, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($adff) from module hmac (D = { 1'0 \u_reg.reg_steer }, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($adff) from module hmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($adff) from module hmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($adff) from module hmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$9038, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$9018, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$9020, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac (D = { 29'00000000000000000000000000000 \err_code [2:0] }, Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($adff) from module hmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($adff) from module hmac (D = $flatten\u_packer.$verific$n3233$8046, Q = \u_packer.stored_mask).
Adding EN signal on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($adff) from module hmac (D = $flatten\u_packer.$verific$n3168$8045, Q = \u_packer.stored_data).
Adding EN signal on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac (D = $flatten\u_packer.$verific$n652$7993, Q = \u_packer.pos).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n99$7696, Q = \u_msg_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n159$7702, Q = \u_msg_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = 5'00000, Q = \u_hmac.txcount [4:0]).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4283$3467 [63:5], Q = \u_hmac.txcount [63:5]).
Adding EN signal on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($adff) from module hmac (D = \u_hmac.round_d, Q = \u_hmac.round_q).
Adding EN signal on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4421$3434, Q = \u_hmac.reg_hash_process_flag).
Adding EN signal on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4455$3472, Q = \u_hmac.fifo_wdata_sel).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13492 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13492 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13492 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$13484 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13473 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13473 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13472 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13464 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13441 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13440 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13439 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13438 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13437 ($adffe) from module hmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$13436 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13435 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13434 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13433 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13425 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13425 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13425 ($adffe) from module hmac.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~35 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_dff -sat

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 26 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell hmac.$verific$add_407$hmac.sv:323$725 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$verific$add_411$hmac.sv:323$729 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$verific$add_416$hmac.sv:323$734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$verific$add_422$hmac.sv:323$740 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_424$hmac.sv:323$742 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_426$hmac.sv:323$744 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_428$hmac.sv:323$746 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_430$hmac.sv:323$748 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_432$hmac.sv:323$750 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_434$hmac.sv:323$752 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_436$hmac.sv:323$754 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_438$hmac.sv:323$756 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_440$hmac.sv:323$758 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_442$hmac.sv:323$760 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_444$hmac.sv:323$762 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_446$hmac.sv:323$764 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_448$hmac.sv:323$766 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_450$hmac.sv:323$768 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_452$hmac.sv:323$770 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_454$hmac.sv:323$772 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_456$hmac.sv:323$774 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_458$hmac.sv:323$776 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_460$hmac.sv:323$778 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_462$hmac.sv:323$780 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_464$hmac.sv:323$782 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_466$hmac.sv:323$784 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_468$hmac.sv:323$786 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_470$hmac.sv:323$788 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_472$hmac.sv:323$790 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_474$hmac.sv:323$792 ($add).
Removed top 58 bits (of 64) from port B of cell hmac.$verific$add_484$hmac.sv:334$797 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13526 ($ne).
Removed top 2 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13524 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13519 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13512 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9297 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9307 ($ne).
Removed top 1 bits (of 13) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$9878 ($mux).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
Removed top 16 bits (of 32) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12998 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12977 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12968 ($mux).
Removed top 1 bits (of 2) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13023 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13042 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13043 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13044 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13045 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13047 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13049 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13050 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13051 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13052 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13053 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13054 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13055 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13056 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13057 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13058 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13059 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13060 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13061 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13062 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13063 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13064 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13066 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13067 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13068 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13069 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13070 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13071 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13072 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13073 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13080 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13081 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13083 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13085 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13087 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13088 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13090 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13098 ($mux).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
Removed top 6 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_113$hmac_pkg.sv:51$8603 ($or).
Removed top 11 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_115$hmac_pkg.sv:51$8605 ($or).
Removed top 25 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_118$hmac_pkg.sv:51$8608 ($or).
Removed top 2 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_132$hmac_pkg.sv:51$8622 ($or).
Removed top 13 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_134$hmac_pkg.sv:51$8624 ($or).
Removed top 22 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_137$hmac_pkg.sv:51$8627 ($or).
Removed top 7 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_14$hmac_pkg.sv:51$8522 ($or).
Removed top 18 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_16$hmac_pkg.sv:51$8524 ($or).
Removed top 17 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_50$hmac_pkg.sv:51$8558 ($or).
Removed top 19 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_52$hmac_pkg.sv:51$8560 ($or).
Removed top 3 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_48$hmac_pkg.sv:84$8556 ($xor).
Removed top 10 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_77$hmac_pkg.sv:85$8585 ($xor).
Removed top 4 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13451 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13454 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13457 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13370 ($ne).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$9048 ($eq).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$12910 ($eq).
Removed top 9 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_27$hmac_reg_top.sv:937$7191 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_29$hmac_reg_top.sv:938$7192 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_31$hmac_reg_top.sv:939$7193 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_33$hmac_reg_top.sv:940$7194 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_35$hmac_reg_top.sv:941$7195 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_37$hmac_reg_top.sv:942$7196 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_39$hmac_reg_top.sv:943$7197 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_41$hmac_reg_top.sv:944$7198 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_43$hmac_reg_top.sv:945$7199 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_45$hmac_reg_top.sv:946$7200 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_47$hmac_reg_top.sv:947$7201 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_49$hmac_reg_top.sv:948$7202 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_51$hmac_reg_top.sv:949$7203 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_53$hmac_reg_top.sv:950$7204 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_55$hmac_reg_top.sv:951$7205 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_57$hmac_reg_top.sv:952$7206 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_59$hmac_reg_top.sv:953$7207 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_61$hmac_reg_top.sv:954$7208 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_63$hmac_reg_top.sv:955$7209 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_65$hmac_reg_top.sv:956$7210 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_67$hmac_reg_top.sv:957$7211 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_69$hmac_reg_top.sv:958$7212 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_71$hmac_reg_top.sv:959$7213 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_73$hmac_reg_top.sv:960$7214 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_75$hmac_reg_top.sv:961$7215 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_77$hmac_reg_top.sv:962$7216 ($eq).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 1 bits (of 7) from port A of cell hmac.$flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_83$prim_packer.sv:66$8126 ($mux).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_88$prim_packer.sv:68$8130 ($mux).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_178$prim_packer.sv:104$8183 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_180$prim_packer.sv:105$8185 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_169$prim_packer.sv:99$8175 ($shl).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_173$prim_packer.sv:100$8179 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_168$prim_packer.sv:99$8174 ($shr).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_172$prim_packer.sv:100$8178 ($shr).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
Removed top 1 bits (of 5) from port A of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_hmac.$auto$bmuxmap.cc:60:execute$13311 ($mux).
Removed top 1023 bits (of 1024) from port A of cell hmac.$flatten\u_hmac.$verific$Decoder_280$hmac_core.sv:121$3692 ($shl).
Removed top 54 bits (of 55) from port B of cell hmac.$flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$equal_269$hmac_core.sv:116$3684 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_hmac.$verific$equal_283$hmac_core.sv:122$3695 ($eq).
Removed top 1 bits (of 10) from port A of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 10) from port B of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$7540 ($mux).
Removed top 2 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13150.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13155.
Removed top 1 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13170.
Removed top 1 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13180.
Removed top 1 bits (of 3) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$7504.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$13125.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$13130.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13200.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13205.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13210.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13215.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13225.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13250.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13255.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13260.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13265.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13270.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13280.
Removed top 2 bits (of 8) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13290.
Removed top 3 bits (of 12) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13310.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4501$3474.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4518$3476.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4526$3477.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n508$7983.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n517$7984.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n567$7987.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n576$7988.
Removed top 3 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2328$4009.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2369$4010.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13001.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13006.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13021.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13026.
Removed top 1 bits (of 1024) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13041.
Removed top 1 bits (of 512) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13074.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$verific$n15007$8507.
Removed top 29 bits (of 32) from wire hmac.err_code.
Removed top 2 bits (of 32) from wire hmac.fifo_wdata[data].
Removed top 2 bits (of 3) from wire hmac.tl_win_d2h[d_opcode].

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hmac:
  creating $macc model for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
  creating $macc model for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716 ($sub).
  creating $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
  creating $macc model for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
  creating $macc model for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
  creating $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589 ($add).
  creating $macc model for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
  creating $macc model for $verific$add_404$hmac.sv:323$722 ($add).
  creating $macc model for $verific$add_407$hmac.sv:323$725 ($add).
  creating $macc model for $verific$add_411$hmac.sv:323$729 ($add).
  creating $macc model for $verific$add_416$hmac.sv:323$734 ($add).
  creating $macc model for $verific$add_422$hmac.sv:323$740 ($add).
  creating $macc model for $verific$add_424$hmac.sv:323$742 ($add).
  creating $macc model for $verific$add_426$hmac.sv:323$744 ($add).
  creating $macc model for $verific$add_428$hmac.sv:323$746 ($add).
  creating $macc model for $verific$add_430$hmac.sv:323$748 ($add).
  creating $macc model for $verific$add_432$hmac.sv:323$750 ($add).
  creating $macc model for $verific$add_434$hmac.sv:323$752 ($add).
  creating $macc model for $verific$add_436$hmac.sv:323$754 ($add).
  creating $macc model for $verific$add_438$hmac.sv:323$756 ($add).
  creating $macc model for $verific$add_440$hmac.sv:323$758 ($add).
  creating $macc model for $verific$add_442$hmac.sv:323$760 ($add).
  creating $macc model for $verific$add_444$hmac.sv:323$762 ($add).
  creating $macc model for $verific$add_446$hmac.sv:323$764 ($add).
  creating $macc model for $verific$add_448$hmac.sv:323$766 ($add).
  creating $macc model for $verific$add_450$hmac.sv:323$768 ($add).
  creating $macc model for $verific$add_452$hmac.sv:323$770 ($add).
  creating $macc model for $verific$add_454$hmac.sv:323$772 ($add).
  creating $macc model for $verific$add_456$hmac.sv:323$774 ($add).
  creating $macc model for $verific$add_458$hmac.sv:323$776 ($add).
  creating $macc model for $verific$add_460$hmac.sv:323$778 ($add).
  creating $macc model for $verific$add_462$hmac.sv:323$780 ($add).
  creating $macc model for $verific$add_464$hmac.sv:323$782 ($add).
  creating $macc model for $verific$add_466$hmac.sv:323$784 ($add).
  creating $macc model for $verific$add_468$hmac.sv:323$786 ($add).
  creating $macc model for $verific$add_470$hmac.sv:323$788 ($add).
  creating $macc model for $verific$add_472$hmac.sv:323$790 ($add).
  creating $macc model for $verific$add_474$hmac.sv:323$792 ($add).
  creating $macc model for $verific$add_484$hmac.sv:334$797 ($add).
  merging $macc model for $verific$add_472$hmac.sv:323$790 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_470$hmac.sv:323$788 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_468$hmac.sv:323$786 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_466$hmac.sv:323$784 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_464$hmac.sv:323$782 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_462$hmac.sv:323$780 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_460$hmac.sv:323$778 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_458$hmac.sv:323$776 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_456$hmac.sv:323$774 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_454$hmac.sv:323$772 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_452$hmac.sv:323$770 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_450$hmac.sv:323$768 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_448$hmac.sv:323$766 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_446$hmac.sv:323$764 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_444$hmac.sv:323$762 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_442$hmac.sv:323$760 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_440$hmac.sv:323$758 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_438$hmac.sv:323$756 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_436$hmac.sv:323$754 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_434$hmac.sv:323$752 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_432$hmac.sv:323$750 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_430$hmac.sv:323$748 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_428$hmac.sv:323$746 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_426$hmac.sv:323$744 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_424$hmac.sv:323$742 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_422$hmac.sv:323$740 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_416$hmac.sv:323$734 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_411$hmac.sv:323$729 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_407$hmac.sv:323$725 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_404$hmac.sv:323$722 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 into $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641.
  merging $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 into $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718.
  merging $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 into $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122.
  merging $macc model for $verific$add_474$hmac.sv:323$792 into $verific$add_484$hmac.sv:334$797.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675.
  creating $alu model for $macc $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734.
  creating $alu model for $macc $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705.
  creating $macc cell for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641: $auto$alumacc.cc:365:replace_macc$13582
  creating $macc cell for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718: $auto$alumacc.cc:365:replace_macc$13583
  creating $macc cell for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589: $auto$alumacc.cc:365:replace_macc$13584
  creating $macc cell for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620: $auto$alumacc.cc:365:replace_macc$13585
  creating $macc cell for $verific$add_484$hmac.sv:334$797: $auto$alumacc.cc:365:replace_macc$13586
  creating $macc cell for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122: $auto$alumacc.cc:365:replace_macc$13587
  creating $alu model for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le): merged with $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206.
  creating $alu model for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808 ($le): new $alu
  creating $alu model for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702 ($lt): new $alu
  creating $alu cell for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702: $auto$alumacc.cc:485:replace_alu$13593
  creating $alu cell for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808: $auto$alumacc.cc:485:replace_alu$13604
  creating $alu cell for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128: $auto$alumacc.cc:485:replace_alu$13617
  creating $alu cell for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206, $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124: $auto$alumacc.cc:485:replace_alu$13630
  creating $alu cell for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742: $auto$alumacc.cc:485:replace_alu$13645
  creating $alu cell for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705: $auto$alumacc.cc:485:replace_alu$13654
  creating $alu cell for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715: $auto$alumacc.cc:485:replace_alu$13657
  creating $alu cell for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730: $auto$alumacc.cc:485:replace_alu$13660
  creating $alu cell for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691: $auto$alumacc.cc:485:replace_alu$13663
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734: $auto$alumacc.cc:485:replace_alu$13666
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742: $auto$alumacc.cc:485:replace_alu$13669
  creating $alu cell for $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716: $auto$alumacc.cc:485:replace_alu$13672
  creating $alu cell for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654: $auto$alumacc.cc:485:replace_alu$13675
  creating $alu cell for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655: $auto$alumacc.cc:485:replace_alu$13678
  creating $alu cell for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656: $auto$alumacc.cc:485:replace_alu$13681
  creating $alu cell for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657: $auto$alumacc.cc:485:replace_alu$13684
  creating $alu cell for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653: $auto$alumacc.cc:485:replace_alu$13687
  creating $alu cell for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658: $auto$alumacc.cc:485:replace_alu$13690
  creating $alu cell for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659: $auto$alumacc.cc:485:replace_alu$13693
  creating $alu cell for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125: $auto$alumacc.cc:485:replace_alu$13696
  creating $alu cell for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129: $auto$alumacc.cc:485:replace_alu$13699
  creating $alu cell for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652: $auto$alumacc.cc:485:replace_alu$13702
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138: $auto$alumacc.cc:485:replace_alu$13705
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140: $auto$alumacc.cc:485:replace_alu$13708
  creating $alu cell for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668: $auto$alumacc.cc:485:replace_alu$13711
  creating $alu cell for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993: $auto$alumacc.cc:485:replace_alu$13714
  creating $alu cell for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675: $auto$alumacc.cc:485:replace_alu$13717
  creating $alu cell for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640: $auto$alumacc.cc:485:replace_alu$13720
  created 28 $alu and 6 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.

yosys> opt_dff

3.30. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 69 unused cells and 86 unused wires.
<suppressed ~72 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~117 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== hmac ===

   Number of wires:               2701
   Number of wire bits:          33964
   Number of public wires:        1943
   Number of public wire bits:   18656
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:               1341
     $adff                          27
     $adffe                         51
     $alu                           28
     $and                          180
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          428
     $ne                            14
     $not                          304
     $or                           108
     $pmux                           3
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                     28
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing hmac.u_msg_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': no output FF found.
Checking read port address `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== hmac ===

   Number of wires:               2701
   Number of wire bits:          33964
   Number of public wires:        1943
   Number of public wire bits:   18656
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1340
     $adff                          27
     $adffe                         51
     $alu                           28
     $and                          180
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           6
     $mem_v2                         1
     $mux                          428
     $ne                            14
     $not                          304
     $or                           108
     $pmux                           3
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                     28
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting hmac.$flatten\u_hmac.$verific$mux_290$hmac_core.sv:124$3700 ... hmac.$flatten\u_hmac.$verific$mux_292$hmac_core.sv:124$3702 to a pmux with 3 cases.
Converted 3 (p)mux cells into 1 pmux cells.
<suppressed ~388 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1055 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_msg_fifo.gen_normal_fifo.storage in module \hmac:
  created 16 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== hmac ===

   Number of wires:               3767
   Number of wire bits:          58534
   Number of public wires:        1959
   Number of public wire bits:   19232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2370
     $adff                          27
     $adffe                         51
     $alu                           28
     $and                          220
     $dff                           16
     $dffe                           3
     $eq                            57
     $logic_not                     10
     $macc                           6
     $mux                         1128
     $ne                            14
     $not                          308
     $or                           225
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                    177
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper maccmap for cells of type $macc.
  add { \u_packer.pos [6:3] 3'000 } (7 bits, unsigned)
  add bits { \u_packer.mask_i [1] \u_packer.mask_i [2] \u_packer.mask_i [3] \u_packer.mask_i [4] \u_packer.mask_i [5] \u_packer.mask_i [6] \u_packer.mask_i [7] \u_packer.mask_i [8] \u_packer.mask_i [9] \u_packer.mask_i [10] \u_packer.mask_i [11] \u_packer.mask_i [12] \u_packer.mask_i [13] \u_packer.mask_i [14] \u_packer.mask_i [15] \u_packer.mask_i [16] \u_packer.mask_i [17] \u_packer.mask_i [18] \u_packer.mask_i [19] \u_packer.mask_i [20] \u_packer.mask_i [21] \u_packer.mask_i [22] \u_packer.mask_i [23] \u_packer.mask_i [24] \u_packer.mask_i [25] \u_packer.mask_i [26] \u_packer.mask_i [27] \u_packer.mask_i [28] \u_packer.mask_i [29] \u_packer.mask_i [30] \u_packer.mask_i [31] \u_packer.mask_i [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
  add $flatten\u_sha2.$verific$n8970$8416 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9267$8425 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9465$8431 (32 bits, unsigned)
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
  add { \message_length [63:3] 3'000 } (64 bits, unsigned)
  add bits { \u_tlul_adapter.wmask_int[0] [1] \u_tlul_adapter.wmask_int[0] [2] \u_tlul_adapter.wmask_int[0] [3] \u_tlul_adapter.wmask_int[0] [4] \u_tlul_adapter.wmask_int[0] [5] \u_tlul_adapter.wmask_int[0] [6] \u_tlul_adapter.wmask_int[0] [7] \u_tlul_adapter.wmask_int[0] [8] \u_tlul_adapter.wmask_int[0] [9] \u_tlul_adapter.wmask_int[0] [10] \u_tlul_adapter.wmask_int[0] [11] \u_tlul_adapter.wmask_int[0] [12] \u_tlul_adapter.wmask_int[0] [13] \u_tlul_adapter.wmask_int[0] [14] \u_tlul_adapter.wmask_int[0] [15] \u_tlul_adapter.wmask_int[0] [16] \u_tlul_adapter.wmask_int[0] [17] \u_tlul_adapter.wmask_int[0] [18] \u_tlul_adapter.wmask_int[0] [19] \u_tlul_adapter.wmask_int[0] [20] \u_tlul_adapter.wmask_int[0] [21] \u_tlul_adapter.wmask_int[0] [22] \u_tlul_adapter.wmask_int[0] [23] \u_tlul_adapter.wmask_int[0] [24] \u_tlul_adapter.wmask_int[0] [25] \u_tlul_adapter.wmask_int[0] [26] \u_tlul_adapter.wmask_int[0] [27] \u_tlul_adapter.wmask_int[0] [28] \u_tlul_adapter.wmask_int[0] [29] \u_tlul_adapter.wmask_int[0] [30] \u_tlul_adapter.wmask_int[0] [31] \u_tlul_adapter.wmask_int[0] [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
  add \u_msg_fifo.gen_normal_fifo.fifo_wptr [3:0] (4 bits, unsigned)
  sub \u_msg_fifo.gen_normal_fifo.fifo_rptr [3:0] (4 bits, unsigned)
  add 5'10000 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod$be80489e44a49c29884f59fd81c31ed03229cfc1\_80_rs_alu for cells of type $alu.
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_90_alu for cells of type $alu.
Using template $paramod$c9fea32168f3bb760e56d32deee177e0c6d65e37\_90_alu for cells of type $alu.
  add \u_sha2.hash[7] (32 bits, unsigned)
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13108 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8801$8411 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8636$8406 (32 bits, unsigned)
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
Using template $paramod$constmap:28eef3d355bd746cd7ae719e551dda7ef943ba65$paramod$8a82b9b4854d4ac9f64ebfaad7e074df488b7ce0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3a3d25eaa3461896de147c3b54932cd221283163$paramod$31f6c09afad4bb70652b3d2c25bc24144b57ef41\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n3022$8367 (32 bits, unsigned)
  add \u_sha2.w[9] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n2769$8360 (32 bits, unsigned)
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_90_alu for cells of type $alu.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_90_alu for cells of type $alu.
Using template $paramod$constmap:1a2af468f4014baf82cfca303b41da426fd78247$paramod$b53b42b63dc0e1ad1a9759cc5482fdb9c1c499e4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32ce5ffb851459a5f2775768a2c0303fd89f5fd0\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$3f5816c888d561f8e32a8977eece62cb643241f3\_80_rs_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~29322 debug messages>

yosys> stat

3.50. Printing statistics.

=== hmac ===

   Number of wires:               7579
   Number of wire bits:         137857
   Number of public wires:        1959
   Number of public wire bits:   19232
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              54018
     $_AND_                       3516
     $_DFFE_PN0P_                 1701
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                     48
     $_DFF_PN0_                     84
     $_DFF_PN1_                      8
     $_DFF_P_                      576
     $_MUX_                      36937
     $_NOT_                       1221
     $_OR_                        4534
     $_XOR_                       5039
     adder_carry                   352


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~30084 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~5517 debug messages>
Removed a total of 1839 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$54611 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$88674
        $auto$simplemap.cc:86:simplemap_bitop$85252

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$54612 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$88675
        $auto$simplemap.cc:86:simplemap_bitop$85253

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$54610 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$88673
        $auto$simplemap.cc:86:simplemap_bitop$85251


yosys> opt_dff

3.57. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$19028 ($_DFFE_PN0P_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [3], Q = \u_packer.pos [3]).
Adding EN signal on $auto$ff.cc:262:slice$19029 ($_DFFE_PN0P_) from module hmac (D = $flatten\u_packer.$verific$n652$7993 [4], Q = \u_packer.pos [4]).
Adding EN signal on $auto$ff.cc:262:slice$79774 ($_DFF_PN0_) from module hmac (D = \u_hmac.st_d [0], Q = \u_hmac.st_q [0]).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 849 unused cells and 3860 unused wires.
<suppressed ~863 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~70 debug messages>

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$92818 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$91998
        $auto$simplemap.cc:86:simplemap_bitop$91403


yosys> opt_dff

3.64. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$49202 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [35]).
Adding EN signal on $auto$ff.cc:262:slice$49201 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [34]).
Adding EN signal on $auto$ff.cc:262:slice$49200 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [33]).
Adding EN signal on $auto$ff.cc:262:slice$49199 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [32]).
Adding EN signal on $auto$ff.cc:262:slice$49198 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [31]).
Adding EN signal on $auto$ff.cc:262:slice$49197 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [30]).
Adding EN signal on $auto$ff.cc:262:slice$49196 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [29]).
Adding EN signal on $auto$ff.cc:262:slice$49195 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [28]).
Adding EN signal on $auto$ff.cc:262:slice$49194 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [27]).
Adding EN signal on $auto$ff.cc:262:slice$49193 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [26]).
Adding EN signal on $auto$ff.cc:262:slice$49192 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [25]).
Adding EN signal on $auto$ff.cc:262:slice$49191 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [24]).
Adding EN signal on $auto$ff.cc:262:slice$49190 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [23]).
Adding EN signal on $auto$ff.cc:262:slice$49189 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [22]).
Adding EN signal on $auto$ff.cc:262:slice$49188 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [21]).
Adding EN signal on $auto$ff.cc:262:slice$49187 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [20]).
Adding EN signal on $auto$ff.cc:262:slice$49186 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [19]).
Adding EN signal on $auto$ff.cc:262:slice$49185 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [18]).
Adding EN signal on $auto$ff.cc:262:slice$49184 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [17]).
Adding EN signal on $auto$ff.cc:262:slice$49183 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [16]).
Adding EN signal on $auto$ff.cc:262:slice$49182 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [15]).
Adding EN signal on $auto$ff.cc:262:slice$49181 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [14]).
Adding EN signal on $auto$ff.cc:262:slice$49180 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [13]).
Adding EN signal on $auto$ff.cc:262:slice$49179 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [12]).
Adding EN signal on $auto$ff.cc:262:slice$49178 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [11]).
Adding EN signal on $auto$ff.cc:262:slice$49177 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [10]).
Adding EN signal on $auto$ff.cc:262:slice$49176 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [9]).
Adding EN signal on $auto$ff.cc:262:slice$49175 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [8]).
Adding EN signal on $auto$ff.cc:262:slice$49174 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [7]).
Adding EN signal on $auto$ff.cc:262:slice$49173 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [6]).
Adding EN signal on $auto$ff.cc:262:slice$49172 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [5]).
Adding EN signal on $auto$ff.cc:262:slice$49171 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [4]).
Adding EN signal on $auto$ff.cc:262:slice$49170 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [3]).
Adding EN signal on $auto$ff.cc:262:slice$49169 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [2]).
Adding EN signal on $auto$ff.cc:262:slice$49168 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [1]).
Adding EN signal on $auto$ff.cc:262:slice$49167 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[0] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42968 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42967 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42966 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42965 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42964 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42963 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42962 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42961 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42960 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42959 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42958 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42957 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42956 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42955 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42954 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42953 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42952 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42951 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42950 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42949 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42948 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42947 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42946 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42945 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42944 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42943 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42942 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42941 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42940 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42939 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42938 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42937 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42936 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42935 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42934 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42933 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[15] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42932 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42931 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42930 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42929 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42928 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42927 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42926 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42925 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42924 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42923 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42922 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42921 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42920 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42919 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42918 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42917 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42916 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42915 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42914 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42913 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42912 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42911 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42910 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42909 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42908 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42907 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42906 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42905 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42904 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42903 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42902 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42901 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42900 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42899 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42898 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42897 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[14] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42896 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42895 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42894 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42893 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42892 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42891 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42890 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42889 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42888 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42887 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42886 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42885 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42884 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42883 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42882 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42881 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42880 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42879 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42878 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42877 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42876 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42875 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42874 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42873 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42872 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42871 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42870 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42869 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42868 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42867 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42866 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42865 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42864 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42863 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42862 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42861 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[13] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42860 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42859 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42858 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42857 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42856 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42855 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42854 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42853 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42852 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42851 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42850 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42849 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42848 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42847 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42846 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42845 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42844 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42843 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42842 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42841 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42840 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42839 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42838 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42837 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42836 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42835 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42834 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42833 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42832 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42831 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42830 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42829 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42828 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42827 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42826 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42825 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[12] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42824 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42823 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42822 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42821 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42820 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42819 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42818 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42817 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42816 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42815 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42814 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42813 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42812 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42811 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42810 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42809 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42808 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42807 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42806 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42805 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42804 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42803 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42802 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42801 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42800 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42799 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42798 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42797 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42796 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42795 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42794 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42793 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42792 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42791 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42790 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42789 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[11] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42788 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42787 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42786 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42785 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42784 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42783 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42782 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42781 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42780 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42779 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42778 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42777 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42776 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42775 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42774 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42773 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42772 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42771 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42770 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42769 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42768 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42767 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42766 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42765 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42764 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42763 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42762 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42761 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42760 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42759 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42758 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42757 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42756 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42755 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42754 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42753 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[10] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42752 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42751 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42750 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42749 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42748 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42747 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42746 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42745 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42744 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42743 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42742 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42741 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42740 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42739 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42738 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42737 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42736 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42735 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42734 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42733 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42732 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42731 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42730 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42729 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42728 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42727 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42726 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42725 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42724 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42723 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42722 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42721 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42720 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42719 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42718 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42717 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[9] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42716 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42715 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42714 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42713 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42712 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42711 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42710 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42709 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42708 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42707 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42706 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42705 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42704 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42703 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42702 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42701 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42700 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42699 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42698 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42697 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42696 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42695 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42694 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42693 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42692 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42691 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42690 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42689 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42688 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42687 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42686 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42685 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42684 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42683 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42682 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42681 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[8] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42680 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42679 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42678 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42677 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42676 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42675 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42674 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42673 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42672 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42671 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42670 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42669 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42668 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42667 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42666 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42665 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42664 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42663 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42662 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42661 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42660 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42659 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42658 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42657 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42656 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42655 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42654 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42653 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42652 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42651 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42650 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42649 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42648 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42647 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42646 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42645 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[7] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42644 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42643 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42642 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42641 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42640 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42639 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42638 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42637 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42636 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42635 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42634 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42633 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42632 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42631 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42630 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42629 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42628 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42627 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42626 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42625 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42624 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42623 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42622 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42621 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42620 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42619 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42618 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42617 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42616 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42615 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42614 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42613 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42612 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42611 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42610 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42609 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[6] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42608 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42607 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42606 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42605 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42604 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42603 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42602 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42601 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42600 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42599 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42598 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42597 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42596 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42595 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42594 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42593 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42592 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42591 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42590 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42589 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42588 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42587 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42586 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42585 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42584 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42583 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42582 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42581 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42580 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42579 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42578 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42577 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42576 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42575 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42574 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42573 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[5] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42572 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42571 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42570 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42569 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42568 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42567 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42566 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42565 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42564 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42563 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42562 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42561 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42560 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42559 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42558 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42557 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42556 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42555 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42554 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42553 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42552 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42551 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42550 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42549 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42548 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42547 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42546 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42545 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42544 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42543 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42542 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42541 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42540 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42539 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42538 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42537 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[4] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42536 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42535 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42534 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42533 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42532 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42531 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42530 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42529 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42528 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42527 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42526 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42525 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42524 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42523 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42522 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42521 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42520 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42519 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42518 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42517 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42516 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42515 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42514 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42513 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42512 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42511 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42510 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42509 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42508 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42507 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42506 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42505 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42504 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42503 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42502 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42501 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[3] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42500 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42499 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42498 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42497 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42496 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42495 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42494 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42493 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42492 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42491 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42490 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42489 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42488 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42487 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42486 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42485 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42484 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42483 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42482 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42481 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42480 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42479 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42478 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42477 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42476 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42475 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42474 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42473 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42472 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42471 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42470 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42469 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42468 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42467 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42466 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42465 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[2] [0]).
Adding EN signal on $auto$ff.cc:262:slice$42464 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [35], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [35]).
Adding EN signal on $auto$ff.cc:262:slice$42463 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [34], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [34]).
Adding EN signal on $auto$ff.cc:262:slice$42462 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [33], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [33]).
Adding EN signal on $auto$ff.cc:262:slice$42461 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [32], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [32]).
Adding EN signal on $auto$ff.cc:262:slice$42460 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [31], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [31]).
Adding EN signal on $auto$ff.cc:262:slice$42459 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [30], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [30]).
Adding EN signal on $auto$ff.cc:262:slice$42458 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [29], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [29]).
Adding EN signal on $auto$ff.cc:262:slice$42457 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [28], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [28]).
Adding EN signal on $auto$ff.cc:262:slice$42456 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [27], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [27]).
Adding EN signal on $auto$ff.cc:262:slice$42455 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [26], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [26]).
Adding EN signal on $auto$ff.cc:262:slice$42454 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [25], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [25]).
Adding EN signal on $auto$ff.cc:262:slice$42453 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [24], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [24]).
Adding EN signal on $auto$ff.cc:262:slice$42452 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [23], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [23]).
Adding EN signal on $auto$ff.cc:262:slice$42451 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [22], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [22]).
Adding EN signal on $auto$ff.cc:262:slice$42450 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [21], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [21]).
Adding EN signal on $auto$ff.cc:262:slice$42449 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [20], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [20]).
Adding EN signal on $auto$ff.cc:262:slice$42448 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [19], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [19]).
Adding EN signal on $auto$ff.cc:262:slice$42447 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [18], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [18]).
Adding EN signal on $auto$ff.cc:262:slice$42446 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [17], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [17]).
Adding EN signal on $auto$ff.cc:262:slice$42445 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [16], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [16]).
Adding EN signal on $auto$ff.cc:262:slice$42444 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [15], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [15]).
Adding EN signal on $auto$ff.cc:262:slice$42443 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [14], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [14]).
Adding EN signal on $auto$ff.cc:262:slice$42442 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [13], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [13]).
Adding EN signal on $auto$ff.cc:262:slice$42441 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [12], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [12]).
Adding EN signal on $auto$ff.cc:262:slice$42440 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [11], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [11]).
Adding EN signal on $auto$ff.cc:262:slice$42439 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [10], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [10]).
Adding EN signal on $auto$ff.cc:262:slice$42438 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [9], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [9]).
Adding EN signal on $auto$ff.cc:262:slice$42437 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [8], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [8]).
Adding EN signal on $auto$ff.cc:262:slice$42436 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [7], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [7]).
Adding EN signal on $auto$ff.cc:262:slice$42435 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [6], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [6]).
Adding EN signal on $auto$ff.cc:262:slice$42434 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [5], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [5]).
Adding EN signal on $auto$ff.cc:262:slice$42433 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [4], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [4]).
Adding EN signal on $auto$ff.cc:262:slice$42432 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [3], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [3]).
Adding EN signal on $auto$ff.cc:262:slice$42431 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [2], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [2]).
Adding EN signal on $auto$ff.cc:262:slice$42430 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [1], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [1]).
Adding EN signal on $auto$ff.cc:262:slice$42429 ($_DFF_P_) from module hmac (D = \u_msg_fifo.wdata [0], Q = \u_msg_fifo.gen_normal_fifo.storage[1] [0]).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 576 unused cells and 65 unused wires.
<suppressed ~577 debug messages>

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.70. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$92878 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$91992
        $auto$simplemap.cc:86:simplemap_bitop$91397


yosys> opt_dff

3.71. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

yosys> opt_reduce

3.75. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.76. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.77. Executing OPT_SHARE pass.

yosys> opt_dff

3.78. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.80. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 5

yosys> opt -fast -full

3.88. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.88.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~5076 debug messages>

yosys> opt_merge

3.88.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff

3.88.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$78505 ($_DFFE_PN0P_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$82371 ($_DFFE_PN0P_) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d [0], Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q [0]).

yosys> opt_clean

3.88.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 31 unused cells and 47 unused wires.
<suppressed ~32 debug messages>

3.88.5. Rerunning OPT passes. (Removed registers in this run.)

yosys> opt_expr -full

3.88.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~107 debug messages>

yosys> opt_merge

3.88.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_dff

3.88.8. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

3.88.10. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.89. Executing TECHMAP pass (map to technology primitives).

3.89.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.89.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~73 debug messages>

yosys> opt -sat

3.90. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.90.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.90.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.90.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.90.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.90.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.90.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.90.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.90.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.91. Executing ABC pass (technology mapping using ABC).

3.91.1. Summary of detected clock domains:
  13 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$93477, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$93466, arst=!\rst_ni, srst={ }
  111 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730, arst={ }, srst={ }
  75 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800, arst={ }, srst={ }
  74 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806, arst={ }, srst={ }
  37 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702, arst={ }, srst={ }
  31 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$92862, arst=!\rst_ni, srst={ }
  737 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$92838, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13520, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13527, arst=!\rst_ni, srst={ }
  203 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13378, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13371, arst=!\rst_ni, srst={ }
  370 cells in clk=\clk_i, en=\u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13503, arst=!\rst_ni, srst={ }
  238 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13506, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13513, arst=!\rst_ni, srst={ }
  175 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13406, arst=!\rst_ni, srst={ }
  285 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  185 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13385, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13470, arst=!\rst_ni, srst={ }
  259 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  221 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13392, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13478, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  644 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  155 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13420, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13413, arst=!\rst_ni, srst={ }
  346 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13444, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13447, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13453, arst=!\rst_ni, srst={ }
  408 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13456, arst=!\rst_ni, srst={ }
  2326 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13459, arst=!\rst_ni, srst={ }
  2157 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13462, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  2547 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13450, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  1422 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13487, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13399, arst=!\rst_ni, srst={ }
  361 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13499, arst=!\rst_ni, srst={ }
  362 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=!\u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  1901 cells in clk=\clk_i, en=$verific$n3120$13, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  452 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13426, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13423, arst=!\rst_ni, srst={ }

3.91.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$93477, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 6 inputs and 7 outputs.

3.91.2.1. Executing ABC.

3.91.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$93466, asynchronously reset by !\rst_ni
Extracted 19 gates and 30 wires to a netlist network with 10 inputs and 9 outputs.

3.91.3.1. Executing ABC.

3.91.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712
Extracted 111 gates and 221 wires to a netlist network with 110 inputs and 74 outputs.

3.91.4.1. Executing ABC.

3.91.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.5.1. Executing ABC.

3.91.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.6.1. Executing ABC.

3.91.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 38 outputs.

3.91.7.1. Executing ABC.

3.91.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.8.1. Executing ABC.

3.91.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.9.1. Executing ABC.

3.91.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.10.1. Executing ABC.

3.91.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.11.1. Executing ABC.

3.91.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.12.1. Executing ABC.

3.91.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.13.1. Executing ABC.

3.91.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.14.1. Executing ABC.

3.91.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.15.1. Executing ABC.

3.91.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.16.1. Executing ABC.

3.91.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806
Extracted 74 gates and 150 wires to a netlist network with 76 inputs and 37 outputs.

3.91.17.1. Executing ABC.

3.91.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812
Extracted 37 gates and 75 wires to a netlist network with 38 inputs and 37 outputs.

3.91.18.1. Executing ABC.

3.91.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.91.19.1. Executing ABC.

3.91.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$92862, asynchronously reset by !\rst_ni
Extracted 31 gates and 51 wires to a netlist network with 19 inputs and 18 outputs.

3.91.20.1. Executing ABC.

3.91.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$92838, asynchronously reset by !\rst_ni
Extracted 737 gates and 790 wires to a netlist network with 52 inputs and 136 outputs.

3.91.21.1. Executing ABC.

3.91.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13520, asynchronously reset by !\rst_ni
Extracted 7 gates and 16 wires to a netlist network with 9 inputs and 5 outputs.

3.91.22.1. Executing ABC.

3.91.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13527, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.91.23.1. Executing ABC.

3.91.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13378, asynchronously reset by !\rst_ni
Extracted 203 gates and 251 wires to a netlist network with 48 inputs and 89 outputs.

3.91.24.1. Executing ABC.

3.91.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13371, asynchronously reset by !\rst_ni
Extracted 122 gates and 175 wires to a netlist network with 52 inputs and 67 outputs.

3.91.25.1. Executing ABC.

3.91.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 370 gates and 558 wires to a netlist network with 186 inputs and 67 outputs.

3.91.26.1. Executing ABC.

3.91.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13503, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.91.27.1. Executing ABC.

3.91.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13506, asynchronously reset by !\rst_ni
Extracted 238 gates and 498 wires to a netlist network with 259 inputs and 36 outputs.

3.91.28.1. Executing ABC.

3.91.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13513, asynchronously reset by !\rst_ni
Extracted 8 gates and 18 wires to a netlist network with 9 inputs and 6 outputs.

3.91.29.1. Executing ABC.

3.91.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13406, asynchronously reset by !\rst_ni
Extracted 175 gates and 217 wires to a netlist network with 42 inputs and 83 outputs.

3.91.30.1. Executing ABC.

3.91.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 285 gates and 580 wires to a netlist network with 295 inputs and 49 outputs.

3.91.31.1. Executing ABC.

3.91.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 43 gates and 70 wires to a netlist network with 27 inputs and 9 outputs.

3.91.32.1. Executing ABC.

3.91.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 44 gates and 54 wires to a netlist network with 10 inputs and 27 outputs.

3.91.33.1. Executing ABC.

3.91.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13385, asynchronously reset by !\rst_ni
Extracted 185 gates and 258 wires to a netlist network with 73 inputs and 97 outputs.

3.91.34.1. Executing ABC.

3.91.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13470, asynchronously reset by !\rst_ni
Extracted 93 gates and 96 wires to a netlist network with 3 inputs and 2 outputs.

3.91.35.1. Executing ABC.

3.91.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 259 gates and 348 wires to a netlist network with 88 inputs and 63 outputs.

3.91.36.1. Executing ABC.

3.91.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13392, asynchronously reset by !\rst_ni
Extracted 221 gates and 305 wires to a netlist network with 84 inputs and 122 outputs.

3.91.37.1. Executing ABC.

3.91.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.91.38.1. Executing ABC.

3.91.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13478, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.91.39.1. Executing ABC.

3.91.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.91.40.1. Executing ABC.

3.91.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 14 inputs and 8 outputs.

3.91.41.1. Executing ABC.

3.91.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 644 gates and 1030 wires to a netlist network with 384 inputs and 58 outputs.

3.91.42.1. Executing ABC.

3.91.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.91.43.1. Executing ABC.

3.91.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13420, asynchronously reset by !\rst_ni
Extracted 155 gates and 217 wires to a netlist network with 62 inputs and 103 outputs.

3.91.44.1. Executing ABC.

3.91.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13413, asynchronously reset by !\rst_ni
Extracted 141 gates and 204 wires to a netlist network with 63 inputs and 86 outputs.

3.91.45.1. Executing ABC.

3.91.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13444, asynchronously reset by !\rst_ni
Extracted 346 gates and 408 wires to a netlist network with 61 inputs and 63 outputs.

3.91.46.1. Executing ABC.

3.91.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13447, asynchronously reset by !\rst_ni
Extracted 73 gates and 142 wires to a netlist network with 68 inputs and 6 outputs.

3.91.47.1. Executing ABC.

3.91.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13453, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 5 outputs.

3.91.48.1. Executing ABC.

3.91.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13456, asynchronously reset by !\rst_ni
Extracted 408 gates and 414 wires to a netlist network with 4 inputs and 41 outputs.

3.91.49.1. Executing ABC.

3.91.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13459, asynchronously reset by !\rst_ni
Extracted 2134 gates and 2619 wires to a netlist network with 485 inputs and 727 outputs.

3.91.50.1. Executing ABC.

3.91.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13462, asynchronously reset by !\rst_ni
Extracted 2061 gates and 2563 wires to a netlist network with 501 inputs and 577 outputs.

3.91.51.1. Executing ABC.

3.91.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.91.52.1. Executing ABC.

3.91.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13450, asynchronously reset by !\rst_ni
Extracted 2547 gates and 2745 wires to a netlist network with 198 inputs and 220 outputs.

3.91.53.1. Executing ABC.

3.91.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.91.54.1. Executing ABC.

3.91.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.91.55.1. Executing ABC.

3.91.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.91.56.1. Executing ABC.

3.91.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.91.57.1. Executing ABC.

3.91.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.91.58.1. Executing ABC.

3.91.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.91.59.1. Executing ABC.

3.91.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13487, asynchronously reset by !\rst_ni
Extracted 1422 gates and 1562 wires to a netlist network with 138 inputs and 52 outputs.

3.91.60.1. Executing ABC.

3.91.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 5 outputs.

3.91.61.1. Executing ABC.

3.91.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 81 gates and 108 wires to a netlist network with 25 inputs and 20 outputs.

3.91.62.1. Executing ABC.

3.91.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13399, asynchronously reset by !\rst_ni
Extracted 146 gates and 214 wires to a netlist network with 68 inputs and 93 outputs.

3.91.63.1. Executing ABC.

3.91.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13499, asynchronously reset by !\rst_ni
Extracted 361 gates and 365 wires to a netlist network with 3 inputs and 72 outputs.

3.91.64.1. Executing ABC.

3.91.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 362 gates and 543 wires to a netlist network with 179 inputs and 137 outputs.

3.91.65.1. Executing ABC.

3.91.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$109870$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.91.66.1. Executing ABC.

3.91.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 1901 gates and 2923 wires to a netlist network with 1020 inputs and 176 outputs.

3.91.67.1. Executing ABC.

3.91.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 72 gates and 93 wires to a netlist network with 21 inputs and 25 outputs.

3.91.68.1. Executing ABC.

3.91.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13426, asynchronously reset by !\rst_ni
Extracted 388 gates and 459 wires to a netlist network with 70 inputs and 131 outputs.

3.91.69.1. Executing ABC.

3.91.70. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13423, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.91.70.1. Executing ABC.

yosys> abc -dff

3.92. Executing ABC pass (technology mapping using ABC).

3.92.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$109870$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, arst=!\rst_ni, srst={ }
  392 cells in clk=\clk_i, en=$abc$96090$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  61 cells in clk=\clk_i, en=$abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786, arst={ }, srst={ }
  34 cells in clk=\clk_i, en=$abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, arst=!\rst_ni, srst={ }
  129 cells in clk=\clk_i, en=$abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, arst=!\rst_ni, srst={ }
  23 cells in clk=\clk_i, en=$abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, arst=!\rst_ni, srst={ }
  44 cells in clk=\clk_i, en=$abc$97424$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  343 cells in clk=\clk_i, en=$abc$97723$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  66 cells in clk=\clk_i, en=$abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$98279$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$98254$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$98273$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$99072$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=$abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800, arst={ }, srst={ }
  65 cells in clk=\clk_i, en=$abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812, arst={ }, srst={ }
  340 cells in clk=\clk_i, en=$abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  50 cells in clk=\clk_i, en=$abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, arst=!\rst_ni, srst={ }
  2274 cells in clk=\clk_i, en=$abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, arst=!\rst_ni, srst={ }
  207 cells in clk=\clk_i, en=$abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, arst=!\rst_ni, srst={ }
  140 cells in clk=\clk_i, en=$abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=$abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702, arst={ }, srst={ }
  379 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  151 cells in clk=\clk_i, en=$abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, arst=!\rst_ni, srst={ }
  759 cells in clk=\clk_i, en=$abc$98295$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  2822 cells in clk=\clk_i, en=$abc$110299$verific$n3120$13, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=$abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, arst=!\rst_ni, srst={ }
  2403 cells in clk=\clk_i, en=$abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, arst=!\rst_ni, srst={ }
  277 cells in clk=\clk_i, en=$abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, arst=!\rst_ni, srst={ }
  134 cells in clk=\clk_i, en=$abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  134 cells in clk=\clk_i, en=$abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, arst=!\rst_ni, srst={ }
  2916 cells in clk=\clk_i, en=$abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, arst=!\rst_ni, srst={ }
  1096 cells in clk=\clk_i, en=$abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, arst=!\rst_ni, srst={ }
  361 cells in clk=\clk_i, en=$abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774, arst={ }, srst={ }
  332 cells in clk=\clk_i, en=$abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, arst=!\rst_ni, srst={ }

3.92.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 6 outputs.

3.92.2.1. Executing ABC.

3.92.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.92.3.1. Executing ABC.

3.92.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$109870$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.92.4.1. Executing ABC.

3.92.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.92.5.1. Executing ABC.

3.92.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.92.6.1. Executing ABC.

3.92.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 8 outputs.

3.92.7.1. Executing ABC.

3.92.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.92.8.1. Executing ABC.

3.92.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96090$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 392 gates and 578 wires to a netlist network with 186 inputs and 68 outputs.

3.92.9.1. Executing ABC.

3.92.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.92.10.1. Executing ABC.

3.92.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, asynchronously reset by !\rst_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 5 outputs.

3.92.11.1. Executing ABC.

3.92.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, asynchronously reset by !\rst_ni
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 6 outputs.

3.92.12.1. Executing ABC.

3.92.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 4 outputs.

3.92.13.1. Executing ABC.

3.92.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786
Extracted 61 gates and 125 wires to a netlist network with 64 inputs and 43 outputs.

3.92.14.1. Executing ABC.

3.92.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, asynchronously reset by !\rst_ni
Extracted 34 gates and 39 wires to a netlist network with 5 inputs and 9 outputs.

3.92.15.1. Executing ABC.

3.92.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, asynchronously reset by !\rst_ni
Extracted 129 gates and 181 wires to a netlist network with 52 inputs and 82 outputs.

3.92.16.1. Executing ABC.

3.92.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, asynchronously reset by !\rst_ni
Extracted 23 gates and 40 wires to a netlist network with 17 inputs and 17 outputs.

3.92.17.1. Executing ABC.

3.92.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97424$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 44 gates and 76 wires to a netlist network with 32 inputs and 14 outputs.

3.92.18.1. Executing ABC.

3.92.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97723$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 343 gates and 425 wires to a netlist network with 82 inputs and 64 outputs.

3.92.19.1. Executing ABC.

3.92.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780
Extracted 66 gates and 135 wires to a netlist network with 69 inputs and 46 outputs.

3.92.20.1. Executing ABC.

3.92.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98279$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.92.21.1. Executing ABC.

3.92.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98254$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.92.22.1. Executing ABC.

3.92.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98273$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.92.23.1. Executing ABC.

3.92.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99072$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.92.24.1. Executing ABC.

3.92.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.92.25.1. Executing ABC.

3.92.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794
Extracted 78 gates and 159 wires to a netlist network with 81 inputs and 42 outputs.

3.92.26.1. Executing ABC.

3.92.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.27.1. Executing ABC.

3.92.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806
Extracted 65 gates and 132 wires to a netlist network with 67 inputs and 37 outputs.

3.92.28.1. Executing ABC.

3.92.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812
Extracted 38 gates and 76 wires to a netlist network with 38 inputs and 37 outputs.

3.92.29.1. Executing ABC.

3.92.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 340 gates and 806 wires to a netlist network with 466 inputs and 157 outputs.

3.92.30.1. Executing ABC.

3.92.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 4 outputs.

3.92.31.1. Executing ABC.

3.92.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, asynchronously reset by !\rst_ni
Extracted 108 gates and 164 wires to a netlist network with 56 inputs and 61 outputs.

3.92.32.1. Executing ABC.

3.92.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 81 gates and 105 wires to a netlist network with 24 inputs and 20 outputs.

3.92.33.1. Executing ABC.

3.92.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, asynchronously reset by !\rst_ni
Extracted 50 gates and 53 wires to a netlist network with 3 inputs and 2 outputs.

3.92.34.1. Executing ABC.

3.92.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, asynchronously reset by !\rst_ni
Extracted 125 gates and 170 wires to a netlist network with 45 inputs and 76 outputs.

3.92.35.1. Executing ABC.

3.92.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, asynchronously reset by !\rst_ni
Extracted 2088 gates and 2644 wires to a netlist network with 556 inputs and 652 outputs.

3.92.36.1. Executing ABC.

3.92.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, asynchronously reset by !\rst_ni
Extracted 207 gates and 210 wires to a netlist network with 3 inputs and 137 outputs.

3.92.37.1. Executing ABC.

3.92.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 7 outputs.

3.92.38.1. Executing ABC.

3.92.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.92.39.1. Executing ABC.

3.92.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, asynchronously reset by !\rst_ni
Extracted 126 gates and 187 wires to a netlist network with 61 inputs and 83 outputs.

3.92.40.1. Executing ABC.

3.92.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, asynchronously reset by !\rst_ni
Extracted 140 gates and 206 wires to a netlist network with 66 inputs and 90 outputs.

3.92.41.1. Executing ABC.

3.92.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 38 gates and 49 wires to a netlist network with 11 inputs and 27 outputs.

3.92.42.1. Executing ABC.

3.92.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702
Extracted 48 gates and 95 wires to a netlist network with 47 inputs and 42 outputs.

3.92.43.1. Executing ABC.

3.92.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 379 gates and 601 wires to a netlist network with 222 inputs and 135 outputs.

3.92.44.1. Executing ABC.

3.92.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, asynchronously reset by !\rst_ni
Extracted 151 gates and 230 wires to a netlist network with 79 inputs and 109 outputs.

3.92.45.1. Executing ABC.

3.92.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98295$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 759 gates and 1139 wires to a netlist network with 380 inputs and 53 outputs.

3.92.46.1. Executing ABC.

3.92.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$110299$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2822 gates and 4295 wires to a netlist network with 1473 inputs and 654 outputs.

3.92.47.1. Executing ABC.

3.92.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, asynchronously reset by !\rst_ni
Extracted 359 gates and 425 wires to a netlist network with 65 inputs and 64 outputs.

3.92.48.1. Executing ABC.

3.92.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, asynchronously reset by !\rst_ni
Extracted 2403 gates and 2814 wires to a netlist network with 411 inputs and 416 outputs.

3.92.49.1. Executing ABC.

3.92.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, asynchronously reset by !\rst_ni
Extracted 132 gates and 277 wires to a netlist network with 145 inputs and 72 outputs.

3.92.50.1. Executing ABC.

3.92.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, asynchronously reset by !\rst_ni
Extracted 277 gates and 341 wires to a netlist network with 64 inputs and 110 outputs.

3.92.51.1. Executing ABC.

3.92.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, asynchronously reset by !\rst_ni
Extracted 134 gates and 201 wires to a netlist network with 67 inputs and 83 outputs.

3.92.52.1. Executing ABC.

3.92.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.92.53.1. Executing ABC.

3.92.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, asynchronously reset by !\rst_ni
Extracted 134 gates and 204 wires to a netlist network with 70 inputs and 91 outputs.

3.92.54.1. Executing ABC.

3.92.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, asynchronously reset by !\rst_ni
Extracted 2814 gates and 3493 wires to a netlist network with 679 inputs and 737 outputs.

3.92.55.1. Executing ABC.

3.92.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, asynchronously reset by !\rst_ni
Extracted 1096 gates and 1367 wires to a netlist network with 271 inputs and 105 outputs.

3.92.56.1. Executing ABC.

3.92.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, asynchronously reset by !\rst_ni
Extracted 361 gates and 365 wires to a netlist network with 4 inputs and 73 outputs.

3.92.57.1. Executing ABC.

3.92.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 7 outputs.

3.92.58.1. Executing ABC.

3.92.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, asynchronously reset by !\rst_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.92.59.1. Executing ABC.

3.92.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.60.1. Executing ABC.

3.92.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.61.1. Executing ABC.

3.92.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730
Extracted 39 gates and 79 wires to a netlist network with 40 inputs and 38 outputs.

3.92.62.1. Executing ABC.

3.92.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740
Extracted 39 gates and 79 wires to a netlist network with 40 inputs and 38 outputs.

3.92.63.1. Executing ABC.

3.92.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.64.1. Executing ABC.

3.92.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.65.1. Executing ABC.

3.92.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.66.1. Executing ABC.

3.92.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.92.67.1. Executing ABC.

3.92.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774
Extracted 59 gates and 121 wires to a netlist network with 62 inputs and 45 outputs.

3.92.68.1. Executing ABC.

3.92.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, asynchronously reset by !\rst_ni
Extracted 268 gates and 340 wires to a netlist network with 72 inputs and 128 outputs.

3.92.69.1. Executing ABC.

3.92.70. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.92.70.1. Executing ABC.

yosys> abc -dff

3.93. Executing ABC pass (technology mapping using ABC).

3.93.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en=$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$112944$abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$112953$abc$109870$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$112982$abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$113000$abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, arst=!\rst_ni, srst={ }
  393 cells in clk=\clk_i, en=$abc$113006$abc$96090$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$113400$abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$113409$abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$113423$abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  37 cells in clk=\clk_i, en=$abc$113569$abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, arst=!\rst_ni, srst={ }
  21 cells in clk=\clk_i, en=$abc$113766$abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, arst=!\rst_ni, srst={ }
  277 cells in clk=\clk_i, en=$abc$113834$abc$97723$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$114305$abc$98279$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$114316$abc$98254$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$114323$abc$98273$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$114334$abc$99072$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$114560$abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, arst=!\rst_ni, srst={ }
  65 cells in clk=\clk_i, en=$abc$114567$abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794, arst={ }, srst={ }
  51 cells in clk=\clk_i, en=$abc$114683$abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800, arst={ }, srst={ }
  41 cells in clk=\clk_i, en=$abc$114794$abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806, arst={ }, srst={ }
  777 cells in clk=\clk_i, en=$abc$119532$abc$98295$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  111 cells in clk=\clk_i, en=$abc$115015$abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  93 cells in clk=\clk_i, en=$abc$114905$abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$126497$abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  51 cells in clk=\clk_i, en=$abc$115595$abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$113791$abc$97424$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  110 cells in clk=\clk_i, en=$abc$115372$abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=$abc$113452$abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=$abc$131221$abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, arst=!\rst_ni, srst={ }
  223 cells in clk=\clk_i, en=$abc$126064$abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, arst=!\rst_ni, srst={ }
  2775 cells in clk=\clk_i, en=$abc$120268$abc$110299$verific$n3120$13, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=$abc$125922$abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$131231$abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en=$abc$115647$abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, arst=!\rst_ni, srst={ }
  49 cells in clk=\clk_i, en=$abc$131470$abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$118385$abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$118404$abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, arst=!\rst_ni, srst={ }
  117 cells in clk=\clk_i, en=$abc$118410$abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, arst=!\rst_ni, srst={ }
  58 cells in clk=\clk_i, en=$abc$114185$abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780, arst={ }, srst={ }
  178 cells in clk=\clk_i, en=$abc$118161$abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, arst=!\rst_ni, srst={ }
  66 cells in clk=\clk_i, en=$abc$132138$abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774, arst={ }, srst={ }
  59 cells in clk=\clk_i, en=$abc$132027$abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768, arst={ }, srst={ }
  134 cells in clk=\clk_i, en=$abc$126504$abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=$abc$131694$abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746, arst={ }, srst={ }
  49 cells in clk=\clk_i, en=$abc$131805$abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752, arst={ }, srst={ }
  51 cells in clk=\clk_i, en=$abc$131916$abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758, arst={ }, srst={ }
  359 cells in clk=\clk_i, en=$abc$130859$abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$131359$abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722, arst={ }, srst={ }
  46 cells in clk=\clk_i, en=$abc$131582$abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740, arst={ }, srst={ }
  97 cells in clk=\clk_i, en=$abc$131248$abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712, arst={ }, srst={ }
  358 cells in clk=\clk_i, en=$abc$122992$abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$113604$abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$118741$abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  2429 cells in clk=\clk_i, en=$abc$115806$abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$118783$abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702, arst={ }, srst={ }
  1067 cells in clk=\clk_i, en=$abc$129765$abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, arst=!\rst_ni, srst={ }
  404 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  139 cells in clk=\clk_i, en=$abc$118569$abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, arst=!\rst_ni, srst={ }
  132 cells in clk=\clk_i, en=$abc$126331$abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, arst=!\rst_ni, srst={ }
  2199 cells in clk=\clk_i, en=$abc$123351$abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, arst=!\rst_ni, srst={ }
  3117 cells in clk=\clk_i, en=$abc$126672$abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, arst=!\rst_ni, srst={ }
  147 cells in clk=\clk_i, en=$abc$119349$abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, arst=!\rst_ni, srst={ }
  331 cells in clk=\clk_i, en=$abc$132257$abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$132586$abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, arst=!\rst_ni, srst={ }

3.93.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 6 outputs.

3.93.2.1. Executing ABC.

3.93.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112944$abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.93.3.1. Executing ABC.

3.93.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$112953$abc$109870$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.93.4.1. Executing ABC.

3.93.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.93.5.1. Executing ABC.

3.93.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.93.6.1. Executing ABC.

3.93.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112982$abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 8 outputs.

3.93.7.1. Executing ABC.

3.93.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113000$abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.93.8.1. Executing ABC.

3.93.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113006$abc$96090$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 393 gates and 580 wires to a netlist network with 187 inputs and 68 outputs.

3.93.9.1. Executing ABC.

3.93.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113400$abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 8 outputs.

3.93.10.1. Executing ABC.

3.93.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113409$abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.93.11.1. Executing ABC.

3.93.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113423$abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 4 outputs.

3.93.12.1. Executing ABC.

3.93.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132621$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 17 gates and 25 wires to a netlist network with 8 inputs and 4 outputs.

3.93.13.1. Executing ABC.

3.93.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113569$abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, asynchronously reset by !\rst_ni
Extracted 37 gates and 49 wires to a netlist network with 12 inputs and 9 outputs.

3.93.14.1. Executing ABC.

3.93.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113766$abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, asynchronously reset by !\rst_ni
Extracted 21 gates and 36 wires to a netlist network with 15 inputs and 15 outputs.

3.93.15.1. Executing ABC.

3.93.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113834$abc$97723$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 277 gates and 369 wires to a netlist network with 92 inputs and 54 outputs.

3.93.16.1. Executing ABC.

3.93.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114305$abc$98279$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.93.17.1. Executing ABC.

3.93.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114316$abc$98254$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.93.18.1. Executing ABC.

3.93.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114323$abc$98273$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.93.19.1. Executing ABC.

3.93.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114334$abc$99072$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.93.20.1. Executing ABC.

3.93.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114560$abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.93.21.1. Executing ABC.

3.93.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114567$abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794
Extracted 65 gates and 133 wires to a netlist network with 68 inputs and 37 outputs.

3.93.22.1. Executing ABC.

3.93.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114683$abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800
Extracted 51 gates and 104 wires to a netlist network with 53 inputs and 37 outputs.

3.93.23.1. Executing ABC.

3.93.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114794$abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806
Extracted 41 gates and 84 wires to a netlist network with 43 inputs and 37 outputs.

3.93.24.1. Executing ABC.

3.93.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$119532$abc$98295$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 777 gates and 1201 wires to a netlist network with 424 inputs and 88 outputs.

3.93.25.1. Executing ABC.

3.93.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$115015$abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 111 gates and 281 wires to a netlist network with 170 inputs and 93 outputs.

3.93.26.1. Executing ABC.

3.93.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132592$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.93.27.1. Executing ABC.

3.93.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114905$abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812
Extracted 93 gates and 185 wires to a netlist network with 92 inputs and 60 outputs.

3.93.28.1. Executing ABC.

3.93.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126497$abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.93.29.1. Executing ABC.

3.93.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132627$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 72 gates and 98 wires to a netlist network with 26 inputs and 19 outputs.

3.93.30.1. Executing ABC.

3.93.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$115595$abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, asynchronously reset by !\rst_ni
Extracted 51 gates and 54 wires to a netlist network with 3 inputs and 2 outputs.

3.93.31.1. Executing ABC.

3.93.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113791$abc$97424$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 11 outputs.

3.93.32.1. Executing ABC.

3.93.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$115372$abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, asynchronously reset by !\rst_ni
Extracted 110 gates and 170 wires to a netlist network with 59 inputs and 61 outputs.

3.93.33.1. Executing ABC.

3.93.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113452$abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786
Extracted 75 gates and 152 wires to a netlist network with 77 inputs and 40 outputs.

3.93.34.1. Executing ABC.

3.93.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131221$abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.93.35.1. Executing ABC.

3.93.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126064$abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, asynchronously reset by !\rst_ni
Extracted 223 gates and 287 wires to a netlist network with 64 inputs and 90 outputs.

3.93.36.1. Executing ABC.

3.93.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$120268$abc$110299$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2775 gates and 4303 wires to a netlist network with 1528 inputs and 606 outputs.

3.93.37.1. Executing ABC.

3.93.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$125922$abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, asynchronously reset by !\rst_ni
Extracted 81 gates and 157 wires to a netlist network with 76 inputs and 52 outputs.

3.93.38.1. Executing ABC.

3.93.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131231$abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.93.39.1. Executing ABC.

3.93.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$115647$abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, asynchronously reset by !\rst_ni
Extracted 128 gates and 175 wires to a netlist network with 46 inputs and 79 outputs.

3.93.40.1. Executing ABC.

3.93.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131470$abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730
Extracted 49 gates and 100 wires to a netlist network with 51 inputs and 38 outputs.

3.93.41.1. Executing ABC.

3.93.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118385$abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, asynchronously reset by !\rst_ni
Extracted 17 gates and 23 wires to a netlist network with 6 inputs and 8 outputs.

3.93.42.1. Executing ABC.

3.93.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118404$abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.93.43.1. Executing ABC.

3.93.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118410$abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, asynchronously reset by !\rst_ni
Extracted 117 gates and 174 wires to a netlist network with 57 inputs and 74 outputs.

3.93.44.1. Executing ABC.

3.93.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114185$abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780
Extracted 58 gates and 115 wires to a netlist network with 57 inputs and 39 outputs.

3.93.45.1. Executing ABC.

3.93.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118161$abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, asynchronously reset by !\rst_ni
Extracted 178 gates and 181 wires to a netlist network with 3 inputs and 136 outputs.

3.93.46.1. Executing ABC.

3.93.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132138$abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774
Extracted 66 gates and 131 wires to a netlist network with 65 inputs and 45 outputs.

3.93.47.1. Executing ABC.

3.93.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132027$abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768
Extracted 59 gates and 120 wires to a netlist network with 61 inputs and 37 outputs.

3.93.48.1. Executing ABC.

3.93.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126504$abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, asynchronously reset by !\rst_ni
Extracted 134 gates and 202 wires to a netlist network with 68 inputs and 91 outputs.

3.93.49.1. Executing ABC.

3.93.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131694$abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746
Extracted 52 gates and 107 wires to a netlist network with 55 inputs and 38 outputs.

3.93.50.1. Executing ABC.

3.93.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131805$abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752
Extracted 49 gates and 101 wires to a netlist network with 52 inputs and 38 outputs.

3.93.51.1. Executing ABC.

3.93.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131916$abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758
Extracted 51 gates and 105 wires to a netlist network with 54 inputs and 38 outputs.

3.93.52.1. Executing ABC.

3.93.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130859$abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, asynchronously reset by !\rst_ni
Extracted 359 gates and 362 wires to a netlist network with 3 inputs and 71 outputs.

3.93.53.1. Executing ABC.

3.93.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131359$abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722
Extracted 62 gates and 126 wires to a netlist network with 64 inputs and 37 outputs.

3.93.54.1. Executing ABC.

3.93.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131582$abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740
Extracted 46 gates and 94 wires to a netlist network with 48 inputs and 37 outputs.

3.93.55.1. Executing ABC.

3.93.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131248$abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712
Extracted 97 gates and 184 wires to a netlist network with 87 inputs and 42 outputs.

3.93.56.1. Executing ABC.

3.93.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$122992$abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, asynchronously reset by !\rst_ni
Extracted 358 gates and 423 wires to a netlist network with 65 inputs and 64 outputs.

3.93.57.1. Executing ABC.

3.93.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113604$abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, asynchronously reset by !\rst_ni
Extracted 130 gates and 183 wires to a netlist network with 52 inputs and 82 outputs.

3.93.58.1. Executing ABC.

3.93.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118741$abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 36 gates and 45 wires to a netlist network with 9 inputs and 27 outputs.

3.93.59.1. Executing ABC.

3.93.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$115806$abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, asynchronously reset by !\rst_ni
Extracted 2243 gates and 2803 wires to a netlist network with 560 inputs and 648 outputs.

3.93.60.1. Executing ABC.

3.93.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118783$abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702
Extracted 40 gates and 82 wires to a netlist network with 42 inputs and 38 outputs.

3.93.61.1. Executing ABC.

3.93.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$129765$abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, asynchronously reset by !\rst_ni
Extracted 1067 gates and 1286 wires to a netlist network with 218 inputs and 107 outputs.

3.93.62.1. Executing ABC.

3.93.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 404 gates and 667 wires to a netlist network with 263 inputs and 135 outputs.

3.93.63.1. Executing ABC.

3.93.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$118569$abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, asynchronously reset by !\rst_ni
Extracted 139 gates and 206 wires to a netlist network with 66 inputs and 88 outputs.

3.93.64.1. Executing ABC.

3.93.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126331$abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, asynchronously reset by !\rst_ni
Extracted 132 gates and 198 wires to a netlist network with 65 inputs and 85 outputs.

3.93.65.1. Executing ABC.

3.93.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$123351$abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, asynchronously reset by !\rst_ni
Extracted 2199 gates and 2764 wires to a netlist network with 565 inputs and 587 outputs.

3.93.66.1. Executing ABC.

3.93.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126672$abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, asynchronously reset by !\rst_ni
Extracted 3015 gates and 3665 wires to a netlist network with 650 inputs and 839 outputs.

3.93.67.1. Executing ABC.

3.93.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$119349$abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, asynchronously reset by !\rst_ni
Extracted 147 gates and 226 wires to a netlist network with 78 inputs and 102 outputs.

3.93.68.1. Executing ABC.

3.93.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132257$abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, asynchronously reset by !\rst_ni
Extracted 267 gates and 340 wires to a netlist network with 73 inputs and 129 outputs.

3.93.69.1. Executing ABC.

3.93.70. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132586$abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.93.70.1. Executing ABC.

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  9 cells in clk=\clk_i, en=$abc$132592$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$132603$abc$112944$abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=!$abc$132611$abc$112953$abc$109870$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$132621$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$132627$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$132639$abc$112982$abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$132657$abc$113000$abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, arst=!\rst_ni, srst={ }
  388 cells in clk=\clk_i, en=$abc$132663$abc$113006$abc$96090$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$133053$abc$113400$abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$133066$abc$113409$abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=$abc$133074$abc$113423$abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$132621$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$133104$abc$113569$abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$133142$abc$113766$abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, arst=!\rst_ni, srst={ }
  301 cells in clk=\clk_i, en=$abc$133165$abc$113834$abc$97723$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$133431$abc$114305$abc$98279$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$133442$abc$114316$abc$98254$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$133449$abc$114323$abc$98273$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$133463$abc$114334$abc$99072$u_reg.intg_err, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$133693$abc$114560$abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=$abc$133700$abc$114567$abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794, arst={ }, srst={ }
  51 cells in clk=\clk_i, en=$abc$133811$abc$114683$abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800, arst={ }, srst={ }
  95 cells in clk=\clk_i, en=$abc$133922$abc$114794$abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806, arst={ }, srst={ }
  119 cells in clk=\clk_i, en=$abc$134886$abc$115015$abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$132592$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  5 cells in clk=\clk_i, en=$abc$135145$abc$126497$abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=$abc$132627$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  39 cells in clk=\clk_i, en=$abc$135284$abc$113791$abc$97424$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$135229$abc$115595$abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$abc$135324$abc$115372$abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, arst=!\rst_ni, srst={ }
  794 cells in clk=\clk_i, en=$abc$134033$abc$119532$abc$98295$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$135586$abc$131221$abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, arst=!\rst_ni, srst={ }
  191 cells in clk=\clk_i, en=$abc$135597$abc$126064$abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, arst=!\rst_ni, srst={ }
  2876 cells in clk=\clk_i, en=$abc$135819$abc$120268$abc$110299$verific$n3120$13, arst=!\rst_ni, srst={ }
  99 cells in clk=\clk_i, en=$abc$138679$abc$125922$abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$138762$abc$131231$abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, arst=!\rst_ni, srst={ }
  124 cells in clk=\clk_i, en=$abc$138777$abc$115647$abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$abc$138938$abc$131470$abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$139050$abc$118385$abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$139069$abc$118404$abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, arst=!\rst_ni, srst={ }
  119 cells in clk=\clk_i, en=$abc$139075$abc$118410$abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, arst=!\rst_ni, srst={ }
  57 cells in clk=\clk_i, en=$abc$139225$abc$114185$abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780, arst={ }, srst={ }
  148 cells in clk=\clk_i, en=$abc$151767$abc$119349$abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, arst=!\rst_ni, srst={ }
  173 cells in clk=\clk_i, en=$abc$139350$abc$118161$abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, arst=!\rst_ni, srst={ }
  70 cells in clk=\clk_i, en=$abc$135466$abc$113452$abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786, arst={ }, srst={ }
  91 cells in clk=\clk_i, en=$abc$139533$abc$132138$abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$139664$abc$132027$abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768, arst={ }, srst={ }
  136 cells in clk=\clk_i, en=$abc$139775$abc$126504$abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$139943$abc$131694$abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746, arst={ }, srst={ }
  54 cells in clk=\clk_i, en=$abc$140055$abc$131805$abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752, arst={ }, srst={ }
  38 cells in clk=\clk_i, en=$abc$140167$abc$131916$abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758, arst={ }, srst={ }
  44 cells in clk=\clk_i, en=$abc$140639$abc$131359$abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722, arst={ }, srst={ }
  47 cells in clk=\clk_i, en=$abc$140750$abc$131582$abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740, arst={ }, srst={ }
  87 cells in clk=\clk_i, en=$abc$140861$abc$131248$abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712, arst={ }, srst={ }
  358 cells in clk=\clk_i, en=$abc$141009$abc$122992$abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, arst=!\rst_ni, srst={ }
  123 cells in clk=\clk_i, en=$abc$141368$abc$113604$abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, arst=!\rst_ni, srst={ }
  36 cells in clk=\clk_i, en=$abc$141531$abc$118741$abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  358 cells in clk=\clk_i, en=$abc$140279$abc$130859$abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$144021$abc$118783$abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702, arst={ }, srst={ }
  1022 cells in clk=\clk_i, en=$abc$144133$abc$129765$abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, arst=!\rst_ni, srst={ }
  2448 cells in clk=\clk_i, en=$abc$141573$abc$115806$abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, arst=!\rst_ni, srst={ }
  420 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  138 cells in clk=\clk_i, en=$abc$145689$abc$118569$abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, arst=!\rst_ni, srst={ }
  110 cells in clk=\clk_i, en=$abc$135012$abc$114905$abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812, arst={ }, srst={ }
  129 cells in clk=\clk_i, en=$abc$145860$abc$126331$abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, arst=!\rst_ni, srst={ }
  2230 cells in clk=\clk_i, en=$abc$146026$abc$123351$abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, arst=!\rst_ni, srst={ }
  3029 cells in clk=\clk_i, en=$abc$148581$abc$126672$abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, arst=!\rst_ni, srst={ }
  328 cells in clk=\clk_i, en=$abc$151948$abc$132257$abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$152277$abc$132586$abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, arst=!\rst_ni, srst={ }

3.94.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132592$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 5 outputs.

3.94.2.1. Executing ABC.

3.94.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132603$abc$112944$abc$108346$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.94.3.1. Executing ABC.

3.94.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$132611$abc$112953$abc$109870$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 4 outputs.

3.94.4.1. Executing ABC.

3.94.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132621$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.94.5.1. Executing ABC.

3.94.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132627$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.94.6.1. Executing ABC.

3.94.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132639$abc$112982$abc$112537$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 7 outputs.

3.94.7.1. Executing ABC.

3.94.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132657$abc$113000$abc$96485$auto$opt_dff.cc:194:make_patterns_logic$13503, asynchronously reset by !\rst_ni
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.94.8.1. Executing ABC.

3.94.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132663$abc$113006$abc$96090$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 388 gates and 574 wires to a netlist network with 186 inputs and 68 outputs.

3.94.9.1. Executing ABC.

3.94.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133053$abc$113400$abc$108317$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 8 outputs.

3.94.10.1. Executing ABC.

3.94.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133066$abc$113409$abc$95738$auto$opt_dff.cc:219:make_patterns_logic$13520, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 3 outputs.

3.94.11.1. Executing ABC.

3.94.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133074$abc$113423$abc$96981$auto$opt_dff.cc:219:make_patterns_logic$13513, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.94.12.1. Executing ABC.

3.94.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$152311$abc$132621$abc$112963$abc$108356$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 17 gates and 25 wires to a netlist network with 8 inputs and 4 outputs.

3.94.13.1. Executing ABC.

3.94.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133104$abc$113569$abc$95748$auto$opt_dff.cc:219:make_patterns_logic$13527, asynchronously reset by !\rst_ni
Extracted 38 gates and 51 wires to a netlist network with 13 inputs and 9 outputs.

3.94.14.1. Executing ABC.

3.94.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133142$abc$113766$abc$95412$auto$opt_dff.cc:194:make_patterns_logic$92862, asynchronously reset by !\rst_ni
Extracted 17 gates and 30 wires to a netlist network with 13 inputs and 12 outputs.

3.94.15.1. Executing ABC.

3.94.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133165$abc$113834$abc$97723$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 301 gates and 356 wires to a netlist network with 55 inputs and 57 outputs.

3.94.16.1. Executing ABC.

3.94.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133431$abc$114305$abc$98279$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 5 outputs.

3.94.17.1. Executing ABC.

3.94.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133442$abc$114316$abc$98254$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.94.18.1. Executing ABC.

3.94.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133449$abc$114323$abc$98273$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.94.19.1. Executing ABC.

3.94.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133463$abc$114334$abc$99072$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.94.20.1. Executing ABC.

3.94.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133693$abc$114560$abc$98266$auto$opt_dff.cc:194:make_patterns_logic$13478, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.94.21.1. Executing ABC.

3.94.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133700$abc$114567$abc$94858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[12][0][0]$y$15794
Extracted 67 gates and 137 wires to a netlist network with 70 inputs and 38 outputs.

3.94.22.1. Executing ABC.

3.94.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133811$abc$114683$abc$94969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[13][0][0]$y$15800
Extracted 51 gates and 104 wires to a netlist network with 53 inputs and 37 outputs.

3.94.23.1. Executing ABC.

3.94.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133922$abc$114794$abc$95080$memory\u_msg_fifo.gen_normal_fifo.storage$wren[14][0][0]$y$15806
Extracted 95 gates and 190 wires to a netlist network with 95 inputs and 58 outputs.

3.94.24.1. Executing ABC.

3.94.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134886$abc$115015$abc$97145$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 119 gates and 309 wires to a netlist network with 190 inputs and 104 outputs.

3.94.25.1. Executing ABC.

3.94.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$152283$abc$132592$abc$112933$abc$108323$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.94.26.1. Executing ABC.

3.94.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135145$abc$126497$abc$105732$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.94.27.1. Executing ABC.

3.94.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$152317$abc$132627$abc$112969$abc$109236$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 77 gates and 110 wires to a netlist network with 33 inputs and 20 outputs.

3.94.28.1. Executing ABC.

3.94.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135284$abc$113791$abc$97424$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 11 outputs.

3.94.29.1. Executing ABC.

3.94.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135229$abc$115595$abc$97672$auto$opt_dff.cc:219:make_patterns_logic$13470, asynchronously reset by !\rst_ni
Extracted 54 gates and 57 wires to a netlist network with 3 inputs and 2 outputs.

3.94.30.1. Executing ABC.

3.94.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135324$abc$115372$abc$95945$auto$opt_dff.cc:219:make_patterns_logic$13371, asynchronously reset by !\rst_ni
Extracted 108 gates and 167 wires to a netlist network with 59 inputs and 61 outputs.

3.94.31.1. Executing ABC.

3.94.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134033$abc$119532$abc$98295$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 794 gates and 1180 wires to a netlist network with 386 inputs and 54 outputs.

3.94.32.1. Executing ABC.

3.94.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135586$abc$131221$abc$93564$auto$opt_dff.cc:219:make_patterns_logic$93477, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.94.33.1. Executing ABC.

3.94.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135597$abc$126064$abc$95445$auto$opt_dff.cc:219:make_patterns_logic$92838, asynchronously reset by !\rst_ni
Extracted 191 gates and 253 wires to a netlist network with 62 inputs and 93 outputs.

3.94.34.1. Executing ABC.

3.94.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135819$abc$120268$abc$110299$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2876 gates and 4421 wires to a netlist network with 1545 inputs and 624 outputs.

3.94.35.1. Executing ABC.

3.94.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138679$abc$125922$abc$96492$auto$opt_dff.cc:194:make_patterns_logic$13506, asynchronously reset by !\rst_ni
Extracted 99 gates and 211 wires to a netlist network with 112 inputs and 69 outputs.

3.94.36.1. Executing ABC.

3.94.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138762$abc$131231$abc$93579$auto$opt_dff.cc:219:make_patterns_logic$93466, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 10 outputs.

3.94.37.1. Executing ABC.

3.94.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138777$abc$115647$abc$96992$auto$opt_dff.cc:219:make_patterns_logic$13406, asynchronously reset by !\rst_ni
Extracted 124 gates and 171 wires to a netlist network with 47 inputs and 76 outputs.

3.94.38.1. Executing ABC.

3.94.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$138938$abc$131470$abc$93858$memory\u_msg_fifo.gen_normal_fifo.storage$wren[3][0][0]$y$15730
Extracted 62 gates and 127 wires to a netlist network with 65 inputs and 39 outputs.

3.94.39.1. Executing ABC.

3.94.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139050$abc$118385$abc$100049$auto$opt_dff.cc:194:make_patterns_logic$13453, asynchronously reset by !\rst_ni
Extracted 17 gates and 24 wires to a netlist network with 7 inputs and 10 outputs.

3.94.40.1. Executing ABC.

3.94.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139069$abc$118404$abc$99979$auto$opt_dff.cc:194:make_patterns_logic$13447, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.94.41.1. Executing ABC.

3.94.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139075$abc$118410$abc$99470$auto$opt_dff.cc:219:make_patterns_logic$13413, asynchronously reset by !\rst_ni
Extracted 119 gates and 177 wires to a netlist network with 58 inputs and 76 outputs.

3.94.42.1. Executing ABC.

3.94.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139225$abc$114185$abc$94636$memory\u_msg_fifo.gen_normal_fifo.storage$wren[10][0][0]$y$15780
Extracted 57 gates and 117 wires to a netlist network with 60 inputs and 38 outputs.

3.94.43.1. Executing ABC.

3.94.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151767$abc$119349$abc$98063$auto$opt_dff.cc:219:make_patterns_logic$13392, asynchronously reset by !\rst_ni
Extracted 148 gates and 228 wires to a netlist network with 80 inputs and 100 outputs.

3.94.44.1. Executing ABC.

3.94.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139350$abc$118161$abc$100070$auto$opt_dff.cc:194:make_patterns_logic$13456, asynchronously reset by !\rst_ni
Extracted 173 gates and 174 wires to a netlist network with 1 inputs and 132 outputs.

3.94.45.1. Executing ABC.

3.94.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135466$abc$113452$abc$94747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[11][0][0]$y$15786
Extracted 70 gates and 143 wires to a netlist network with 73 inputs and 41 outputs.

3.94.46.1. Executing ABC.

3.94.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139533$abc$132138$abc$94525$memory\u_msg_fifo.gen_normal_fifo.storage$wren[9][0][0]$y$15774
Extracted 91 gates and 180 wires to a netlist network with 89 inputs and 42 outputs.

3.94.47.1. Executing ABC.

3.94.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139664$abc$132027$abc$94414$memory\u_msg_fifo.gen_normal_fifo.storage$wren[8][0][0]$y$15768
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.94.48.1. Executing ABC.

3.94.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139775$abc$126504$abc$97507$auto$opt_dff.cc:219:make_patterns_logic$13385, asynchronously reset by !\rst_ni
Extracted 136 gates and 204 wires to a netlist network with 68 inputs and 91 outputs.

3.94.49.1. Executing ABC.

3.94.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$139943$abc$131694$abc$94081$memory\u_msg_fifo.gen_normal_fifo.storage$wren[5][0][0]$y$15746
Extracted 54 gates and 111 wires to a netlist network with 57 inputs and 38 outputs.

3.94.50.1. Executing ABC.

3.94.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140055$abc$131805$abc$94192$memory\u_msg_fifo.gen_normal_fifo.storage$wren[6][0][0]$y$15752
Extracted 54 gates and 111 wires to a netlist network with 57 inputs and 40 outputs.

3.94.51.1. Executing ABC.

3.94.52. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140167$abc$131916$abc$94303$memory\u_msg_fifo.gen_normal_fifo.storage$wren[7][0][0]$y$15758
Extracted 38 gates and 77 wires to a netlist network with 39 inputs and 37 outputs.

3.94.52.1. Executing ABC.

3.94.53. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140639$abc$131359$abc$93747$memory\u_msg_fifo.gen_normal_fifo.storage$wren[2][0][0]$y$15722
Extracted 44 gates and 90 wires to a netlist network with 46 inputs and 37 outputs.

3.94.53.1. Executing ABC.

3.94.54. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140750$abc$131582$abc$93969$memory\u_msg_fifo.gen_normal_fifo.storage$wren[4][0][0]$y$15740
Extracted 47 gates and 97 wires to a netlist network with 50 inputs and 38 outputs.

3.94.54.1. Executing ABC.

3.94.55. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140861$abc$131248$abc$93599$memory\u_msg_fifo.gen_normal_fifo.storage$wren[1][0][0]$y$15712
Extracted 87 gates and 168 wires to a netlist network with 81 inputs and 40 outputs.

3.94.55.1. Executing ABC.

3.94.56. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141009$abc$122992$abc$99625$auto$opt_dff.cc:194:make_patterns_logic$13444, asynchronously reset by !\rst_ni
Extracted 358 gates and 423 wires to a netlist network with 65 inputs and 64 outputs.

3.94.56.1. Executing ABC.

3.94.57. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141368$abc$113604$abc$95790$auto$opt_dff.cc:219:make_patterns_logic$13378, asynchronously reset by !\rst_ni
Extracted 123 gates and 173 wires to a netlist network with 50 inputs and 80 outputs.

3.94.57.1. Executing ABC.

3.94.58. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141531$abc$118741$abc$97463$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 36 gates and 45 wires to a netlist network with 9 inputs and 27 outputs.

3.94.58.1. Executing ABC.

3.94.59. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140279$abc$130859$abc$109505$auto$opt_dff.cc:194:make_patterns_logic$13499, asynchronously reset by !\rst_ni
Extracted 358 gates and 361 wires to a netlist network with 3 inputs and 70 outputs.

3.94.59.1. Executing ABC.

3.94.60. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$144021$abc$118783$abc$95301$memory\u_msg_fifo.gen_normal_fifo.storage$wren[0][0][0]$y$15702
Extracted 46 gates and 94 wires to a netlist network with 48 inputs and 38 outputs.

3.94.60.1. Executing ABC.

3.94.61. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$144133$abc$129765$abc$108379$auto$opt_dff.cc:194:make_patterns_logic$13487, asynchronously reset by !\rst_ni
Extracted 1022 gates and 1230 wires to a netlist network with 208 inputs and 99 outputs.

3.94.61.1. Executing ABC.

3.94.62. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$141573$abc$115806$abc$100672$auto$opt_dff.cc:194:make_patterns_logic$13459, asynchronously reset by !\rst_ni
Extracted 2262 gates and 2837 wires to a netlist network with 575 inputs and 662 outputs.

3.94.62.1. Executing ABC.

3.94.63. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 420 gates and 684 wires to a netlist network with 264 inputs and 134 outputs.

3.94.63.1. Executing ABC.

3.94.64. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$145689$abc$118569$abc$99299$auto$opt_dff.cc:219:make_patterns_logic$13420, asynchronously reset by !\rst_ni
Extracted 138 gates and 204 wires to a netlist network with 66 inputs and 88 outputs.

3.94.64.1. Executing ABC.

3.94.65. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135012$abc$114905$abc$95191$memory\u_msg_fifo.gen_normal_fifo.storage$wren[15][0][0]$y$15812
Extracted 110 gates and 200 wires to a netlist network with 90 inputs and 45 outputs.

3.94.65.1. Executing ABC.

3.94.66. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$145860$abc$126331$abc$109339$auto$opt_dff.cc:219:make_patterns_logic$13399, asynchronously reset by !\rst_ni
Extracted 129 gates and 192 wires to a netlist network with 63 inputs and 85 outputs.

3.94.66.1. Executing ABC.

3.94.67. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146026$abc$123351$abc$105739$auto$opt_dff.cc:194:make_patterns_logic$13450, asynchronously reset by !\rst_ni
Extracted 2230 gates and 2752 wires to a netlist network with 522 inputs and 543 outputs.

3.94.67.1. Executing ABC.

3.94.68. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$148581$abc$126672$abc$102855$auto$opt_dff.cc:194:make_patterns_logic$13462, asynchronously reset by !\rst_ni
Extracted 2927 gates and 3567 wires to a netlist network with 640 inputs and 801 outputs.

3.94.68.1. Executing ABC.

3.94.69. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151948$abc$132257$abc$112588$auto$opt_dff.cc:194:make_patterns_logic$13426, asynchronously reset by !\rst_ni
Extracted 264 gates and 334 wires to a netlist network with 70 inputs and 126 outputs.

3.94.69.1. Executing ABC.

3.94.70. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$152277$abc$132586$abc$112921$auto$opt_dff.cc:194:make_patterns_logic$13423, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.94.70.1. Executing ABC.

yosys> opt_ffinv

3.95. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.96. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.96.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~624 debug messages>

yosys> opt_merge -nomux

3.96.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~651 debug messages>
Removed a total of 217 cells.

yosys> opt_muxtree

3.96.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.96.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 90726 unused wires.
<suppressed ~269 debug messages>

yosys> opt_expr

3.96.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.96.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.96.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.96.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.96.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.96.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.96.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.96.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.96.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.97. Executing BMUXMAP pass.

yosys> demuxmap

3.98. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_b8MxGd/abc_tmp_1.scr

3.99. Executing ABC pass (technology mapping using ABC).

3.99.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 15006 gates and 17766 wires to a netlist network with 2760 inputs and 1833 outputs.

3.99.1.1. Executing ABC.
DE:   #PIs = 2760  #Luts =  4478  Max Lvl =  47  Avg Lvl =  15.71  [   1.31 sec. at Pass 0]
DE:   #PIs = 2760  #Luts =  3764  Max Lvl =  36  Avg Lvl =  12.46  [  70.18 sec. at Pass 1]
DE:   #PIs = 2760  #Luts =  3688  Max Lvl =  32  Avg Lvl =  12.07  [  13.93 sec. at Pass 2]
DE:   #PIs = 2760  #Luts =  3685  Max Lvl =  34  Avg Lvl =  11.40  [  28.98 sec. at Pass 3]
DE:   #PIs = 2760  #Luts =  3651  Max Lvl =  31  Avg Lvl =  11.59  [  20.74 sec. at Pass 4]
DE:   #PIs = 2760  #Luts =  3648  Max Lvl =  31  Avg Lvl =  11.59  [  34.49 sec. at Pass 5]
DE:   #PIs = 2760  #Luts =  3626  Max Lvl =  33  Avg Lvl =  12.25  [  21.05 sec. at Pass 6]
DE:   #PIs = 2760  #Luts =  3626  Max Lvl =  33  Avg Lvl =  12.25  [  26.68 sec. at Pass 7]
DE:   #PIs = 2760  #Luts =  3622  Max Lvl =  32  Avg Lvl =  11.11  [  20.50 sec. at Pass 8]
DE:   #PIs = 2760  #Luts =  3619  Max Lvl =  33  Avg Lvl =  11.36  [  30.60 sec. at Pass 9]
DE:   #PIs = 2760  #Luts =  3618  Max Lvl =  35  Avg Lvl =  11.19  [  15.84 sec. at Pass 10]
DE:   #PIs = 2760  #Luts =  3618  Max Lvl =  35  Avg Lvl =  11.19  [  29.86 sec. at Pass 11]
DE:   #PIs = 2760  #Luts =  3611  Max Lvl =  33  Avg Lvl =  10.95  [  17.38 sec. at Pass 12]
DE:   #PIs = 2760  #Luts =  3611  Max Lvl =  33  Avg Lvl =  10.95  [  37.70 sec. at Pass 13]
DE:   #PIs = 2760  #Luts =  3602  Max Lvl =  36  Avg Lvl =  12.36  [   2.99 sec. at Pass 14]

yosys> opt_expr

3.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.105. Executing OPT_SHARE pass.

yosys> opt_dff

3.106. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$152763$auto$blifparse.cc:362:parse_blif$152767 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152763$auto$blifparse.cc:362:parse_blif$152766 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152763$auto$blifparse.cc:362:parse_blif$152765 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152763$auto$blifparse.cc:362:parse_blif$152764 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$152311$auto$blifparse.cc:362:parse_blif$152312 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$152733$auto$blifparse.cc:362:parse_blif$152734 ($_DFFE_PN0P_) from module hmac (removing D path).
Removing always-active EN on $abc$158178$auto$blifparse.cc:362:parse_blif$158181 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$158178$auto$blifparse.cc:362:parse_blif$158180 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$158178$auto$blifparse.cc:362:parse_blif$158179 ($_DFFE_PN0P_) from module hmac.
Handling never-active EN on $abc$152283$auto$blifparse.cc:362:parse_blif$152284 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$153882$auto$blifparse.cc:362:parse_blif$153886 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$153882$auto$blifparse.cc:362:parse_blif$153885 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$153882$auto$blifparse.cc:362:parse_blif$153884 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$153882$auto$blifparse.cc:362:parse_blif$153883 ($_DFFE_PP_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $abc$152283$auto$blifparse.cc:362:parse_blif$152284 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$152733$auto$blifparse.cc:362:parse_blif$152734 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$152311$auto$blifparse.cc:362:parse_blif$152312 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 7 unused cells and 16870 unused wires.
<suppressed ~88 debug messages>

yosys> opt_expr

3.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.112. Executing OPT_SHARE pass.

yosys> opt_dff

3.113. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.119. Executing OPT_SHARE pass.

yosys> opt_dff

3.120. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 3

yosys> opt_ffinv

3.123. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.124. Printing statistics.

=== hmac ===

   Number of wires:               6634
   Number of wire bits:          22890
   Number of public wires:        1600
   Number of public wire bits:   16749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6256
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1636
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                    588
     $_DFF_PN0_                     91
     $_DFF_PN1_                      2
     $lut                         3585
     adder_carry                   352


yosys> shregmap -minlen 8 -maxlen 20

3.125. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.126. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.127. Printing statistics.

=== hmac ===

   Number of wires:               6634
   Number of wire bits:          22890
   Number of public wires:        1600
   Number of public wire bits:   16749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6256
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1636
     $_DFFE_PN1P_                    1
     $_DFFE_PP0P_                  588
     $_DFF_PN0_                     91
     $_DFF_PN1_                      2
     $lut                         3585
     adder_carry                   352


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.128. Executing TECHMAP pass (map to technology primitives).

3.128.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.128.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/clean_repo/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.128.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~6629 debug messages>

yosys> opt_expr -mux_undef

3.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~90521 debug messages>

yosys> simplemap

3.130. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.131. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~60255 debug messages>
Removed a total of 20085 cells.

yosys> opt_dff -nodffe -nosdff

3.133. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 3 unused cells and 19064 unused wires.
<suppressed ~4 debug messages>

yosys> opt -nodffe -nosdff

3.135. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.135.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~4506 debug messages>

yosys> opt_merge -nomux

3.135.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

yosys> opt_muxtree

3.135.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.135.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.135.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.135.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1035 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.135.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.135.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.135.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.135.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.135.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.135.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.135.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.135.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

3.135.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_b8MxGd/abc_tmp_2.scr

3.136. Executing ABC pass (technology mapping using ABC).

3.136.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 17006 gates and 19755 wires to a netlist network with 2747 inputs and 1819 outputs.

3.136.1.1. Executing ABC.
DE:   #PIs = 2747  #Luts =  3598  Max Lvl =  36  Avg Lvl =  12.45  [   1.33 sec. at Pass 0]
DE:   #PIs = 2747  #Luts =  3598  Max Lvl =  36  Avg Lvl =  12.45  [  74.67 sec. at Pass 1]
DE:   #PIs = 2747  #Luts =  3584  Max Lvl =  36  Avg Lvl =  12.44  [  13.77 sec. at Pass 2]
DE:   #PIs = 2747  #Luts =  3584  Max Lvl =  36  Avg Lvl =  12.44  [  25.20 sec. at Pass 3]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  34  Avg Lvl =  12.81  [  15.42 sec. at Pass 4]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  34  Avg Lvl =  12.81  [  21.18 sec. at Pass 5]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  34  Avg Lvl =  12.81  [  15.18 sec. at Pass 6]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  34  Avg Lvl =  12.81  [  26.13 sec. at Pass 7]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  34  Avg Lvl =  12.81  [   2.15 sec. at Pass 8]

yosys> opt_expr

3.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.142. Executing OPT_SHARE pass.

yosys> opt_dff

3.143. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 15432 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.146. Executing HIERARCHY pass (managing design hierarchy).

3.146.1. Analyzing design hierarchy..
Top module:  \hmac

3.146.2. Analyzing design hierarchy..
Top module:  \hmac
Removed 0 unused modules.

yosys> stat

3.147. Printing statistics.

=== hmac ===

   Number of wires:               6627
   Number of wire bits:          22883
   Number of public wires:        1600
   Number of public wire bits:   16749
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6250
     $lut                         3579
     adder_carry                   352
     dffsre                       2319


yosys> opt_clean -purge

3.148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1512 unused wires.
<suppressed ~1512 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.149. Executing Verilog backend.
Dumping module `\hmac'.

Warnings: 783 unique messages, 783 total
End of script. Logfile hash: 9c2d74ccfc, CPU: user 290.31s system 7.32s, MEM: 313.92 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 92% 6x abc (3046 sec), 3% 38x opt_dff (119 sec), ...
real 1037.58
user 3114.40
sys 188.74
