// Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2014.1 (win64) Build 881834 Fri Apr  4 14:15:54 MDT 2014
// Date        : Tue Oct 27 17:33:57 2015
// Host        : matsuda-PC running 64-bit Service Pack 1  (build 7601)
// Command     : write_verilog -force -mode funcsim
//               Z:/cygwin64/home/matsuda/mierusys/release/fpga/nexys4_ddr/project/project.srcs/sources_1/ip/mig/mig_funcsim.v
// Design      : mig
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module mig
   (ddr2_dq,
    ddr2_dqs_n,
    ddr2_dqs_p,
    ddr2_addr,
    ddr2_ba,
    ddr2_ras_n,
    ddr2_cas_n,
    ddr2_we_n,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_cke,
    ddr2_cs_n,
    ddr2_dm,
    ddr2_odt,
    sys_clk_i,
    app_addr,
    app_cmd,
    app_en,
    app_wdf_data,
    app_wdf_end,
    app_wdf_mask,
    app_wdf_wren,
    app_rd_data,
    app_rd_data_end,
    app_rd_data_valid,
    app_rdy,
    app_wdf_rdy,
    app_sr_req,
    app_ref_req,
    app_zq_req,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    ui_clk,
    ui_clk_sync_rst,
    init_calib_complete,
    device_temp_i,
    sys_rst);
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_n;
  inout [1:0]ddr2_dqs_p;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output ddr2_ras_n;
  output ddr2_cas_n;
  output ddr2_we_n;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [0:0]ddr2_cke;
  output [0:0]ddr2_cs_n;
  output [1:0]ddr2_dm;
  output [0:0]ddr2_odt;
  input sys_clk_i;
  input [26:0]app_addr;
  input [2:0]app_cmd;
  input app_en;
  input [127:0]app_wdf_data;
  input app_wdf_end;
  input [15:0]app_wdf_mask;
  input app_wdf_wren;
  output [127:0]app_rd_data;
  output app_rd_data_end;
  output app_rd_data_valid;
  output app_rdy;
  output app_wdf_rdy;
  input app_sr_req;
  input app_ref_req;
  input app_zq_req;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  output ui_clk;
  output ui_clk_sync_rst;
  output init_calib_complete;
  input [11:0]device_temp_i;
  input sys_rst;

  wire [26:0]app_addr;
  wire [2:0]app_cmd;
  wire app_en;
  wire [127:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_rdy;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [127:0]app_wdf_data;
  wire app_wdf_end;
  wire [15:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [11:0]device_temp_i;
  wire init_calib_complete;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ;
  wire n_100_u_mig_mig;
  wire n_106_u_mig_mig;
  wire n_140_u_mig_mig;
  wire n_161_u_mig_mig;
  wire n_166_u_mig_mig;
  wire n_171_u_mig_mig;
  wire n_179_u_mig_mig;
  wire n_185_u_mig_mig;
  wire n_190_u_mig_mig;
  wire n_195_u_mig_mig;
  wire n_199_u_mig_mig;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ;
  wire n_200_u_mig_mig;
  wire n_211_u_mig_mig;
  wire n_223_u_mig_mig;
  wire n_224_u_mig_mig;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_48_u_mig_mig;
  wire n_49_u_mig_mig;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_55_u_mig_mig;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ;
  wire \n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ;
  wire n_60_u_mig_mig;
  wire n_66_u_mig_mig;
  wire n_72_u_mig_mig;
  wire n_73_u_mig_mig;
  wire n_84_u_mig_mig;
  wire n_87_u_mig_mig;
  wire n_92_u_mig_mig;
  wire sys_clk_i;
  wire sys_rst;
  wire [51:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address ;
  wire [10:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [2:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ;
  wire [0:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ;
  wire [2:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [2:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ;
  wire [127:1]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata ;
  wire [15:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire [79:8]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [79:6]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ;
  wire [79:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire [71:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [71:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r ;
  wire [77:2]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;

RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [13:12]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [15:14]),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:26]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [31:30]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [37:36]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [39:38]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [61:60]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [63:62]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [69:68]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [73:72]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [75:74]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:76]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:74]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [79:78]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [79:78]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [82],n_223_u_mig_mig}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [114],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [98]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [0]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [4]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [8]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [12]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],n_211_u_mig_mig}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [80],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [64]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [112],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [96]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DIC({n_200_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [86],n_199_u_mig_mig}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [118],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [102]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],n_195_u_mig_mig}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35]}),
        .DIB({n_190_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [67]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [115],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [99]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],n_185_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [81],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [65]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [113],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [97]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],n_179_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [84],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [68]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [116],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [100]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],n_171_u_mig_mig}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39]}),
        .DIB({n_166_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [71]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [119],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [103]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({n_224_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],n_161_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [85],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [69]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOB({\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOC({\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [117],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [101]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 }),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [38]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:2]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [13:12]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [15:14]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [42],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:18]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [21:20]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIB({n_140_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [27:26]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n [1:0]),
        .DIC({1'b1,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n [2]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [31:30]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [37:36]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [39:38]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [39],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [26]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [10]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [36]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [7]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [6]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [27]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [61:60]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [63:62]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [44],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [31]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [69:68]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [41],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [28]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [7:6]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [35]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:74]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [79:78]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [13:12]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [15:14]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [21:20]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 }),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [37:36]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [39:38]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [61:60]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [63:62]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [69:68]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [7:6]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],n_106_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [93],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [77]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [88],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [72]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [120],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [104]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],n_92_u_mig_mig}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47]}),
        .DIB({n_87_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [79]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [127],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [111]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],n_84_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [92],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [76]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [124],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [108]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({n_73_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [90],n_72_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [122],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [106]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],n_66_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [89],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [73]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [121],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [105]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],n_60_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({n_55_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [75]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [123],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [107]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({n_49_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [94],n_48_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [126],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [110]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [125],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [109]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],n_100_u_mig_mig}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [1]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [5]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [9]}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOB({\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOC({\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [13]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 }),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [8]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [13:12]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [15:14]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [47],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [34]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:18]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [21:20]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [11]}),
        .DIB({n_140_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [37]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [25:24]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:26]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [6]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [45],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [32]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [31:30]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [33:32]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [37:36]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [39:38]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt }),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [7]}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [46],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [33]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [43:42]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [45:44]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [4]}),
        .DIB({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [43],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [30]}),
        .DIC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n [1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [49:48]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [51:50]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b1,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n [2]}),
        .DIB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ),
        .DIC({1'b1,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n [2]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [55:54]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [57:56]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [61:60]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [63:62]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [3]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:66]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [69:68]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [7:6]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [3:2]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
RAM32M \ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n [1:0]),
        .DIB({1'b1,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n [2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [73:72]),
        .DOB(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [75:74]),
        .DOC(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
migmig_mig u_mig_mig
       (.I1({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [77:12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [7:2]}),
        .I2({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [71:32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [23:0]}),
        .I3({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [79:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [15:8]}),
        .I4({\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_4_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_2_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_0_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .I5({\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 ,\n_4_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_5_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_2_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_3_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_0_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 ,\n_1_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 }),
        .O1(ui_clk),
        .O10(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .O11(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O12(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .O13(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O14({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:0]}),
        .O15(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .O16(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O17({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cas_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cke [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_cs_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_we_n ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [43],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [46],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [33],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [20],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_odt ,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [45],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [19],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [37],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [47],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [34],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [8]}),
        .O2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .O3(app_wdf_rdy),
        .O4(app_rdy),
        .O5({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [35],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [44],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [31],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [27],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [49],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [36],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [39],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_ras_n ,n_140_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_bank [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [42],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [41],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [28],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [38],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .O6({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [117],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [101],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [85],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [69],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [53],n_161_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [119],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [103],n_166_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [71],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [39],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [23],n_171_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [116],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [100],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [84],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [68],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [36],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [20],n_179_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [113],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [97],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [81],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [65],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [49],n_185_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [115],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [99],n_190_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [67],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [35],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [19],n_195_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [118],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [102],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [86],n_199_u_mig_mig,n_200_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [38],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [112],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [96],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [80],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [64],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [32],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [16],n_211_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [12],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [8],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [6],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [4],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [2],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [0],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [114],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [98],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [82],n_223_u_mig_mig,n_224_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [34],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .O7(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .O8(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr ),
        .O9({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [79:24],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [17:6]}),
        .Q(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .app_addr(app_addr[25:0]),
        .app_cmd(app_cmd[1:0]),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .device_temp_i(device_temp_i),
        .init_calib_complete(init_calib_complete),
        .mem_out(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ),
        .out(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .p_0_in1_in(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .phy_dout({\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [15],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [13],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [11],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [7],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [5],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [3],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata_mask [1],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [126],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [110],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [94],n_48_u_mig_mig,n_49_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [46],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [123],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [107],n_55_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [75],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [43],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [27],n_60_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [121],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [105],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [89],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [73],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [57],n_66_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [122],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [106],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [90],n_72_u_mig_mig,n_73_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [42],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [124],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [108],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [92],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [76],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [44],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [28],n_84_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [127],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [111],n_87_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [79],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [47],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [31],n_92_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [120],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [104],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [88],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [72],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [40],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [24],n_100_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [125],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [109],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [93],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [77],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [61],n_106_u_mig_mig,\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .wr_en(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_2(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .wr_ptr_0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_arb_mux" *) 
module migmig_7series_v2_0_arb_mux
   (col_rd_wr_r,
    O1,
    O2,
    cs_en2,
    DIC,
    D,
    inhbt_wr,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    Q,
    O16,
    E,
    O17,
    O9,
    override_demand_ns,
    O10,
    O11,
    O12,
    O13,
    O14,
    O21,
    read_this_rank,
    int_read_this_rank,
    act_this_rank,
    O15,
    mc_address_ns,
    col_wr_data_buf_addr,
    O44,
    mc_odt_ns,
    O49,
    O18,
    mc_cs_n_ns,
    mc_ras_n_ns,
    O55,
    O19,
    O20,
    O22,
    O23,
    CLK,
    I1,
    granted_pre_ns,
    I25,
    I2,
    I11,
    I3,
    I4,
    I12,
    I5,
    I6,
    I7,
    I8,
    I13,
    I9,
    I10,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    auto_pre_r,
    auto_pre_r_0,
    I22,
    I23,
    I24,
    col_wait_r,
    I26,
    I27,
    I28,
    ofs_rdy_r,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    ofs_rdy_r_3,
    I29,
    demand_priority_r,
    demanded_prior_r,
    demand_priority_r_4,
    demanded_prior_r_5,
    demand_priority_r_6,
    demanded_prior_r_7,
    I30,
    demand_priority_r_8,
    demanded_prior_r_9,
    I31,
    I32,
    I33,
    wr_this_rank_r,
    I34,
    req_bank_rdy_ns,
    req_bank_rdy_ns_10,
    req_bank_rdy_ns_11,
    req_bank_rdy_ns_12,
    I35,
    rd_this_rank_r,
    read_this_rank_r,
    act_this_rank_r,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    p_54_out,
    p_93_out,
    auto_pre_r_13,
    auto_pre_r_14,
    I48,
    I49,
    p_71_out,
    p_32_out,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    demand_act_priority_r,
    demand_act_priority_r_15,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    demand_act_priority_r_16,
    demand_act_priority_r_17,
    I67,
    p_37_out,
    p_76_out,
    p_154_out,
    p_115_out,
    I68,
    I69,
    I70,
    I71,
    req_bank_rdy_r,
    inhbt_act_faw_r,
    maint_zq_r,
    I72,
    I73,
    p_110_out,
    p_149_out,
    maint_srx_r,
    req_bank_rdy_r_18,
    req_bank_rdy_r_19,
    req_bank_rdy_r_20);
  output col_rd_wr_r;
  output O1;
  output O2;
  output cs_en2;
  output [0:0]DIC;
  output [0:0]D;
  output inhbt_wr;
  output O3;
  output O4;
  output O5;
  output [1:0]O6;
  output O7;
  output O8;
  output [3:0]Q;
  output [1:0]O16;
  output [0:0]E;
  output [2:0]O17;
  output O9;
  output override_demand_ns;
  output O10;
  output O11;
  output O12;
  output [3:0]O13;
  output [3:0]O14;
  output O21;
  output read_this_rank;
  output int_read_this_rank;
  output act_this_rank;
  output O15;
  output [37:0]mc_address_ns;
  output [3:0]col_wr_data_buf_addr;
  output [8:0]O44;
  output [0:0]mc_odt_ns;
  output [0:0]O49;
  output O18;
  output [0:0]mc_cs_n_ns;
  output [1:0]mc_ras_n_ns;
  output [1:0]O55;
  output O19;
  output O20;
  output O22;
  output O23;
  input CLK;
  input I1;
  input granted_pre_ns;
  input I25;
  input [0:0]I2;
  input I11;
  input I3;
  input I4;
  input I12;
  input I5;
  input I6;
  input I7;
  input I8;
  input I13;
  input I9;
  input I10;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input auto_pre_r;
  input auto_pre_r_0;
  input [9:0]I22;
  input [9:0]I23;
  input I24;
  input col_wait_r;
  input I26;
  input [1:0]I27;
  input I28;
  input ofs_rdy_r;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input ofs_rdy_r_3;
  input I29;
  input demand_priority_r;
  input demanded_prior_r;
  input demand_priority_r_4;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input demanded_prior_r_7;
  input I30;
  input demand_priority_r_8;
  input demanded_prior_r_9;
  input I31;
  input [12:0]I32;
  input [12:0]I33;
  input [3:0]wr_this_rank_r;
  input I34;
  input req_bank_rdy_ns;
  input req_bank_rdy_ns_10;
  input req_bank_rdy_ns_11;
  input req_bank_rdy_ns_12;
  input I35;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r;
  input [3:0]act_this_rank_r;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input p_54_out;
  input p_93_out;
  input auto_pre_r_13;
  input auto_pre_r_14;
  input [9:0]I48;
  input [9:0]I49;
  input p_71_out;
  input p_32_out;
  input [3:0]I50;
  input [3:0]I51;
  input [3:0]I52;
  input [3:0]I53;
  input [3:0]I54;
  input [2:0]I55;
  input [2:0]I56;
  input [2:0]I57;
  input [2:0]I58;
  input [0:0]I59;
  input demand_act_priority_r;
  input demand_act_priority_r_15;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input demand_act_priority_r_16;
  input demand_act_priority_r_17;
  input I67;
  input p_37_out;
  input p_76_out;
  input p_154_out;
  input p_115_out;
  input [11:0]I68;
  input [11:0]I69;
  input I70;
  input I71;
  input req_bank_rdy_r;
  input inhbt_act_faw_r;
  input maint_zq_r;
  input I72;
  input I73;
  input p_110_out;
  input p_149_out;
  input maint_srx_r;
  input req_bank_rdy_r_18;
  input req_bank_rdy_r_19;
  input req_bank_rdy_r_20;

  wire CLK;
  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire [0:0]I2;
  wire I20;
  wire I21;
  wire [9:0]I22;
  wire [9:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [1:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire [12:0]I32;
  wire [12:0]I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire [9:0]I48;
  wire [9:0]I49;
  wire I5;
  wire [3:0]I50;
  wire [3:0]I51;
  wire [3:0]I52;
  wire [3:0]I53;
  wire [3:0]I54;
  wire [2:0]I55;
  wire [2:0]I56;
  wire [2:0]I57;
  wire [2:0]I58;
  wire [0:0]I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire [11:0]I68;
  wire [11:0]I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [3:0]O13;
  wire [3:0]O14;
  wire O15;
  wire [1:0]O16;
  wire [2:0]O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire [8:0]O44;
  wire [0:0]O49;
  wire O5;
  wire [1:0]O55;
  wire [1:0]O6;
  wire O7;
  wire O8;
  wire O9;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire auto_pre_r;
  wire auto_pre_r_0;
  wire auto_pre_r_13;
  wire auto_pre_r_14;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire [3:0]col_wr_data_buf_addr;
  wire cs_en2;
  wire demand_act_priority_r;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_16;
  wire demand_act_priority_r_17;
  wire demand_priority_r;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_8;
  wire demanded_prior_r;
  wire demanded_prior_r_5;
  wire demanded_prior_r_7;
  wire demanded_prior_r_9;
  wire granted_pre_ns;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire int_read_this_rank;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [37:0]mc_address_ns;
  wire mc_aux_out_r;
  wire mc_aux_out_r0;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire override_demand_ns;
  wire p_110_out;
  wire p_115_out;
  wire p_149_out;
  wire p_154_out;
  wire p_2_in;
  wire p_32_out;
  wire p_37_out;
  wire p_54_out;
  wire p_71_out;
  wire p_76_out;
  wire p_93_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_10;
  wire req_bank_rdy_ns_11;
  wire req_bank_rdy_ns_12;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_18;
  wire req_bank_rdy_r_19;
  wire req_bank_rdy_r_20;
  wire rnk_config_r;
  wire [3:0]wr_this_rank_r;

migmig_7series_v2_0_arb_row_col arb_row_col0
       (.CLK(CLK),
        .DIC(DIC),
        .E(E),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I7(I7),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I73(I73),
        .I8(I8),
        .I9(I9),
        .O1(O1),
        .O10(O8),
        .O11(O9),
        .O12(override_demand_ns),
        .O13(O10),
        .O14(O11),
        .O15(O12),
        .O16(O16),
        .O17(O17),
        .O18(O13),
        .O19(O14),
        .O2(O2),
        .O20(O15),
        .O21(O21),
        .O22(O18),
        .O23(O19),
        .O24(O20),
        .O25(O22),
        .O26(O23),
        .O3(cs_en2),
        .O4(inhbt_wr),
        .O44(O44),
        .O49(O49),
        .O5(O3),
        .O55(O55),
        .O6(O4),
        .O7(O5),
        .O8(O6),
        .O9(O7),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_0(auto_pre_r_0),
        .auto_pre_r_13(auto_pre_r_13),
        .auto_pre_r_14(auto_pre_r_14),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_wait_r(col_wait_r),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_15(demand_act_priority_r_15),
        .demand_act_priority_r_16(demand_act_priority_r_16),
        .demand_act_priority_r_17(demand_act_priority_r_17),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_4(demand_priority_r_4),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_8(demand_priority_r_8),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_5(demanded_prior_r_5),
        .demanded_prior_r_7(demanded_prior_r_7),
        .demanded_prior_r_9(demanded_prior_r_9),
        .granted_pre_ns(granted_pre_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .int_read_this_rank(int_read_this_rank),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_address_ns(mc_address_ns),
        .mc_aux_out_r(mc_aux_out_r),
        .mc_aux_out_r0(mc_aux_out_r0),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_149_out(p_149_out),
        .p_154_out(p_154_out),
        .p_2_in(p_2_in),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_54_out(p_54_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_93_out(p_93_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_10(req_bank_rdy_ns_10),
        .req_bank_rdy_ns_11(req_bank_rdy_ns_11),
        .req_bank_rdy_ns_12(req_bank_rdy_ns_12),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_18(req_bank_rdy_r_18),
        .req_bank_rdy_r_19(req_bank_rdy_r_19),
        .req_bank_rdy_r_20(req_bank_rdy_r_20),
        .rnk_config_r(rnk_config_r),
        .wr_this_rank_r(wr_this_rank_r));
migmig_7series_v2_0_arb_select arb_select0
       (.CLK(CLK),
        .D(D),
        .DIC(DIC),
        .I2(I2),
        .I25(I25),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .mc_aux_out_r(mc_aux_out_r),
        .mc_aux_out_r0(mc_aux_out_r0),
        .p_2_in(p_2_in),
        .rnk_config_r(rnk_config_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_arb_row_col" *) 
module migmig_7series_v2_0_arb_row_col
   (O1,
    O2,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    Q,
    O16,
    col_rd_wr,
    E,
    O17,
    O11,
    O12,
    O13,
    O14,
    O15,
    O18,
    O19,
    O21,
    read_this_rank,
    int_read_this_rank,
    act_this_rank,
    p_2_in,
    O20,
    mc_address_ns,
    DIC,
    col_wr_data_buf_addr,
    O44,
    mc_odt_ns,
    mc_aux_out_r0,
    O49,
    O22,
    mc_cs_n_ns,
    mc_ras_n_ns,
    O55,
    O23,
    O24,
    O25,
    O26,
    CLK,
    I1,
    granted_pre_ns,
    I11,
    I3,
    I4,
    I12,
    I5,
    I6,
    I7,
    I8,
    I13,
    I9,
    I10,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    rnk_config_r,
    auto_pre_r,
    auto_pre_r_0,
    I22,
    I23,
    I24,
    col_wait_r,
    I26,
    I27,
    I28,
    ofs_rdy_r,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    ofs_rdy_r_3,
    I29,
    demand_priority_r,
    demanded_prior_r,
    demand_priority_r_4,
    demanded_prior_r_5,
    demand_priority_r_6,
    demanded_prior_r_7,
    I30,
    demand_priority_r_8,
    demanded_prior_r_9,
    I31,
    I32,
    I33,
    wr_this_rank_r,
    I34,
    req_bank_rdy_ns,
    req_bank_rdy_ns_10,
    req_bank_rdy_ns_11,
    req_bank_rdy_ns_12,
    I35,
    rd_this_rank_r,
    read_this_rank_r,
    act_this_rank_r,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    p_54_out,
    p_93_out,
    auto_pre_r_13,
    auto_pre_r_14,
    I48,
    I49,
    p_71_out,
    p_32_out,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    mc_aux_out_r,
    I59,
    col_rd_wr_r,
    demand_act_priority_r,
    demand_act_priority_r_15,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    demand_act_priority_r_16,
    demand_act_priority_r_17,
    I67,
    p_37_out,
    p_76_out,
    p_154_out,
    p_115_out,
    I68,
    I69,
    I70,
    I71,
    req_bank_rdy_r,
    inhbt_act_faw_r,
    maint_zq_r,
    I72,
    I73,
    p_110_out,
    p_149_out,
    col_periodic_rd_r,
    maint_srx_r,
    req_bank_rdy_r_18,
    req_bank_rdy_r_19,
    req_bank_rdy_r_20);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output [1:0]O8;
  output O9;
  output O10;
  output [3:0]Q;
  output [1:0]O16;
  output col_rd_wr;
  output [0:0]E;
  output [2:0]O17;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output [3:0]O18;
  output [3:0]O19;
  output O21;
  output read_this_rank;
  output int_read_this_rank;
  output act_this_rank;
  output p_2_in;
  output O20;
  output [37:0]mc_address_ns;
  output [0:0]DIC;
  output [3:0]col_wr_data_buf_addr;
  output [8:0]O44;
  output [0:0]mc_odt_ns;
  output mc_aux_out_r0;
  output [0:0]O49;
  output O22;
  output [0:0]mc_cs_n_ns;
  output [1:0]mc_ras_n_ns;
  output [1:0]O55;
  output O23;
  output O24;
  output O25;
  output O26;
  input CLK;
  input I1;
  input granted_pre_ns;
  input I11;
  input I3;
  input I4;
  input I12;
  input I5;
  input I6;
  input I7;
  input I8;
  input I13;
  input I9;
  input I10;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input rnk_config_r;
  input auto_pre_r;
  input auto_pre_r_0;
  input [9:0]I22;
  input [9:0]I23;
  input I24;
  input col_wait_r;
  input I26;
  input [1:0]I27;
  input I28;
  input ofs_rdy_r;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input ofs_rdy_r_3;
  input I29;
  input demand_priority_r;
  input demanded_prior_r;
  input demand_priority_r_4;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input demanded_prior_r_7;
  input I30;
  input demand_priority_r_8;
  input demanded_prior_r_9;
  input I31;
  input [12:0]I32;
  input [12:0]I33;
  input [3:0]wr_this_rank_r;
  input I34;
  input req_bank_rdy_ns;
  input req_bank_rdy_ns_10;
  input req_bank_rdy_ns_11;
  input req_bank_rdy_ns_12;
  input I35;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r;
  input [3:0]act_this_rank_r;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input p_54_out;
  input p_93_out;
  input auto_pre_r_13;
  input auto_pre_r_14;
  input [9:0]I48;
  input [9:0]I49;
  input p_71_out;
  input p_32_out;
  input [3:0]I50;
  input [3:0]I51;
  input [3:0]I52;
  input [3:0]I53;
  input [3:0]I54;
  input [2:0]I55;
  input [2:0]I56;
  input [2:0]I57;
  input [2:0]I58;
  input mc_aux_out_r;
  input [0:0]I59;
  input col_rd_wr_r;
  input demand_act_priority_r;
  input demand_act_priority_r_15;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input demand_act_priority_r_16;
  input demand_act_priority_r_17;
  input I67;
  input p_37_out;
  input p_76_out;
  input p_154_out;
  input p_115_out;
  input [11:0]I68;
  input [11:0]I69;
  input I70;
  input I71;
  input req_bank_rdy_r;
  input inhbt_act_faw_r;
  input maint_zq_r;
  input I72;
  input I73;
  input p_110_out;
  input p_149_out;
  input col_periodic_rd_r;
  input maint_srx_r;
  input req_bank_rdy_r_18;
  input req_bank_rdy_r_19;
  input req_bank_rdy_r_20;

  wire CLK;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I20;
  wire I21;
  wire [9:0]I22;
  wire [9:0]I23;
  wire I24;
  wire I26;
  wire [1:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire [12:0]I32;
  wire [12:0]I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire [9:0]I48;
  wire [9:0]I49;
  wire I5;
  wire [3:0]I50;
  wire [3:0]I51;
  wire [3:0]I52;
  wire [3:0]I53;
  wire [3:0]I54;
  wire [2:0]I55;
  wire [2:0]I56;
  wire [2:0]I57;
  wire [2:0]I58;
  wire [0:0]I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire [11:0]I68;
  wire [11:0]I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire [1:0]O16;
  wire [2:0]O17;
  wire [3:0]O18;
  wire [3:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire O4;
  wire [8:0]O44;
  wire [0:0]O49;
  wire O5;
  wire [1:0]O55;
  wire O6;
  wire O7;
  wire [1:0]O8;
  wire O9;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire auto_pre_r;
  wire auto_pre_r_0;
  wire auto_pre_r_13;
  wire auto_pre_r_14;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire [3:0]col_wr_data_buf_addr;
  wire demand_act_priority_r;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_16;
  wire demand_act_priority_r_17;
  wire demand_priority_r;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_8;
  wire demanded_prior_r;
  wire demanded_prior_r_5;
  wire demanded_prior_r_7;
  wire demanded_prior_r_9;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire granted_col_ns;
  wire granted_pre_ns;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire int_read_this_rank;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [37:0]mc_address_ns;
  wire mc_aux_out_r;
  wire mc_aux_out_r0;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire n_0_col_arb0;
  wire n_1_col_arb0;
  wire n_2_col_arb0;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire p_110_out;
  wire p_115_out;
  wire p_149_out;
  wire p_154_out;
  wire p_2_in;
  wire p_32_out;
  wire p_37_out;
  wire p_54_out;
  wire p_71_out;
  wire p_76_out;
  wire p_93_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_10;
  wire req_bank_rdy_ns_11;
  wire req_bank_rdy_ns_12;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_18;
  wire req_bank_rdy_r_19;
  wire req_bank_rdy_r_20;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r;
  wire sent_row;
  wire [3:0]wr_this_rank_r;

LUT1 #(
    .INIT(2'h1)) 
     \cmd_pipe_plus.mc_address[11]_i_1 
       (.I0(O1),
        .O(mc_address_ns[11]));
LUT2 #(
    .INIT(4'h1)) 
     \cmd_pipe_plus.mc_cs_n[1]_i_1 
       (.I0(O2),
        .I1(sent_row),
        .O(mc_cs_n_ns));
LUT1 #(
    .INIT(2'h1)) 
     \cmd_pipe_plus.mc_ras_n[2]_i_1 
       (.I0(O3),
        .O(mc_ras_n_ns[1]));
migmig_7series_v2_0_round_robin_arb__parameterized1 col_arb0
       (.CLK(CLK),
        .DIC(DIC),
        .E(E),
        .I1(O6),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(O1),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(O12),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I34(I34),
        .I35(I35),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_0_col_arb0),
        .O10(col_rd_wr),
        .O11(O11),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17[0]),
        .O2(n_1_col_arb0),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O3(n_2_col_arb0),
        .O4(O4),
        .O44(O44[2:0]),
        .O49(O49),
        .O5(O5),
        .O6(O9),
        .O7(O7),
        .O8(O8),
        .O9(O10),
        .Q(Q),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_0(auto_pre_r_0),
        .auto_pre_r_13(auto_pre_r_13),
        .auto_pre_r_14(auto_pre_r_14),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr_r(col_rd_wr_r),
        .col_wait_r(col_wait_r),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .demand_priority_r(demand_priority_r),
        .demand_priority_r_4(demand_priority_r_4),
        .demand_priority_r_6(demand_priority_r_6),
        .demand_priority_r_8(demand_priority_r_8),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_5(demanded_prior_r_5),
        .demanded_prior_r_7(demanded_prior_r_7),
        .demanded_prior_r_9(demanded_prior_r_9),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .granted_col_ns(granted_col_ns),
        .int_read_this_rank(int_read_this_rank),
        .mc_address_ns({mc_address_ns[12],mc_address_ns[10:0]}),
        .mc_aux_out_r(mc_aux_out_r),
        .mc_aux_out_r0(mc_aux_out_r0),
        .mc_odt_ns(mc_odt_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_1(ofs_rdy_r_1),
        .ofs_rdy_r_2(ofs_rdy_r_2),
        .ofs_rdy_r_3(ofs_rdy_r_3),
        .p_110_out(p_110_out),
        .p_149_out(p_149_out),
        .p_32_out(p_32_out),
        .p_54_out(p_54_out),
        .p_71_out(p_71_out),
        .p_93_out(p_93_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_10(req_bank_rdy_ns_10),
        .req_bank_rdy_ns_11(req_bank_rdy_ns_11),
        .req_bank_rdy_ns_12(req_bank_rdy_ns_12),
        .req_bank_rdy_r(req_bank_rdy_r),
        .req_bank_rdy_r_18(req_bank_rdy_r_18),
        .req_bank_rdy_r_19(req_bank_rdy_r_19),
        .req_bank_rdy_r_20(req_bank_rdy_r_20),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .rnk_config_valid_r(rnk_config_valid_r),
        .wr_this_rank_r(wr_this_rank_r));
migmig_7series_v2_0_round_robin_arb__parameterized1_3 config_arb0
       (.CLK(CLK),
        .I1(n_2_col_arb0),
        .I11(I11),
        .I2(n_1_col_arb0),
        .I31(I31),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .O1(O6),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .p_2_in(p_2_in),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_10(req_bank_rdy_ns_10),
        .req_bank_rdy_ns_11(req_bank_rdy_ns_11),
        .req_bank_rdy_ns_12(req_bank_rdy_ns_12),
        .rnk_config_r(rnk_config_r),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_valid_r(rnk_config_valid_r));
FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(\genblk3[1].rnk_config_strobe_r_reg ),
        .R(1'b0));
FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\genblk3[1].rnk_config_strobe_r_reg ),
        .Q(\genblk3[2].rnk_config_strobe_r_reg ),
        .R(1'b0));
FDRE granted_col_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(O1),
        .R(1'b0));
FDRE granted_row_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(sent_row),
        .R(1'b0));
FDRE insert_maint_r1_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(O2),
        .R(1'b0));
FDRE \pre_4_1_1T_arb.granted_pre_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(granted_pre_ns),
        .Q(O3),
        .R(1'b0));
migmig_7series_v2_0_round_robin_arb__parameterized1_4 \pre_4_1_1T_arb.pre_arb0 
       (.CLK(CLK),
        .I1(O3),
        .I32({I32[12:11],I32[9:0]}),
        .I33({I33[12:11],I33[9:0]}),
        .I35(I35),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I68(I68),
        .I69(I69),
        .O17(O17[2]),
        .O44(O44[8:6]),
        .O55(O55[1]),
        .Q(O19),
        .mc_address_ns(mc_address_ns[37:26]),
        .p_115_out(p_115_out),
        .p_154_out(p_154_out),
        .p_37_out(p_37_out),
        .p_76_out(p_76_out));
FDRE \rnk_config_strobe_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(rnk_config_strobe),
        .R(1'b0));
FDRE rnk_config_valid_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_arb0),
        .Q(rnk_config_valid_r),
        .R(1'b0));
migmig_7series_v2_0_round_robin_arb__parameterized1_5 row_arb0
       (.CLK(CLK),
        .I1(I1),
        .I2(O2),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I35(I35),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I60(I60),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I73(I73),
        .O17(O17[1]),
        .O23(O23),
        .O44(O44[5:3]),
        .O55(O55[0]),
        .Q(O18),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_15(demand_act_priority_r_15),
        .demand_act_priority_r_16(demand_act_priority_r_16),
        .demand_act_priority_r_17(demand_act_priority_r_17),
        .granted_row_ns(granted_row_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_address_ns(mc_address_ns[25:13]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns[0]),
        .p_115_out(p_115_out),
        .p_154_out(p_154_out),
        .p_37_out(p_37_out),
        .p_76_out(p_76_out),
        .sent_row(sent_row));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_arb_select" *) 
module migmig_7series_v2_0_arb_select
   (col_rd_wr_r,
    col_periodic_rd_r,
    mc_aux_out_r,
    D,
    rnk_config_r,
    col_rd_wr,
    CLK,
    DIC,
    mc_aux_out_r0,
    I25,
    I2,
    p_2_in);
  output col_rd_wr_r;
  output col_periodic_rd_r;
  output mc_aux_out_r;
  output [0:0]D;
  output rnk_config_r;
  input col_rd_wr;
  input CLK;
  input [0:0]DIC;
  input mc_aux_out_r0;
  input I25;
  input [0:0]I2;
  input p_2_in;

  wire CLK;
  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]I2;
  wire I25;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire mc_aux_out_r;
  wire mc_aux_out_r0;
  wire p_2_in;
  wire rnk_config_r;

FDSE cke_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(D),
        .S(I25));
FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(DIC),
        .Q(col_periodic_rd_r),
        .R(1'b0));
FDRE \col_mux.col_rd_wr_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r),
        .R(1'b0));
FDRE \mc_aux_out_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_aux_out_r0),
        .Q(mc_aux_out_r),
        .R(1'b0));
FDRE \rnk_config_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_2_in),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_cntrl" *) 
module migmig_7series_v2_0_bank_cntrl
   (E,
    p_149_out,
    O1,
    p_132_out,
    p_126_out,
    p_154_out,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O2,
    tail_r,
    O3,
    order_q_r,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O32,
    O20,
    O21,
    O33,
    auto_pre_r,
    O22,
    O50,
    granted_pre_ns,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O47,
    O31,
    p_142_out,
    CLK,
    I1,
    hi_priority,
    p_145_out,
    I19,
    ofs_rdy_r0,
    I2,
    I3,
    I25,
    I4,
    I5,
    I6,
    I7,
    inhbt_wr,
    set_order_q,
    I8,
    I9,
    I10,
    I11,
    Q,
    I17,
    O13,
    I12,
    override_demand_r,
    demand_priority_r_0,
    I13,
    I14,
    I15,
    S,
    I16,
    I18,
    I20,
    I21,
    I22,
    I23,
    p_106_out,
    I29,
    I24,
    I26,
    I27,
    I28,
    p_48_out,
    p_9_out,
    p_87_out,
    p_67_out,
    p_28_out,
    I30,
    I31,
    app_cmd_r2,
    I32,
    I33,
    I34,
    O40,
    I35,
    maint_req_r,
    I36,
    was_priority,
    was_wr,
    I37,
    I38,
    row,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    demanded_prior_r_1,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57);
  output [0:0]E;
  output p_149_out;
  output O1;
  output p_132_out;
  output p_126_out;
  output p_154_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O2;
  output tail_r;
  output O3;
  output [1:0]order_q_r;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O32;
  output O20;
  output O21;
  output O33;
  output auto_pre_r;
  output O22;
  output O50;
  output granted_pre_ns;
  output O23;
  output O24;
  output [12:0]O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output [3:0]O30;
  output [2:0]O47;
  output [9:0]O31;
  output p_142_out;
  input CLK;
  input I1;
  input hi_priority;
  input p_145_out;
  input I19;
  input ofs_rdy_r0;
  input I2;
  input I3;
  input I25;
  input I4;
  input I5;
  input I6;
  input I7;
  input inhbt_wr;
  input set_order_q;
  input [0:0]I8;
  input [0:0]I9;
  input [0:0]I10;
  input I11;
  input [1:0]Q;
  input I17;
  input [0:0]O13;
  input I12;
  input override_demand_r;
  input demand_priority_r_0;
  input I13;
  input I14;
  input I15;
  input [0:0]S;
  input I16;
  input I18;
  input I20;
  input I21;
  input I22;
  input I23;
  input p_106_out;
  input I29;
  input I24;
  input I26;
  input I27;
  input I28;
  input p_48_out;
  input p_9_out;
  input p_87_out;
  input p_67_out;
  input p_28_out;
  input I30;
  input I31;
  input [0:0]app_cmd_r2;
  input I32;
  input [0:0]I33;
  input [0:0]I34;
  input O40;
  input I35;
  input maint_req_r;
  input I36;
  input was_priority;
  input was_wr;
  input I37;
  input I38;
  input [12:0]row;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input demanded_prior_r_1;
  input I47;
  input I48;
  input I49;
  input I50;
  input [3:0]I51;
  input [2:0]I52;
  input [9:0]I53;
  input I54;
  input I55;
  input I56;
  input I57;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire [0:0]I33;
  wire [0:0]I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire [3:0]I51;
  wire [2:0]I52;
  wire [9:0]I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire [12:0]O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire [3:0]O30;
  wire [9:0]O31;
  wire O32;
  wire O33;
  wire O4;
  wire O40;
  wire [2:0]O47;
  wire O5;
  wire O50;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire granted_pre_ns;
  wire hi_priority;
  wire inhbt_wr;
  wire maint_req_r;
  wire n_13_bank_queue0;
  wire n_13_bank_state0;
  wire n_15_bank_queue0;
  wire n_17_bank_state0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire override_demand_r;
  wire p_106_out;
  wire p_126_out;
  wire p_130_out;
  wire p_132_out;
  wire p_133_out;
  wire p_142_out;
  wire p_145_out;
  wire p_149_out;
  wire p_154_out;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire req_priority_r;
  wire [12:0]row;
  wire row_hit_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

migmig_7series_v2_0_bank_compare_2 bank_compare0
       (.CLK(CLK),
        .E(p_133_out),
        .I1(I1),
        .I11(I11),
        .I2(O10),
        .I3(E),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I36(I36),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .O1(O1),
        .O2(p_132_out),
        .O20(O20),
        .O21(O21),
        .O25(O25),
        .O3(p_126_out),
        .O30(O30),
        .O31(O31),
        .O4(O2),
        .O40(O40),
        .O47(O47),
        .Q(Q[0]),
        .S(S),
        .app_cmd_r2(app_cmd_r2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_149_out(p_149_out),
        .p_48_out(p_48_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
migmig_7series_v2_0_bank_queue bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_133_out),
        .I1(O2),
        .I10(I10),
        .I11(p_126_out),
        .I12(I11),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(p_132_out),
        .I18(I18),
        .I19(O1),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(p_154_out),
        .I31(I19),
        .I32(n_17_bank_state0),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(I5),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I6(I6),
        .I7(n_13_bank_state0),
        .I8(I8),
        .I9(I9),
        .O1(E),
        .O10(n_15_bank_queue0),
        .O11(O11),
        .O12(O12),
        .O13(O10),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(order_q_r[1]),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(auto_pre_r),
        .O26(O26),
        .O27(O27),
        .O29(O29),
        .O3(O3),
        .O32(O32),
        .O33(O33),
        .O4(order_q_r[0]),
        .O5(O5),
        .O50(O50),
        .O6(O6),
        .O7(O7),
        .O8(n_13_bank_queue0),
        .O9(O9),
        .Q(Q[0]),
        .col_wait_r(col_wait_r),
        .maint_req_r(maint_req_r),
        .p_106_out(p_106_out),
        .p_142_out(p_142_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
migmig_7series_v2_0_bank_state bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .I1(O1),
        .I11(I11),
        .I12(I12),
        .I17(I17),
        .I19(I19),
        .I2(n_13_bank_queue0),
        .I3(n_15_bank_queue0),
        .I34(I34),
        .I35(I35),
        .I37(I37),
        .I38(I38),
        .I4(auto_pre_r),
        .I45(I45),
        .I46(I46),
        .I5(O3),
        .I50(I50),
        .I7(I7),
        .O1(p_154_out),
        .O10(O10),
        .O13(O13),
        .O2(demand_priority_r),
        .O23(O23),
        .O24(O24),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O3(demanded_prior_r),
        .O4(O4),
        .O5(n_13_bank_state0),
        .O6(O6),
        .O7(n_17_bank_state0),
        .O8(O8),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .granted_pre_ns(granted_pre_ns),
        .inhbt_wr(inhbt_wr),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_130_out(p_130_out),
        .p_132_out(p_132_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r(req_bank_rdy_r),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_cntrl" *) 
module migmig_7series_v2_0_bank_cntrl__parameterized0
   (E,
    p_110_out,
    O1,
    p_93_out,
    p_87_out,
    p_115_out,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O2,
    tail_r_0,
    O3,
    order_q_r,
    O4,
    O5,
    O9,
    O6,
    O13,
    O15,
    O7,
    O8,
    O10,
    O11,
    O12,
    O14,
    O16,
    O28,
    auto_pre_r,
    O36,
    O39,
    O17,
    O18,
    O19,
    O20,
    O51,
    O21,
    O22,
    O23,
    O24,
    O48,
    O26,
    p_103_out,
    CLK,
    I1,
    hi_priority,
    p_106_out,
    CO,
    I19,
    ofs_rdy_r0,
    I2,
    I5,
    I6,
    I3,
    I4,
    inhbt_wr,
    I7,
    I11,
    Q,
    I8,
    I9,
    I10,
    set_order_q,
    p_48_out,
    p_9_out,
    p_126_out,
    I12,
    I17,
    I13,
    I14,
    override_demand_r,
    demand_priority_r_0,
    I15,
    I16,
    I18,
    I20,
    I21,
    I22,
    I23,
    I24,
    O29,
    p_67_out,
    p_28_out,
    p_145_out,
    I25,
    I26,
    app_cmd_r2,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    maint_req_r,
    I33,
    was_priority,
    was_wr,
    I34,
    I35,
    row,
    I36,
    I37,
    I38,
    I39,
    demanded_prior_r_1,
    I40,
    I41,
    I42,
    p_154_out,
    O25,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52);
  output [0:0]E;
  output p_110_out;
  output O1;
  output p_93_out;
  output p_87_out;
  output p_115_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O2;
  output tail_r_0;
  output O3;
  output [1:0]order_q_r;
  output O4;
  output O5;
  output O9;
  output O6;
  output O13;
  output O15;
  output O7;
  output O8;
  output O10;
  output O11;
  output O12;
  output O14;
  output O16;
  output O28;
  output auto_pre_r;
  output O36;
  output O39;
  output O17;
  output O18;
  output O19;
  output O20;
  output [0:0]O51;
  output [12:0]O21;
  output O22;
  output O23;
  output [3:0]O24;
  output [2:0]O48;
  output [9:0]O26;
  output p_103_out;
  input CLK;
  input I1;
  input hi_priority;
  input p_106_out;
  input [0:0]CO;
  input I19;
  input ofs_rdy_r0;
  input I2;
  input I5;
  input I6;
  input I3;
  input I4;
  input inhbt_wr;
  input I7;
  input I11;
  input [1:0]Q;
  input I8;
  input I9;
  input I10;
  input set_order_q;
  input p_48_out;
  input p_9_out;
  input p_126_out;
  input [0:0]I12;
  input I17;
  input [0:0]I13;
  input I14;
  input override_demand_r;
  input demand_priority_r_0;
  input I15;
  input I16;
  input I18;
  input I20;
  input I21;
  input I22;
  input I23;
  input [1:0]I24;
  input O29;
  input p_67_out;
  input p_28_out;
  input p_145_out;
  input I25;
  input I26;
  input [0:0]app_cmd_r2;
  input I27;
  input [0:0]I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input maint_req_r;
  input I33;
  input was_priority;
  input was_wr;
  input I34;
  input I35;
  input [12:0]row;
  input I36;
  input I37;
  input I38;
  input I39;
  input demanded_prior_r_1;
  input I40;
  input I41;
  input I42;
  input p_154_out;
  input [0:0]O25;
  input I43;
  input I44;
  input I45;
  input [3:0]I46;
  input [2:0]I47;
  input [9:0]I48;
  input I49;
  input I50;
  input I51;
  input I52;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire [0:0]I12;
  wire [0:0]I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire [1:0]I24;
  wire I25;
  wire I26;
  wire I27;
  wire [0:0]I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire [3:0]I46;
  wire [2:0]I47;
  wire [9:0]I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire [12:0]O21;
  wire O22;
  wire O23;
  wire [3:0]O24;
  wire [0:0]O25;
  wire [9:0]O26;
  wire O28;
  wire O29;
  wire O3;
  wire O36;
  wire O39;
  wire O4;
  wire [2:0]O48;
  wire O5;
  wire [0:0]O51;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire hi_priority;
  wire inhbt_wr;
  wire maint_req_r;
  wire n_15_bank_queue0;
  wire n_17_bank_queue0;
  wire n_18_bank_state0;
  wire n_21_bank_queue0;
  wire n_7_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire override_demand_r;
  wire p_103_out;
  wire p_106_out;
  wire p_110_out;
  wire p_115_out;
  wire p_126_out;
  wire p_145_out;
  wire p_154_out;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_87_out;
  wire p_91_out;
  wire p_93_out;
  wire p_94_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire req_priority_r;
  wire [12:0]row;
  wire row_hit_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r_0;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

migmig_7series_v2_0_bank_compare_1 bank_compare0
       (.CLK(CLK),
        .CO(CO),
        .E(p_94_out),
        .I1(I1),
        .I11(I11),
        .I2(n_21_bank_queue0),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I3(O12),
        .I33(I33),
        .I4(p_115_out),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I5(E),
        .I8(I8),
        .O1(O1),
        .O16(O16),
        .O2(p_93_out),
        .O21(O21),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O29(O29),
        .O3(p_87_out),
        .O36(O36),
        .O4(O2),
        .O48(O48),
        .O5(n_7_bank_compare0),
        .O51(O51),
        .Q(Q[0]),
        .app_cmd_r2(app_cmd_r2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .p_106_out(p_106_out),
        .p_110_out(p_110_out),
        .p_126_out(p_126_out),
        .p_154_out(p_154_out),
        .p_48_out(p_48_out),
        .p_91_out(p_91_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r_0(tail_r_0),
        .wait_for_maint_r(wait_for_maint_r));
migmig_7series_v2_0_bank_queue__parameterized0 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_94_out),
        .I1(O2),
        .I10(I10),
        .I11(n_7_bank_compare0),
        .I12(I11),
        .I13(p_93_out),
        .I14(O1),
        .I15(I15),
        .I16(I16),
        .I17(p_87_out),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(p_115_out),
        .I25(n_18_bank_state0),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I49(I49),
        .I5(I5),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I6(I6),
        .I7(O5),
        .I8(I8),
        .I9(I9),
        .O1(E),
        .O10(n_21_bank_queue0),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(auto_pre_r),
        .O17(O17),
        .O18(O18),
        .O19(O19),
        .O2(order_q_r[1]),
        .O22(O22),
        .O28(O28),
        .O3(O3),
        .O39(O39),
        .O4(order_q_r[0]),
        .O5(O6),
        .O6(n_15_bank_queue0),
        .O7(n_17_bank_queue0),
        .O8(O8),
        .O9(O9),
        .Q(Q[0]),
        .col_wait_r(col_wait_r),
        .maint_req_r(maint_req_r),
        .p_103_out(p_103_out),
        .p_126_out(p_126_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r_0(tail_r_0),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
migmig_7series_v2_0_bank_state__parameterized0 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .I1(O1),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I17(I17),
        .I19(I19),
        .I2(n_15_bank_queue0),
        .I24(I24[1]),
        .I3(n_17_bank_queue0),
        .I32(I32),
        .I4(auto_pre_r),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I5(O3),
        .I7(I7),
        .O1(p_115_out),
        .O10(O10),
        .O12(O12),
        .O17(O17),
        .O18(O18),
        .O2(demand_priority_r),
        .O20(O20),
        .O3(O5),
        .O4(O4),
        .O5(n_18_bank_state0),
        .O6(O6),
        .O7(O7),
        .Q(Q),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_1(demanded_prior_r_1),
        .inhbt_wr(inhbt_wr),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_91_out(p_91_out),
        .p_93_out(p_93_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r(req_bank_rdy_r),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_cntrl" *) 
module migmig_7series_v2_0_bank_cntrl__parameterized1
   (E,
    p_71_out,
    O1,
    p_54_out,
    p_48_out,
    p_76_out,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O2,
    tail_r_1,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O14,
    O26,
    O27,
    auto_pre_r,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    mc_address_ns,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    O23,
    O24,
    O25,
    O28,
    O29,
    O30,
    O31,
    O46,
    O32,
    CLK,
    I1,
    hi_priority,
    p_67_out,
    override_demand_ns,
    I19,
    phy_mc_ctl_full,
    SR,
    phy_mc_cmd_full,
    I2,
    I7,
    I8,
    inhbt_wr,
    I3,
    p_9_out,
    p_87_out,
    p_126_out,
    I11,
    Q,
    set_order_q,
    I17,
    O13,
    I4,
    demand_priority_r_2,
    I5,
    I6,
    I22,
    p_25_out,
    p_103_out,
    p_142_out,
    I9,
    I10,
    I12,
    I13,
    I14,
    I15,
    I16,
    I18,
    I20,
    I21,
    p_106_out,
    p_145_out,
    p_28_out,
    I23,
    O43,
    I24,
    I26,
    app_cmd_r2,
    I25,
    I27,
    I28,
    maint_req_r,
    I29,
    was_priority,
    was_wr,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    row,
    I37,
    I38,
    I39,
    mc_cs_n_ns,
    demanded_prior_r_3,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    phy_mc_data_full,
    I46,
    I47,
    I48,
    I49,
    I50,
    order_q_r,
    set_order_q_4,
    order_q_r_5,
    set_order_q_6,
    order_q_r_7,
    set_order_q_8,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57);
  output [0:0]E;
  output p_71_out;
  output O1;
  output p_54_out;
  output p_48_out;
  output p_76_out;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O2;
  output tail_r_1;
  output O3;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O14;
  output O26;
  output O27;
  output auto_pre_r;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output [11:0]O20;
  output O21;
  output O22;
  output [0:0]mc_address_ns;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output O23;
  output O24;
  output O25;
  output O28;
  output O29;
  output O30;
  output [3:0]O31;
  output [2:0]O46;
  output [9:0]O32;
  input CLK;
  input I1;
  input hi_priority;
  input p_67_out;
  input override_demand_ns;
  input I19;
  input phy_mc_ctl_full;
  input [0:0]SR;
  input phy_mc_cmd_full;
  input I2;
  input I7;
  input I8;
  input inhbt_wr;
  input I3;
  input p_9_out;
  input p_87_out;
  input p_126_out;
  input I11;
  input [1:0]Q;
  input set_order_q;
  input I17;
  input [0:0]O13;
  input I4;
  input demand_priority_r_2;
  input I5;
  input I6;
  input [0:0]I22;
  input p_25_out;
  input p_103_out;
  input p_142_out;
  input I9;
  input I10;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I18;
  input I20;
  input I21;
  input p_106_out;
  input p_145_out;
  input p_28_out;
  input [1:0]I23;
  input O43;
  input I24;
  input I26;
  input [0:0]app_cmd_r2;
  input I25;
  input [0:0]I27;
  input I28;
  input maint_req_r;
  input I29;
  input was_priority;
  input was_wr;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input [12:0]row;
  input I37;
  input [0:0]I38;
  input I39;
  input [0:0]mc_cs_n_ns;
  input demanded_prior_r_3;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input phy_mc_data_full;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input [1:0]order_q_r;
  input set_order_q_4;
  input [1:0]order_q_r_5;
  input set_order_q_6;
  input [1:0]order_q_r_7;
  input set_order_q_8;
  input [3:0]I51;
  input [2:0]I52;
  input [9:0]I53;
  input I54;
  input I55;
  input I56;
  input I57;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [0:0]I22;
  wire [1:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [0:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire [0:0]I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire [3:0]I51;
  wire [2:0]I52;
  wire [9:0]I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [0:0]O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire [11:0]O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire [3:0]O31;
  wire [9:0]O32;
  wire O4;
  wire O43;
  wire [2:0]O46;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_2;
  wire demanded_prior_r;
  wire demanded_prior_r_3;
  wire hi_priority;
  wire inhbt_wr;
  wire maint_req_r;
  wire [0:0]mc_address_ns;
  wire [0:0]mc_cs_n_ns;
  wire n_10_bank_compare0;
  wire n_17_bank_queue0;
  wire n_18_bank_state0;
  wire n_21_bank_queue0;
  wire n_6_bank_compare0;
  wire n_8_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire [1:0]order_q_r;
  wire [1:0]order_q_r_5;
  wire [1:0]order_q_r_7;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_103_out;
  wire p_106_out;
  wire p_126_out;
  wire p_142_out;
  wire p_145_out;
  wire p_25_out;
  wire p_28_out;
  wire p_48_out;
  wire p_52_out;
  wire p_54_out;
  wire p_55_out;
  wire p_64_out;
  wire p_67_out;
  wire p_71_out;
  wire [10:10]p_73_out;
  wire p_76_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire req_priority_r;
  wire [12:0]row;
  wire row_hit_r;
  wire set_order_q;
  wire set_order_q_4;
  wire set_order_q_6;
  wire set_order_q_8;
  wire start_wtp_timer0;
  wire tail_r_1;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

migmig_7series_v2_0_bank_compare_0 bank_compare0
       (.CLK(CLK),
        .E(p_55_out),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I2(n_21_bank_queue0),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I29(I29),
        .I3(O11),
        .I4(p_76_out),
        .I43(I43),
        .I44(I44),
        .I5(E),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .O1(O1),
        .O2(p_54_out),
        .O3(p_48_out),
        .O31(O31),
        .O32(O32),
        .O4(n_6_bank_compare0),
        .O43(O43),
        .O46(O46),
        .O5(O2),
        .O6(n_8_bank_compare0),
        .O7(O10),
        .O8(n_10_bank_compare0),
        .O9({O20[11:10],p_73_out,O20[9:0]}),
        .Q(Q[1]),
        .app_cmd_r2(app_cmd_r2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .mc_address_ns(mc_address_ns),
        .p_103_out(p_103_out),
        .p_126_out(p_126_out),
        .p_142_out(p_142_out),
        .p_25_out(p_25_out),
        .p_52_out(p_52_out),
        .p_64_out(p_64_out),
        .p_67_out(p_67_out),
        .p_71_out(p_71_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r_1(tail_r_1),
        .wait_for_maint_r(wait_for_maint_r));
migmig_7series_v2_0_bank_queue__parameterized1 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_55_out),
        .I1(O2),
        .I10(I6),
        .I11(I11),
        .I12(I9),
        .I13(I10),
        .I14(I13),
        .I15(p_48_out),
        .I16(I14),
        .I17(I15),
        .I18(I16),
        .I19(I19),
        .I2(I2),
        .I20(I18),
        .I21(I20),
        .I22(I21),
        .I23(p_54_out),
        .I24(O1),
        .I25(p_76_out),
        .I26(n_6_bank_compare0),
        .I27(n_18_bank_state0),
        .I3(n_10_bank_compare0),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(O10),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I5(n_8_bank_compare0),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I6(col_wait_r),
        .I7(I7),
        .I8(I8),
        .I9(I5),
        .O1(E),
        .O10(O11),
        .O11(auto_pre_r),
        .O12(O12),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O2(O6),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O4(n_17_bank_queue0),
        .O5(O5),
        .O6(O14),
        .O7(O7),
        .O8(n_21_bank_queue0),
        .O9(O9),
        .Q(Q[1]),
        .maint_req_r(maint_req_r),
        .order_q_r(order_q_r),
        .order_q_r_5(order_q_r_5),
        .order_q_r_7(order_q_r_7),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_64_out(p_64_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .set_order_q_4(set_order_q_4),
        .set_order_q_6(set_order_q_6),
        .set_order_q_8(set_order_q_8),
        .tail_r_1(tail_r_1),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
migmig_7series_v2_0_bank_state__parameterized1 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .I1(O1),
        .I11(I11),
        .I17(I17),
        .I19(I19),
        .I2(O6),
        .I23(I23[0]),
        .I28(I28),
        .I3(I3),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(n_17_bank_queue0),
        .I50(I50),
        .I6(auto_pre_r),
        .I7(O3),
        .O1(p_76_out),
        .O11(O11),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O18(O18),
        .O19(O19),
        .O2(col_wait_r),
        .O21(O21),
        .O3(demand_priority_r),
        .O4(O4),
        .O5(O5),
        .O6(n_18_bank_state0),
        .O8(O8),
        .O9(p_73_out),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_2(demand_priority_r_2),
        .demanded_prior_r(demanded_prior_r),
        .demanded_prior_r_3(demanded_prior_r_3),
        .inhbt_wr(inhbt_wr),
        .mc_cs_n_ns(mc_cs_n_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .override_demand_ns(override_demand_ns),
        .override_demand_r(override_demand_r),
        .p_52_out(p_52_out),
        .p_54_out(p_54_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r(req_bank_rdy_r),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_cntrl" *) 
module migmig_7series_v2_0_bank_cntrl__parameterized2
   (E,
    p_32_out,
    O1,
    p_9_out,
    p_37_out,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O2,
    tail_r_2,
    O3,
    order_q_r,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O15,
    O16,
    O17,
    O18,
    O30,
    O31,
    O41,
    auto_pre_r,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O45,
    O26,
    p_25_out,
    CLK,
    I1,
    hi_priority,
    p_28_out,
    I19,
    ofs_rdy_r0,
    I2,
    I9,
    I10,
    I3,
    I4,
    O13,
    I5,
    inhbt_wr,
    I11,
    Q,
    set_order_q,
    I6,
    I17,
    I7,
    override_demand_r,
    demand_priority_r_0,
    O14,
    cs_en2,
    I8,
    I12,
    I13,
    I23,
    I14,
    p_106_out,
    I15,
    I16,
    I18,
    I20,
    p_48_out,
    p_87_out,
    p_126_out,
    I21,
    I22,
    I24,
    p_145_out,
    I25,
    p_132_out,
    O42,
    p_67_out,
    I26,
    I27,
    app_cmd_r2,
    I28,
    I29,
    I30,
    maint_req_r,
    I31,
    was_priority,
    was_wr,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    row,
    demanded_prior_r_1,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52);
  output [0:0]E;
  output p_32_out;
  output O1;
  output p_9_out;
  output p_37_out;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O2;
  output tail_r_2;
  output O3;
  output [1:0]order_q_r;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output [12:0]O11;
  output O12;
  output O15;
  output O16;
  output O17;
  output O18;
  output O30;
  output O31;
  output O41;
  output auto_pre_r;
  output O19;
  output O20;
  output O21;
  output O22;
  output O23;
  output O24;
  output [3:0]O25;
  output [2:0]O45;
  output [9:0]O26;
  output p_25_out;
  input CLK;
  input I1;
  input hi_priority;
  input p_28_out;
  input I19;
  input ofs_rdy_r0;
  input I2;
  input I9;
  input I10;
  input I3;
  input I4;
  input [0:0]O13;
  input I5;
  input inhbt_wr;
  input I11;
  input [2:0]Q;
  input set_order_q;
  input [0:0]I6;
  input I17;
  input I7;
  input override_demand_r;
  input demand_priority_r_0;
  input [0:0]O14;
  input cs_en2;
  input I8;
  input I12;
  input I13;
  input [0:0]I23;
  input I14;
  input p_106_out;
  input I15;
  input I16;
  input I18;
  input I20;
  input p_48_out;
  input p_87_out;
  input p_126_out;
  input I21;
  input I22;
  input I24;
  input p_145_out;
  input I25;
  input p_132_out;
  input O42;
  input p_67_out;
  input I26;
  input I27;
  input [0:0]app_cmd_r2;
  input I28;
  input [0:0]I29;
  input I30;
  input maint_req_r;
  input I31;
  input was_priority;
  input was_wr;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input [12:0]row;
  input demanded_prior_r_1;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input [3:0]I44;
  input [2:0]I45;
  input [9:0]I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire [0:0]I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire [3:0]I44;
  wire [2:0]I45;
  wire [9:0]I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire [12:0]O11;
  wire O12;
  wire [0:0]O13;
  wire [0:0]O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire [3:0]O25;
  wire [9:0]O26;
  wire O3;
  wire O30;
  wire O31;
  wire O4;
  wire O41;
  wire O42;
  wire [2:0]O45;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [2:0]Q;
  wire [0:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire auto_pre_r;
  wire col_wait_r;
  wire cs_en2;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire hi_priority;
  wire inhbt_wr;
  wire maint_req_r;
  wire n_11_bank_queue0;
  wire n_13_bank_queue0;
  wire n_18_bank_queue0;
  wire n_20_bank_state0;
  wire n_7_bank_compare0;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire override_demand_r;
  wire p_106_out;
  wire p_126_out;
  wire p_132_out;
  wire p_13_out;
  wire p_145_out;
  wire p_15_out;
  wire p_16_out;
  wire p_25_out;
  wire p_28_out;
  wire p_32_out;
  wire p_37_out;
  wire p_48_out;
  wire p_67_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire req_priority_r;
  wire [12:0]row;
  wire row_hit_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire tail_r_2;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

migmig_7series_v2_0_bank_compare bank_compare0
       (.CLK(CLK),
        .E(p_16_out),
        .I1(I1),
        .I11(I11),
        .I2(n_18_bank_queue0),
        .I23(I23),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(O15),
        .I31(I31),
        .I4(E),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .O1(O1),
        .O11(O11),
        .O17(O17),
        .O2(p_9_out),
        .O25(O25),
        .O26(O26),
        .O3(O2),
        .O4(n_7_bank_compare0),
        .O42(O42),
        .O45(O45),
        .Q({Q[2],Q[0]}),
        .app_cmd_r2(app_cmd_r2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .p_126_out(p_126_out),
        .p_132_out(p_132_out),
        .p_13_out(p_13_out),
        .p_15_out(p_15_out),
        .p_28_out(p_28_out),
        .p_32_out(p_32_out),
        .p_48_out(p_48_out),
        .p_87_out(p_87_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .req_priority_r(req_priority_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .tail_r_2(tail_r_2),
        .wait_for_maint_r(wait_for_maint_r));
migmig_7series_v2_0_bank_queue__parameterized2 bank_queue0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(p_16_out),
        .I1(O2),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(p_37_out),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(n_7_bank_compare0),
        .I24(I24),
        .I25(n_20_bank_state0),
        .I3(I3),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(O6),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I6(O1),
        .I7(p_9_out),
        .I8(I8),
        .I9(I9),
        .O1(E),
        .O10(n_18_bank_queue0),
        .O11(auto_pre_r),
        .O12(O12),
        .O16(O16),
        .O17(O17),
        .O19(O19),
        .O2(order_q_r[1]),
        .O20(O20),
        .O21(O21),
        .O24(O24),
        .O3(O3),
        .O30(O30),
        .O31(O31),
        .O4(order_q_r[0]),
        .O41(O41),
        .O5(n_11_bank_queue0),
        .O6(n_13_bank_queue0),
        .O7(O15),
        .O8(O8),
        .O9(O18),
        .Q(Q[2]),
        .col_wait_r(col_wait_r),
        .maint_req_r(maint_req_r),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_15_out(p_15_out),
        .p_25_out(p_25_out),
        .p_67_out(p_67_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_priority_r(req_priority_r),
        .set_order_q(set_order_q),
        .tail_r_2(tail_r_2),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
migmig_7series_v2_0_bank_state__parameterized2 bank_state0
       (.CLK(CLK),
        .D(ras_timer_passed_ns),
        .E(E),
        .I1(O1),
        .I11(I11),
        .I17(I17),
        .I19(I19),
        .I2(n_11_bank_queue0),
        .I3(n_13_bank_queue0),
        .I30(I30),
        .I4(auto_pre_r),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(O3),
        .O1(p_37_out),
        .O10(O10),
        .O11(O11[10]),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O18(O18),
        .O19(O19),
        .O2(demand_priority_r),
        .O20(O20),
        .O22(O22),
        .O23(O23),
        .O3(demanded_prior_r),
        .O4(O4),
        .O5(O5),
        .O6(O6),
        .O7(O7),
        .O8(n_20_bank_state0),
        .O9(O9),
        .Q(Q[2:1]),
        .act_this_rank_r(act_this_rank_r),
        .col_wait_r(col_wait_r),
        .cs_en2(cs_en2),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .inhbt_wr(inhbt_wr),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .override_demand_r(override_demand_r),
        .p_13_out(p_13_out),
        .p_15_out(p_15_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .rd_this_rank_r(rd_this_rank_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r(req_bank_rdy_r),
        .row_hit_r(row_hit_r),
        .start_wtp_timer0(start_wtp_timer0),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_common" *) 
module migmig_7series_v2_0_bank_common
   (was_priority,
    hi_priority,
    O1,
    was_wr,
    O2,
    O3,
    O4,
    O5,
    set_order_q,
    set_order_q_0,
    set_order_q_1,
    O6,
    O7,
    Q,
    O34,
    O35,
    O37,
    O38,
    set_order_q_2,
    O8,
    O9,
    O42,
    O43,
    O29,
    O40,
    O52,
    CLK,
    I1,
    was_wr0,
    maint_srx_r,
    I25,
    I2,
    I16,
    app_en_r2,
    E,
    p_89_out,
    I3,
    p_11_out,
    I4,
    p_50_out,
    I17,
    maint_req_r,
    p_129_out,
    I21,
    I5,
    O24,
    I11,
    I6,
    I28,
    I7,
    I8,
    I9,
    O25,
    p_128_out,
    O22,
    O23,
    p_9_out,
    p_48_out,
    p_87_out,
    p_126_out,
    I33,
    maint_zq_r,
    I32);
  output was_priority;
  output hi_priority;
  output O1;
  output was_wr;
  output O2;
  output O3;
  output O4;
  output O5;
  output set_order_q;
  output set_order_q_0;
  output set_order_q_1;
  output O6;
  output O7;
  output [0:0]Q;
  output O34;
  output O35;
  output O37;
  output O38;
  output set_order_q_2;
  output O8;
  output O9;
  output O42;
  output O43;
  output O29;
  output O40;
  output O52;
  input CLK;
  input I1;
  input was_wr0;
  input maint_srx_r;
  input I25;
  input I2;
  input I16;
  input app_en_r2;
  input [0:0]E;
  input p_89_out;
  input [0:0]I3;
  input p_11_out;
  input [0:0]I4;
  input p_50_out;
  input I17;
  input maint_req_r;
  input p_129_out;
  input I21;
  input I5;
  input O24;
  input I11;
  input I6;
  input I28;
  input I7;
  input I8;
  input I9;
  input O25;
  input p_128_out;
  input O22;
  input O23;
  input p_9_out;
  input p_48_out;
  input p_87_out;
  input p_126_out;
  input I33;
  input maint_zq_r;
  input [1:0]I32;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I16;
  wire I17;
  wire I2;
  wire I21;
  wire I25;
  wire I28;
  wire [0:0]I3;
  wire [1:0]I32;
  wire I33;
  wire [0:0]I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O29;
  wire O3;
  wire O34;
  wire O35;
  wire O37;
  wire O38;
  wire O4;
  wire O40;
  wire O42;
  wire O43;
  wire O5;
  wire O52;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire accept_internal_r;
  wire accept_ns;
  wire app_en_r2;
  wire hi_priority;
  wire [3:0]maint_hit_busies_ns;
  wire [3:0]maint_hit_busies_r;
  wire maint_rdy;
  wire maint_rdy_r1;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_srx_r1;
  wire maint_zq_r;
  wire n_0_accept_r_reg;
  wire \n_0_maint_controller.maint_rdy_r1_i_2 ;
  wire \n_0_maint_controller.maint_wip_r_lcl_i_2 ;
  wire \n_0_maint_controller.maint_wip_r_lcl_i_3 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 ;
  wire \n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ;
  wire p_11_out;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_48_out;
  wire p_50_out;
  wire p_87_out;
  wire p_89_out;
  wire p_9_out;
  wire periodic_rd_ack_ns;
  wire [6:1]rfc_zq_xsdll_timer_ns;
  wire [7:1]rfc_zq_xsdll_timer_r;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire set_order_q_2;
  wire start_maint;
  wire was_priority;
  wire was_wr;
  wire was_wr0;

FDRE accept_internal_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(accept_internal_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair641" *) 
   LUT4 #(
    .INIT(16'h80AA)) 
     accept_r_i_1
       (.I0(I1),
        .I1(O1),
        .I2(O5),
        .I3(I28),
        .O(accept_ns));
FDRE accept_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(accept_ns),
        .Q(n_0_accept_r_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair640" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     auto_pre_r_lcl_i_2__2
       (.I0(O1),
        .I1(n_0_accept_r_reg),
        .I2(I16),
        .I3(app_en_r2),
        .O(O7));
LUT5 #(
    .INIT(32'h45555555)) 
     \compute_tail.tail_r_lcl_i_2 
       (.I0(set_order_q_0),
        .I1(I7),
        .I2(I6),
        .I3(I8),
        .I4(I9),
        .O(O34));
LUT5 #(
    .INIT(32'h45555555)) 
     \compute_tail.tail_r_lcl_i_2__0 
       (.I0(set_order_q_1),
        .I1(I9),
        .I2(I6),
        .I3(I8),
        .I4(I7),
        .O(O35));
LUT5 #(
    .INIT(32'h45555555)) 
     \compute_tail.tail_r_lcl_i_2__1 
       (.I0(set_order_q),
        .I1(I6),
        .I2(I7),
        .I3(I8),
        .I4(I9),
        .O(O37));
LUT5 #(
    .INIT(32'h45555555)) 
     \compute_tail.tail_r_lcl_i_2__2 
       (.I0(set_order_q_2),
        .I1(I8),
        .I2(I6),
        .I3(I9),
        .I4(I7),
        .O(O38));
(* SOFT_HLUTNM = "soft_lutpair642" *) 
   LUT4 #(
    .INIT(16'h444F)) 
     \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(maint_srx_r1),
        .I1(maint_srx_r),
        .I2(\n_0_maint_controller.maint_rdy_r1_i_2 ),
        .I3(maint_rdy_r1),
        .O(start_maint));
FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(start_maint),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h10FF101010101010)) 
     \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(maint_req_r),
        .I1(O3),
        .I2(O25),
        .I3(I11),
        .I4(I8),
        .I5(maint_hit_busies_r[0]),
        .O(maint_hit_busies_ns[0]));
LUT6 #(
    .INIT(64'h10FF101010101010)) 
     \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(maint_req_r),
        .I1(O3),
        .I2(O24),
        .I3(I11),
        .I4(I6),
        .I5(maint_hit_busies_r[1]),
        .O(maint_hit_busies_ns[1]));
LUT6 #(
    .INIT(64'h10FF101010101010)) 
     \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(maint_req_r),
        .I1(O3),
        .I2(O23),
        .I3(I11),
        .I4(I9),
        .I5(maint_hit_busies_r[2]),
        .O(maint_hit_busies_ns[2]));
LUT6 #(
    .INIT(64'h10FF101010101010)) 
     \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(maint_req_r),
        .I1(O3),
        .I2(O22),
        .I3(I11),
        .I4(I7),
        .I5(maint_hit_busies_r[3]),
        .O(maint_hit_busies_ns[3]));
FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_hit_busies_ns[0]),
        .Q(maint_hit_busies_r[0]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_hit_busies_ns[1]),
        .Q(maint_hit_busies_r[1]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_hit_busies_ns[2]),
        .Q(maint_hit_busies_r[2]),
        .R(1'b0));
FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_hit_busies_ns[3]),
        .Q(maint_hit_busies_r[3]),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair642" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \maint_controller.maint_rdy_r1_i_1 
       (.I0(\n_0_maint_controller.maint_rdy_r1_i_2 ),
        .O(maint_rdy));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
     \maint_controller.maint_rdy_r1_i_2 
       (.I0(I21),
        .I1(I5),
        .I2(maint_hit_busies_r[0]),
        .I3(maint_hit_busies_ns[2]),
        .I4(maint_hit_busies_ns[1]),
        .I5(maint_hit_busies_ns[3]),
        .O(\n_0_maint_controller.maint_rdy_r1_i_2 ));
FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_rdy),
        .Q(maint_rdy_r1),
        .R(1'b0));
FDRE \maint_controller.maint_srx_r1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(maint_srx_r1),
        .R(1'b0));
LUT3 #(
    .INIT(8'hAB)) 
     \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(I17),
        .I1(O3),
        .I2(maint_req_r),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair638" *) 
   LUT5 #(
    .INIT(32'hFFF7FFFF)) 
     \maint_controller.maint_wip_r_lcl_i_2 
       (.I0(Q),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .I3(rfc_zq_xsdll_timer_r[3]),
        .I4(\n_0_maint_controller.maint_wip_r_lcl_i_3 ),
        .O(\n_0_maint_controller.maint_wip_r_lcl_i_2 ));
LUT4 #(
    .INIT(16'h0001)) 
     \maint_controller.maint_wip_r_lcl_i_3 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(rfc_zq_xsdll_timer_r[5]),
        .I2(rfc_zq_xsdll_timer_r[6]),
        .I3(rfc_zq_xsdll_timer_r[7]),
        .O(\n_0_maint_controller.maint_wip_r_lcl_i_3 ));
FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_maint_controller.maint_wip_r_lcl_i_2 ),
        .Q(O3),
        .R(O4));
LUT6 #(
    .INIT(64'hEA00000000000000)) 
     ordered_r_lcl_i_2
       (.I0(O1),
        .I1(I16),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(E),
        .I5(p_89_out),
        .O(set_order_q));
(* SOFT_HLUTNM = "soft_lutpair640" *) 
   LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__0
       (.I0(p_9_out),
        .I1(app_en_r2),
        .I2(I16),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O42));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__1
       (.I0(p_87_out),
        .I1(app_en_r2),
        .I2(I16),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O29));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_2__2
       (.I0(p_126_out),
        .I1(app_en_r2),
        .I2(I16),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O40));
LUT5 #(
    .INIT(32'hAAAA8000)) 
     pass_open_bank_r_lcl_i_3__2
       (.I0(p_48_out),
        .I1(app_en_r2),
        .I2(I16),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O43));
(* SOFT_HLUTNM = "soft_lutpair641" *) 
   LUT4 #(
    .INIT(16'h2A00)) 
     periodic_rd_ack_r_lcl_i_1
       (.I0(I1),
        .I1(O1),
        .I2(O5),
        .I3(I28),
        .O(periodic_rd_ack_ns));
FDRE periodic_rd_ack_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(O1),
        .R(1'b0));
FDRE periodic_rd_cntr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O5),
        .R(I25));
LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_2__2 
       (.I0(O7),
        .I1(I4),
        .I2(I3),
        .I3(E),
        .I4(p_129_out),
        .O(O6));
LUT6 #(
    .INIT(64'hEA00000000000000)) 
     \q_entry_r[0]_i_3__1 
       (.I0(O1),
        .I1(I16),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(I3),
        .I5(p_11_out),
        .O(set_order_q_0));
LUT6 #(
    .INIT(64'hEA00000000000000)) 
     \q_entry_r[0]_i_3__2 
       (.I0(O1),
        .I1(I16),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(I4),
        .I5(p_50_out),
        .O(set_order_q_1));
LUT6 #(
    .INIT(64'hEA00000000000000)) 
     \q_entry_r[0]_i_4__1 
       (.I0(O1),
        .I1(I16),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(p_128_out),
        .I5(p_129_out),
        .O(set_order_q_2));
LUT5 #(
    .INIT(32'h55554000)) 
     \q_entry_r[1]_i_8 
       (.I0(I7),
        .I1(app_en_r2),
        .I2(I16),
        .I3(n_0_accept_r_reg),
        .I4(O1),
        .O(O8));
LUT3 #(
    .INIT(8'h2A)) 
     req_periodic_rd_r_lcl_i_1
       (.I0(I28),
        .I1(O5),
        .I2(O1),
        .O(O9));
LUT2 #(
    .INIT(4'h2)) 
     req_priority_r_i_1
       (.I0(was_priority),
        .I1(I16),
        .O(hi_priority));
LUT5 #(
    .INIT(32'hAAAAAAEB)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(I33),
        .I1(Q),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .I3(O2),
        .I4(I17),
        .O(rfc_zq_xsdll_timer_ns[1]));
LUT6 #(
    .INIT(64'hABAAABAAABAAAAAB)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(I33),
        .I1(O2),
        .I2(I17),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .I4(rfc_zq_xsdll_timer_r[1]),
        .I5(Q),
        .O(rfc_zq_xsdll_timer_ns[2]));
LUT6 #(
    .INIT(64'h000000000000FE01)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(Q),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .I3(rfc_zq_xsdll_timer_r[3]),
        .I4(I17),
        .I5(O2),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 ));
LUT5 #(
    .INIT(32'h0000F606)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ),
        .I2(O2),
        .I3(maint_zq_r),
        .I4(I17),
        .O(rfc_zq_xsdll_timer_ns[4]));
(* SOFT_HLUTNM = "soft_lutpair639" *) 
   LUT5 #(
    .INIT(32'h000000D2)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ),
        .I1(rfc_zq_xsdll_timer_r[4]),
        .I2(rfc_zq_xsdll_timer_r[5]),
        .I3(I17),
        .I4(O2),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h1110111100010000)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(I17),
        .I1(O2),
        .I2(rfc_zq_xsdll_timer_r[4]),
        .I3(rfc_zq_xsdll_timer_r[5]),
        .I4(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ),
        .I5(rfc_zq_xsdll_timer_r[6]),
        .O(rfc_zq_xsdll_timer_ns[6]));
LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[7]),
        .I1(rfc_zq_xsdll_timer_r[6]),
        .I2(rfc_zq_xsdll_timer_r[5]),
        .I3(rfc_zq_xsdll_timer_r[4]),
        .I4(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 ),
        .I5(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair639" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 
       (.I0(O2),
        .I1(I17),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair638" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(Q),
        .I2(rfc_zq_xsdll_timer_r[3]),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .O(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ));
LUT6 #(
    .INIT(64'hAAAAAABAFFFFFFEF)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_5 
       (.I0(O2),
        .I1(rfc_zq_xsdll_timer_r[6]),
        .I2(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_4 ),
        .I3(rfc_zq_xsdll_timer_r[5]),
        .I4(rfc_zq_xsdll_timer_r[4]),
        .I5(rfc_zq_xsdll_timer_r[7]),
        .O(O52));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(I32[0]),
        .Q(Q),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[1]),
        .Q(rfc_zq_xsdll_timer_r[1]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[2]),
        .Q(rfc_zq_xsdll_timer_r[2]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 ),
        .Q(rfc_zq_xsdll_timer_r[3]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[4]),
        .Q(rfc_zq_xsdll_timer_r[4]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 ),
        .Q(rfc_zq_xsdll_timer_r[5]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(rfc_zq_xsdll_timer_ns[6]),
        .Q(rfc_zq_xsdll_timer_r[6]),
        .R(1'b0));
FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(CLK),
        .CE(\n_0_rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 ),
        .D(I32[1]),
        .Q(rfc_zq_xsdll_timer_r[7]),
        .R(1'b0));
FDRE was_priority_reg
       (.C(CLK),
        .CE(1'b1),
        .D(hi_priority),
        .Q(was_priority),
        .R(1'b0));
FDRE was_wr_reg
       (.C(CLK),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_compare" *) 
module migmig_7series_v2_0_bank_compare
   (p_32_out,
    O1,
    p_15_out,
    req_priority_r,
    O2,
    row_hit_r,
    O3,
    O4,
    O17,
    pass_open_bank_ns,
    p_13_out,
    start_wtp_timer0,
    O11,
    O25,
    O45,
    O26,
    E,
    I1,
    CLK,
    hi_priority,
    p_28_out,
    I11,
    pass_open_bank_r,
    Q,
    pre_bm_end_r,
    I23,
    p_48_out,
    p_87_out,
    p_126_out,
    I2,
    I25,
    p_132_out,
    O42,
    tail_r_2,
    pre_wait_r,
    I26,
    I27,
    I3,
    app_cmd_r2,
    I28,
    I29,
    maint_req_r,
    I31,
    wait_for_maint_r,
    row,
    I4,
    I44,
    I45,
    I46);
  output p_32_out;
  output O1;
  output p_15_out;
  output req_priority_r;
  output O2;
  output row_hit_r;
  output O3;
  output O4;
  output O17;
  output pass_open_bank_ns;
  output p_13_out;
  output start_wtp_timer0;
  output [12:0]O11;
  output [3:0]O25;
  output [2:0]O45;
  output [9:0]O26;
  input [0:0]E;
  input I1;
  input CLK;
  input hi_priority;
  input p_28_out;
  input I11;
  input pass_open_bank_r;
  input [1:0]Q;
  input pre_bm_end_r;
  input [0:0]I23;
  input p_48_out;
  input p_87_out;
  input p_126_out;
  input I2;
  input I25;
  input p_132_out;
  input O42;
  input tail_r_2;
  input pre_wait_r;
  input I26;
  input I27;
  input I3;
  input [0:0]app_cmd_r2;
  input I28;
  input [0:0]I29;
  input maint_req_r;
  input I31;
  input wait_for_maint_r;
  input [12:0]row;
  input I4;
  input [3:0]I44;
  input [2:0]I45;
  input [9:0]I46;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I2;
  wire [0:0]I23;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire [0:0]I29;
  wire I3;
  wire I31;
  wire I4;
  wire [3:0]I44;
  wire [2:0]I45;
  wire [9:0]I46;
  wire O1;
  wire [12:0]O11;
  wire O17;
  wire O2;
  wire [3:0]O25;
  wire [9:0]O26;
  wire O3;
  wire O4;
  wire O42;
  wire [2:0]O45;
  wire [1:0]Q;
  wire [0:0]app_cmd_r2;
  wire hi_priority;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3;
  wire \n_0_req_cmd_r[0]_i_1__1 ;
  wire \n_0_req_cmd_r[1]_i_1__1 ;
  wire n_0_row_hit_r_i_4__2;
  wire n_0_row_hit_r_i_5__2;
  wire n_0_row_hit_r_i_6__2;
  wire n_0_row_hit_r_i_7__2;
  wire n_0_row_hit_r_reg_i_2__2;
  wire n_1_row_hit_r_reg_i_2__2;
  wire n_2_row_hit_r_reg_i_2__2;
  wire n_3_row_hit_r_reg_i_2__2;
  wire p_126_out;
  wire p_132_out;
  wire p_13_out;
  wire p_15_out;
  wire p_28_out;
  wire p_32_out;
  wire p_48_out;
  wire p_87_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire start_wtp_timer0;
  wire tail_r_2;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED;

(* SOFT_HLUTNM = "soft_lutpair629" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__1
       (.I0(O1),
        .I1(p_15_out),
        .I2(pass_open_bank_r),
        .I3(Q[1]),
        .I4(pre_bm_end_r),
        .O(p_13_out));
LUT6 #(
    .INIT(64'h5555555500004000)) 
     pass_open_bank_r_lcl_i_1__1
       (.I0(O3),
        .I1(O42),
        .I2(tail_r_2),
        .I3(n_0_pass_open_bank_r_lcl_i_3),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
LUT4 #(
    .INIT(16'hAA02)) 
     pass_open_bank_r_lcl_i_3
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I31),
        .I3(wait_for_maint_r),
        .O(n_0_pass_open_bank_r_lcl_i_3));
LUT5 #(
    .INIT(32'h96696996)) 
     \q_entry_r[0]_i_2__0 
       (.I0(p_48_out),
        .I1(O2),
        .I2(p_87_out),
        .I3(p_126_out),
        .I4(I2),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(I11),
        .I1(O1),
        .I2(p_15_out),
        .I3(pass_open_bank_r),
        .I4(Q[1]),
        .I5(pre_bm_end_r),
        .O(O3));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair630" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__1
       (.I0(O1),
        .I1(Q[1]),
        .I2(I3),
        .I3(I27),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I45[0]),
        .Q(O45[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I45[1]),
        .Q(O45[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I45[2]),
        .Q(O45[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h70FFFFFF70707070)) 
     req_bank_rdy_r_i_4
       (.I0(O1),
        .I1(p_15_out),
        .I2(Q[1]),
        .I3(I25),
        .I4(p_132_out),
        .I5(Q[0]),
        .O(O17));
(* SOFT_HLUTNM = "soft_lutpair630" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__1 
       (.I0(req_cmd_r[0]),
        .I1(I3),
        .I2(I27),
        .O(\n_0_req_cmd_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__1 
       (.I0(req_cmd_r[1]),
        .I1(I3),
        .I2(app_cmd_r2),
        .I3(I28),
        .I4(I29),
        .I5(I1),
        .O(\n_0_req_cmd_r[1]_i_1__1 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__1 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__1 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I46[0]),
        .Q(O26[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I46[1]),
        .Q(O26[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I46[2]),
        .Q(O26[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I46[3]),
        .Q(O26[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I46[4]),
        .Q(O26[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I46[5]),
        .Q(O26[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I46[6]),
        .Q(O26[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I46[7]),
        .Q(O26[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I46[8]),
        .Q(O26[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I46[9]),
        .Q(O26[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I4),
        .D(I44[0]),
        .Q(O25[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I4),
        .D(I44[1]),
        .Q(O25[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I4),
        .D(I44[2]),
        .Q(O25[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I4),
        .D(I44[3]),
        .Q(O25[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(I1),
        .Q(p_32_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O11[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O11[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O11[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O11[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O11[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O11[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O11[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O11[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O11[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O11[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O11[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O11[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O11[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__1
       (.I0(I26),
        .I1(req_cmd_r[1]),
        .I2(I27),
        .I3(I3),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(p_15_out),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__2
       (.I0(O11[11]),
        .I1(row[11]),
        .I2(O11[9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(O11[10]),
        .O(n_0_row_hit_r_i_4__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__2
       (.I0(O11[8]),
        .I1(row[8]),
        .I2(O11[6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(O11[7]),
        .O(n_0_row_hit_r_i_5__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__2
       (.I0(O11[5]),
        .I1(row[5]),
        .I2(O11[3]),
        .I3(row[3]),
        .I4(row[4]),
        .I5(O11[4]),
        .O(n_0_row_hit_r_i_6__2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__2
       (.I0(O11[2]),
        .I1(row[2]),
        .I2(O11[1]),
        .I3(row[1]),
        .I4(row[0]),
        .I5(O11[0]),
        .O(n_0_row_hit_r_i_7__2));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1__2
       (.CI(n_0_row_hit_r_reg_i_2__2),
        .CO({NLW_row_hit_r_reg_i_1__2_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I23}));
CARRY4 row_hit_r_reg_i_2__2
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__2,n_1_row_hit_r_reg_i_2__2,n_2_row_hit_r_reg_i_2__2,n_3_row_hit_r_reg_i_2__2}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4__2,n_0_row_hit_r_i_5__2,n_0_row_hit_r_i_6__2,n_0_row_hit_r_i_7__2}));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair629" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__2 
       (.I0(O1),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_compare" *) 
module migmig_7series_v2_0_bank_compare_0
   (p_71_out,
    O1,
    O2,
    req_priority_r,
    O3,
    row_hit_r,
    O4,
    O5,
    O6,
    O7,
    O8,
    pass_open_bank_ns,
    p_52_out,
    start_wtp_timer0,
    O9,
    mc_address_ns,
    O31,
    O46,
    O32,
    E,
    I1,
    CLK,
    hi_priority,
    p_67_out,
    p_9_out,
    p_87_out,
    p_126_out,
    I2,
    I11,
    pass_open_bank_r,
    Q,
    pre_bm_end_r,
    I22,
    p_64_out,
    p_25_out,
    p_103_out,
    p_142_out,
    I12,
    I10,
    pre_wait_r,
    O43,
    tail_r_1,
    I24,
    I26,
    I3,
    app_cmd_r2,
    I25,
    I27,
    maint_req_r,
    I29,
    wait_for_maint_r,
    row,
    I43,
    I44,
    I23,
    I4,
    I5,
    I51,
    I52,
    I53);
  output p_71_out;
  output O1;
  output O2;
  output req_priority_r;
  output O3;
  output row_hit_r;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output pass_open_bank_ns;
  output p_52_out;
  output start_wtp_timer0;
  output [12:0]O9;
  output [0:0]mc_address_ns;
  output [3:0]O31;
  output [2:0]O46;
  output [9:0]O32;
  input [0:0]E;
  input I1;
  input CLK;
  input hi_priority;
  input p_67_out;
  input p_9_out;
  input p_87_out;
  input p_126_out;
  input I2;
  input I11;
  input pass_open_bank_r;
  input [0:0]Q;
  input pre_bm_end_r;
  input [0:0]I22;
  input p_64_out;
  input p_25_out;
  input p_103_out;
  input p_142_out;
  input I12;
  input I10;
  input pre_wait_r;
  input O43;
  input tail_r_1;
  input I24;
  input I26;
  input I3;
  input [0:0]app_cmd_r2;
  input I25;
  input [0:0]I27;
  input maint_req_r;
  input I29;
  input wait_for_maint_r;
  input [12:0]row;
  input I43;
  input I44;
  input [1:0]I23;
  input I4;
  input I5;
  input [3:0]I51;
  input [2:0]I52;
  input [9:0]I53;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I2;
  wire [0:0]I22;
  wire [1:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [0:0]I27;
  wire I29;
  wire I3;
  wire I4;
  wire I43;
  wire I44;
  wire I5;
  wire [3:0]I51;
  wire [2:0]I52;
  wire [9:0]I53;
  wire O1;
  wire O2;
  wire O3;
  wire [3:0]O31;
  wire [9:0]O32;
  wire O4;
  wire O43;
  wire [2:0]O46;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [12:0]O9;
  wire [0:0]Q;
  wire [0:0]app_cmd_r2;
  wire hi_priority;
  wire maint_req_r;
  wire [0:0]mc_address_ns;
  wire n_0_pass_open_bank_r_lcl_i_2;
  wire \n_0_req_cmd_r[0]_i_1__2 ;
  wire \n_0_req_cmd_r[1]_i_1__2 ;
  wire n_0_row_hit_r_i_4__1;
  wire n_0_row_hit_r_i_5__1;
  wire n_0_row_hit_r_i_6__1;
  wire n_0_row_hit_r_i_7__1;
  wire n_0_row_hit_r_reg_i_2__1;
  wire n_1_row_hit_r_reg_i_2__1;
  wire n_2_row_hit_r_reg_i_2__1;
  wire n_3_row_hit_r_reg_i_2__1;
  wire p_103_out;
  wire p_126_out;
  wire p_142_out;
  wire p_25_out;
  wire p_52_out;
  wire p_64_out;
  wire p_67_out;
  wire p_71_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire start_wtp_timer0;
  wire tail_r_1;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED;

LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__2
       (.I0(O1),
        .I1(O2),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_52_out));
LUT6 #(
    .INIT(64'hCCFCCCDDCCCCCCDD)) 
     \cmd_pipe_plus.mc_address[36]_i_1 
       (.I0(I43),
        .I1(I44),
        .I2(O9[10]),
        .I3(I23[1]),
        .I4(I23[0]),
        .I5(I4),
        .O(mc_address_ns));
(* SOFT_HLUTNM = "soft_lutpair618" *) 
   LUT5 #(
    .INIT(32'h96696996)) 
     \order_q_r[0]_i_2 
       (.I0(O7),
        .I1(p_64_out),
        .I2(p_25_out),
        .I3(p_103_out),
        .I4(p_142_out),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair618" *) 
   LUT5 #(
    .INIT(32'h7EE8E881)) 
     \order_q_r[1]_i_2 
       (.I0(O7),
        .I1(p_64_out),
        .I2(p_103_out),
        .I3(p_25_out),
        .I4(p_142_out),
        .O(O8));
LUT6 #(
    .INIT(64'h4454444444444444)) 
     pass_open_bank_r_lcl_i_1__2
       (.I0(O5),
        .I1(pass_open_bank_r),
        .I2(n_0_pass_open_bank_r_lcl_i_2),
        .I3(pre_wait_r),
        .I4(O43),
        .I5(tail_r_1),
        .O(pass_open_bank_ns));
LUT4 #(
    .INIT(16'hAA02)) 
     pass_open_bank_r_lcl_i_2
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I29),
        .I3(wait_for_maint_r),
        .O(n_0_pass_open_bank_r_lcl_i_2));
LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_2__1 
       (.I0(O3),
        .I1(p_9_out),
        .I2(p_87_out),
        .I3(p_126_out),
        .I4(I2),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(I11),
        .I1(O1),
        .I2(O2),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O5));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_67_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair619" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__2
       (.I0(O1),
        .I1(Q),
        .I2(I3),
        .I3(I26),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I52[0]),
        .Q(O46[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I52[1]),
        .Q(O46[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I52[2]),
        .Q(O46[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair617" *) 
   LUT5 #(
    .INIT(32'h00004055)) 
     req_bank_rdy_r_i_2
       (.I0(I12),
        .I1(O2),
        .I2(O1),
        .I3(Q),
        .I4(I10),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair619" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__2 
       (.I0(req_cmd_r[0]),
        .I1(I3),
        .I2(I26),
        .O(\n_0_req_cmd_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__2 
       (.I0(req_cmd_r[1]),
        .I1(I3),
        .I2(app_cmd_r2),
        .I3(I25),
        .I4(I27),
        .I5(I1),
        .O(\n_0_req_cmd_r[1]_i_1__2 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__2 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__2 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I53[0]),
        .Q(O32[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I53[1]),
        .Q(O32[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I53[2]),
        .Q(O32[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I53[3]),
        .Q(O32[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I53[4]),
        .Q(O32[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I53[5]),
        .Q(O32[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I53[6]),
        .Q(O32[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I53[7]),
        .Q(O32[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I53[8]),
        .Q(O32[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I53[9]),
        .Q(O32[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I5),
        .D(I51[0]),
        .Q(O31[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I5),
        .D(I51[1]),
        .Q(O31[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I5),
        .D(I51[2]),
        .Q(O31[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I5),
        .D(I51[3]),
        .Q(O31[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(I1),
        .Q(p_71_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O9[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O9[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O9[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O9[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O9[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O9[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O9[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O9[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O9[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O9[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O9[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O9[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O9[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__2
       (.I0(I24),
        .I1(req_cmd_r[1]),
        .I2(I26),
        .I3(I3),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__1
       (.I0(O9[10]),
        .I1(row[10]),
        .I2(O9[9]),
        .I3(row[9]),
        .I4(row[11]),
        .I5(O9[11]),
        .O(n_0_row_hit_r_i_4__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__1
       (.I0(O9[8]),
        .I1(row[8]),
        .I2(O9[7]),
        .I3(row[7]),
        .I4(row[6]),
        .I5(O9[6]),
        .O(n_0_row_hit_r_i_5__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__1
       (.I0(O9[5]),
        .I1(row[5]),
        .I2(O9[4]),
        .I3(row[4]),
        .I4(row[3]),
        .I5(O9[3]),
        .O(n_0_row_hit_r_i_6__1));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__1
       (.I0(O9[2]),
        .I1(row[2]),
        .I2(O9[1]),
        .I3(row[1]),
        .I4(row[0]),
        .I5(O9[0]),
        .O(n_0_row_hit_r_i_7__1));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1__1
       (.CI(n_0_row_hit_r_reg_i_2__1),
        .CO({NLW_row_hit_r_reg_i_1__1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,I22}));
CARRY4 row_hit_r_reg_i_2__1
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__1,n_1_row_hit_r_reg_i_2__1,n_2_row_hit_r_reg_i_2__1,n_3_row_hit_r_reg_i_2__1}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4__1,n_0_row_hit_r_i_5__1,n_0_row_hit_r_i_6__1,n_0_row_hit_r_i_7__1}));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair617" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__1 
       (.I0(O1),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_compare" *) 
module migmig_7series_v2_0_bank_compare_1
   (p_110_out,
    O1,
    O2,
    req_priority_r,
    O3,
    row_hit_r,
    O4,
    O5,
    O16,
    pass_open_bank_ns,
    O36,
    p_91_out,
    start_wtp_timer0,
    O51,
    O21,
    O23,
    O24,
    O48,
    O26,
    E,
    I1,
    CLK,
    hi_priority,
    p_106_out,
    CO,
    I11,
    pass_open_bank_r,
    Q,
    pre_bm_end_r,
    p_48_out,
    p_9_out,
    p_126_out,
    I2,
    O29,
    tail_r_0,
    pre_wait_r,
    I25,
    I26,
    I3,
    app_cmd_r2,
    I27,
    I28,
    I8,
    maint_req_r,
    I33,
    wait_for_maint_r,
    row,
    I4,
    I24,
    p_154_out,
    O25,
    I5,
    I46,
    I47,
    I48);
  output p_110_out;
  output O1;
  output O2;
  output req_priority_r;
  output O3;
  output row_hit_r;
  output O4;
  output O5;
  output O16;
  output pass_open_bank_ns;
  output O36;
  output p_91_out;
  output start_wtp_timer0;
  output [0:0]O51;
  output [12:0]O21;
  output O23;
  output [3:0]O24;
  output [2:0]O48;
  output [9:0]O26;
  input [0:0]E;
  input I1;
  input CLK;
  input hi_priority;
  input p_106_out;
  input [0:0]CO;
  input I11;
  input pass_open_bank_r;
  input [0:0]Q;
  input pre_bm_end_r;
  input p_48_out;
  input p_9_out;
  input p_126_out;
  input I2;
  input O29;
  input tail_r_0;
  input pre_wait_r;
  input I25;
  input I26;
  input I3;
  input [0:0]app_cmd_r2;
  input I27;
  input [0:0]I28;
  input I8;
  input maint_req_r;
  input I33;
  input wait_for_maint_r;
  input [12:0]row;
  input I4;
  input [1:0]I24;
  input p_154_out;
  input [0:0]O25;
  input I5;
  input [3:0]I46;
  input [2:0]I47;
  input [9:0]I48;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I2;
  wire [1:0]I24;
  wire I25;
  wire I26;
  wire I27;
  wire [0:0]I28;
  wire I3;
  wire I33;
  wire I4;
  wire [3:0]I46;
  wire [2:0]I47;
  wire [9:0]I48;
  wire I5;
  wire I8;
  wire O1;
  wire O16;
  wire O2;
  wire [12:0]O21;
  wire O23;
  wire [3:0]O24;
  wire [0:0]O25;
  wire [9:0]O26;
  wire O29;
  wire O3;
  wire O36;
  wire O4;
  wire [2:0]O48;
  wire O5;
  wire [0:0]O51;
  wire [0:0]Q;
  wire [0:0]app_cmd_r2;
  wire hi_priority;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3__0;
  wire \n_0_req_cmd_r[0]_i_1 ;
  wire \n_0_req_cmd_r[1]_i_1 ;
  wire p_106_out;
  wire p_110_out;
  wire p_126_out;
  wire p_154_out;
  wire p_48_out;
  wire p_91_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_r;
  wire start_wtp_timer0;
  wire tail_r_0;
  wire wait_for_maint_r;

(* SOFT_HLUTNM = "soft_lutpair608" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1
       (.I0(O1),
        .I1(O2),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_91_out));
LUT6 #(
    .INIT(64'h707F7F7F7F7F7F7F)) 
     \cmd_pipe_plus.mc_address[36]_i_2 
       (.I0(O21[10]),
        .I1(I4),
        .I2(I24[1]),
        .I3(I24[0]),
        .I4(p_154_out),
        .I5(O25),
        .O(O23));
LUT6 #(
    .INIT(64'h0000000080AAAAAA)) 
     head_r_lcl_i_3__0
       (.I0(I8),
        .I1(O1),
        .I2(O2),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O36));
LUT6 #(
    .INIT(64'h5555555500004000)) 
     pass_open_bank_r_lcl_i_1
       (.I0(O4),
        .I1(O29),
        .I2(tail_r_0),
        .I3(n_0_pass_open_bank_r_lcl_i_3__0),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
LUT4 #(
    .INIT(16'hAA02)) 
     pass_open_bank_r_lcl_i_3__0
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I33),
        .I3(wait_for_maint_r),
        .O(n_0_pass_open_bank_r_lcl_i_3__0));
LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_3__0 
       (.I0(p_48_out),
        .I1(p_9_out),
        .I2(O3),
        .I3(p_126_out),
        .I4(I2),
        .O(O5));
LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(I11),
        .I1(O1),
        .I2(O2),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O4));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_106_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair609" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1
       (.I0(O1),
        .I1(Q),
        .I2(I3),
        .I3(I26),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I47[0]),
        .Q(O48[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I47[1]),
        .Q(O48[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I47[2]),
        .Q(O48[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair608" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     req_bank_rdy_r_i_3
       (.I0(Q),
        .I1(O2),
        .I2(O1),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair609" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1 
       (.I0(req_cmd_r[0]),
        .I1(I3),
        .I2(I26),
        .O(\n_0_req_cmd_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1 
       (.I0(req_cmd_r[1]),
        .I1(I3),
        .I2(app_cmd_r2),
        .I3(I27),
        .I4(I28),
        .I5(I1),
        .O(\n_0_req_cmd_r[1]_i_1 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I48[0]),
        .Q(O26[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I48[1]),
        .Q(O26[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I48[2]),
        .Q(O26[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I48[3]),
        .Q(O26[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I48[4]),
        .Q(O26[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I48[5]),
        .Q(O26[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I48[6]),
        .Q(O26[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I48[7]),
        .Q(O26[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I48[8]),
        .Q(O26[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I48[9]),
        .Q(O26[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I5),
        .D(I46[0]),
        .Q(O24[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I5),
        .D(I46[1]),
        .Q(O24[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I5),
        .D(I46[2]),
        .Q(O24[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I5),
        .D(I46[3]),
        .Q(O24[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(I1),
        .Q(p_110_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O21[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O21[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O21[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O21[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O21[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O21[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O21[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O21[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O21[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O21[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O21[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O21[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O21[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1
       (.I0(I25),
        .I1(req_cmd_r[1]),
        .I2(I26),
        .I3(I3),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4__0
       (.I0(O21[11]),
        .I1(row[11]),
        .I2(O21[9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(O21[10]),
        .O(O51));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(CO),
        .Q(row_hit_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1__0 
       (.I0(O1),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_compare" *) 
module migmig_7series_v2_0_bank_compare_2
   (p_149_out,
    O1,
    O2,
    req_priority_r,
    O3,
    row_hit_r,
    O4,
    pass_open_bank_ns,
    p_130_out,
    start_wtp_timer0,
    O25,
    O20,
    O21,
    O30,
    O47,
    O31,
    E,
    I1,
    CLK,
    hi_priority,
    p_145_out,
    I11,
    pass_open_bank_r,
    Q,
    pre_bm_end_r,
    S,
    I30,
    I31,
    I2,
    app_cmd_r2,
    I32,
    I33,
    O40,
    tail_r,
    pre_wait_r,
    maint_req_r,
    I36,
    wait_for_maint_r,
    row,
    p_9_out,
    p_87_out,
    p_48_out,
    I3,
    I51,
    I52,
    I53);
  output p_149_out;
  output O1;
  output O2;
  output req_priority_r;
  output O3;
  output row_hit_r;
  output O4;
  output pass_open_bank_ns;
  output p_130_out;
  output start_wtp_timer0;
  output [12:0]O25;
  output O20;
  output O21;
  output [3:0]O30;
  output [2:0]O47;
  output [9:0]O31;
  input [0:0]E;
  input I1;
  input CLK;
  input hi_priority;
  input p_145_out;
  input I11;
  input pass_open_bank_r;
  input [0:0]Q;
  input pre_bm_end_r;
  input [0:0]S;
  input I30;
  input I31;
  input I2;
  input [0:0]app_cmd_r2;
  input I32;
  input [0:0]I33;
  input O40;
  input tail_r;
  input pre_wait_r;
  input maint_req_r;
  input I36;
  input wait_for_maint_r;
  input [12:0]row;
  input p_9_out;
  input p_87_out;
  input p_48_out;
  input I3;
  input [3:0]I51;
  input [2:0]I52;
  input [9:0]I53;

  wire CLK;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I2;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire [0:0]I33;
  wire I36;
  wire [3:0]I51;
  wire [2:0]I52;
  wire [9:0]I53;
  wire O1;
  wire O2;
  wire O20;
  wire O21;
  wire [12:0]O25;
  wire O3;
  wire [3:0]O30;
  wire [9:0]O31;
  wire O4;
  wire O40;
  wire [2:0]O47;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]app_cmd_r2;
  wire hi_priority;
  wire maint_req_r;
  wire n_0_pass_open_bank_r_lcl_i_3__1;
  wire \n_0_req_cmd_r[0]_i_1__0 ;
  wire \n_0_req_cmd_r[1]_i_1__0 ;
  wire n_0_row_hit_r_i_4;
  wire n_0_row_hit_r_i_5;
  wire n_0_row_hit_r_i_6;
  wire n_0_row_hit_r_i_7;
  wire n_0_row_hit_r_reg_i_2;
  wire n_1_row_hit_r_reg_i_2;
  wire n_2_row_hit_r_reg_i_2;
  wire n_3_row_hit_r_reg_i_2;
  wire p_130_out;
  wire p_145_out;
  wire p_149_out;
  wire p_48_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire rd_wr_ns;
  wire [1:0]req_cmd_r;
  wire req_priority_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_r;
  wire start_wtp_timer0;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:1]NLW_row_hit_r_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2_O_UNCONNECTED;

(* SOFT_HLUTNM = "soft_lutpair595" *) 
   LUT5 #(
    .INIT(32'hFFFF7000)) 
     bm_end_r1_i_1__0
       (.I0(O1),
        .I1(O2),
        .I2(pass_open_bank_r),
        .I3(Q),
        .I4(pre_bm_end_r),
        .O(p_130_out));
(* SOFT_HLUTNM = "soft_lutpair596" *) 
   LUT4 #(
    .INIT(16'h8117)) 
     head_r_lcl_i_5
       (.I0(O3),
        .I1(p_9_out),
        .I2(p_87_out),
        .I3(p_48_out),
        .O(O20));
(* SOFT_HLUTNM = "soft_lutpair596" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     head_r_lcl_i_6
       (.I0(O3),
        .I1(p_87_out),
        .I2(p_9_out),
        .I3(p_48_out),
        .O(O21));
LUT6 #(
    .INIT(64'h5555555500004000)) 
     pass_open_bank_r_lcl_i_1__0
       (.I0(O4),
        .I1(O40),
        .I2(tail_r),
        .I3(n_0_pass_open_bank_r_lcl_i_3__1),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
LUT4 #(
    .INIT(16'hAA02)) 
     pass_open_bank_r_lcl_i_3__1
       (.I0(row_hit_r),
        .I1(maint_req_r),
        .I2(I36),
        .I3(wait_for_maint_r),
        .O(n_0_pass_open_bank_r_lcl_i_3__1));
LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(I11),
        .I1(O1),
        .I2(O2),
        .I3(pass_open_bank_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(O4));
FDRE rb_hit_busy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_145_out),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair597" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     rd_wr_r_lcl_i_1__0
       (.I0(O1),
        .I1(Q),
        .I2(I2),
        .I3(I31),
        .O(rd_wr_ns));
FDRE rd_wr_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(O1),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I52[0]),
        .Q(O47[0]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I52[1]),
        .Q(O47[1]),
        .R(1'b0));
FDRE \req_bank_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I52[2]),
        .Q(O47[2]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair597" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_cmd_r[0]_i_1__0 
       (.I0(req_cmd_r[0]),
        .I1(I2),
        .I2(I31),
        .O(\n_0_req_cmd_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
     \req_cmd_r[1]_i_1__0 
       (.I0(req_cmd_r[1]),
        .I1(I2),
        .I2(app_cmd_r2),
        .I3(I32),
        .I4(I33),
        .I5(I1),
        .O(\n_0_req_cmd_r[1]_i_1__0 ));
FDRE \req_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[0]_i_1__0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
FDRE \req_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_req_cmd_r[1]_i_1__0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(I53[0]),
        .Q(O31[0]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(I53[1]),
        .Q(O31[1]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(I53[2]),
        .Q(O31[2]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(I53[3]),
        .Q(O31[3]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(I53[4]),
        .Q(O31[4]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(I53[5]),
        .Q(O31[5]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(I53[6]),
        .Q(O31[6]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(I53[7]),
        .Q(O31[7]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(I53[8]),
        .Q(O31[8]),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     \req_col_r_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(I53[9]),
        .Q(O31[9]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(I3),
        .D(I51[0]),
        .Q(O30[0]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(I3),
        .D(I51[1]),
        .Q(O30[1]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(I3),
        .D(I51[2]),
        .Q(O30[2]),
        .R(1'b0));
FDRE \req_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(I3),
        .D(I51[3]),
        .Q(O30[3]),
        .R(1'b0));
FDRE req_periodic_rd_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(I1),
        .Q(p_149_out),
        .R(1'b0));
FDRE req_priority_r_reg
       (.C(CLK),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(row[0]),
        .Q(O25[0]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(row[10]),
        .Q(O25[10]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(row[11]),
        .Q(O25[11]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(row[12]),
        .Q(O25[12]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(row[1]),
        .Q(O25[1]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(row[2]),
        .Q(O25[2]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(row[3]),
        .Q(O25[3]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(row[4]),
        .Q(O25[4]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(row[5]),
        .Q(O25[5]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(row[6]),
        .Q(O25[6]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(row[7]),
        .Q(O25[7]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(row[8]),
        .Q(O25[8]),
        .R(1'b0));
FDRE \req_row_r_lcl_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(row[9]),
        .Q(O25[9]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hCCAFFFAF)) 
     req_wr_r_lcl_i_1__0
       (.I0(I30),
        .I1(req_cmd_r[1]),
        .I2(I31),
        .I3(I2),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
FDRE req_wr_r_lcl_reg
       (.C(CLK),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_4
       (.I0(O25[11]),
        .I1(row[11]),
        .I2(O25[10]),
        .I3(row[10]),
        .I4(row[9]),
        .I5(O25[9]),
        .O(n_0_row_hit_r_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5
       (.I0(O25[8]),
        .I1(row[8]),
        .I2(O25[7]),
        .I3(row[7]),
        .I4(row[6]),
        .I5(O25[6]),
        .O(n_0_row_hit_r_i_5));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6
       (.I0(O25[4]),
        .I1(row[4]),
        .I2(O25[3]),
        .I3(row[3]),
        .I4(row[5]),
        .I5(O25[5]),
        .O(n_0_row_hit_r_i_6));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7
       (.I0(O25[2]),
        .I1(row[2]),
        .I2(O25[1]),
        .I3(row[1]),
        .I4(row[0]),
        .I5(O25[0]),
        .O(n_0_row_hit_r_i_7));
FDRE row_hit_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
CARRY4 row_hit_r_reg_i_1
       (.CI(n_0_row_hit_r_reg_i_2),
        .CO({NLW_row_hit_r_reg_i_1_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
CARRY4 row_hit_r_reg_i_2
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2,n_1_row_hit_r_reg_i_2,n_2_row_hit_r_reg_i_2,n_3_row_hit_r_reg_i_2}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_row_hit_r_i_4,n_0_row_hit_r_i_5,n_0_row_hit_r_i_6,n_0_row_hit_r_i_7}));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair595" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wr_this_rank_r[0]_i_1 
       (.I0(O1),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_mach" *) 
module migmig_7series_v2_0_bank_mach
   (col_rd_wr_r,
    O1,
    O2,
    insert_maint_r,
    sent_col,
    insert_maint_r1,
    DIC,
    D,
    p_129_out,
    O3,
    O4,
    p_90_out,
    O5,
    p_51_out,
    O6,
    p_12_out,
    O7,
    maint_wip_r,
    O8,
    tail_r,
    p_128_out,
    tail_r_0,
    p_89_out,
    tail_r_1,
    p_50_out,
    tail_r_2,
    p_11_out,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    E,
    O17,
    O18,
    O19,
    O20,
    O21,
    read_this_rank,
    int_read_this_rank,
    act_this_rank,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    mc_address_ns,
    col_wr_data_buf_addr,
    O44,
    O45,
    O46,
    O47,
    O48,
    mc_odt_ns,
    O49,
    O50,
    O51,
    O52,
    mc_cs_n_ns,
    O53,
    O54,
    mc_ras_n_ns,
    O55,
    CLK,
    was_wr0,
    maint_srx_r,
    I25,
    I1,
    p_145_out,
    I19,
    p_106_out,
    CO,
    p_67_out,
    p_28_out,
    phy_mc_ctl_full,
    SR,
    phy_mc_cmd_full,
    I2,
    I3,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    app_en_r2,
    Q,
    I17,
    maint_req_r,
    I18,
    I20,
    read_this_rank_r,
    S,
    I22,
    I23,
    I21,
    I24,
    I26,
    app_cmd_r2,
    I27,
    I28,
    I29,
    I30,
    I31,
    row,
    I32,
    I33,
    maint_zq_r,
    inhbt_act_faw_r,
    phy_mc_data_full,
    I34,
    I35,
    I36);
  output col_rd_wr_r;
  output O1;
  output O2;
  output insert_maint_r;
  output sent_col;
  output insert_maint_r1;
  output [0:0]DIC;
  output [0:0]D;
  output p_129_out;
  output O3;
  output O4;
  output p_90_out;
  output O5;
  output p_51_out;
  output O6;
  output p_12_out;
  output O7;
  output maint_wip_r;
  output O8;
  output tail_r;
  output p_128_out;
  output tail_r_0;
  output p_89_out;
  output tail_r_1;
  output p_50_out;
  output tail_r_2;
  output p_11_out;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output [1:0]O16;
  output [0:0]E;
  output [2:0]O17;
  output [0:0]O18;
  output [0:0]O19;
  output [9:0]O20;
  output O21;
  output read_this_rank;
  output int_read_this_rank;
  output act_this_rank;
  output O22;
  output O23;
  output O24;
  output O25;
  output O26;
  output O27;
  output O28;
  output O29;
  output O30;
  output O31;
  output O32;
  output O33;
  output O34;
  output O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O40;
  output O41;
  output O42;
  output O43;
  output [38:0]mc_address_ns;
  output [3:0]col_wr_data_buf_addr;
  output [8:0]O44;
  output [2:0]O45;
  output [2:0]O46;
  output [2:0]O47;
  output [2:0]O48;
  output [0:0]mc_odt_ns;
  output [0:0]O49;
  output O50;
  output [0:0]O51;
  output O52;
  output [0:0]mc_cs_n_ns;
  output [0:0]O53;
  output [0:0]O54;
  output [1:0]mc_ras_n_ns;
  output [1:0]O55;
  input CLK;
  input was_wr0;
  input maint_srx_r;
  input I25;
  input [0:0]I1;
  input p_145_out;
  input I19;
  input p_106_out;
  input [0:0]CO;
  input p_67_out;
  input p_28_out;
  input phy_mc_ctl_full;
  input [0:0]SR;
  input phy_mc_cmd_full;
  input I2;
  input I3;
  input I4;
  input I5;
  input I6;
  input I7;
  input I8;
  input I9;
  input I10;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input app_en_r2;
  input [1:0]Q;
  input I17;
  input maint_req_r;
  input I18;
  input I20;
  input read_this_rank_r;
  input [0:0]S;
  input [0:0]I22;
  input [0:0]I23;
  input I21;
  input I24;
  input I26;
  input [0:0]app_cmd_r2;
  input [0:0]I27;
  input I28;
  input I29;
  input [3:0]I30;
  input [0:0]I31;
  input [12:0]row;
  input [1:0]I32;
  input I33;
  input maint_zq_r;
  input inhbt_act_faw_r;
  input phy_mc_data_full;
  input [3:0]I34;
  input [2:0]I35;
  input [9:0]I36;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [0:0]I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [0:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire [3:0]I30;
  wire [0:0]I31;
  wire [1:0]I32;
  wire I33;
  wire [3:0]I34;
  wire [2:0]I35;
  wire [9:0]I36;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire [1:0]O16;
  wire [2:0]O17;
  wire [0:0]O18;
  wire [0:0]O19;
  wire O2;
  wire [9:0]O20;
  wire O21;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O31;
  wire O32;
  wire O33;
  wire O34;
  wire O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire O40;
  wire O41;
  wire O42;
  wire O43;
  wire [8:0]O44;
  wire [2:0]O45;
  wire [2:0]O46;
  wire [2:0]O47;
  wire [2:0]O48;
  wire [0:0]O49;
  wire O5;
  wire O50;
  wire [0:0]O51;
  wire O52;
  wire [0:0]O53;
  wire [0:0]O54;
  wire [1:0]O55;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire \arb_row_col0/col_arb0/p_5_in ;
  wire \arb_row_col0/col_arb0/p_5_in16_in ;
  wire auto_pre_r;
  wire auto_pre_r_1;
  wire auto_pre_r_12;
  wire auto_pre_r_20;
  wire [9:0]\bank_compare0/req_col_r ;
  wire [9:0]\bank_compare0/req_col_r_0 ;
  wire [9:0]\bank_compare0/req_col_r_19 ;
  wire [9:0]\bank_compare0/req_col_r_9 ;
  wire [1:0]\bank_queue0/order_q_r ;
  wire [1:0]\bank_queue0/order_q_r_2 ;
  wire [1:0]\bank_queue0/order_q_r_21 ;
  wire \bank_queue0/set_order_q ;
  wire \bank_queue0/set_order_q_28 ;
  wire \bank_queue0/set_order_q_29 ;
  wire \bank_queue0/set_order_q_30 ;
  wire \bank_state0/col_wait_r ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_18 ;
  wire \bank_state0/demand_act_priority_r_27 ;
  wire \bank_state0/demand_act_priority_r_8 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_15 ;
  wire \bank_state0/demand_priority_r_24 ;
  wire \bank_state0/demand_priority_r_5 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_14 ;
  wire \bank_state0/demanded_prior_r_23 ;
  wire \bank_state0/demanded_prior_r_4 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_10 ;
  wire \bank_state0/ofs_rdy_r0_11 ;
  wire \bank_state0/ofs_rdy_r_13 ;
  wire \bank_state0/ofs_rdy_r_22 ;
  wire \bank_state0/ofs_rdy_r_3 ;
  wire \bank_state0/override_demand_ns ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/req_bank_rdy_ns ;
  wire \bank_state0/req_bank_rdy_ns_16 ;
  wire \bank_state0/req_bank_rdy_ns_25 ;
  wire \bank_state0/req_bank_rdy_ns_6 ;
  wire \bank_state0/req_bank_rdy_r ;
  wire \bank_state0/req_bank_rdy_r_17 ;
  wire \bank_state0/req_bank_rdy_r_26 ;
  wire \bank_state0/req_bank_rdy_r_7 ;
  wire col_rd_wr_r;
  wire [3:0]col_wr_data_buf_addr;
  wire cs_en2;
  wire granted_pre_ns;
  wire hi_priority;
  wire inhbt_act_faw_r;
  wire inhbt_wr;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [38:0]mc_address_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire n_101_arb_mux0;
  wire n_102_arb_mux0;
  wire n_103_arb_mux0;
  wire n_104_arb_mux0;
  wire n_11_bank_common0;
  wire n_12_arb_mux0;
  wire n_12_bank_common0;
  wire n_13_arb_mux0;
  wire \n_14_bank_cntrl[3].bank0 ;
  wire \n_15_bank_cntrl[0].bank0 ;
  wire \n_15_bank_cntrl[1].bank0 ;
  wire \n_17_bank_cntrl[2].bank0 ;
  wire \n_19_bank_cntrl[3].bank0 ;
  wire n_19_bank_common0;
  wire \n_20_bank_cntrl[0].bank0 ;
  wire \n_20_bank_cntrl[1].bank0 ;
  wire \n_20_bank_cntrl[2].bank0 ;
  wire \n_20_bank_cntrl[3].bank0 ;
  wire \n_21_bank_cntrl[0].bank0 ;
  wire \n_21_bank_cntrl[1].bank0 ;
  wire \n_21_bank_cntrl[2].bank0 ;
  wire \n_21_bank_cntrl[3].bank0 ;
  wire \n_22_bank_cntrl[2].bank0 ;
  wire \n_22_bank_cntrl[3].bank0 ;
  wire \n_23_bank_cntrl[0].bank0 ;
  wire \n_23_bank_cntrl[2].bank0 ;
  wire \n_23_bank_cntrl[3].bank0 ;
  wire n_24_arb_mux0;
  wire \n_24_bank_cntrl[0].bank0 ;
  wire \n_24_bank_cntrl[2].bank0 ;
  wire \n_24_bank_cntrl[3].bank0 ;
  wire \n_25_bank_cntrl[0].bank0 ;
  wire \n_25_bank_cntrl[2].bank0 ;
  wire \n_25_bank_cntrl[3].bank0 ;
  wire n_26_arb_mux0;
  wire \n_26_bank_cntrl[1].bank0 ;
  wire \n_26_bank_cntrl[2].bank0 ;
  wire n_27_arb_mux0;
  wire \n_27_bank_cntrl[0].bank0 ;
  wire \n_27_bank_cntrl[1].bank0 ;
  wire n_28_arb_mux0;
  wire \n_28_bank_cntrl[0].bank0 ;
  wire \n_28_bank_cntrl[1].bank0 ;
  wire \n_28_bank_cntrl[2].bank0 ;
  wire \n_29_bank_cntrl[0].bank0 ;
  wire \n_29_bank_cntrl[1].bank0 ;
  wire \n_31_bank_cntrl[0].bank0 ;
  wire \n_31_bank_cntrl[1].bank0 ;
  wire \n_32_bank_cntrl[0].bank0 ;
  wire \n_32_bank_cntrl[1].bank0 ;
  wire \n_33_bank_cntrl[0].bank0 ;
  wire \n_33_bank_cntrl[2].bank0 ;
  wire \n_34_bank_cntrl[0].bank0 ;
  wire \n_34_bank_cntrl[2].bank0 ;
  wire \n_35_bank_cntrl[2].bank0 ;
  wire \n_36_bank_cntrl[0].bank0 ;
  wire \n_36_bank_cntrl[2].bank0 ;
  wire \n_37_bank_cntrl[0].bank0 ;
  wire \n_37_bank_cntrl[1].bank0 ;
  wire \n_37_bank_cntrl[2].bank0 ;
  wire \n_38_bank_cntrl[1].bank0 ;
  wire \n_39_bank_cntrl[1].bank0 ;
  wire \n_39_bank_cntrl[3].bank0 ;
  wire \n_40_bank_cntrl[0].bank0 ;
  wire \n_40_bank_cntrl[1].bank0 ;
  wire n_41_arb_mux0;
  wire \n_41_bank_cntrl[3].bank0 ;
  wire \n_42_bank_cntrl[3].bank0 ;
  wire \n_43_bank_cntrl[0].bank0 ;
  wire \n_44_bank_cntrl[0].bank0 ;
  wire \n_48_bank_cntrl[3].bank0 ;
  wire \n_49_bank_cntrl[3].bank0 ;
  wire \n_50_bank_cntrl[2].bank0 ;
  wire \n_50_bank_cntrl[3].bank0 ;
  wire \n_51_bank_cntrl[2].bank0 ;
  wire \n_51_bank_cntrl[3].bank0 ;
  wire \n_52_bank_cntrl[3].bank0 ;
  wire \n_53_bank_cntrl[3].bank0 ;
  wire \n_55_bank_cntrl[1].bank0 ;
  wire \n_56_bank_cntrl[1].bank0 ;
  wire \n_56_bank_cntrl[2].bank0 ;
  wire \n_57_bank_cntrl[2].bank0 ;
  wire \n_58_bank_cntrl[0].bank0 ;
  wire \n_58_bank_cntrl[2].bank0 ;
  wire \n_59_bank_cntrl[0].bank0 ;
  wire \n_59_bank_cntrl[2].bank0 ;
  wire \n_60_bank_cntrl[0].bank0 ;
  wire \n_60_bank_cntrl[2].bank0 ;
  wire \n_61_bank_cntrl[0].bank0 ;
  wire \n_61_bank_cntrl[2].bank0 ;
  wire n_6_bank_common0;
  wire n_7_arb_mux0;
  wire n_8_arb_mux0;
  wire n_95_arb_mux0;
  wire n_9_arb_mux0;
  wire p_103_out;
  wire p_106_out;
  wire p_110_out;
  wire [11:9]p_112_out;
  wire p_115_out;
  wire p_11_out;
  wire [3:0]p_123_out;
  wire p_126_out;
  wire p_128_out;
  wire p_129_out;
  wire p_12_out;
  wire p_132_out;
  wire p_142_out;
  wire p_145_out;
  wire p_149_out;
  wire [11:0]p_151_out;
  wire p_154_out;
  wire p_25_out;
  wire p_28_out;
  wire p_32_out;
  wire [11:0]p_34_out;
  wire p_37_out;
  wire [3:0]p_45_out;
  wire p_48_out;
  wire p_50_out;
  wire p_51_out;
  wire p_54_out;
  wire p_67_out;
  wire [3:0]p_6_out;
  wire p_71_out;
  wire [11:0]p_73_out;
  wire p_76_out;
  wire [3:0]p_84_out;
  wire p_87_out;
  wire p_89_out;
  wire p_90_out;
  wire p_93_out;
  wire p_9_out;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire [12:0]row;
  wire [3:0]sending_col;
  wire [3:0]sending_pre;
  wire [3:0]sending_row;
  wire sent_col;
  wire tail_r;
  wire tail_r_0;
  wire tail_r_1;
  wire tail_r_2;
  wire was_priority;
  wire was_wr;
  wire was_wr0;
  wire [3:0]wr_this_rank_r;

migmig_7series_v2_0_arb_mux arb_mux0
       (.CLK(CLK),
        .D(D),
        .DIC(DIC),
        .E(E),
        .I1(insert_maint_r),
        .I10(\n_23_bank_cntrl[3].bank0 ),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(\n_41_bank_cntrl[3].bank0 ),
        .I15(\n_28_bank_cntrl[1].bank0 ),
        .I16(I14),
        .I17(O5),
        .I18(\n_27_bank_cntrl[1].bank0 ),
        .I19(\n_31_bank_cntrl[1].bank0 ),
        .I2(I1),
        .I20(I15),
        .I21(\n_24_bank_cntrl[3].bank0 ),
        .I22(\bank_compare0/req_col_r ),
        .I23(\bank_compare0/req_col_r_0 ),
        .I24(\n_22_bank_cntrl[2].bank0 ),
        .I25(I25),
        .I26(\n_21_bank_cntrl[2].bank0 ),
        .I27(Q),
        .I28(O6),
        .I29(\n_52_bank_cntrl[3].bank0 ),
        .I3(O4),
        .I30(\n_60_bank_cntrl[0].bank0 ),
        .I31(I18),
        .I32({O19,p_151_out}),
        .I33({O20[9],p_112_out,O20[8:0]}),
        .I34(I20),
        .I35(I17),
        .I36(\n_25_bank_cntrl[0].bank0 ),
        .I37(\n_25_bank_cntrl[2].bank0 ),
        .I38(\n_39_bank_cntrl[3].bank0 ),
        .I39(\n_29_bank_cntrl[1].bank0 ),
        .I4(\n_23_bank_cntrl[0].bank0 ),
        .I40(\n_20_bank_cntrl[1].bank0 ),
        .I41(\n_19_bank_cntrl[3].bank0 ),
        .I42(\n_20_bank_cntrl[0].bank0 ),
        .I43(\n_26_bank_cntrl[1].bank0 ),
        .I44(\n_20_bank_cntrl[2].bank0 ),
        .I45(\n_22_bank_cntrl[3].bank0 ),
        .I46(\n_20_bank_cntrl[3].bank0 ),
        .I47(\n_23_bank_cntrl[2].bank0 ),
        .I48(\bank_compare0/req_col_r_19 ),
        .I49(\bank_compare0/req_col_r_9 ),
        .I5(\n_27_bank_cntrl[0].bank0 ),
        .I50(p_45_out),
        .I51(p_6_out),
        .I52(p_123_out),
        .I53(I30),
        .I54(p_84_out),
        .I55(O45),
        .I56(O46),
        .I57(O47),
        .I58(O48),
        .I59(I31),
        .I6(\n_24_bank_cntrl[2].bank0 ),
        .I60(\n_40_bank_cntrl[0].bank0 ),
        .I61(\n_44_bank_cntrl[0].bank0 ),
        .I62(\n_40_bank_cntrl[1].bank0 ),
        .I63(\n_36_bank_cntrl[2].bank0 ),
        .I64(\n_51_bank_cntrl[3].bank0 ),
        .I65(\n_37_bank_cntrl[2].bank0 ),
        .I66(\n_43_bank_cntrl[0].bank0 ),
        .I67(\n_39_bank_cntrl[1].bank0 ),
        .I68({O54,p_34_out[11],p_34_out[9:0]}),
        .I69({O53,p_73_out[11],p_73_out[9:0]}),
        .I7(\n_28_bank_cntrl[2].bank0 ),
        .I70(\n_35_bank_cntrl[2].bank0 ),
        .I71(\n_50_bank_cntrl[3].bank0 ),
        .I72(\n_21_bank_cntrl[1].bank0 ),
        .I73(\n_50_bank_cntrl[2].bank0 ),
        .I8(\n_24_bank_cntrl[0].bank0 ),
        .I9(O7),
        .O1(sent_col),
        .O10(n_26_arb_mux0),
        .O11(n_27_arb_mux0),
        .O12(n_28_arb_mux0),
        .O13(sending_row),
        .O14(sending_pre),
        .O15(n_41_arb_mux0),
        .O16(O16),
        .O17(O17),
        .O18(n_95_arb_mux0),
        .O19(n_101_arb_mux0),
        .O2(insert_maint_r1),
        .O20(n_102_arb_mux0),
        .O21(O21),
        .O22(n_103_arb_mux0),
        .O23(n_104_arb_mux0),
        .O3(n_7_arb_mux0),
        .O4(n_8_arb_mux0),
        .O44(O44),
        .O49(O49),
        .O5(n_9_arb_mux0),
        .O55(O55),
        .O6({\arb_row_col0/col_arb0/p_5_in ,\arb_row_col0/col_arb0/p_5_in16_in }),
        .O7(n_12_arb_mux0),
        .O8(n_13_arb_mux0),
        .O9(n_24_arb_mux0),
        .Q(sending_col),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_0(auto_pre_r_1),
        .auto_pre_r_13(auto_pre_r_20),
        .auto_pre_r_14(auto_pre_r_12),
        .col_rd_wr_r(col_rd_wr_r),
        .col_wait_r(\bank_state0/col_wait_r ),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .cs_en2(cs_en2),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_18 ),
        .demand_act_priority_r_15(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_16(\bank_state0/demand_act_priority_r_8 ),
        .demand_act_priority_r_17(\bank_state0/demand_act_priority_r_27 ),
        .demand_priority_r(\bank_state0/demand_priority_r_15 ),
        .demand_priority_r_4(\bank_state0/demand_priority_r ),
        .demand_priority_r_6(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_8(\bank_state0/demand_priority_r_24 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_14 ),
        .demanded_prior_r_5(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_7(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_9(\bank_state0/demanded_prior_r_23 ),
        .granted_pre_ns(granted_pre_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .inhbt_wr(inhbt_wr),
        .int_read_this_rank(int_read_this_rank),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .mc_address_ns({mc_address_ns[38:37],mc_address_ns[35:0]}),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r_1(\bank_state0/ofs_rdy_r_13 ),
        .ofs_rdy_r_2(\bank_state0/ofs_rdy_r_22 ),
        .ofs_rdy_r_3(\bank_state0/ofs_rdy_r_3 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_149_out(p_149_out),
        .p_154_out(p_154_out),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_54_out(p_54_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_93_out(p_93_out),
        .rd_this_rank_r(rd_this_rank_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_6 ),
        .req_bank_rdy_ns_10(\bank_state0/req_bank_rdy_ns_25 ),
        .req_bank_rdy_ns_11(\bank_state0/req_bank_rdy_ns_16 ),
        .req_bank_rdy_ns_12(\bank_state0/req_bank_rdy_ns ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r ),
        .req_bank_rdy_r_18(\bank_state0/req_bank_rdy_r_7 ),
        .req_bank_rdy_r_19(\bank_state0/req_bank_rdy_r_17 ),
        .req_bank_rdy_r_20(\bank_state0/req_bank_rdy_r_26 ),
        .wr_this_rank_r(wr_this_rank_r));
migmig_7series_v2_0_bank_cntrl \bank_cntrl[0].bank0 
       (.CLK(CLK),
        .E(p_129_out),
        .I1(O3),
        .I10(p_90_out),
        .I11(I11),
        .I12(\n_52_bank_cntrl[3].bank0 ),
        .I13(n_8_arb_mux0),
        .I14(\n_26_bank_cntrl[2].bank0 ),
        .I15(n_24_arb_mux0),
        .I16(n_41_arb_mux0),
        .I17(I17),
        .I18(\n_42_bank_cntrl[3].bank0 ),
        .I19(I19),
        .I2(n_6_bank_common0),
        .I20(O12),
        .I21(O10),
        .I22(O14),
        .I23(n_12_bank_common0),
        .I24(O24),
        .I25(I25),
        .I26(O23),
        .I27(O22),
        .I28(n_19_bank_common0),
        .I29(I29),
        .I3(I3),
        .I30(I24),
        .I31(I26),
        .I32(I16),
        .I33(I27),
        .I34(sending_pre[0]),
        .I35(I21),
        .I36(maint_wip_r),
        .I37(\n_40_bank_cntrl[1].bank0 ),
        .I38(\n_36_bank_cntrl[2].bank0 ),
        .I39(\n_48_bank_cntrl[3].bank0 ),
        .I4(I4),
        .I40(\n_49_bank_cntrl[3].bank0 ),
        .I41(\n_34_bank_cntrl[2].bank0 ),
        .I42(\n_38_bank_cntrl[1].bank0 ),
        .I43(\n_33_bank_cntrl[2].bank0 ),
        .I44(\n_37_bank_cntrl[1].bank0 ),
        .I45(n_95_arb_mux0),
        .I46(sent_col),
        .I47(\n_53_bank_cntrl[3].bank0 ),
        .I48(\n_55_bank_cntrl[1].bank0 ),
        .I49(\n_51_bank_cntrl[2].bank0 ),
        .I5(\n_56_bank_cntrl[2].bank0 ),
        .I50(I20),
        .I51(I34),
        .I52(I35),
        .I53(I36),
        .I54(\n_14_bank_cntrl[3].bank0 ),
        .I55(\n_17_bank_cntrl[2].bank0 ),
        .I56(\n_15_bank_cntrl[1].bank0 ),
        .I57(n_11_bank_common0),
        .I6(\n_57_bank_cntrl[2].bank0 ),
        .I7(n_7_arb_mux0),
        .I8(p_51_out),
        .I9(p_12_out),
        .O1(O4),
        .O10(O25),
        .O11(\n_27_bank_cntrl[0].bank0 ),
        .O12(\n_28_bank_cntrl[0].bank0 ),
        .O13(sending_row[0]),
        .O14(\n_29_bank_cntrl[0].bank0 ),
        .O15(O1),
        .O16(\n_31_bank_cntrl[0].bank0 ),
        .O17(\n_32_bank_cntrl[0].bank0 ),
        .O18(\n_33_bank_cntrl[0].bank0 ),
        .O19(\n_34_bank_cntrl[0].bank0 ),
        .O2(\n_15_bank_cntrl[0].bank0 ),
        .O20(\n_36_bank_cntrl[0].bank0 ),
        .O21(\n_37_bank_cntrl[0].bank0 ),
        .O22(\n_40_bank_cntrl[0].bank0 ),
        .O23(\n_43_bank_cntrl[0].bank0 ),
        .O24(\n_44_bank_cntrl[0].bank0 ),
        .O25({O19,p_151_out}),
        .O26(\n_58_bank_cntrl[0].bank0 ),
        .O27(\n_59_bank_cntrl[0].bank0 ),
        .O28(\n_60_bank_cntrl[0].bank0 ),
        .O29(\n_61_bank_cntrl[0].bank0 ),
        .O3(p_128_out),
        .O30(p_123_out),
        .O31(\bank_compare0/req_col_r ),
        .O32(O32),
        .O33(O33),
        .O4(\n_20_bank_cntrl[0].bank0 ),
        .O40(O40),
        .O47(O47),
        .O5(\n_21_bank_cntrl[0].bank0 ),
        .O50(O50),
        .O6(O11),
        .O7(\n_23_bank_cntrl[0].bank0 ),
        .O8(\n_24_bank_cntrl[0].bank0 ),
        .O9(\n_25_bank_cntrl[0].bank0 ),
        .Q({sending_col[2],sending_col[0]}),
        .S(S),
        .act_this_rank_r(act_this_rank_r[0]),
        .app_cmd_r2(app_cmd_r2),
        .auto_pre_r(auto_pre_r),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_15 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_14 ),
        .granted_pre_ns(granted_pre_ns),
        .hi_priority(hi_priority),
        .inhbt_wr(inhbt_wr),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_11 ),
        .order_q_r(\bank_queue0/order_q_r ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_132_out(p_132_out),
        .p_142_out(p_142_out),
        .p_145_out(p_145_out),
        .p_149_out(p_149_out),
        .p_154_out(p_154_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r ),
        .row(row),
        .set_order_q(\bank_queue0/set_order_q ),
        .tail_r(tail_r),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
migmig_7series_v2_0_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.CLK(CLK),
        .CO(CO),
        .E(p_90_out),
        .I1(O3),
        .I10(O14),
        .I11(I11),
        .I12(\arb_row_col0/col_arb0/p_5_in16_in ),
        .I13(sending_row[1]),
        .I14(\n_60_bank_cntrl[0].bank0 ),
        .I15(n_8_arb_mux0),
        .I16(n_28_arb_mux0),
        .I17(I17),
        .I18(\n_26_bank_cntrl[2].bank0 ),
        .I19(I19),
        .I2(n_6_bank_common0),
        .I20(n_41_arb_mux0),
        .I21(\n_42_bank_cntrl[3].bank0 ),
        .I22(n_12_bank_common0),
        .I23(\n_21_bank_cntrl[0].bank0 ),
        .I24(sending_pre[1:0]),
        .I25(I24),
        .I26(I26),
        .I27(I16),
        .I28(I27),
        .I29(\n_34_bank_cntrl[0].bank0 ),
        .I3(\n_58_bank_cntrl[2].bank0 ),
        .I30(\n_36_bank_cntrl[0].bank0 ),
        .I31(\n_37_bank_cntrl[0].bank0 ),
        .I32(I21),
        .I33(maint_wip_r),
        .I34(\n_58_bank_cntrl[0].bank0 ),
        .I35(\n_59_bank_cntrl[0].bank0 ),
        .I36(\n_48_bank_cntrl[3].bank0 ),
        .I37(\n_33_bank_cntrl[2].bank0 ),
        .I38(\n_49_bank_cntrl[3].bank0 ),
        .I39(\n_34_bank_cntrl[2].bank0 ),
        .I4(\n_59_bank_cntrl[2].bank0 ),
        .I40(\n_61_bank_cntrl[0].bank0 ),
        .I41(\n_53_bank_cntrl[3].bank0 ),
        .I42(\n_51_bank_cntrl[2].bank0 ),
        .I43(n_102_arb_mux0),
        .I44(sent_col),
        .I45(I20),
        .I46(I34),
        .I47(I35),
        .I48(I36),
        .I49(\n_14_bank_cntrl[3].bank0 ),
        .I5(I5),
        .I50(\n_17_bank_cntrl[2].bank0 ),
        .I51(\n_15_bank_cntrl[0].bank0 ),
        .I52(I25),
        .I6(I6),
        .I7(n_13_arb_mux0),
        .I8(O11),
        .I9(O12),
        .O1(O5),
        .O10(\n_28_bank_cntrl[1].bank0 ),
        .O11(\n_29_bank_cntrl[1].bank0 ),
        .O12(O24),
        .O13(O13),
        .O14(\n_31_bank_cntrl[1].bank0 ),
        .O15(O15),
        .O16(\n_32_bank_cntrl[1].bank0 ),
        .O17(\n_37_bank_cntrl[1].bank0 ),
        .O18(\n_38_bank_cntrl[1].bank0 ),
        .O19(\n_39_bank_cntrl[1].bank0 ),
        .O2(\n_15_bank_cntrl[1].bank0 ),
        .O20(\n_40_bank_cntrl[1].bank0 ),
        .O21({O20[9],p_112_out,O20[8:0]}),
        .O22(\n_55_bank_cntrl[1].bank0 ),
        .O23(\n_56_bank_cntrl[1].bank0 ),
        .O24(p_84_out),
        .O25(p_151_out[10]),
        .O26(\bank_compare0/req_col_r_0 ),
        .O28(O28),
        .O29(O29),
        .O3(p_89_out),
        .O36(O36),
        .O39(O39),
        .O4(\n_20_bank_cntrl[1].bank0 ),
        .O48(O48),
        .O5(\n_21_bank_cntrl[1].bank0 ),
        .O51(O51),
        .O6(O10),
        .O7(\n_26_bank_cntrl[1].bank0 ),
        .O8(\n_27_bank_cntrl[1].bank0 ),
        .O9(O9),
        .Q({sending_col[3],sending_col[1]}),
        .act_this_rank_r(act_this_rank_r[1]),
        .app_cmd_r2(app_cmd_r2),
        .auto_pre_r(auto_pre_r_1),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_8 ),
        .demand_priority_r(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_24 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_23 ),
        .hi_priority(hi_priority),
        .inhbt_wr(inhbt_wr),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_3 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .order_q_r(\bank_queue0/order_q_r_2 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_103_out(p_103_out),
        .p_106_out(p_106_out),
        .p_110_out(p_110_out),
        .p_115_out(p_115_out),
        .p_126_out(p_126_out),
        .p_145_out(p_145_out),
        .p_154_out(p_154_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_93_out(p_93_out),
        .p_9_out(p_9_out),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_6 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_7 ),
        .row(row),
        .set_order_q(\bank_queue0/set_order_q_30 ),
        .tail_r_0(tail_r_0),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]));
migmig_7series_v2_0_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.CLK(CLK),
        .E(p_51_out),
        .I1(O3),
        .I10(\n_42_bank_cntrl[3].bank0 ),
        .I11(I11),
        .I12(\n_32_bank_cntrl[1].bank0 ),
        .I13(\n_33_bank_cntrl[0].bank0 ),
        .I14(\n_36_bank_cntrl[0].bank0 ),
        .I15(\n_37_bank_cntrl[0].bank0 ),
        .I16(n_12_bank_common0),
        .I17(I17),
        .I18(O10),
        .I19(I19),
        .I2(n_6_bank_common0),
        .I20(O11),
        .I21(O14),
        .I22(I22),
        .I23(sending_pre[3:2]),
        .I24(I24),
        .I25(I16),
        .I26(I26),
        .I27(I27),
        .I28(I21),
        .I29(maint_wip_r),
        .I3(n_9_arb_mux0),
        .I30(\n_37_bank_cntrl[1].bank0 ),
        .I31(\n_58_bank_cntrl[0].bank0 ),
        .I32(\n_48_bank_cntrl[3].bank0 ),
        .I33(\n_38_bank_cntrl[1].bank0 ),
        .I34(\n_59_bank_cntrl[0].bank0 ),
        .I35(\n_49_bank_cntrl[3].bank0 ),
        .I36(\n_51_bank_cntrl[3].bank0 ),
        .I37(n_101_arb_mux0),
        .I38(p_34_out[10]),
        .I39(\n_21_bank_cntrl[3].bank0 ),
        .I4(\n_52_bank_cntrl[3].bank0 ),
        .I40(\n_55_bank_cntrl[1].bank0 ),
        .I41(\n_53_bank_cntrl[3].bank0 ),
        .I42(\n_61_bank_cntrl[0].bank0 ),
        .I43(\n_56_bank_cntrl[1].bank0 ),
        .I44(\n_25_bank_cntrl[3].bank0 ),
        .I45(O4),
        .I46(O7),
        .I47(O5),
        .I48(n_103_arb_mux0),
        .I49(sent_col),
        .I5(n_8_arb_mux0),
        .I50(I20),
        .I51(I34),
        .I52(I35),
        .I53(I36),
        .I54(\n_14_bank_cntrl[3].bank0 ),
        .I55(\n_15_bank_cntrl[1].bank0 ),
        .I56(\n_15_bank_cntrl[0].bank0 ),
        .I57(\n_32_bank_cntrl[0].bank0 ),
        .I6(n_26_arb_mux0),
        .I7(I7),
        .I8(I8),
        .I9(n_41_arb_mux0),
        .O1(O6),
        .O10(\n_26_bank_cntrl[2].bank0 ),
        .O11(O23),
        .O12(\n_28_bank_cntrl[2].bank0 ),
        .O13(sending_row[2]),
        .O14(O12),
        .O15(\n_33_bank_cntrl[2].bank0 ),
        .O16(\n_34_bank_cntrl[2].bank0 ),
        .O17(\n_35_bank_cntrl[2].bank0 ),
        .O18(\n_36_bank_cntrl[2].bank0 ),
        .O19(\n_37_bank_cntrl[2].bank0 ),
        .O2(\n_17_bank_cntrl[2].bank0 ),
        .O20({O53,p_73_out[11],p_73_out[9:0]}),
        .O21(\n_50_bank_cntrl[2].bank0 ),
        .O22(\n_51_bank_cntrl[2].bank0 ),
        .O23(\n_56_bank_cntrl[2].bank0 ),
        .O24(\n_57_bank_cntrl[2].bank0 ),
        .O25(\n_58_bank_cntrl[2].bank0 ),
        .O26(O26),
        .O27(O27),
        .O28(\n_59_bank_cntrl[2].bank0 ),
        .O29(\n_60_bank_cntrl[2].bank0 ),
        .O3(p_50_out),
        .O30(\n_61_bank_cntrl[2].bank0 ),
        .O31(p_45_out),
        .O32(\bank_compare0/req_col_r_9 ),
        .O4(\n_20_bank_cntrl[2].bank0 ),
        .O43(O43),
        .O46(O46),
        .O5(\n_21_bank_cntrl[2].bank0 ),
        .O6(\n_22_bank_cntrl[2].bank0 ),
        .O7(\n_23_bank_cntrl[2].bank0 ),
        .O8(\n_24_bank_cntrl[2].bank0 ),
        .O9(\n_25_bank_cntrl[2].bank0 ),
        .Q({sending_col[2],sending_col[0]}),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r[2]),
        .app_cmd_r2(app_cmd_r2),
        .auto_pre_r(auto_pre_r_12),
        .col_wait_r(\bank_state0/col_wait_r ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_18 ),
        .demand_priority_r(\bank_state0/demand_priority_r_15 ),
        .demand_priority_r_2(\bank_state0/demand_priority_r ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_14 ),
        .demanded_prior_r_3(\bank_state0/demanded_prior_r ),
        .hi_priority(hi_priority),
        .inhbt_wr(inhbt_wr),
        .maint_req_r(maint_req_r),
        .mc_address_ns(mc_address_ns[36]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_13 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_11 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_10 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0 ),
        .order_q_r(\bank_queue0/order_q_r ),
        .order_q_r_5(\bank_queue0/order_q_r_2 ),
        .order_q_r_7(\bank_queue0/order_q_r_21 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_103_out(p_103_out),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_142_out(p_142_out),
        .p_145_out(p_145_out),
        .p_25_out(p_25_out),
        .p_28_out(p_28_out),
        .p_48_out(p_48_out),
        .p_54_out(p_54_out),
        .p_67_out(p_67_out),
        .p_71_out(p_71_out),
        .p_76_out(p_76_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_16 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_17 ),
        .row(row),
        .set_order_q(\bank_queue0/set_order_q_28 ),
        .set_order_q_4(\bank_queue0/set_order_q ),
        .set_order_q_6(\bank_queue0/set_order_q_30 ),
        .set_order_q_8(\bank_queue0/set_order_q_29 ),
        .tail_r_1(tail_r_1),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]));
migmig_7series_v2_0_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.CLK(CLK),
        .E(p_12_out),
        .I1(O3),
        .I10(I10),
        .I11(I11),
        .I12(n_27_arb_mux0),
        .I13(\n_26_bank_cntrl[2].bank0 ),
        .I14(n_41_arb_mux0),
        .I15(\n_31_bank_cntrl[0].bank0 ),
        .I16(\n_36_bank_cntrl[0].bank0 ),
        .I17(I17),
        .I18(\n_37_bank_cntrl[0].bank0 ),
        .I19(I19),
        .I2(n_6_bank_common0),
        .I20(n_12_bank_common0),
        .I21(O12),
        .I22(O11),
        .I23(I23),
        .I24(O10),
        .I25(O4),
        .I26(I24),
        .I27(I26),
        .I28(I16),
        .I29(I27),
        .I3(\n_60_bank_cntrl[2].bank0 ),
        .I30(I21),
        .I31(maint_wip_r),
        .I32(\n_33_bank_cntrl[2].bank0 ),
        .I33(\n_37_bank_cntrl[1].bank0 ),
        .I34(\n_58_bank_cntrl[0].bank0 ),
        .I35(\n_34_bank_cntrl[2].bank0 ),
        .I36(\n_38_bank_cntrl[1].bank0 ),
        .I37(\n_59_bank_cntrl[0].bank0 ),
        .I38(\n_55_bank_cntrl[1].bank0 ),
        .I39(\n_51_bank_cntrl[2].bank0 ),
        .I4(\n_61_bank_cntrl[2].bank0 ),
        .I40(\n_61_bank_cntrl[0].bank0 ),
        .I41(n_104_arb_mux0),
        .I42(sent_col),
        .I43(I20),
        .I44(I34),
        .I45(I35),
        .I46(I36),
        .I47(\n_17_bank_cntrl[2].bank0 ),
        .I48(\n_15_bank_cntrl[1].bank0 ),
        .I49(\n_15_bank_cntrl[0].bank0 ),
        .I5(n_12_arb_mux0),
        .I50(\n_28_bank_cntrl[0].bank0 ),
        .I51(\n_29_bank_cntrl[0].bank0 ),
        .I52(I25),
        .I6(\arb_row_col0/col_arb0/p_5_in ),
        .I7(\n_60_bank_cntrl[0].bank0 ),
        .I8(n_8_arb_mux0),
        .I9(I9),
        .O1(O7),
        .O10(\n_25_bank_cntrl[3].bank0 ),
        .O11({O54,p_34_out}),
        .O12(\n_39_bank_cntrl[3].bank0 ),
        .O13(sending_row[3]),
        .O14(sending_pre[3]),
        .O15(O22),
        .O16(\n_41_bank_cntrl[3].bank0 ),
        .O17(\n_42_bank_cntrl[3].bank0 ),
        .O18(O14),
        .O19(\n_48_bank_cntrl[3].bank0 ),
        .O2(\n_14_bank_cntrl[3].bank0 ),
        .O20(\n_49_bank_cntrl[3].bank0 ),
        .O21(\n_50_bank_cntrl[3].bank0 ),
        .O22(\n_51_bank_cntrl[3].bank0 ),
        .O23(\n_52_bank_cntrl[3].bank0 ),
        .O24(\n_53_bank_cntrl[3].bank0 ),
        .O25(p_6_out),
        .O26(\bank_compare0/req_col_r_19 ),
        .O3(p_11_out),
        .O30(O30),
        .O31(O31),
        .O4(\n_19_bank_cntrl[3].bank0 ),
        .O41(O41),
        .O42(O42),
        .O45(O45),
        .O5(\n_20_bank_cntrl[3].bank0 ),
        .O6(\n_21_bank_cntrl[3].bank0 ),
        .O7(\n_22_bank_cntrl[3].bank0 ),
        .O8(\n_23_bank_cntrl[3].bank0 ),
        .O9(\n_24_bank_cntrl[3].bank0 ),
        .Q({sending_col[3],sending_col[1:0]}),
        .act_this_rank_r(act_this_rank_r[3]),
        .app_cmd_r2(app_cmd_r2),
        .auto_pre_r(auto_pre_r_20),
        .cs_en2(cs_en2),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_27 ),
        .demand_priority_r(\bank_state0/demand_priority_r_24 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_5 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_23 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_4 ),
        .hi_priority(hi_priority),
        .inhbt_wr(inhbt_wr),
        .maint_req_r(maint_req_r),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_22 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_10 ),
        .order_q_r(\bank_queue0/order_q_r_21 ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_126_out(p_126_out),
        .p_132_out(p_132_out),
        .p_145_out(p_145_out),
        .p_25_out(p_25_out),
        .p_28_out(p_28_out),
        .p_32_out(p_32_out),
        .p_37_out(p_37_out),
        .p_48_out(p_48_out),
        .p_67_out(p_67_out),
        .p_87_out(p_87_out),
        .p_9_out(p_9_out),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_25 ),
        .req_bank_rdy_r(\bank_state0/req_bank_rdy_r_26 ),
        .row(row),
        .set_order_q(\bank_queue0/set_order_q_29 ),
        .tail_r_2(tail_r_2),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]));
migmig_7series_v2_0_bank_common bank_common0
       (.CLK(CLK),
        .E(p_90_out),
        .I1(O1),
        .I11(I11),
        .I16(I16),
        .I17(I17),
        .I2(I2),
        .I21(I21),
        .I25(I25),
        .I28(I28),
        .I3(p_12_out),
        .I32(I32),
        .I33(I33),
        .I4(p_51_out),
        .I5(\n_15_bank_cntrl[0].bank0 ),
        .I6(O10),
        .I7(O14),
        .I8(O11),
        .I9(O12),
        .O1(O2),
        .O2(insert_maint_r),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O29(O29),
        .O3(maint_wip_r),
        .O34(O34),
        .O35(O35),
        .O37(O37),
        .O38(O38),
        .O4(n_6_bank_common0),
        .O40(O40),
        .O42(O42),
        .O43(O43),
        .O5(O8),
        .O52(O52),
        .O6(n_11_bank_common0),
        .O7(n_12_bank_common0),
        .O8(n_19_bank_common0),
        .O9(O3),
        .Q(O18),
        .app_en_r2(app_en_r2),
        .hi_priority(hi_priority),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_zq_r(maint_zq_r),
        .p_11_out(p_11_out),
        .p_126_out(p_126_out),
        .p_128_out(p_128_out),
        .p_129_out(p_129_out),
        .p_48_out(p_48_out),
        .p_50_out(p_50_out),
        .p_87_out(p_87_out),
        .p_89_out(p_89_out),
        .p_9_out(p_9_out),
        .set_order_q(\bank_queue0/set_order_q_30 ),
        .set_order_q_0(\bank_queue0/set_order_q_29 ),
        .set_order_q_1(\bank_queue0/set_order_q_28 ),
        .set_order_q_2(\bank_queue0/set_order_q ),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_queue" *) 
module migmig_7series_v2_0_bank_queue
   (O1,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    O3,
    O2,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    req_bank_rdy_ns,
    O11,
    O12,
    O14,
    O13,
    O15,
    O16,
    O17,
    O18,
    O19,
    O32,
    O33,
    O22,
    O50,
    D,
    O29,
    O23,
    p_142_out,
    CLK,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I1,
    I2,
    I3,
    I25,
    I4,
    I5,
    I6,
    set_order_q,
    I8,
    I9,
    I10,
    col_wait_r,
    I7,
    I13,
    I14,
    I15,
    req_priority_r,
    I16,
    I18,
    I20,
    I21,
    I22,
    I23,
    p_106_out,
    I29,
    I24,
    I26,
    I27,
    I28,
    O20,
    O21,
    p_48_out,
    p_9_out,
    p_87_out,
    I11,
    p_67_out,
    p_28_out,
    I12,
    Q,
    I17,
    I19,
    ras_timer_zero_r,
    I30,
    was_priority,
    maint_req_r,
    was_wr,
    O26,
    I39,
    O27,
    I40,
    I41,
    I42,
    I43,
    I44,
    I47,
    I48,
    I49,
    I54,
    I55,
    I56,
    I57,
    I31,
    I32);
  output O1;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output O3;
  output O2;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output req_bank_rdy_ns;
  output O11;
  output O12;
  output O14;
  output O13;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O32;
  output O33;
  output O22;
  output O50;
  output [1:0]D;
  output O29;
  output O23;
  output p_142_out;
  input CLK;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I1;
  input I2;
  input I3;
  input I25;
  input I4;
  input I5;
  input I6;
  input set_order_q;
  input [0:0]I8;
  input [0:0]I9;
  input [0:0]I10;
  input col_wait_r;
  input I7;
  input I13;
  input I14;
  input I15;
  input req_priority_r;
  input I16;
  input I18;
  input I20;
  input I21;
  input I22;
  input I23;
  input p_106_out;
  input I29;
  input I24;
  input I26;
  input I27;
  input I28;
  input O20;
  input O21;
  input p_48_out;
  input p_9_out;
  input p_87_out;
  input I11;
  input p_67_out;
  input p_28_out;
  input I12;
  input [0:0]Q;
  input I17;
  input I19;
  input ras_timer_zero_r;
  input I30;
  input was_priority;
  input maint_req_r;
  input was_wr;
  input O26;
  input I39;
  input O27;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I47;
  input I48;
  input I49;
  input I54;
  input I55;
  input I56;
  input I57;
  input I31;
  input I32;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire [0:0]I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire O26;
  wire O27;
  wire O29;
  wire O3;
  wire O32;
  wire O33;
  wire O4;
  wire O5;
  wire O50;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire col_wait_r;
  wire maint_req_r;
  wire n_0_auto_pre_r_lcl_i_1;
  wire n_0_head_r_lcl_i_4__0;
  wire n_0_ordered_r_lcl_i_1;
  wire \n_0_q_entry_r[0]_i_1 ;
  wire \n_0_q_entry_r[0]_i_3 ;
  wire \n_0_q_entry_r[1]_i_1 ;
  wire \n_0_q_entry_r[1]_i_4__2 ;
  wire \n_0_q_entry_r[1]_i_5__2 ;
  wire \n_0_q_entry_r[1]_i_6__2 ;
  wire \n_0_q_entry_r[1]_i_7__0 ;
  wire n_0_q_has_priority_r_i_1__2;
  wire n_0_q_has_rd_r_i_1__2;
  wire \n_0_ras_timer_r[0]_i_2__1 ;
  wire \n_0_ras_timer_r[1]_i_2__1 ;
  wire \n_0_ras_timer_r[1]_i_6 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 ;
  wire n_0_wait_for_maint_r_lcl_i_1__0;
  wire p_106_out;
  wire p_142_out;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:1]q_entry_ns;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_rd;
  wire ras_timer_zero_r;
  wire [3:1]rb_hit_busies_r;
  wire req_bank_rdy_ns;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;

(* SOFT_HLUTNM = "soft_lutpair598" *) 
   LUT5 #(
    .INIT(32'h2AAAAAAA)) 
     accept_internal_r_i_1
       (.I0(I29),
        .I1(O13),
        .I2(I24),
        .I3(I26),
        .I4(I27),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair603" *) 
   LUT4 #(
    .INIT(16'h00B0)) 
     accept_internal_r_i_2
       (.I0(set_order_q),
        .I1(O1),
        .I2(O6),
        .I3(I12),
        .O(O13));
LUT6 #(
    .INIT(64'h00000000AAAAAEAA)) 
     auto_pre_r_lcl_i_1
       (.I0(O23),
        .I1(I11),
        .I2(I23),
        .I3(tail_r),
        .I4(I32),
        .I5(I1),
        .O(n_0_auto_pre_r_lcl_i_1));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_auto_pre_r_lcl_i_1),
        .Q(O23),
        .R(1'b0));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(tail_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hEAEAEAFF)) 
     demand_priority_r_i_2__2
       (.I0(O2),
        .I1(I14),
        .I2(O4),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(O10));
LUT6 #(
    .INIT(64'h00000000002A0000)) 
     \grant_r[0]_i_2__0 
       (.I0(I13),
        .I1(O4),
        .I2(I14),
        .I3(O2),
        .I4(col_wait_r),
        .I5(I15),
        .O(O9));
LUT5 #(
    .INIT(32'hFFDFFFFF)) 
     \grant_r[1]_i_8 
       (.I0(ras_timer_zero_r),
        .I1(wait_for_maint_r),
        .I2(I30),
        .I3(O1),
        .I4(O3),
        .O(O22));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
     \grant_r[3]_i_12__0 
       (.I0(O1),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(\n_0_ras_timer_r[1]_i_6 ),
        .I4(col_wait_r),
        .I5(I7),
        .O(O7));
LUT4 #(
    .INIT(16'hFF08)) 
     \grant_r[3]_i_23 
       (.I0(O4),
        .I1(I16),
        .I2(I18),
        .I3(O2),
        .O(O11));
LUT6 #(
    .INIT(64'h2F20202020202F20)) 
     head_r_lcl_i_2__1
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(n_0_head_r_lcl_i_4__0),
        .I3(O20),
        .I4(O21),
        .I5(\n_0_q_entry_r[1]_i_7__0 ),
        .O(O32));
(* SOFT_HLUTNM = "soft_lutpair602" *) 
   LUT5 #(
    .INIT(32'h80010116)) 
     head_r_lcl_i_3__2
       (.I0(O1),
        .I1(I10),
        .I2(I9),
        .I3(I8),
        .I4(I23),
        .O(O50));
(* SOFT_HLUTNM = "soft_lutpair601" *) 
   LUT4 #(
    .INIT(16'h0A3A)) 
     head_r_lcl_i_4__0
       (.I0(\n_0_q_entry_r[1]_i_7__0 ),
        .I1(set_order_q),
        .I2(O1),
        .I3(I23),
        .O(n_0_head_r_lcl_i_4__0));
FDSE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I4),
        .Q(O3),
        .S(I25));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair598" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__0
       (.I0(O13),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h55151515)) 
     \maint_controller.maint_hit_busies_r[0]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I17),
        .I4(I19),
        .O(O6));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I6),
        .Q(O4),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I5),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
     ordered_r_lcl_i_1
       (.I0(p_142_out),
        .I1(set_order_q),
        .I2(Q),
        .I3(I17),
        .I4(I19),
        .I5(I12),
        .O(n_0_ordered_r_lcl_i_1));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1),
        .Q(p_142_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hC0AAFFFFCFAA0000)) 
     \q_entry_r[0]_i_1 
       (.I0(I57),
        .I1(\n_0_q_entry_r[0]_i_3 ),
        .I2(set_order_q),
        .I3(O6),
        .I4(O33),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1 ));
LUT5 #(
    .INIT(32'h96696996)) 
     \q_entry_r[0]_i_3 
       (.I0(\n_0_q_entry_r[1]_i_7__0 ),
        .I1(p_48_out),
        .I2(p_9_out),
        .I3(p_87_out),
        .I4(I11),
        .O(\n_0_q_entry_r[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000699600009669)) 
     \q_entry_r[0]_i_4 
       (.I0(I21),
        .I1(I20),
        .I2(\n_0_q_entry_r[1]_i_4__2 ),
        .I3(O6),
        .I4(I22),
        .I5(I23),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair599" *) 
   LUT4 #(
    .INIT(16'h9669)) 
     \q_entry_r[0]_i_4__0 
       (.I0(I21),
        .I1(O6),
        .I2(\n_0_q_entry_r[1]_i_4__2 ),
        .I3(I23),
        .O(O17));
(* SOFT_HLUTNM = "soft_lutpair600" *) 
   LUT5 #(
    .INIT(32'h69969669)) 
     \q_entry_r[0]_i_4__2 
       (.I0(O6),
        .I1(I8),
        .I2(I9),
        .I3(I10),
        .I4(O1),
        .O(O5));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1 
       (.I0(q_entry_ns),
        .I1(O33),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1 ));
LUT5 #(
    .INIT(32'h596565A6)) 
     \q_entry_r[1]_i_2__0 
       (.I0(\n_0_q_entry_r[1]_i_6__2 ),
        .I1(O6),
        .I2(\n_0_q_entry_r[1]_i_4__2 ),
        .I3(I20),
        .I4(I21),
        .O(O12));
LUT5 #(
    .INIT(32'h32FE01CD)) 
     \q_entry_r[1]_i_2__2 
       (.I0(\n_0_q_entry_r[1]_i_4__2 ),
        .I1(O6),
        .I2(I23),
        .I3(\n_0_q_entry_r[1]_i_5__2 ),
        .I4(\n_0_q_entry_r[1]_i_6__2 ),
        .O(q_entry_ns));
(* SOFT_HLUTNM = "soft_lutpair601" *) 
   LUT5 #(
    .INIT(32'hFF2EFFFF)) 
     \q_entry_r[1]_i_3__1 
       (.I0(\n_0_q_entry_r[1]_i_7__0 ),
        .I1(O1),
        .I2(I23),
        .I3(set_order_q),
        .I4(O6),
        .O(O33));
(* SOFT_HLUTNM = "soft_lutpair602" *) 
   LUT4 #(
    .INIT(16'h6996)) 
     \q_entry_r[1]_i_4__2 
       (.I0(O1),
        .I1(I10),
        .I2(I9),
        .I3(I8),
        .O(\n_0_q_entry_r[1]_i_4__2 ));
LUT6 #(
    .INIT(64'h1554400101155440)) 
     \q_entry_r[1]_i_5 
       (.I0(I28),
        .I1(I20),
        .I2(I21),
        .I3(O6),
        .I4(\n_0_q_entry_r[1]_i_6__2 ),
        .I5(\n_0_q_entry_r[1]_i_4__2 ),
        .O(O16));
LUT6 #(
    .INIT(64'h0120203232131301)) 
     \q_entry_r[1]_i_5__0 
       (.I0(I23),
        .I1(I20),
        .I2(\n_0_q_entry_r[1]_i_4__2 ),
        .I3(O6),
        .I4(I21),
        .I5(\n_0_q_entry_r[1]_i_6__2 ),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair599" *) 
   LUT5 #(
    .INIT(32'h00590065)) 
     \q_entry_r[1]_i_5__1 
       (.I0(\n_0_q_entry_r[1]_i_6__2 ),
        .I1(\n_0_q_entry_r[1]_i_4__2 ),
        .I2(O6),
        .I3(I21),
        .I4(I23),
        .O(O19));
LUT6 #(
    .INIT(64'hB400B4FFB4FFB400)) 
     \q_entry_r[1]_i_5__2 
       (.I0(O21),
        .I1(\n_0_q_entry_r[1]_i_7__0 ),
        .I2(O20),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[1]_i_5__2 ));
(* SOFT_HLUTNM = "soft_lutpair600" *) 
   LUT4 #(
    .INIT(16'h7EE8)) 
     \q_entry_r[1]_i_6__2 
       (.I0(O1),
        .I1(I8),
        .I2(I9),
        .I3(I10),
        .O(\n_0_q_entry_r[1]_i_6__2 ));
LUT6 #(
    .INIT(64'h22F222F2FFFF22F2)) 
     \q_entry_r[1]_i_7__0 
       (.I0(rb_hit_busies_r[1]),
        .I1(I21),
        .I2(rb_hit_busies_r[2]),
        .I3(I20),
        .I4(rb_hit_busies_r[3]),
        .I5(I22),
        .O(\n_0_q_entry_r[1]_i_7__0 ));
FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1 ),
        .Q(q_entry_r[0]),
        .R(I31));
FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1 ),
        .Q(q_entry_r[1]),
        .R(I25));
LUT4 #(
    .INIT(16'hAEAA)) 
     q_has_priority_r_i_1__2
       (.I0(q_has_priority),
        .I1(I11),
        .I2(I23),
        .I3(was_priority),
        .O(n_0_q_has_priority_r_i_1__2));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_priority_r_i_1__2),
        .Q(q_has_priority),
        .R(I1));
LUT6 #(
    .INIT(64'hF2F2F2F2F2F2FFF2)) 
     q_has_rd_r_i_1__2
       (.I0(maint_req_r),
        .I1(O1),
        .I2(q_has_rd),
        .I3(I11),
        .I4(I23),
        .I5(was_wr),
        .O(n_0_q_has_rd_r_i_1__2));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_rd_r_i_1__2),
        .Q(q_has_rd),
        .R(I1));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[0]_i_1__2 
       (.I0(\n_0_ras_timer_r[0]_i_2__1 ),
        .I1(O27),
        .I2(O8),
        .I3(rb_hit_busies_r[3]),
        .I4(I40),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[0]_i_2__1 
       (.I0(I41),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[1]),
        .I3(I42),
        .O(\n_0_ras_timer_r[0]_i_2__1 ));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[1]_i_1__2 
       (.I0(\n_0_ras_timer_r[1]_i_2__1 ),
        .I1(O26),
        .I2(O8),
        .I3(rb_hit_busies_r[3]),
        .I4(I39),
        .O(D[1]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[1]_i_2__1 
       (.I0(I43),
        .I1(rb_hit_busies_r[2]),
        .I2(rb_hit_busies_r[1]),
        .I3(I44),
        .O(\n_0_ras_timer_r[1]_i_2__1 ));
LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4__0 
       (.I0(\n_0_ras_timer_r[1]_i_6 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(O1),
        .O(O8));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_6 
       (.I0(I47),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[1]),
        .I3(I48),
        .I4(rb_hit_busies_r[2]),
        .I5(I49),
        .O(\n_0_ras_timer_r[1]_i_6 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_6__0 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I17),
        .I4(I19),
        .O(O29));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(rb_hit_busies_r[1]),
        .I1(O13),
        .I2(p_106_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(rb_hit_busies_r[2]),
        .I1(O13),
        .I2(p_67_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(rb_hit_busies_r[3]),
        .I1(O13),
        .I2(p_28_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 ),
        .Q(rb_hit_busies_r[1]),
        .R(I56));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 ),
        .Q(rb_hit_busies_r[2]),
        .R(I55));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 ),
        .Q(rb_hit_busies_r[3]),
        .R(I54));
LUT4 #(
    .INIT(16'h0222)) 
     req_bank_rdy_r_i_1__2
       (.I0(col_wait_r),
        .I1(O2),
        .I2(I14),
        .I3(O4),
        .O(req_bank_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair603" *) 
   LUT2 #(
    .INIT(4'hE)) 
     wait_for_maint_r_lcl_i_1__0
       (.I0(wait_for_maint_r),
        .I1(set_order_q),
        .O(n_0_wait_for_maint_r_lcl_i_1__0));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wait_for_maint_r_lcl_i_1__0),
        .Q(wait_for_maint_r),
        .R(I2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_queue" *) 
module migmig_7series_v2_0_bank_queue__parameterized0
   (O1,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r_0,
    O3,
    O2,
    O4,
    O9,
    O5,
    O13,
    O15,
    O8,
    O6,
    O11,
    O7,
    req_bank_rdy_ns,
    O14,
    O28,
    O10,
    O12,
    O39,
    D,
    O19,
    O22,
    O16,
    p_103_out,
    CLK,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I1,
    I2,
    I5,
    I19,
    I6,
    I3,
    I4,
    I8,
    I9,
    I10,
    set_order_q,
    col_wait_r,
    I7,
    I15,
    I16,
    I18,
    req_priority_r,
    I20,
    I21,
    I22,
    I11,
    I23,
    p_67_out,
    p_28_out,
    p_145_out,
    I12,
    I29,
    Q,
    I13,
    I14,
    I30,
    I31,
    p_126_out,
    I17,
    p_9_out,
    p_48_out,
    was_priority,
    maint_req_r,
    was_wr,
    O17,
    I34,
    O18,
    I35,
    ras_timer_zero_r,
    I24,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I49,
    I50,
    I51,
    I52,
    I25);
  output O1;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r_0;
  output O3;
  output O2;
  output O4;
  output O9;
  output O5;
  output O13;
  output O15;
  output O8;
  output O6;
  output O11;
  output O7;
  output req_bank_rdy_ns;
  output O14;
  output O28;
  output O10;
  output O12;
  output O39;
  output [1:0]D;
  output O19;
  output O22;
  output O16;
  output p_103_out;
  input CLK;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I1;
  input I2;
  input I5;
  input I19;
  input I6;
  input I3;
  input I4;
  input I8;
  input I9;
  input I10;
  input set_order_q;
  input col_wait_r;
  input I7;
  input I15;
  input I16;
  input I18;
  input req_priority_r;
  input I20;
  input I21;
  input I22;
  input I11;
  input I23;
  input p_67_out;
  input p_28_out;
  input p_145_out;
  input I12;
  input I29;
  input [0:0]Q;
  input I13;
  input I14;
  input I30;
  input I31;
  input p_126_out;
  input I17;
  input p_9_out;
  input p_48_out;
  input was_priority;
  input maint_req_r;
  input was_wr;
  input O17;
  input I34;
  input O18;
  input I35;
  input ras_timer_zero_r;
  input I24;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I49;
  input I50;
  input I51;
  input I52;
  input I25;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O22;
  wire O28;
  wire O3;
  wire O39;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire col_wait_r;
  wire maint_req_r;
  wire n_0_auto_pre_r_lcl_i_1__0;
  wire n_0_head_r_lcl_i_3__1;
  wire n_0_ordered_r_lcl_i_1__0;
  wire \n_0_q_entry_r[0]_i_1__0 ;
  wire \n_0_q_entry_r[0]_i_2 ;
  wire \n_0_q_entry_r[1]_i_1__0 ;
  wire \n_0_q_entry_r[1]_i_2__1 ;
  wire \n_0_q_entry_r[1]_i_4__1 ;
  wire n_0_q_has_priority_r_i_1__1;
  wire n_0_q_has_rd_r_i_1__1;
  wire \n_0_ras_timer_r[0]_i_2__2 ;
  wire \n_0_ras_timer_r[1]_i_2__2 ;
  wire \n_0_ras_timer_r[1]_i_5__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 ;
  wire n_0_wait_for_maint_r_lcl_i_1;
  wire p_103_out;
  wire p_126_out;
  wire p_145_out;
  wire p_28_out;
  wire p_48_out;
  wire p_67_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_rd;
  wire ras_timer_zero_r;
  wire [4:2]rb_hit_busies_r;
  wire req_bank_rdy_ns;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r_0;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;

(* SOFT_HLUTNM = "soft_lutpair611" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     accept_internal_r_i_3
       (.I0(O1),
        .I1(set_order_q),
        .I2(O5),
        .I3(I12),
        .O(O12));
LUT6 #(
    .INIT(64'h00000000AAAAAEAA)) 
     auto_pre_r_lcl_i_1__0
       (.I0(O16),
        .I1(I17),
        .I2(I22),
        .I3(tail_r_0),
        .I4(I25),
        .I5(I1),
        .O(n_0_auto_pre_r_lcl_i_1__0));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_auto_pre_r_lcl_i_1__0),
        .Q(O16),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair613" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__0 
       (.I0(O5),
        .I1(I8),
        .I2(I9),
        .O(O9));
LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__1 
       (.I0(O5),
        .I1(I8),
        .I2(I10),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair613" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3__2 
       (.I0(O5),
        .I1(I9),
        .I2(I10),
        .O(O15));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I5),
        .Q(tail_r_0),
        .R(1'b0));
LUT5 #(
    .INIT(32'hECECECFF)) 
     demand_priority_r_i_2__1
       (.I0(O4),
        .I1(O2),
        .I2(I18),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(O7));
LUT4 #(
    .INIT(16'hF2F0)) 
     \grant_r[0]_i_9 
       (.I0(I20),
        .I1(I21),
        .I2(O2),
        .I3(O4),
        .O(O14));
LUT6 #(
    .INIT(64'hFFFDFFDDFFFFFFFF)) 
     \grant_r[1]_i_2__2 
       (.I0(I15),
        .I1(I16),
        .I2(I18),
        .I3(O2),
        .I4(O4),
        .I5(col_wait_r),
        .O(O11));
LUT5 #(
    .INIT(32'hFFDFFFFF)) 
     \grant_r[1]_i_6 
       (.I0(ras_timer_zero_r),
        .I1(wait_for_maint_r),
        .I2(I24),
        .I3(O1),
        .I4(O3),
        .O(O19));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
     \grant_r[3]_i_9__1 
       (.I0(O1),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(\n_0_ras_timer_r[1]_i_5__0 ),
        .I4(col_wait_r),
        .I5(I7),
        .O(O8));
LUT6 #(
    .INIT(64'h20202F202F202020)) 
     head_r_lcl_i_2__2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(n_0_head_r_lcl_i_3__1),
        .I3(I30),
        .I4(O10),
        .I5(I31),
        .O(O39));
(* SOFT_HLUTNM = "soft_lutpair610" *) 
   LUT4 #(
    .INIT(16'h0535)) 
     head_r_lcl_i_3__1
       (.I0(O10),
        .I1(set_order_q),
        .I2(O1),
        .I3(I22),
        .O(n_0_head_r_lcl_i_3__1));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I6),
        .Q(O3),
        .R(I19));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair612" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1
       (.I0(O12),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h55151515)) 
     \maint_controller.maint_hit_busies_r[1]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I13),
        .I4(I14),
        .O(O5));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I4),
        .Q(O4),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
     ordered_r_lcl_i_1__0
       (.I0(p_103_out),
        .I1(set_order_q),
        .I2(Q),
        .I3(I13),
        .I4(I14),
        .I5(I12),
        .O(n_0_ordered_r_lcl_i_1__0));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__0),
        .Q(p_103_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[0]_i_1__0 
       (.I0(\n_0_q_entry_r[0]_i_2 ),
        .I1(O28),
        .I2(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hAA00C3C3AAFFC3C3)) 
     \q_entry_r[0]_i_2 
       (.I0(I11),
        .I1(I23),
        .I2(I22),
        .I3(set_order_q),
        .I4(O5),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_2 ));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1__0 
       (.I0(\n_0_q_entry_r[1]_i_2__1 ),
        .I1(O28),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__0 ));
LUT6 #(
    .INIT(64'h0000000055D7FFD7)) 
     \q_entry_r[1]_i_2__1 
       (.I0(O5),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(set_order_q),
        .I4(\n_0_q_entry_r[1]_i_4__1 ),
        .I5(I29),
        .O(\n_0_q_entry_r[1]_i_2__1 ));
(* SOFT_HLUTNM = "soft_lutpair610" *) 
   LUT5 #(
    .INIT(32'hFF1DFFFF)) 
     \q_entry_r[1]_i_3__0 
       (.I0(O10),
        .I1(O1),
        .I2(I22),
        .I3(set_order_q),
        .I4(O5),
        .O(O28));
LUT5 #(
    .INIT(32'h8117177E)) 
     \q_entry_r[1]_i_4__1 
       (.I0(O10),
        .I1(p_126_out),
        .I2(I17),
        .I3(p_9_out),
        .I4(p_48_out),
        .O(\n_0_q_entry_r[1]_i_4__1 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_6__1 
       (.I0(rb_hit_busies_r[2]),
        .I1(I9),
        .I2(rb_hit_busies_r[4]),
        .I3(I8),
        .I4(rb_hit_busies_r[3]),
        .I5(I10),
        .O(O10));
FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__0 ),
        .Q(q_entry_r[0]),
        .S(I52));
FDRE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__0 ),
        .Q(q_entry_r[1]),
        .R(I52));
LUT4 #(
    .INIT(16'hAEAA)) 
     q_has_priority_r_i_1__1
       (.I0(q_has_priority),
        .I1(I17),
        .I2(I22),
        .I3(was_priority),
        .O(n_0_q_has_priority_r_i_1__1));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_priority_r_i_1__1),
        .Q(q_has_priority),
        .R(I1));
LUT6 #(
    .INIT(64'hF2F2F2F2F2F2FFF2)) 
     q_has_rd_r_i_1__1
       (.I0(maint_req_r),
        .I1(O1),
        .I2(q_has_rd),
        .I3(I17),
        .I4(I22),
        .I5(was_wr),
        .O(n_0_q_has_rd_r_i_1__1));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_rd_r_i_1__1),
        .Q(q_has_rd),
        .R(I1));
LUT5 #(
    .INIT(32'hFC0CACAC)) 
     \ras_timer_r[0]_i_1__1 
       (.I0(\n_0_ras_timer_r[0]_i_2__2 ),
        .I1(O18),
        .I2(O6),
        .I3(I35),
        .I4(rb_hit_busies_r[4]),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[0]_i_2__2 
       (.I0(I38),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[2]),
        .I3(I39),
        .O(\n_0_ras_timer_r[0]_i_2__2 ));
LUT5 #(
    .INIT(32'hFC0CACAC)) 
     \ras_timer_r[1]_i_1__1 
       (.I0(\n_0_ras_timer_r[1]_i_2__2 ),
        .I1(O17),
        .I2(O6),
        .I3(I34),
        .I4(rb_hit_busies_r[4]),
        .O(D[1]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[1]_i_2__2 
       (.I0(I36),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[2]),
        .I3(I37),
        .O(\n_0_ras_timer_r[1]_i_2__2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4__1 
       (.I0(\n_0_ras_timer_r[1]_i_5__0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(O1),
        .O(O6));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_5__0 
       (.I0(I40),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[3]),
        .I3(I41),
        .I4(rb_hit_busies_r[2]),
        .I5(I42),
        .O(\n_0_ras_timer_r[1]_i_5__0 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_8 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I13),
        .I4(I14),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair612" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(rb_hit_busies_r[2]),
        .I1(O12),
        .I2(p_67_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(rb_hit_busies_r[3]),
        .I1(O12),
        .I2(p_28_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 
       (.I0(rb_hit_busies_r[4]),
        .I1(O12),
        .I2(p_145_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 ),
        .Q(rb_hit_busies_r[2]),
        .R(I50));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 ),
        .Q(rb_hit_busies_r[3]),
        .R(I49));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 ),
        .Q(rb_hit_busies_r[4]),
        .R(I51));
LUT4 #(
    .INIT(16'h020A)) 
     req_bank_rdy_r_i_1__1
       (.I0(col_wait_r),
        .I1(O4),
        .I2(O2),
        .I3(I18),
        .O(req_bank_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair611" *) 
   LUT2 #(
    .INIT(4'hE)) 
     wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r),
        .I1(set_order_q),
        .O(n_0_wait_for_maint_r_lcl_i_1));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wait_for_maint_r_lcl_i_1),
        .Q(wait_for_maint_r),
        .R(I2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_queue" *) 
module migmig_7series_v2_0_bank_queue__parameterized1
   (O1,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r_1,
    O3,
    O23,
    O24,
    O25,
    O28,
    O29,
    O30,
    O7,
    O2,
    O9,
    O4,
    req_bank_rdy_ns,
    O12,
    O6,
    O8,
    O26,
    O27,
    O10,
    D,
    O17,
    O22,
    O11,
    p_64_out,
    CLK,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I1,
    I2,
    I7,
    I19,
    I8,
    I3,
    I4,
    order_q_r,
    set_order_q_4,
    I11,
    I5,
    order_q_r_5,
    set_order_q_6,
    order_q_r_7,
    set_order_q_8,
    set_order_q,
    I6,
    O5,
    I9,
    I10,
    req_priority_r,
    I12,
    I13,
    I14,
    p_126_out,
    p_87_out,
    p_9_out,
    I15,
    I16,
    I17,
    I18,
    I20,
    I21,
    I22,
    p_106_out,
    p_145_out,
    p_28_out,
    Q,
    I23,
    I24,
    was_priority,
    maint_req_r,
    was_wr,
    O15,
    I30,
    I31,
    I32,
    O16,
    I33,
    I34,
    I35,
    ras_timer_zero_r,
    I25,
    I40,
    I41,
    I42,
    I54,
    I55,
    I56,
    I26,
    I57,
    I27);
  output O1;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r_1;
  output O3;
  output O23;
  output O24;
  output O25;
  output O28;
  output O29;
  output O30;
  output O7;
  output O2;
  output O9;
  output O4;
  output req_bank_rdy_ns;
  output O12;
  output O6;
  output O8;
  output O26;
  output O27;
  output O10;
  output [1:0]D;
  output O17;
  output O22;
  output O11;
  output p_64_out;
  input CLK;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I1;
  input I2;
  input I7;
  input I19;
  input I8;
  input I3;
  input I4;
  input [1:0]order_q_r;
  input set_order_q_4;
  input I11;
  input I5;
  input [1:0]order_q_r_5;
  input set_order_q_6;
  input [1:0]order_q_r_7;
  input set_order_q_8;
  input set_order_q;
  input I6;
  input O5;
  input I9;
  input I10;
  input req_priority_r;
  input I12;
  input I13;
  input I14;
  input p_126_out;
  input p_87_out;
  input p_9_out;
  input I15;
  input I16;
  input I17;
  input I18;
  input I20;
  input I21;
  input I22;
  input p_106_out;
  input p_145_out;
  input p_28_out;
  input [0:0]Q;
  input I23;
  input I24;
  input was_priority;
  input maint_req_r;
  input was_wr;
  input O15;
  input I30;
  input I31;
  input I32;
  input O16;
  input I33;
  input I34;
  input I35;
  input ras_timer_zero_r;
  input I25;
  input I40;
  input I41;
  input I42;
  input I54;
  input I55;
  input I56;
  input I26;
  input I57;
  input I27;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I5;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O15;
  wire O16;
  wire O17;
  wire O2;
  wire O22;
  wire O23;
  wire O24;
  wire O25;
  wire O26;
  wire O27;
  wire O28;
  wire O29;
  wire O3;
  wire O30;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire maint_req_r;
  wire n_0_auto_pre_r_lcl_i_1__1;
  wire n_0_head_r_lcl_i_4;
  wire \n_0_order_q_r[0]_i_1__1 ;
  wire \n_0_order_q_r[1]_i_1__1 ;
  wire n_0_ordered_r_lcl_i_1__1;
  wire \n_0_q_entry_r[0]_i_1__1 ;
  wire \n_0_q_entry_r[1]_i_1__1 ;
  wire \n_0_q_entry_r[1]_i_2 ;
  wire \n_0_q_entry_r[1]_i_4 ;
  wire n_0_q_has_priority_r_i_1__0;
  wire n_0_q_has_rd_r_i_1__0;
  wire \n_0_ras_timer_r[0]_i_2__0 ;
  wire \n_0_ras_timer_r[1]_i_2__0 ;
  wire \n_0_ras_timer_r[1]_i_5__1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ;
  wire n_0_wait_for_maint_r_lcl_i_1__2;
  wire [1:0]order_q_r;
  wire [1:0]order_q_r_0;
  wire [1:0]order_q_r_5;
  wire [1:0]order_q_r_7;
  wire p_106_out;
  wire p_126_out;
  wire p_145_out;
  wire p_28_out;
  wire p_64_out;
  wire p_87_out;
  wire p_9_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_rd;
  wire ras_timer_zero_r;
  wire [5:3]rb_hit_busies_r;
  wire req_bank_rdy_ns;
  wire req_priority_r;
  wire set_order_q;
  wire set_order_q_4;
  wire set_order_q_6;
  wire set_order_q_8;
  wire tail_r_1;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;

(* SOFT_HLUTNM = "soft_lutpair621" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     accept_internal_r_i_4
       (.I0(O1),
        .I1(set_order_q),
        .I2(O6),
        .I3(I11),
        .O(O10));
LUT6 #(
    .INIT(64'h00000000AAAAAEAA)) 
     auto_pre_r_lcl_i_1__1
       (.I0(O11),
        .I1(I15),
        .I2(I18),
        .I3(tail_r_1),
        .I4(I27),
        .I5(I1),
        .O(n_0_auto_pre_r_lcl_i_1__1));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_auto_pre_r_lcl_i_1__1),
        .Q(O11),
        .R(1'b0));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I7),
        .Q(tail_r_1),
        .R(1'b0));
LUT5 #(
    .INIT(32'hECECECFF)) 
     demand_priority_r_i_2__0
       (.I0(order_q_r_0[0]),
        .I1(order_q_r_0[1]),
        .I2(I4),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(O4));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
     \grant_r[1]_i_7__0 
       (.I0(O1),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(\n_0_ras_timer_r[1]_i_5__1 ),
        .I4(I6),
        .I5(O5),
        .O(O7));
LUT5 #(
    .INIT(32'hFFDFFFFF)) 
     \grant_r[3]_i_12 
       (.I0(ras_timer_zero_r),
        .I1(wait_for_maint_r),
        .I2(I25),
        .I3(O1),
        .I4(O3),
        .O(O17));
LUT4 #(
    .INIT(16'hF2F0)) 
     \grant_r[3]_i_16 
       (.I0(I12),
        .I1(I13),
        .I2(order_q_r_0[1]),
        .I3(order_q_r_0[0]),
        .O(O12));
LUT6 #(
    .INIT(64'hFFFDFFDDFFFFFFFF)) 
     \grant_r[3]_i_2__2 
       (.I0(I9),
        .I1(I10),
        .I2(I4),
        .I3(order_q_r_0[1]),
        .I4(order_q_r_0[0]),
        .I5(I6),
        .O(O9));
LUT6 #(
    .INIT(64'h20202F202F202020)) 
     head_r_lcl_i_2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(n_0_head_r_lcl_i_4),
        .I3(I16),
        .I4(O8),
        .I5(I17),
        .O(O26));
(* SOFT_HLUTNM = "soft_lutpair620" *) 
   LUT4 #(
    .INIT(16'h0535)) 
     head_r_lcl_i_4
       (.I0(O8),
        .I1(set_order_q),
        .I2(O1),
        .I3(I18),
        .O(n_0_head_r_lcl_i_4));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I8),
        .Q(O3),
        .R(I19));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair622" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__2
       (.I0(O10),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h55151515)) 
     \maint_controller.maint_hit_busies_r[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I23),
        .I4(I24),
        .O(O6));
LUT6 #(
    .INIT(64'h474503004745C3C0)) 
     \order_q_r[0]_i_1 
       (.I0(I5),
        .I1(I4),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(set_order_q_4),
        .I5(I11),
        .O(O24));
LUT6 #(
    .INIT(64'h553100305531CC30)) 
     \order_q_r[0]_i_1__0 
       (.I0(I5),
        .I1(order_q_r_5[0]),
        .I2(order_q_r_5[1]),
        .I3(I4),
        .I4(set_order_q_6),
        .I5(I11),
        .O(O28));
LUT6 #(
    .INIT(64'h553100305531CC30)) 
     \order_q_r[0]_i_1__1 
       (.I0(I5),
        .I1(order_q_r_0[0]),
        .I2(order_q_r_0[1]),
        .I3(I4),
        .I4(set_order_q),
        .I5(I11),
        .O(\n_0_order_q_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h553100305531CC30)) 
     \order_q_r[0]_i_1__2 
       (.I0(I5),
        .I1(order_q_r_7[0]),
        .I2(order_q_r_7[1]),
        .I3(I4),
        .I4(set_order_q_8),
        .I5(I11),
        .O(O30));
LUT6 #(
    .INIT(64'hB88A3000B88AFC00)) 
     \order_q_r[1]_i_1 
       (.I0(I3),
        .I1(I4),
        .I2(order_q_r[0]),
        .I3(order_q_r[1]),
        .I4(set_order_q_4),
        .I5(I11),
        .O(O23));
LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
     \order_q_r[1]_i_1__0 
       (.I0(I3),
        .I1(order_q_r_5[0]),
        .I2(order_q_r_5[1]),
        .I3(I4),
        .I4(set_order_q_6),
        .I5(I11),
        .O(O25));
LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
     \order_q_r[1]_i_1__1 
       (.I0(I3),
        .I1(order_q_r_0[0]),
        .I2(order_q_r_0[1]),
        .I3(I4),
        .I4(set_order_q),
        .I5(I11),
        .O(\n_0_order_q_r[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hAAC200C0AAC2F0C0)) 
     \order_q_r[1]_i_1__2 
       (.I0(I3),
        .I1(order_q_r_7[0]),
        .I2(order_q_r_7[1]),
        .I3(I4),
        .I4(set_order_q_8),
        .I5(I11),
        .O(O29));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[0]_i_1__1 ),
        .Q(order_q_r_0[0]),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_order_q_r[1]_i_1__1 ),
        .Q(order_q_r_0[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000E000EEEE)) 
     ordered_r_lcl_i_1__1
       (.I0(p_64_out),
        .I1(set_order_q),
        .I2(I23),
        .I3(I24),
        .I4(Q),
        .I5(I11),
        .O(n_0_ordered_r_lcl_i_1__1));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__1),
        .Q(p_64_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h8F80FFFFBFB00000)) 
     \q_entry_r[0]_i_1__1 
       (.I0(I26),
        .I1(set_order_q),
        .I2(O6),
        .I3(I57),
        .I4(O27),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \q_entry_r[1]_i_1__1 
       (.I0(\n_0_q_entry_r[1]_i_2 ),
        .I1(O27),
        .I2(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__1 ));
LUT6 #(
    .INIT(64'h0000000055D7FFD7)) 
     \q_entry_r[1]_i_2 
       (.I0(O6),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(set_order_q),
        .I4(\n_0_q_entry_r[1]_i_4 ),
        .I5(I14),
        .O(\n_0_q_entry_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair620" *) 
   LUT5 #(
    .INIT(32'hCFDDFFFF)) 
     \q_entry_r[1]_i_3 
       (.I0(O8),
        .I1(set_order_q),
        .I2(I18),
        .I3(O1),
        .I4(O6),
        .O(O27));
LUT5 #(
    .INIT(32'h8117177E)) 
     \q_entry_r[1]_i_4 
       (.I0(O8),
        .I1(p_126_out),
        .I2(p_87_out),
        .I3(p_9_out),
        .I4(I15),
        .O(\n_0_q_entry_r[1]_i_4 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_6 
       (.I0(rb_hit_busies_r[5]),
        .I1(I20),
        .I2(rb_hit_busies_r[4]),
        .I3(I21),
        .I4(rb_hit_busies_r[3]),
        .I5(I22),
        .O(O8));
FDRE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__1 ),
        .Q(q_entry_r[0]),
        .R(I19));
FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__1 ),
        .Q(q_entry_r[1]),
        .S(I19));
LUT4 #(
    .INIT(16'hAEAA)) 
     q_has_priority_r_i_1__0
       (.I0(q_has_priority),
        .I1(I15),
        .I2(I18),
        .I3(was_priority),
        .O(n_0_q_has_priority_r_i_1__0));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_priority_r_i_1__0),
        .Q(q_has_priority),
        .R(I1));
LUT6 #(
    .INIT(64'hF2F2F2F2F2F2FFF2)) 
     q_has_rd_r_i_1__0
       (.I0(maint_req_r),
        .I1(O1),
        .I2(q_has_rd),
        .I3(I15),
        .I4(I18),
        .I5(was_wr),
        .O(n_0_q_has_rd_r_i_1__0));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_rd_r_i_1__0),
        .Q(q_has_rd),
        .R(I1));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[0]_i_1__0 
       (.I0(\n_0_ras_timer_r[0]_i_2__0 ),
        .I1(O16),
        .I2(O2),
        .I3(rb_hit_busies_r[5]),
        .I4(I33),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[0]_i_2__0 
       (.I0(I34),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[3]),
        .I3(I35),
        .O(\n_0_ras_timer_r[0]_i_2__0 ));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[1]_i_1__0 
       (.I0(\n_0_ras_timer_r[1]_i_2__0 ),
        .I1(O15),
        .I2(O2),
        .I3(rb_hit_busies_r[5]),
        .I4(I30),
        .O(D[1]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[1]_i_2__0 
       (.I0(I31),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[3]),
        .I3(I32),
        .O(\n_0_ras_timer_r[1]_i_2__0 ));
LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_4__2 
       (.I0(\n_0_ras_timer_r[1]_i_5__1 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(O1),
        .O(O2));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_5__1 
       (.I0(I40),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[3]),
        .I3(I41),
        .I4(rb_hit_busies_r[4]),
        .I5(I42),
        .O(\n_0_ras_timer_r[1]_i_5__1 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_9 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(I23),
        .I4(I24),
        .O(O22));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(O10),
        .I2(p_28_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair622" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(rb_hit_busies_r[4]),
        .I1(O10),
        .I2(p_145_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(rb_hit_busies_r[5]),
        .I1(O10),
        .I2(p_106_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 ),
        .Q(rb_hit_busies_r[3]),
        .R(I54));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 ),
        .Q(rb_hit_busies_r[4]),
        .R(I56));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 ),
        .Q(rb_hit_busies_r[5]),
        .R(I55));
LUT4 #(
    .INIT(16'h020A)) 
     req_bank_rdy_r_i_1__0
       (.I0(I6),
        .I1(order_q_r_0[0]),
        .I2(order_q_r_0[1]),
        .I3(I4),
        .O(req_bank_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair621" *) 
   LUT2 #(
    .INIT(4'hE)) 
     wait_for_maint_r_lcl_i_1__2
       (.I0(wait_for_maint_r),
        .I1(set_order_q),
        .O(n_0_wait_for_maint_r_lcl_i_1__2));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wait_for_maint_r_lcl_i_1__2),
        .Q(wait_for_maint_r),
        .R(I2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_queue" *) 
module migmig_7series_v2_0_bank_queue__parameterized2
   (O1,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r_2,
    O3,
    O2,
    O4,
    O8,
    O5,
    O12,
    O6,
    req_bank_rdy_ns,
    O16,
    O7,
    O9,
    O10,
    O30,
    O31,
    O41,
    D,
    O21,
    O24,
    O11,
    p_25_out,
    CLK,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    I1,
    I2,
    I9,
    I19,
    I10,
    I3,
    I4,
    set_order_q,
    col_wait_r,
    I5,
    I8,
    I12,
    I13,
    req_priority_r,
    I14,
    O17,
    p_106_out,
    I15,
    I16,
    I18,
    I20,
    I21,
    I22,
    I24,
    p_145_out,
    p_67_out,
    I11,
    Q,
    p_15_out,
    I6,
    I7,
    was_priority,
    maint_req_r,
    was_wr,
    O19,
    I32,
    I33,
    I34,
    O20,
    I35,
    I36,
    I37,
    ras_timer_zero_r,
    I17,
    I38,
    I39,
    I40,
    I47,
    I48,
    I49,
    I50,
    I23,
    I51,
    I52,
    I25);
  output O1;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r_2;
  output O3;
  output O2;
  output O4;
  output O8;
  output O5;
  output O12;
  output O6;
  output req_bank_rdy_ns;
  output O16;
  output O7;
  output O9;
  output O10;
  output O30;
  output O31;
  output O41;
  output [1:0]D;
  output O21;
  output O24;
  output O11;
  output p_25_out;
  input CLK;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input I1;
  input I2;
  input I9;
  input I19;
  input I10;
  input I3;
  input I4;
  input set_order_q;
  input col_wait_r;
  input I5;
  input I8;
  input I12;
  input I13;
  input req_priority_r;
  input I14;
  input O17;
  input p_106_out;
  input I15;
  input I16;
  input I18;
  input I20;
  input I21;
  input I22;
  input I24;
  input p_145_out;
  input p_67_out;
  input I11;
  input [0:0]Q;
  input p_15_out;
  input I6;
  input I7;
  input was_priority;
  input maint_req_r;
  input was_wr;
  input O19;
  input I32;
  input I33;
  input I34;
  input O20;
  input I35;
  input I36;
  input I37;
  input ras_timer_zero_r;
  input I17;
  input I38;
  input I39;
  input I40;
  input I47;
  input I48;
  input I49;
  input I50;
  input I23;
  input I51;
  input I52;
  input I25;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I3;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O16;
  wire O17;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O24;
  wire O3;
  wire O30;
  wire O31;
  wire O4;
  wire O41;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire col_wait_r;
  wire maint_req_r;
  wire n_0_auto_pre_r_lcl_i_1__2;
  wire n_0_head_r_lcl_i_3;
  wire n_0_ordered_r_lcl_i_1__2;
  wire \n_0_q_entry_r[0]_i_1__2 ;
  wire \n_0_q_entry_r[1]_i_1__2 ;
  wire \n_0_q_entry_r[1]_i_6__0 ;
  wire \n_0_q_entry_r_reg[1]_i_3 ;
  wire n_0_q_has_priority_r_i_1;
  wire n_0_q_has_rd_r_i_1;
  wire \n_0_ras_timer_r[0]_i_2 ;
  wire \n_0_ras_timer_r[1]_i_2 ;
  wire \n_0_ras_timer_r[1]_i_4 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ;
  wire \n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ;
  wire n_0_wait_for_maint_r_lcl_i_1__1;
  wire p_106_out;
  wire p_145_out;
  wire p_15_out;
  wire p_25_out;
  wire p_67_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire [1:0]q_entry_r;
  wire q_has_priority;
  wire q_has_rd;
  wire ras_timer_zero_r;
  wire [6:4]rb_hit_busies_r;
  wire req_bank_rdy_ns;
  wire req_priority_r;
  wire set_order_q;
  wire tail_r_2;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;

(* SOFT_HLUTNM = "soft_lutpair632" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     accept_internal_r_i_5
       (.I0(O1),
        .I1(set_order_q),
        .I2(O9),
        .I3(I11),
        .O(O7));
LUT6 #(
    .INIT(64'h00000000AAAAAEAA)) 
     auto_pre_r_lcl_i_1__2
       (.I0(O11),
        .I1(I7),
        .I2(I20),
        .I3(tail_r_2),
        .I4(I25),
        .I5(I1),
        .O(n_0_auto_pre_r_lcl_i_1__2));
FDRE auto_pre_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_auto_pre_r_lcl_i_1__2),
        .Q(O11),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \compute_tail.tail_r_lcl_i_3 
       (.I0(O9),
        .I1(I22),
        .I2(I21),
        .O(O41));
FDRE \compute_tail.tail_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I9),
        .Q(tail_r_2),
        .R(1'b0));
LUT5 #(
    .INIT(32'hECECECFF)) 
     demand_priority_r_i_2
       (.I0(O4),
        .I1(O2),
        .I2(I13),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(O6));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
     \grant_r[1]_i_9 
       (.I0(O1),
        .I1(q_entry_r[1]),
        .I2(q_entry_r[0]),
        .I3(\n_0_ras_timer_r[1]_i_4 ),
        .I4(col_wait_r),
        .I5(I5),
        .O(O8));
LUT4 #(
    .INIT(16'hF2F0)) 
     \grant_r[2]_i_7 
       (.I0(I14),
        .I1(O17),
        .I2(O2),
        .I3(O4),
        .O(O16));
LUT6 #(
    .INIT(64'hFFFDFFDDFFFFFFFF)) 
     \grant_r[3]_i_4__2 
       (.I0(I8),
        .I1(I12),
        .I2(I13),
        .I3(O2),
        .I4(O4),
        .I5(col_wait_r),
        .O(O12));
LUT5 #(
    .INIT(32'hFFDFFFFF)) 
     \grant_r[3]_i_9 
       (.I0(ras_timer_zero_r),
        .I1(wait_for_maint_r),
        .I2(I17),
        .I3(O1),
        .I4(O3),
        .O(O21));
LUT6 #(
    .INIT(64'h20202F202F202020)) 
     head_r_lcl_i_2__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(n_0_head_r_lcl_i_3),
        .I3(I16),
        .I4(O10),
        .I5(I18),
        .O(O31));
(* SOFT_HLUTNM = "soft_lutpair631" *) 
   LUT4 #(
    .INIT(16'h0535)) 
     head_r_lcl_i_3
       (.I0(O10),
        .I1(set_order_q),
        .I2(O1),
        .I3(I20),
        .O(n_0_head_r_lcl_i_3));
FDRE head_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I10),
        .Q(O3),
        .R(I19));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair633" *) 
   LUT1 #(
    .INIT(2'h1)) 
     idle_r_lcl_i_1__1
       (.I0(O7),
        .O(E));
FDRE idle_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(O1),
        .R(1'b0));
LUT5 #(
    .INIT(32'h55151515)) 
     \maint_controller.maint_hit_busies_r[3]_i_2 
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(p_15_out),
        .I4(I6),
        .O(O9));
FDRE \order_q_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I4),
        .Q(O4),
        .R(1'b0));
FDRE \order_q_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
     ordered_r_lcl_i_1__2
       (.I0(p_25_out),
        .I1(set_order_q),
        .I2(Q),
        .I3(p_15_out),
        .I4(I6),
        .I5(I11),
        .O(n_0_ordered_r_lcl_i_1__2));
FDRE ordered_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ordered_r_lcl_i_1__2),
        .Q(p_25_out),
        .R(1'b0));
FDRE pass_open_bank_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
FDRE pre_bm_end_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
FDRE pre_passing_open_bank_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h004FFFFF007F0000)) 
     \q_entry_r[0]_i_1__2 
       (.I0(I23),
        .I1(set_order_q),
        .I2(O9),
        .I3(I51),
        .I4(O30),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h00FDFFFF00FD0000)) 
     \q_entry_r[1]_i_1__2 
       (.I0(I50),
        .I1(O9),
        .I2(I20),
        .I3(\n_0_q_entry_r_reg[1]_i_3 ),
        .I4(O30),
        .I5(q_entry_r[1]),
        .O(\n_0_q_entry_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair631" *) 
   LUT5 #(
    .INIT(32'hCFDDFFFF)) 
     \q_entry_r[1]_i_4__0 
       (.I0(O10),
        .I1(set_order_q),
        .I2(I20),
        .I3(O1),
        .I4(O9),
        .O(O30));
LUT6 #(
    .INIT(64'hA900A9FFA9FFA900)) 
     \q_entry_r[1]_i_6__0 
       (.I0(I16),
        .I1(O10),
        .I2(I18),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\n_0_q_entry_r[1]_i_6__0 ));
LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
     \q_entry_r[1]_i_7 
       (.I0(rb_hit_busies_r[6]),
        .I1(I21),
        .I2(rb_hit_busies_r[4]),
        .I3(I22),
        .I4(rb_hit_busies_r[5]),
        .I5(I24),
        .O(O10));
FDSE \q_entry_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[0]_i_1__2 ),
        .Q(q_entry_r[0]),
        .S(I52));
FDSE \q_entry_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_q_entry_r[1]_i_1__2 ),
        .Q(q_entry_r[1]),
        .S(I19));
MUXF7 \q_entry_r_reg[1]_i_3 
       (.I0(I15),
        .I1(\n_0_q_entry_r[1]_i_6__0 ),
        .O(\n_0_q_entry_r_reg[1]_i_3 ),
        .S(O9));
LUT4 #(
    .INIT(16'hAEAA)) 
     q_has_priority_r_i_1
       (.I0(q_has_priority),
        .I1(I7),
        .I2(I20),
        .I3(was_priority),
        .O(n_0_q_has_priority_r_i_1));
FDRE q_has_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_priority_r_i_1),
        .Q(q_has_priority),
        .R(I1));
LUT6 #(
    .INIT(64'hF2F2F2F2F2F2FFF2)) 
     q_has_rd_r_i_1
       (.I0(maint_req_r),
        .I1(O1),
        .I2(q_has_rd),
        .I3(I7),
        .I4(I20),
        .I5(was_wr),
        .O(n_0_q_has_rd_r_i_1));
FDRE q_has_rd_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_q_has_rd_r_i_1),
        .Q(q_has_rd),
        .R(I1));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[0]_i_1 
       (.I0(\n_0_ras_timer_r[0]_i_2 ),
        .I1(O20),
        .I2(O5),
        .I3(rb_hit_busies_r[6]),
        .I4(I35),
        .O(D[0]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[0]_i_2 
       (.I0(I36),
        .I1(rb_hit_busies_r[5]),
        .I2(I37),
        .I3(rb_hit_busies_r[4]),
        .O(\n_0_ras_timer_r[0]_i_2 ));
LUT5 #(
    .INIT(32'hFCAC0CAC)) 
     \ras_timer_r[1]_i_1 
       (.I0(\n_0_ras_timer_r[1]_i_2 ),
        .I1(O19),
        .I2(O5),
        .I3(rb_hit_busies_r[6]),
        .I4(I32),
        .O(D[1]));
LUT4 #(
    .INIT(16'hB888)) 
     \ras_timer_r[1]_i_2 
       (.I0(I33),
        .I1(rb_hit_busies_r[5]),
        .I2(I34),
        .I3(rb_hit_busies_r[4]),
        .O(\n_0_ras_timer_r[1]_i_2 ));
LUT4 #(
    .INIT(16'h0008)) 
     \ras_timer_r[1]_i_3__2 
       (.I0(\n_0_ras_timer_r[1]_i_4 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(O1),
        .O(O5));
LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
     \ras_timer_r[1]_i_4 
       (.I0(I38),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[6]),
        .I3(I39),
        .I4(rb_hit_busies_r[4]),
        .I5(I40),
        .O(\n_0_ras_timer_r[1]_i_4 ));
LUT5 #(
    .INIT(32'h55151515)) 
     \ras_timer_r[1]_i_7 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(pass_open_bank_r),
        .I3(p_15_out),
        .I4(I6),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair633" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(rb_hit_busies_r[4]),
        .I1(O7),
        .I2(p_145_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(O7),
        .I2(p_106_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ));
LUT3 #(
    .INIT(8'hB8)) 
     \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(rb_hit_busies_r[6]),
        .I1(O7),
        .I2(p_67_out),
        .O(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 ),
        .Q(rb_hit_busies_r[4]),
        .R(I49));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 ),
        .Q(rb_hit_busies_r[5]),
        .R(I48));
FDRE \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 ),
        .Q(rb_hit_busies_r[6]),
        .R(I47));
LUT4 #(
    .INIT(16'h020A)) 
     req_bank_rdy_r_i_1
       (.I0(col_wait_r),
        .I1(O4),
        .I2(O2),
        .I3(I13),
        .O(req_bank_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair632" *) 
   LUT2 #(
    .INIT(4'hE)) 
     wait_for_maint_r_lcl_i_1__1
       (.I0(wait_for_maint_r),
        .I1(set_order_q),
        .O(n_0_wait_for_maint_r_lcl_i_1__1));
FDRE wait_for_maint_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wait_for_maint_r_lcl_i_1__1),
        .Q(wait_for_maint_r),
        .R(I2));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_state" *) 
module migmig_7series_v2_0_bank_state
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    O2,
    O3,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O4,
    O5,
    O8,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O7,
    granted_pre_ns,
    O23,
    O24,
    O26,
    O27,
    O28,
    p_130_out,
    CLK,
    req_bank_rdy_ns,
    I19,
    ofs_rdy_r0,
    start_wtp_timer0,
    I1,
    I2,
    I7,
    inhbt_wr,
    I17,
    Q,
    O13,
    I12,
    override_demand_r,
    demand_priority_r_0,
    O10,
    I3,
    O6,
    pass_open_bank_r,
    I11,
    I34,
    I4,
    pass_open_bank_ns,
    I5,
    E,
    wait_for_maint_r,
    I35,
    row_hit_r,
    I37,
    I38,
    p_132_out,
    q_has_rd,
    I45,
    I46,
    demanded_prior_r_1,
    I50,
    D);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output O2;
  output O3;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O4;
  output O5;
  output O8;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O7;
  output granted_pre_ns;
  output O23;
  output O24;
  output O26;
  output O27;
  output O28;
  input p_130_out;
  input CLK;
  input req_bank_rdy_ns;
  input I19;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input I1;
  input I2;
  input I7;
  input inhbt_wr;
  input I17;
  input [1:0]Q;
  input [0:0]O13;
  input I12;
  input override_demand_r;
  input demand_priority_r_0;
  input O10;
  input I3;
  input O6;
  input pass_open_bank_r;
  input I11;
  input [0:0]I34;
  input I4;
  input pass_open_bank_ns;
  input I5;
  input [0:0]E;
  input wait_for_maint_r;
  input I35;
  input row_hit_r;
  input I37;
  input I38;
  input p_132_out;
  input q_has_rd;
  input I45;
  input I46;
  input demanded_prior_r_1;
  input I50;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I12;
  wire I17;
  wire I19;
  wire I2;
  wire I3;
  wire [0:0]I34;
  wire I35;
  wire I37;
  wire I38;
  wire I4;
  wire I45;
  wire I46;
  wire I5;
  wire I50;
  wire I7;
  wire O1;
  wire O10;
  wire [0:0]O13;
  wire O2;
  wire O23;
  wire O24;
  wire O26;
  wire O27;
  wire O28;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire granted_pre_ns;
  wire inhbt_wr;
  wire n_0_act_wait_r_lcl_i_2__1;
  wire n_0_col_wait_r_i_1__1;
  wire n_0_demand_priority_r_i_3;
  wire n_0_pre_wait_r_i_2;
  wire \n_0_rtp_timer_r[0]_i_1 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire p_130_out;
  wire p_132_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire row_hit_r;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     act_wait_r_lcl_i_1__0
       (.I0(n_0_act_wait_r_lcl_i_2__1),
        .I1(O1),
        .I2(O6),
        .I3(pass_open_bank_r),
        .I4(I11),
        .I5(bm_end_r1),
        .O(act_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair607" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     act_wait_r_lcl_i_2__1
       (.I0(O13),
        .I1(O1),
        .I2(I2),
        .O(n_0_act_wait_r_lcl_i_2__1));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE0E0E0E0FFFFE0FF)) 
     auto_pre_r_lcl_i_3
       (.I0(wait_for_maint_r),
        .I1(I35),
        .I2(row_hit_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(O1),
        .O(O7));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_130_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__1
       (.I0(I17),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(O13),
        .I4(O1),
        .I5(I2),
        .O(n_0_col_wait_r_i_1__1));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__1),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     demand_act_priority_r_i_1
       (.I0(demand_act_priority_r),
        .I1(I5),
        .I2(E),
        .I3(O1),
        .I4(wait_for_maint_r),
        .I5(ras_timer_zero_r),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__2
       (.I0(n_0_col_wait_r_i_1__1),
        .I1(O10),
        .I2(I3),
        .I3(n_0_demand_priority_r_i_3),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h0000000080800080)) 
     demand_priority_r_i_3
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(p_132_out),
        .I4(q_has_rd),
        .I5(I45),
        .O(n_0_demand_priority_r_i_3));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hDDDDDDDD00000D00)) 
     demanded_prior_r_i_1
       (.I0(O2),
        .I1(O3),
        .I2(demanded_prior_r_1),
        .I3(demand_priority_r_0),
        .I4(Q[1]),
        .I5(I12),
        .O(demanded_prior_ns));
LUT6 #(
    .INIT(64'h0404040404FF0404)) 
     demanded_prior_r_i_2
       (.I0(O3),
        .I1(O2),
        .I2(Q[0]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(O28));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00FE00FE000000FE)) 
     \grant_r[0]_i_3 
       (.I0(O5),
        .I1(col_wait_r),
        .I2(I2),
        .I3(I7),
        .I4(inhbt_wr),
        .I5(I1),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair607" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \grant_r[0]_i_7 
       (.I0(O1),
        .I1(O13),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair604" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \grant_r[1]_i_2__0 
       (.I0(I4),
        .I1(I34),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(O24));
LUT6 #(
    .INIT(64'h000000000000FF04)) 
     \grant_r[3]_i_17 
       (.I0(Q[0]),
        .I1(O2),
        .I2(O3),
        .I3(I12),
        .I4(override_demand_r),
        .I5(demand_priority_r_0),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair604" *) 
   LUT5 #(
    .INIT(32'h55555515)) 
     \grant_r[3]_i_6 
       (.I0(I37),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(I34),
        .I4(I4),
        .O(O23));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I19));
LUT6 #(
    .INIT(64'hFFFF1000FFFFFFFF)) 
     \pre_4_1_1T_arb.granted_pre_r_i_1 
       (.I0(I4),
        .I1(I34),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .I4(I37),
        .I5(I38),
        .O(granted_pre_ns));
(* SOFT_HLUTNM = "soft_lutpair606" *) 
   LUT5 #(
    .INIT(32'hEAEAEAAA)) 
     pre_bm_end_r_i_1__0
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(I34),
        .I4(I4),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(I11),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair606" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     pre_wait_r_i_2
       (.I0(I4),
        .I1(I34),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(n_0_pre_wait_r_i_2));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     \ras_timer_r[0]_i_3 
       (.I0(Q[0]),
        .I1(I1),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I17),
        .I5(bm_end_r1),
        .O(O27));
LUT6 #(
    .INIT(64'h1000111110001000)) 
     \ras_timer_r[1]_i_3 
       (.I0(bm_end_r1),
        .I1(I17),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I1),
        .I5(Q[0]),
        .O(O26));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFF0D)) 
     ras_timer_zero_r_i_1
       (.I0(Q[0]),
        .I1(I1),
        .I2(ras_timer_r[1]),
        .I3(I50),
        .I4(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1 
       (.I0(Q[0]),
        .I1(I11),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair605" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair605" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h00007F0000000000)) 
     \starve_limit_cntr_r[2]_i_2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(req_bank_rdy_r),
        .I4(Q[0]),
        .I5(I46),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_state" *) 
module migmig_7series_v2_0_bank_state__parameterized0
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    O2,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O4,
    O3,
    O7,
    O10,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O5,
    O20,
    O18,
    O17,
    p_91_out,
    CLK,
    req_bank_rdy_ns,
    I19,
    ofs_rdy_r0,
    start_wtp_timer0,
    I1,
    I2,
    inhbt_wr,
    I7,
    I12,
    I17,
    Q,
    I13,
    I14,
    override_demand_r,
    demand_priority_r_0,
    O12,
    I3,
    O6,
    pass_open_bank_r,
    I11,
    I24,
    I4,
    pass_open_bank_ns,
    wait_for_maint_r,
    I32,
    row_hit_r,
    I5,
    E,
    demanded_prior_r_1,
    p_93_out,
    q_has_rd,
    I43,
    I44,
    I45,
    D);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output O2;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O4;
  output O3;
  output O7;
  output O10;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O5;
  output O20;
  output O18;
  output O17;
  input p_91_out;
  input CLK;
  input req_bank_rdy_ns;
  input I19;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input I1;
  input I2;
  input inhbt_wr;
  input I7;
  input [0:0]I12;
  input I17;
  input [1:0]Q;
  input [0:0]I13;
  input I14;
  input override_demand_r;
  input demand_priority_r_0;
  input O12;
  input I3;
  input O6;
  input pass_open_bank_r;
  input I11;
  input [0:0]I24;
  input I4;
  input pass_open_bank_ns;
  input wait_for_maint_r;
  input I32;
  input row_hit_r;
  input I5;
  input [0:0]E;
  input demanded_prior_r_1;
  input p_93_out;
  input q_has_rd;
  input I43;
  input I44;
  input I45;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire [0:0]I12;
  wire [0:0]I13;
  wire I14;
  wire I17;
  wire I19;
  wire I2;
  wire [0:0]I24;
  wire I3;
  wire I32;
  wire I4;
  wire I43;
  wire I44;
  wire I45;
  wire I5;
  wire I7;
  wire O1;
  wire O10;
  wire O12;
  wire O17;
  wire O18;
  wire O2;
  wire O20;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire inhbt_wr;
  wire n_0_act_wait_r_lcl_i_2;
  wire n_0_col_wait_r_i_1;
  wire n_0_demand_priority_r_i_3__0;
  wire n_0_pre_wait_r_i_2__0;
  wire \n_0_rtp_timer_r[0]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__0 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire p_91_out;
  wire p_93_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire row_hit_r;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     act_wait_r_lcl_i_1
       (.I0(n_0_act_wait_r_lcl_i_2),
        .I1(O1),
        .I2(O6),
        .I3(pass_open_bank_r),
        .I4(I11),
        .I5(bm_end_r1),
        .O(act_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair616" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     act_wait_r_lcl_i_2
       (.I0(I13),
        .I1(O1),
        .I2(I2),
        .O(n_0_act_wait_r_lcl_i_2));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE0E0E0E0FFFFE0FF)) 
     auto_pre_r_lcl_i_2__1
       (.I0(wait_for_maint_r),
        .I1(I32),
        .I2(row_hit_r),
        .I3(col_wait_r),
        .I4(Q[0]),
        .I5(O1),
        .O(O5));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_91_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1
       (.I0(I17),
        .I1(col_wait_r),
        .I2(Q[0]),
        .I3(I13),
        .I4(O1),
        .I5(I2),
        .O(n_0_col_wait_r_i_1));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     demand_act_priority_r_i_1__0
       (.I0(demand_act_priority_r),
        .I1(I5),
        .I2(E),
        .I3(O1),
        .I4(wait_for_maint_r),
        .I5(ras_timer_zero_r),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__1
       (.I0(n_0_col_wait_r_i_1),
        .I1(O12),
        .I2(I3),
        .I3(n_0_demand_priority_r_i_3__0),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h0000000080800080)) 
     demand_priority_r_i_3__0
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(p_93_out),
        .I4(q_has_rd),
        .I5(I43),
        .O(n_0_demand_priority_r_i_3__0));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
     demanded_prior_r_i_1__1
       (.I0(O2),
        .I1(demanded_prior_r),
        .I2(I14),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(demanded_prior_ns));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0101FF01FFFFFFFF)) 
     \grant_r[0]_i_6 
       (.I0(O3),
        .I1(col_wait_r),
        .I2(I2),
        .I3(inhbt_wr),
        .I4(I1),
        .I5(I12),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair616" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \grant_r[1]_i_10 
       (.I0(O1),
        .I1(I13),
        .O(O3));
LUT6 #(
    .INIT(64'h0101FF01FFFFFFFF)) 
     \grant_r[1]_i_3__1 
       (.I0(O3),
        .I1(col_wait_r),
        .I2(I2),
        .I3(inhbt_wr),
        .I4(I1),
        .I5(I7),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair615" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \grant_r[1]_i_5 
       (.I0(I4),
        .I1(I24),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(O20));
LUT6 #(
    .INIT(64'h000000000000FF04)) 
     \grant_r[2]_i_8 
       (.I0(Q[0]),
        .I1(O2),
        .I2(demanded_prior_r),
        .I3(I14),
        .I4(override_demand_r),
        .I5(demand_priority_r_0),
        .O(O10));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I19));
(* SOFT_HLUTNM = "soft_lutpair615" *) 
   LUT5 #(
    .INIT(32'hEAEAEAAA)) 
     pre_bm_end_r_i_1
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(I24),
        .I4(I4),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(Q[0]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(I11),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__0),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
LUT4 #(
    .INIT(16'hE000)) 
     pre_wait_r_i_2__0
       (.I0(I4),
        .I1(I24),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(n_0_pre_wait_r_i_2__0));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0004000000040004)) 
     \ras_timer_r[0]_i_3__0 
       (.I0(ras_timer_r[0]),
        .I1(ras_timer_r[1]),
        .I2(I17),
        .I3(bm_end_r1),
        .I4(I1),
        .I5(Q[0]),
        .O(O18));
LUT6 #(
    .INIT(64'h1111001000100010)) 
     \ras_timer_r[1]_i_3__0 
       (.I0(bm_end_r1),
        .I1(I17),
        .I2(Q[0]),
        .I3(I1),
        .I4(ras_timer_r[0]),
        .I5(ras_timer_r[1]),
        .O(O17));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFF45)) 
     ras_timer_zero_r_i_1__0
       (.I0(ras_timer_r[1]),
        .I1(I1),
        .I2(Q[0]),
        .I3(I45),
        .I4(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__0 
       (.I0(Q[0]),
        .I1(I11),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__0 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__0 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair614" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair614" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h00007F0000000000)) 
     \starve_limit_cntr_r[2]_i_2__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(I44),
        .I4(Q[0]),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_state" *) 
module migmig_7series_v2_0_bank_state__parameterized1
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    O2,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    O3,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O4,
    O5,
    O8,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O6,
    O18,
    O19,
    O15,
    O16,
    O21,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    p_52_out,
    CLK,
    req_bank_rdy_ns,
    override_demand_ns,
    I19,
    start_wtp_timer0,
    I1,
    phy_mc_ctl_full,
    SR,
    phy_mc_cmd_full,
    I2,
    inhbt_wr,
    I3,
    I17,
    Q,
    O13,
    I4,
    demand_priority_r_2,
    O11,
    I5,
    O14,
    pass_open_bank_r,
    I11,
    I23,
    I6,
    pass_open_bank_ns,
    wait_for_maint_r,
    I28,
    row_hit_r,
    I7,
    E,
    I36,
    I37,
    O9,
    I38,
    I39,
    mc_cs_n_ns,
    demanded_prior_r_3,
    I45,
    phy_mc_data_full,
    I46,
    I47,
    p_54_out,
    q_has_rd,
    I48,
    I49,
    I50,
    D);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output O2;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output O3;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O4;
  output O5;
  output O8;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O6;
  output O18;
  output O19;
  output O15;
  output O16;
  output O21;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  input p_52_out;
  input CLK;
  input req_bank_rdy_ns;
  input override_demand_ns;
  input I19;
  input start_wtp_timer0;
  input I1;
  input phy_mc_ctl_full;
  input [0:0]SR;
  input phy_mc_cmd_full;
  input I2;
  input inhbt_wr;
  input I3;
  input I17;
  input [1:0]Q;
  input [0:0]O13;
  input I4;
  input demand_priority_r_2;
  input O11;
  input I5;
  input O14;
  input pass_open_bank_r;
  input I11;
  input [0:0]I23;
  input I6;
  input pass_open_bank_ns;
  input wait_for_maint_r;
  input I28;
  input row_hit_r;
  input I7;
  input [0:0]E;
  input I36;
  input I37;
  input [0:0]O9;
  input [0:0]I38;
  input I39;
  input [0:0]mc_cs_n_ns;
  input demanded_prior_r_3;
  input I45;
  input phy_mc_data_full;
  input I46;
  input I47;
  input p_54_out;
  input q_has_rd;
  input I48;
  input I49;
  input I50;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I17;
  wire I19;
  wire I2;
  wire [0:0]I23;
  wire I28;
  wire I3;
  wire I36;
  wire I37;
  wire [0:0]I38;
  wire I39;
  wire I4;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I6;
  wire I7;
  wire O1;
  wire O11;
  wire [0:0]O13;
  wire O14;
  wire O15;
  wire O16;
  wire O18;
  wire O19;
  wire O2;
  wire O21;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O8;
  wire [0:0]O9;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_2;
  wire demanded_prior_ns;
  wire demanded_prior_r;
  wire demanded_prior_r_3;
  wire inhbt_wr;
  wire [0:0]mc_cs_n_ns;
  wire n_0_act_wait_r_lcl_i_2__2;
  wire n_0_col_wait_r_i_1__2;
  wire n_0_demand_priority_r_i_3__1;
  wire n_0_pre_wait_r_i_2__1;
  wire \n_0_rtp_timer_r[0]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__1 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__1 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_52_out;
  wire p_54_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire row_hit_r;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     act_wait_r_lcl_i_1__2
       (.I0(n_0_act_wait_r_lcl_i_2__2),
        .I1(O1),
        .I2(O14),
        .I3(pass_open_bank_r),
        .I4(I11),
        .I5(bm_end_r1),
        .O(act_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair628" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     act_wait_r_lcl_i_2__2
       (.I0(O13),
        .I1(O1),
        .I2(I2),
        .O(n_0_act_wait_r_lcl_i_2__2));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE0E0E0E0FFFFE0FF)) 
     auto_pre_r_lcl_i_2__0
       (.I0(wait_for_maint_r),
        .I1(I28),
        .I2(row_hit_r),
        .I3(O2),
        .I4(Q[1]),
        .I5(O1),
        .O(O6));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_52_out),
        .Q(bm_end_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFF202020)) 
     \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(O1),
        .I1(I37),
        .I2(O9),
        .I3(I38),
        .I4(I39),
        .I5(mc_cs_n_ns),
        .O(O21));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__2
       (.I0(I17),
        .I1(O2),
        .I2(Q[1]),
        .I3(O13),
        .I4(O1),
        .I5(I2),
        .O(n_0_col_wait_r_i_1__2));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__2),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     demand_act_priority_r_i_1__1
       (.I0(demand_act_priority_r),
        .I1(I7),
        .I2(E),
        .I3(O1),
        .I4(wait_for_maint_r),
        .I5(ras_timer_zero_r),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1__0
       (.I0(n_0_col_wait_r_i_1__2),
        .I1(O11),
        .I2(I5),
        .I3(n_0_demand_priority_r_i_3__1),
        .I4(O3),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h0000000080800080)) 
     demand_priority_r_i_3__1
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(p_54_out),
        .I4(q_has_rd),
        .I5(I48),
        .O(n_0_demand_priority_r_i_3__1));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
     demanded_prior_r_i_1__2
       (.I0(O3),
        .I1(demanded_prior_r),
        .I2(I4),
        .I3(demanded_prior_r_3),
        .I4(demand_priority_r_2),
        .I5(Q[0]),
        .O(demanded_prior_ns));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair623" *) 
   LUT5 #(
    .INIT(32'h0000FFF7)) 
     \grant_r[1]_i_6__0 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(I23),
        .I3(I6),
        .I4(I36),
        .O(O18));
LUT6 #(
    .INIT(64'h0101FF01FFFFFFFF)) 
     \grant_r[2]_i_3__0 
       (.I0(O5),
        .I1(O2),
        .I2(I2),
        .I3(inhbt_wr),
        .I4(I1),
        .I5(I3),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair628" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \grant_r[3]_i_21 
       (.I0(O1),
        .I1(O13),
        .O(O5));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     \grant_r[3]_i_25 
       (.I0(I4),
        .I1(Q[1]),
        .I2(O3),
        .I3(demanded_prior_r),
        .I4(override_demand_r),
        .I5(demand_priority_r_2),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair623" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \grant_r[3]_i_2__1 
       (.I0(I6),
        .I1(I23),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(O19));
(* SOFT_HLUTNM = "soft_lutpair626" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(I45),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0));
(* SOFT_HLUTNM = "soft_lutpair626" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__0
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(I46),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_0));
(* SOFT_HLUTNM = "soft_lutpair627" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(I1),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_2));
(* SOFT_HLUTNM = "soft_lutpair627" *) 
   LUT4 #(
    .INIT(16'h1011)) 
     ofs_rdy_r_i_1__2
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(I47),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_1));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0_2),
        .Q(ofs_rdy_r),
        .R(I19));
FDRE override_demand_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(override_demand_ns),
        .Q(override_demand_r),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     phy_mc_cmd_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(SR));
FDRE #(
    .INIT(1'b0)) 
     phy_mc_ctl_full_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(I19));
(* SOFT_HLUTNM = "soft_lutpair624" *) 
   LUT5 #(
    .INIT(32'hEAEAEAAA)) 
     pre_bm_end_r_i_1__2
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(I23),
        .I4(I6),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__2
       (.I0(pass_open_bank_ns),
        .I1(Q[1]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__2
       (.I0(pass_open_bank_ns),
        .I1(I11),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__1),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair624" *) 
   LUT4 #(
    .INIT(16'hE000)) 
     pre_wait_r_i_2__1
       (.I0(I6),
        .I1(I23),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(n_0_pre_wait_r_i_2__1));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     \ras_timer_r[0]_i_3__1 
       (.I0(Q[1]),
        .I1(I1),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I17),
        .I5(bm_end_r1),
        .O(O16));
LUT6 #(
    .INIT(64'h1000111110001000)) 
     \ras_timer_r[1]_i_3__1 
       (.I0(bm_end_r1),
        .I1(I17),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I1),
        .I5(Q[1]),
        .O(O15));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFF0D)) 
     ras_timer_zero_r_i_1__1
       (.I0(Q[1]),
        .I1(I1),
        .I2(ras_timer_r[1]),
        .I3(I50),
        .I4(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__1 
       (.I0(Q[1]),
        .I1(I11),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__1 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__1 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(O2),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair625" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(O2),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair625" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(O2),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__1 ));
LUT6 #(
    .INIT(64'h00007F0000000000)) 
     \starve_limit_cntr_r[2]_i_2__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(I49),
        .I4(Q[1]),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__1 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__1 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__1 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_bank_state" *) 
module migmig_7series_v2_0_bank_state__parameterized2
   (O1,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_r,
    O2,
    O3,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    O4,
    O5,
    O6,
    O7,
    O9,
    O10,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    O8,
    O22,
    O19,
    O20,
    O23,
    p_13_out,
    CLK,
    req_bank_rdy_ns,
    I19,
    ofs_rdy_r0,
    start_wtp_timer0,
    I1,
    O13,
    I2,
    I5,
    inhbt_wr,
    I6,
    I17,
    Q,
    I7,
    override_demand_r,
    demand_priority_r_0,
    O14,
    O11,
    cs_en2,
    O15,
    I3,
    O18,
    pass_open_bank_r,
    I11,
    I4,
    pass_open_bank_ns,
    wait_for_maint_r,
    I30,
    row_hit_r,
    I8,
    E,
    demanded_prior_r_1,
    p_15_out,
    q_has_rd,
    I41,
    I42,
    I43,
    D);
  output O1;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_r;
  output O2;
  output O3;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output O4;
  output O5;
  output O6;
  output O7;
  output O9;
  output O10;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output O8;
  output O22;
  output O19;
  output O20;
  output O23;
  input p_13_out;
  input CLK;
  input req_bank_rdy_ns;
  input I19;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input I1;
  input [0:0]O13;
  input I2;
  input I5;
  input inhbt_wr;
  input [0:0]I6;
  input I17;
  input [1:0]Q;
  input I7;
  input override_demand_r;
  input demand_priority_r_0;
  input [0:0]O14;
  input [0:0]O11;
  input cs_en2;
  input O15;
  input I3;
  input O18;
  input pass_open_bank_r;
  input I11;
  input I4;
  input pass_open_bank_ns;
  input wait_for_maint_r;
  input I30;
  input row_hit_r;
  input I8;
  input [0:0]E;
  input demanded_prior_r_1;
  input p_15_out;
  input q_has_rd;
  input I41;
  input I42;
  input I43;
  input [1:0]D;

  wire CLK;
  wire [1:0]D;
  wire [0:0]E;
  wire I1;
  wire I11;
  wire I17;
  wire I19;
  wire I2;
  wire I3;
  wire I30;
  wire I4;
  wire I41;
  wire I42;
  wire I43;
  wire I5;
  wire [0:0]I6;
  wire I7;
  wire I8;
  wire O1;
  wire O10;
  wire [0:0]O11;
  wire [0:0]O13;
  wire [0:0]O14;
  wire O15;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O22;
  wire O23;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [1:0]Q;
  wire [0:0]act_this_rank_r;
  wire act_wait_ns;
  wire bm_end_r1;
  wire col_wait_r;
  wire cs_en2;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire inhbt_wr;
  wire n_0_act_wait_r_lcl_i_2__0;
  wire n_0_col_wait_r_i_1__0;
  wire n_0_demand_priority_r_i_3__2;
  wire n_0_pre_wait_r_i_2__2;
  wire \n_0_rtp_timer_r[0]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[0]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[1]_i_1__2 ;
  wire \n_0_starve_limit_cntr_r[2]_i_1__2 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire override_demand_r;
  wire p_13_out;
  wire p_15_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire [0:0]rd_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire row_hit_r;
  wire rtp_timer_ns0;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

FDRE \act_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(act_this_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
     act_wait_r_lcl_i_1__1
       (.I0(n_0_act_wait_r_lcl_i_2__0),
        .I1(O1),
        .I2(O18),
        .I3(pass_open_bank_r),
        .I4(I11),
        .I5(bm_end_r1),
        .O(act_wait_ns));
(* SOFT_HLUTNM = "soft_lutpair635" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     act_wait_r_lcl_i_2__0
       (.I0(O13),
        .I1(O1),
        .I2(I2),
        .O(n_0_act_wait_r_lcl_i_2__0));
FDRE act_wait_r_lcl_reg
       (.C(CLK),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(O1),
        .R(1'b0));
LUT6 #(
    .INIT(64'hE0E0E0E0FFFFE0FF)) 
     auto_pre_r_lcl_i_2
       (.I0(wait_for_maint_r),
        .I1(I30),
        .I2(row_hit_r),
        .I3(col_wait_r),
        .I4(Q[1]),
        .I5(O1),
        .O(O8));
FDRE bm_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out),
        .Q(bm_end_r1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair637" *) 
   LUT4 #(
    .INIT(16'h80FF)) 
     \cmd_pipe_plus.mc_address[36]_i_3 
       (.I0(O1),
        .I1(O14),
        .I2(O11),
        .I3(cs_en2),
        .O(O10));
LUT6 #(
    .INIT(64'h5555555555040404)) 
     col_wait_r_i_1__0
       (.I0(I17),
        .I1(col_wait_r),
        .I2(Q[1]),
        .I3(O13),
        .I4(O1),
        .I5(I2),
        .O(n_0_col_wait_r_i_1__0));
FDRE col_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_col_wait_r_i_1__0),
        .Q(col_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     demand_act_priority_r_i_1__2
       (.I0(demand_act_priority_r),
        .I1(I8),
        .I2(E),
        .I3(O1),
        .I4(wait_for_maint_r),
        .I5(ras_timer_zero_r),
        .O(demand_act_priority_ns));
FDRE demand_act_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h88888808)) 
     demand_priority_r_i_1
       (.I0(n_0_col_wait_r_i_1__0),
        .I1(O15),
        .I2(I3),
        .I3(n_0_demand_priority_r_i_3__2),
        .I4(O2),
        .O(demand_priority_ns));
LUT6 #(
    .INIT(64'h0000000080800080)) 
     demand_priority_r_i_3__2
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(p_15_out),
        .I4(q_has_rd),
        .I5(I41),
        .O(n_0_demand_priority_r_i_3__2));
FDRE demand_priority_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(O2),
        .R(1'b0));
LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
     demanded_prior_r_i_1__0
       (.I0(O2),
        .I1(O3),
        .I2(I7),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[0]),
        .O(demanded_prior_ns));
LUT6 #(
    .INIT(64'h0404040404FF0404)) 
     demanded_prior_r_i_2__0
       (.I0(O3),
        .I1(O2),
        .I2(Q[1]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[0]),
        .O(O23));
FDRE demanded_prior_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(O3),
        .R(1'b0));
LUT6 #(
    .INIT(64'h000000000000FF04)) 
     \grant_r[0]_i_11 
       (.I0(Q[1]),
        .I1(O2),
        .I2(O3),
        .I3(I7),
        .I4(override_demand_r),
        .I5(demand_priority_r_0),
        .O(O9));
(* SOFT_HLUTNM = "soft_lutpair635" *) 
   LUT5 #(
    .INIT(32'h0007FFFF)) 
     \grant_r[1]_i_4__1 
       (.I0(O13),
        .I1(O1),
        .I2(col_wait_r),
        .I3(I2),
        .I4(I5),
        .O(O4));
LUT6 #(
    .INIT(64'h0101FF01FFFFFFFF)) 
     \grant_r[2]_i_5 
       (.I0(O6),
        .I1(col_wait_r),
        .I2(I2),
        .I3(inhbt_wr),
        .I4(I1),
        .I5(I6),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair637" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \grant_r[3]_i_13__0 
       (.I0(O1),
        .I1(O13),
        .O(O6));
LUT6 #(
    .INIT(64'h0101FF01FFFFFFFF)) 
     \grant_r[3]_i_4__1 
       (.I0(O6),
        .I1(col_wait_r),
        .I2(I2),
        .I3(inhbt_wr),
        .I4(I1),
        .I5(I5),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair634" *) 
   LUT4 #(
    .INIT(16'h1000)) 
     \grant_r[3]_i_5__0 
       (.I0(I4),
        .I1(O14),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(O22));
FDRE #(
    .INIT(1'b0)) 
     ofs_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(I19));
(* SOFT_HLUTNM = "soft_lutpair634" *) 
   LUT5 #(
    .INIT(32'hEAEAEAAA)) 
     pre_bm_end_r_i_1__1
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(O14),
        .I4(I4),
        .O(pre_bm_end_ns));
LUT5 #(
    .INIT(32'hA8AAA8A8)) 
     pre_passing_open_bank_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(Q[1]),
        .I2(rtp_timer_ns0),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
LUT6 #(
    .INIT(64'h0010001011110010)) 
     pre_wait_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(I11),
        .I2(pre_wait_r),
        .I3(n_0_pre_wait_r_i_2__2),
        .I4(rtp_timer_ns0),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
LUT4 #(
    .INIT(16'hE000)) 
     pre_wait_r_i_2__2
       (.I0(I4),
        .I1(O14),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(n_0_pre_wait_r_i_2__2));
FDRE pre_wait_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000000000D00)) 
     \ras_timer_r[0]_i_4 
       (.I0(Q[1]),
        .I1(I1),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I17),
        .I5(bm_end_r1),
        .O(O20));
LUT6 #(
    .INIT(64'h1000111110001000)) 
     \ras_timer_r[1]_i_5 
       (.I0(bm_end_r1),
        .I1(I17),
        .I2(ras_timer_r[0]),
        .I3(ras_timer_r[1]),
        .I4(I1),
        .I5(Q[1]),
        .O(O19));
FDRE \ras_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
FDRE \ras_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFFFF0D)) 
     ras_timer_zero_r_i_1__2
       (.I0(Q[1]),
        .I1(I1),
        .I2(ras_timer_r[1]),
        .I3(I43),
        .I4(bm_end_r1),
        .O(ras_timer_zero_ns));
FDRE ras_timer_zero_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
FDRE \rd_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(rd_this_rank_r),
        .R(1'b0));
FDRE req_bank_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
LUT4 #(
    .INIT(16'h0002)) 
     \rtp_timer_r[0]_i_1__2 
       (.I0(Q[1]),
        .I1(I11),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_ns0),
        .O(\n_0_rtp_timer_r[0]_i_1__2 ));
FDRE \rtp_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rtp_timer_r[0]_i_1__2 ),
        .Q(rtp_timer_ns0),
        .R(1'b0));
LUT3 #(
    .INIT(8'h60)) 
     \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair636" *) 
   LUT4 #(
    .INIT(16'h6A00)) 
     \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[1]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair636" *) 
   LUT5 #(
    .INIT(32'h6AAA0000)) 
     \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r),
        .O(\n_0_starve_limit_cntr_r[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h00007F0000000000)) 
     \starve_limit_cntr_r[2]_i_2__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(I42),
        .I4(Q[1]),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
FDRE \starve_limit_cntr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[0]_i_1__2 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[1]_i_1__2 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
FDRE \starve_limit_cntr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_starve_limit_cntr_r[2]_i_1__2 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
FDRE \wr_this_rank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_clk_ibuf" *) 
module migmig_7series_v2_0_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  wire mmcm_clk;
(* RTL_KEEP = "true" *) (* syn_keep = "1" *)   wire sys_clk_i;

LUT1 #(
    .INIT(2'h2)) 
     u_ddr2_clk_ibufi_0
       (.I0(sys_clk_i),
        .O(mmcm_clk));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_col_mach" *) 
module migmig_7series_v2_0_col_mach
   (sent_col_r1,
    D,
    O1,
    O2,
    mc_ref_zq_wip_ns,
    mc_read_idle_ns,
    wr_data_en_ns,
    O31,
    DIC,
    CLK,
    col_rd_wr_r,
    sent_col,
    col_wr_data_buf_addr,
    I18,
    I6,
    I7,
    maint_ref_zq_wip,
    I1,
    I28,
    I29,
    SR,
    E);
  output sent_col_r1;
  output [3:0]D;
  output O1;
  output O2;
  output mc_ref_zq_wip_ns;
  output mc_read_idle_ns;
  output wr_data_en_ns;
  output [1:0]O31;
  input [0:0]DIC;
  input CLK;
  input col_rd_wr_r;
  input sent_col;
  input [3:0]col_wr_data_buf_addr;
  input I18;
  input I6;
  input I7;
  input maint_ref_zq_wip;
  input I1;
  input I28;
  input I29;
  input [0:0]SR;
  input [0:0]E;

  wire CLK;
  wire [3:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I18;
  wire I28;
  wire I29;
  wire I6;
  wire I7;
  wire O1;
  wire O2;
  wire [1:0]O31;
  wire [0:0]SR;
  wire col_rd_wr_r;
  wire col_rd_wr_r2;
  wire [3:0]col_wr_data_buf_addr;
  wire maint_ref_zq_wip;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire n_0_mc_read_idle_r_i_2;
  wire \n_0_read_fifo.fifo_ram[1].RAM32M0_i_1 ;
  wire \n_0_read_fifo.fifo_ram[1].RAM32M0_i_3 ;
  wire \n_0_read_fifo.fifo_ram[1].RAM32M0_i_4 ;
  wire \n_0_read_fifo.tail_r[1]_i_1 ;
  wire \n_0_read_fifo.tail_r[2]_i_1 ;
  wire \n_0_read_fifo.tail_r[3]_i_1 ;
  wire \n_0_read_fifo.tail_r[4]_i_1 ;
  wire [4:0]p_0_in;
  wire [1:0]p_0_out;
  wire [4:0]\read_fifo.head_r_reg__0 ;
  wire sent_col;
  wire sent_col_r1;
  wire sent_col_r2;
  wire [3:0]tail_ns;
  wire [4:1]tail_r;
  wire wr_data_en_ns;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED ;

LUT2 #(
    .INIT(4'h2)) 
     \cmd_pipe_plus.mc_wrdata_en_i_1 
       (.I0(sent_col_r2),
        .I1(col_rd_wr_r2),
        .O(O2));
LUT2 #(
    .INIT(4'h2)) 
     \cmd_pipe_plus.wr_data_en_i_1 
       (.I0(sent_col_r1),
        .I1(col_rd_wr_r),
        .O(wr_data_en_ns));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[3]),
        .Q(D[3]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     mc_read_idle_r_i_1
       (.I0(I1),
        .I1(n_0_mc_read_idle_r_i_2),
        .I2(tail_r[3]),
        .I3(\read_fifo.head_r_reg__0 [3]),
        .I4(tail_r[4]),
        .I5(\read_fifo.head_r_reg__0 [4]),
        .O(mc_read_idle_ns));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     mc_read_idle_r_i_2
       (.I0(\read_fifo.head_r_reg__0 [0]),
        .I1(O1),
        .I2(\read_fifo.head_r_reg__0 [2]),
        .I3(tail_r[2]),
        .I4(tail_r[1]),
        .I5(\read_fifo.head_r_reg__0 [1]),
        .O(n_0_mc_read_idle_r_i_2));
LUT6 #(
    .INIT(64'h2002000000002002)) 
     mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(n_0_mc_read_idle_r_i_2),
        .I2(tail_r[3]),
        .I3(\read_fifo.head_r_reg__0 [3]),
        .I4(tail_r[4]),
        .I5(\read_fifo.head_r_reg__0 [4]),
        .O(mc_ref_zq_wip_ns));
FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(col_rd_wr_r),
        .Q(col_rd_wr_r2),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(O31[0]),
        .R(1'b0));
FDRE \read_fifo.fifo_out_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(O31[1]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \read_fifo.fifo_ram[1].RAM32M0 
       (.ADDRA({\n_0_read_fifo.fifo_ram[1].RAM32M0_i_1 ,tail_ns[3],\n_0_read_fifo.fifo_ram[1].RAM32M0_i_3 ,\n_0_read_fifo.fifo_ram[1].RAM32M0_i_4 ,tail_ns[0]}),
        .ADDRB({\n_0_read_fifo.fifo_ram[1].RAM32M0_i_1 ,tail_ns[3],\n_0_read_fifo.fifo_ram[1].RAM32M0_i_3 ,\n_0_read_fifo.fifo_ram[1].RAM32M0_i_4 ,tail_ns[0]}),
        .ADDRC({\n_0_read_fifo.fifo_ram[1].RAM32M0_i_1 ,tail_ns[3],\n_0_read_fifo.fifo_ram[1].RAM32M0_i_3 ,\n_0_read_fifo.fifo_ram[1].RAM32M0_i_4 ,tail_ns[0]}),
        .ADDRD(\read_fifo.head_r_reg__0 ),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b1,DIC}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC(p_0_out),
        .DOD(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(1'b1));
LUT6 #(
    .INIT(64'h1555555540000000)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_1 
       (.I0(I18),
        .I1(tail_r[3]),
        .I2(tail_r[2]),
        .I3(I7),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_1 ));
LUT6 #(
    .INIT(64'h000000007FFF8000)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_2 
       (.I0(tail_r[1]),
        .I1(I6),
        .I2(O1),
        .I3(tail_r[2]),
        .I4(tail_r[3]),
        .I5(I18),
        .O(tail_ns[3]));
LUT5 #(
    .INIT(32'h15554000)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_3 
       (.I0(I18),
        .I1(O1),
        .I2(I6),
        .I3(tail_r[1]),
        .I4(tail_r[2]),
        .O(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_3 ));
LUT4 #(
    .INIT(16'h1540)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_4 
       (.I0(I18),
        .I1(I6),
        .I2(O1),
        .I3(tail_r[1]),
        .O(\n_0_read_fifo.fifo_ram[1].RAM32M0_i_4 ));
LUT3 #(
    .INIT(8'h06)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_5 
       (.I0(O1),
        .I1(I6),
        .I2(I18),
        .O(tail_ns[0]));
LUT1 #(
    .INIT(2'h1)) 
     \read_fifo.head_r[0]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair645" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \read_fifo.head_r[1]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [0]),
        .I1(\read_fifo.head_r_reg__0 [1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair645" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \read_fifo.head_r[2]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [2]),
        .I1(\read_fifo.head_r_reg__0 [1]),
        .I2(\read_fifo.head_r_reg__0 [0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair643" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \read_fifo.head_r[3]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [3]),
        .I1(\read_fifo.head_r_reg__0 [0]),
        .I2(\read_fifo.head_r_reg__0 [1]),
        .I3(\read_fifo.head_r_reg__0 [2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair643" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \read_fifo.head_r[4]_i_1 
       (.I0(\read_fifo.head_r_reg__0 [4]),
        .I1(\read_fifo.head_r_reg__0 [2]),
        .I2(\read_fifo.head_r_reg__0 [1]),
        .I3(\read_fifo.head_r_reg__0 [0]),
        .I4(\read_fifo.head_r_reg__0 [3]),
        .O(p_0_in[4]));
(* counter = "91" *) 
   FDRE \read_fifo.head_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\read_fifo.head_r_reg__0 [0]),
        .R(SR));
(* counter = "91" *) 
   FDRE \read_fifo.head_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\read_fifo.head_r_reg__0 [1]),
        .R(SR));
(* counter = "91" *) 
   FDRE \read_fifo.head_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\read_fifo.head_r_reg__0 [2]),
        .R(SR));
(* counter = "91" *) 
   FDRE \read_fifo.head_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\read_fifo.head_r_reg__0 [3]),
        .R(SR));
(* counter = "91" *) 
   FDRE \read_fifo.head_r_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\read_fifo.head_r_reg__0 [4]),
        .R(SR));
LUT3 #(
    .INIT(8'h78)) 
     \read_fifo.tail_r[1]_i_1 
       (.I0(I6),
        .I1(O1),
        .I2(tail_r[1]),
        .O(\n_0_read_fifo.tail_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair644" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \read_fifo.tail_r[2]_i_1 
       (.I0(O1),
        .I1(I6),
        .I2(tail_r[1]),
        .I3(tail_r[2]),
        .O(\n_0_read_fifo.tail_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair644" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \read_fifo.tail_r[3]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(O1),
        .I3(I6),
        .I4(tail_r[1]),
        .O(\n_0_read_fifo.tail_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
     \read_fifo.tail_r[4]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(O1),
        .I3(I6),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\n_0_read_fifo.tail_r[4]_i_1 ));
FDRE \read_fifo.tail_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29),
        .Q(O1),
        .R(I28));
FDRE \read_fifo.tail_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[1]_i_1 ),
        .Q(tail_r[1]),
        .R(I28));
FDRE \read_fifo.tail_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[2]_i_1 ),
        .Q(tail_r[2]),
        .R(I28));
FDRE \read_fifo.tail_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[3]_i_1 ),
        .Q(tail_r[3]),
        .R(I28));
FDRE \read_fifo.tail_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_read_fifo.tail_r[4]_i_1 ),
        .Q(tail_r[4]),
        .R(I28));
FDRE sent_col_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col),
        .Q(sent_col_r1),
        .R(1'b0));
FDRE sent_col_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sent_col_r1),
        .Q(sent_col_r2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_group_io" *) 
module migmig_7series_v2_0_ddr_byte_group_io
   (O3,
    O4,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    I1,
    I4,
    iserdes_clkdiv,
    p_55_out,
    CLK,
    A_idelay_ce134_out,
    idelay_inc,
    I5,
    I3,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    Q1,
    Q2,
    Q3,
    Q4,
    Q5,
    Q6,
    Q7,
    Q8,
    Q9);
  output O3;
  output O4;
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input I1;
  input I4;
  input iserdes_clkdiv;
  input p_55_out;
  input CLK;
  input A_idelay_ce134_out;
  input idelay_inc;
  input I5;
  input I3;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input [3:0]Q1;
  input [3:0]Q2;
  input [3:0]Q3;
  input [3:0]Q4;
  input [3:0]Q5;
  input [3:0]Q6;
  input [3:0]Q7;
  input [3:0]Q8;
  input [3:0]Q9;

  wire A_idelay_ce134_out;
  wire CLK;
  wire [0:0]CTSBUS;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire I1;
  wire I3;
  wire I4;
  wire I5;
  wire O3;
  wire O4;
  wire O5;
  wire [3:0]Q1;
  wire [3:0]Q2;
  wire [3:0]Q3;
  wire [3:0]Q4;
  wire [3:0]Q5;
  wire [3:0]Q6;
  wire [3:0]Q7;
  wire [3:0]Q8;
  wire [3:0]Q9;
  wire idelay_inc;
  wire iserdes_clkdiv;
  wire \n_0_input_[1].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[3].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[4].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[5].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[6].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[7].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[8].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[9].iserdes_dq_.idelaye2 ;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire po_oserdes_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(O3),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "TRUE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(O4),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[1].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[1].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_55_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_55_out),
        .DDLY(\n_0_input_[1].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[3].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[3].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_63_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_63_out),
        .DDLY(\n_0_input_[3].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[4].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[4].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_39_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_39_out),
        .DDLY(\n_0_input_[4].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[5].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[5].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_51_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_51_out),
        .DDLY(\n_0_input_[5].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[6].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[6].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_59_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_59_out),
        .DDLY(\n_0_input_[6].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[7].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[7].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_47_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_47_out),
        .DDLY(\n_0_input_[7].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[8].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[8].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_35_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_35_out),
        .DDLY(\n_0_input_[8].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[9].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(A_idelay_ce134_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[9].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_43_out),
        .INC(idelay_inc),
        .LD(I5),
        .LDPIPEEN(1'b0),
        .REGRST(I3));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I4),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_43_out),
        .DDLY(\n_0_input_[9].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q1[0]),
        .D2(Q1[1]),
        .D3(Q1[2]),
        .D4(Q1[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_54_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_53_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q2[0]),
        .D2(Q2[1]),
        .D3(Q2[2]),
        .D4(Q2[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_3_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q3[0]),
        .D2(Q3[1]),
        .D3(Q3[2]),
        .D4(Q3[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_62_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_61_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q4[0]),
        .D2(Q4[1]),
        .D3(Q4[2]),
        .D4(Q4[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_38_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_37_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q5[0]),
        .D2(Q5[1]),
        .D3(Q5[2]),
        .D4(Q5[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_50_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_49_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q6[0]),
        .D2(Q6[1]),
        .D3(Q6[2]),
        .D4(Q6[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_58_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_57_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q7[0]),
        .D2(Q7[1]),
        .D3(Q7[2]),
        .D4(Q7[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_46_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_45_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q8[0]),
        .D2(Q8[1]),
        .D3(Q8[2]),
        .D4(Q8[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_34_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_33_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q9[0]),
        .D2(Q9[1]),
        .D3(Q9[2]),
        .D4(Q9[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_42_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_41_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
     \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_group_io" *) 
module migmig_7series_v2_0_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_group_io" *) 
module migmig_7series_v2_0_ddr_byte_group_io__parameterized1
   (O8,
    O9,
    D0,
    D1,
    D2,
    D4,
    D5,
    D6,
    D7,
    D8,
    O10,
    p_9_in,
    p_30_in,
    p_29_in_0,
    O11,
    O12,
    O13,
    p_13_in,
    O14,
    p_21_in,
    p_26_in,
    p_25_in,
    O15,
    p_17_in,
    O16,
    p_5_in,
    p_1_in,
    O17,
    idelay_ld_rst,
    rst_r4,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    I1,
    I8,
    iserdes_clkdiv,
    I9,
    CLK,
    C_idelay_ce124_out,
    idelay_inc,
    I10,
    I2,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    Q0,
    Q1,
    Q2,
    Q4,
    Q5,
    Q6,
    Q7,
    Q8,
    Q9,
    I18);
  output O8;
  output O9;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output O10;
  output p_9_in;
  output p_30_in;
  output p_29_in_0;
  output O11;
  output O12;
  output O13;
  output p_13_in;
  output O14;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O15;
  output p_17_in;
  output O16;
  output p_5_in;
  output p_1_in;
  output O17;
  output idelay_ld_rst;
  output rst_r4;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input I1;
  input I8;
  input iserdes_clkdiv;
  input I9;
  input CLK;
  input C_idelay_ce124_out;
  input idelay_inc;
  input I10;
  input I2;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input [3:0]Q0;
  input [3:0]Q1;
  input [3:0]Q2;
  input [3:0]Q4;
  input [3:0]Q5;
  input [3:0]Q6;
  input [3:0]Q7;
  input [3:0]Q8;
  input [3:0]Q9;
  input I18;

  wire CLK;
  wire [0:0]CTSBUS;
  wire C_idelay_ce124_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I18;
  wire I2;
  wire I8;
  wire I9;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O8;
  wire O9;
  wire [3:0]Q0;
  wire [3:0]Q1;
  wire [3:0]Q2;
  wire [3:0]Q4;
  wire [3:0]Q5;
  wire [3:0]Q6;
  wire [3:0]Q7;
  wire [3:0]Q8;
  wire [3:0]Q9;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire iserdes_clkdiv;
  wire \n_0_input_[0].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[1].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[2].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[4].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[5].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[6].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[7].iserdes_dq_.idelaye2 ;
  wire \n_0_input_[8].iserdes_dq_.idelaye2 ;
  wire n_0_rst_r3_reg_srl3;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in_0;
  wire p_30_in;
  wire p_31_out;
  wire p_5_in;
  wire p_9_in;
  wire po_oserdes_rst;
  wire rst_r4;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(O8),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "TRUE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(O9),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
FDRE idelay_ld_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I18),
        .Q(idelay_ld_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[0].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[0].iserdes_dq_.idelaye2 ),
        .IDATAIN(I9),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I9),
        .DDLY(\n_0_input_[0].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[1].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[1].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_31_out),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_31_out),
        .DDLY(\n_0_input_[1].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[2].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[2].iserdes_dq_.idelaye2 ),
        .IDATAIN(I11),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I11),
        .DDLY(\n_0_input_[2].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[4].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[4].iserdes_dq_.idelaye2 ),
        .IDATAIN(I12),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I12),
        .DDLY(\n_0_input_[4].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[5].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[5].iserdes_dq_.idelaye2 ),
        .IDATAIN(I13),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I13),
        .DDLY(\n_0_input_[5].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[6].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[6].iserdes_dq_.idelaye2 ),
        .IDATAIN(p_27_out),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(p_27_out),
        .DDLY(\n_0_input_[6].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[7].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[7].iserdes_dq_.idelaye2 ),
        .IDATAIN(I14),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I14),
        .DDLY(\n_0_input_[7].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   (* SIM_DELAY_D = "0" *) 
   IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
     \input_[8].iserdes_dq_.idelaye2 
       (.C(CLK),
        .CE(C_idelay_ce124_out),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(\n_0_input_[8].iserdes_dq_.idelaye2 ),
        .IDATAIN(I15),
        .INC(idelay_inc),
        .LD(I10),
        .LDPIPEEN(1'b0),
        .REGRST(I2));
(* BOX_TYPE = "PRIMITIVE" *) 
   ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
     \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(I1),
        .CLKB(I8),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(I15),
        .DDLY(\n_0_input_[8].iserdes_dq_.idelaye2 ),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q0[0]),
        .D2(Q0[1]),
        .D3(Q0[2]),
        .D4(Q0[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_9_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q1[0]),
        .D2(Q1[1]),
        .D3(Q1[2]),
        .D4(Q1[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_30_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_29_in_0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q2[0]),
        .D2(Q2[1]),
        .D3(Q2[2]),
        .D4(Q2[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O11),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(O12));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q4[0]),
        .D2(Q4[1]),
        .D3(Q4[2]),
        .D4(Q4[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_13_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q5[0]),
        .D2(Q5[1]),
        .D3(Q5[2]),
        .D4(Q5[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O14),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_21_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q6[0]),
        .D2(Q6[1]),
        .D3(Q6[2]),
        .D4(Q6[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_26_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_25_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q7[0]),
        .D2(Q7[1]),
        .D3(Q7[2]),
        .D4(Q7[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_17_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q8[0]),
        .D2(Q8[1]),
        .D3(Q8[2]),
        .D4(Q8[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O16),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(p_5_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
     \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(Q9[0]),
        .D2(Q9[1]),
        .D3(Q9[2]),
        .D4(Q9[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(p_1_in),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(O17));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
   SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(I2),
        .Q(n_0_rst_r3_reg_srl3));
FDRE rst_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_r3_reg_srl3),
        .Q(rst_r4),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
     \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_group_io" *) 
module migmig_7series_v2_0_ddr_byte_group_io__parameterized2
   (O70,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [9:0]O70;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_dq;
  input po_oserdes_rst;

  wire [9:0]O70;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
     \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(O70[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_lane" *) 
module migmig_7series_v2_0_ddr_byte_lane
   (out,
    pi_dqs_found_lanes,
    O1,
    O2,
    COUNTERREADVAL,
    O3,
    O4,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    if_empty_r,
    O6,
    O50,
    app_rd_data_valid,
    O51,
    O53,
    wr_en_2,
    O7,
    Q,
    O8,
    O9,
    if_empty_v,
    O10,
    O11,
    app_rd_data,
    O63,
    O62,
    phaser_ctl_bus,
    A_pi_counter_load_en40_out,
    I1,
    A_pi_fine_enable44_out,
    A_pi_fine_inc42_out,
    freq_refclk,
    mem_refclk,
    I2,
    I3,
    A_pi_rst_dqs_find46_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    COUNTERLOADVAL,
    A_po_coarse_enable58_out,
    A_po_fine_enable60_out,
    A_po_fine_inc56_out,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    O33,
    O32,
    I4,
    p_55_out,
    A_idelay_ce134_out,
    idelay_inc,
    I5,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    ofifo_rst0,
    if_empty_r_0,
    my_empty,
    calib_wrdata_en,
    I21,
    mc_wrdata_en,
    I20,
    I26,
    tail_r,
    mux_wrdata_en,
    I34,
    I33);
  output [1:0]out;
  output [0:0]pi_dqs_found_lanes;
  output O1;
  output O2;
  output [5:0]COUNTERREADVAL;
  output O3;
  output O4;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output [0:0]if_empty_r;
  output [0:0]O6;
  output O50;
  output app_rd_data_valid;
  output O51;
  output O53;
  output wr_en_2;
  output O7;
  output [2:0]Q;
  output [3:0]O8;
  output O9;
  output if_empty_v;
  output O10;
  output O11;
  output [63:0]app_rd_data;
  output [67:0]O63;
  output [3:0]O62;
  input [3:0]phaser_ctl_bus;
  input A_pi_counter_load_en40_out;
  input I1;
  input A_pi_fine_enable44_out;
  input A_pi_fine_inc42_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input I3;
  input A_pi_rst_dqs_find46_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable58_out;
  input A_po_fine_enable60_out;
  input A_po_fine_inc56_out;
  input [7:0]O40;
  input [7:0]O39;
  input [7:0]O38;
  input [7:0]O37;
  input [7:0]O36;
  input [7:0]O35;
  input [7:0]O34;
  input [7:0]O33;
  input [7:0]O32;
  input I4;
  input p_55_out;
  input A_idelay_ce134_out;
  input idelay_inc;
  input I5;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input ofifo_rst0;
  input [0:0]if_empty_r_0;
  input [0:0]my_empty;
  input calib_wrdata_en;
  input I21;
  input mc_wrdata_en;
  input I20;
  input [0:0]I26;
  input [0:0]tail_r;
  input mux_wrdata_en;
  input [7:0]I34;
  input [63:0]I33;

  wire A_idelay_ce134_out;
  wire A_if_a_empty;
  wire A_of_data_a_full;
  wire A_of_data_full;
  wire A_pi_counter_load_en40_out;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_enable44_out;
  wire A_pi_fine_inc42_out;
  wire A_pi_fine_overflow;
  wire A_pi_rst_dqs_find46_out;
  wire A_po_coarse_enable58_out;
  wire A_po_coarse_overflow;
  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire A_po_fine_overflow;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire I1;
  wire I2;
  wire I20;
  wire I21;
  wire [0:0]I26;
  wire I3;
  wire [63:0]I33;
  wire [7:0]I34;
  wire I4;
  wire I5;
  wire O1;
  wire O10;
  wire O11;
  wire O2;
  wire O3;
  wire [7:0]O32;
  wire [7:0]O33;
  wire [7:0]O34;
  wire [7:0]O35;
  wire [7:0]O36;
  wire [7:0]O37;
  wire [7:0]O38;
  wire [7:0]O39;
  wire O4;
  wire [7:0]O40;
  wire O5;
  wire O50;
  wire O51;
  wire O53;
  wire [0:0]O6;
  wire [3:0]O62;
  wire [67:0]O63;
  wire O7;
  wire [3:0]O8;
  wire O9;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire [63:0]app_rd_data;
  wire app_rd_data_valid;
  wire calib_wrdata_en;
  wire freq_refclk;
  wire idelay_inc;
  wire [3:0]if_d1;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire [7:0]if_q0;
  wire [7:0]if_q1;
  wire [7:0]if_q2;
  wire [7:0]if_q3;
  wire [7:0]if_q4;
  wire [7:0]if_q5;
  wire [7:0]if_q6;
  wire [7:0]if_q7;
  wire [7:0]if_q8;
  wire [7:0]if_q9;
  wire ififo_rst;
  wire ififo_rst0;
  wire ififo_wr_enable;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [0:0]my_empty;
  wire n_0_out_fifo;
  wire \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_1_in_fifo_gen.in_fifo ;
  wire n_2_out_fifo;
  wire \n_3_in_fifo_gen.in_fifo ;
  wire n_40_out_fifo;
  wire n_41_out_fifo;
  wire n_42_out_fifo;
  wire n_43_out_fifo;
  wire n_48_out_fifo;
  wire n_49_out_fifo;
  wire n_50_out_fifo;
  wire n_51_out_fifo;
  wire \n_5_phaser_in_gen.phaser_in ;
  wire \n_7_phaser_in_gen.phaser_in ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre;
  wire ofifo_rst;
  wire ofifo_rst0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [1:0]out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire [3:0]phaser_ctl_bus;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en_2;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

migmig_7series_v2_0_ddr_byte_group_io ddr_byte_group_io
       (.A_idelay_ce134_out(A_idelay_ce134_out),
        .CLK(CLK),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D1(if_d1),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .I1(O1),
        .I3(I3),
        .I4(I4),
        .I5(I5),
        .O3(O3),
        .O4(O4),
        .O5(O5),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .idelay_inc(idelay_inc),
        .iserdes_clkdiv(iserdes_clkdiv),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .po_oserdes_rst(po_oserdes_rst));
FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[2]),
        .Q(O63[4]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[3]),
        .Q(O63[5]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[4]),
        .Q(O63[6]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[5]),
        .Q(O63[7]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[6]),
        .Q(O63[8]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[7]),
        .Q(O63[9]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[0]),
        .Q(O63[10]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[1]),
        .Q(O63[11]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[0]),
        .Q(O63[12]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[1]),
        .Q(O63[13]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[2]),
        .Q(O63[14]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[3]),
        .Q(O63[15]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[4]),
        .Q(O63[16]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[5]),
        .Q(O63[17]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[6]),
        .Q(O63[18]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[7]),
        .Q(O63[19]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[0]),
        .Q(O63[20]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[1]),
        .Q(O63[21]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[2]),
        .Q(O63[22]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[3]),
        .Q(O63[23]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[4]),
        .Q(O63[24]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[5]),
        .Q(O63[25]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[6]),
        .Q(O63[26]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[7]),
        .Q(O63[27]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[0]),
        .Q(O63[28]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[1]),
        .Q(O63[29]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[2]),
        .Q(O63[30]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[3]),
        .Q(O63[31]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[4]),
        .Q(O63[32]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[5]),
        .Q(O63[33]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[6]),
        .Q(O63[34]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[7]),
        .Q(O63[35]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[0]),
        .Q(O63[36]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[1]),
        .Q(O63[37]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[2]),
        .Q(O63[38]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[3]),
        .Q(O63[39]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[4]),
        .Q(O63[40]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[5]),
        .Q(O63[41]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[6]),
        .Q(O63[42]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[7]),
        .Q(O63[43]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[0]),
        .Q(O63[44]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[1]),
        .Q(O63[45]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[2]),
        .Q(O63[46]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[3]),
        .Q(O63[47]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[4]),
        .Q(O63[48]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[5]),
        .Q(O63[49]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[6]),
        .Q(O63[50]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[7]),
        .Q(O63[51]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[0]),
        .Q(O63[52]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[1]),
        .Q(O63[53]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[2]),
        .Q(O63[54]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[3]),
        .Q(O63[55]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[4]),
        .Q(O63[56]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[5]),
        .Q(O63[57]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[6]),
        .Q(O63[0]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[6]),
        .Q(O63[58]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[7]),
        .Q(O63[59]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[0]),
        .Q(O63[60]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[1]),
        .Q(O63[61]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[2]),
        .Q(O63[62]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[3]),
        .Q(O63[63]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[4]),
        .Q(O63[64]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[5]),
        .Q(O63[65]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[78] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[6]),
        .Q(O63[66]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q9[7]),
        .Q(O63[67]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[7]),
        .Q(O63[1]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[0]),
        .Q(O63[2]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[1]),
        .Q(O63[3]),
        .R(1'b0));
migmig_7series_v2_0_ddr_if_post_fifo_9 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .I1(if_empty_r),
        .I20(I20),
        .I26(I26),
        .I33(I33),
        .O1(O6),
        .O2(O9),
        .O3(O10),
        .O4(O11),
        .O50(O50),
        .O51(O51),
        .O53(O53),
        .O63({O63[67:12],O63[9:2]}),
        .SR(ififo_rst),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .if_empty_r_0(if_empty_r_0),
        .if_empty_v(if_empty_v),
        .my_empty(my_empty),
        .out(out),
        .tail_r(tail_r));
FDRE #(
    .INIT(1'b1)) 
     ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst0),
        .Q(ififo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_8"),
    .SYNCHRONOUS_MODE("FALSE")) 
     \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\n_1_in_fifo_gen.in_fifo ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1(if_d1),
        .D2({1'b0,1'b0,1'b0,1'b0}),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\n_3_in_fifo_gen.in_fifo ),
        .Q0(if_q0),
        .Q1(if_q1),
        .Q2(if_q2),
        .Q3(if_q3),
        .Q4(if_q4),
        .Q5(if_q5),
        .Q6(if_q6),
        .Q7(if_q7),
        .Q8(if_q8),
        .Q9(if_q9),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.A_of_data_full(A_of_data_full),
        .CLK(CLK),
        .D0({\n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .I21(I21),
        .I34(I34),
        .O1(O7),
        .O2(O8),
        .O62(O62),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(of_wren_pre),
        .ofifo_rst(ofifo_rst),
        .wr_en_2(wr_en_2));
FDRE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst0),
        .Q(ofifo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_8_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(A_of_data_a_full),
        .D0({\n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_12_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_13_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_14_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_15_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_16_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_17_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1(O40),
        .D2(O39),
        .D3(O38),
        .D4(O37),
        .D5(O36),
        .D6(O35),
        .D7(O34),
        .D8(O33),
        .D9(O32),
        .EMPTY(n_2_out_fifo),
        .FULL(A_of_data_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
     \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(phaser_ctl_bus[1]),
        .COUNTERLOADEN(A_pi_counter_load_en40_out),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(I1),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_pi_fine_enable44_out),
        .FINEINC(A_pi_fine_inc42_out),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(O1),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\n_5_phaser_in_gen.phaser_in ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(O2),
        .PHASEREFCLK(I2),
        .RANKSELPHY(phaser_ctl_bus[3:2]),
        .RCLK(\n_7_phaser_in_gen.phaser_in ),
        .RST(I3),
        .RSTDQSFIND(A_pi_rst_dqs_find46_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(phaser_ctl_bus[0]),
        .COARSEENABLE(A_po_coarse_enable58_out),
        .COARSEINC(I1),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I1),
        .COUNTERREADVAL(A_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(A_po_fine_enable60_out),
        .FINEINC(A_po_fine_inc56_out),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(I3),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_lane" *) 
module migmig_7series_v2_0_ddr_byte_lane__parameterized0
   (ofifo_rst,
    O1,
    phy_mc_cmd_full,
    wr_en,
    Q,
    O64,
    mem_dq_out,
    OUTBURSTPENDING,
    B_po_coarse_enable92_out,
    I5,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    freq_refclk,
    mem_refclk,
    I1,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    calib_cmd_wren,
    I23,
    mem_out,
    D_of_ctl_full,
    I21,
    I27);
  output ofifo_rst;
  output O1;
  output phy_mc_cmd_full;
  output wr_en;
  output [3:0]Q;
  output [3:0]O64;
  output [11:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input B_po_coarse_enable92_out;
  input I5;
  input B_po_fine_enable95_out;
  input B_po_fine_inc89_out;
  input freq_refclk;
  input mem_refclk;
  input I1;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [2:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input calib_cmd_wren;
  input I23;
  input [32:0]mem_out;
  input D_of_ctl_full;
  input I21;
  input I27;

  wire B_of_ctl_a_full;
  wire B_of_ctl_full;
  wire B_po_coarse_enable92_out;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire B_po_fine_overflow;
  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [2:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_of_ctl_full;
  wire I1;
  wire I21;
  wire I23;
  wire I27;
  wire I5;
  wire O1;
  wire [3:0]O64;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire freq_refclk;
  wire [11:0]mem_dq_out;
  wire [32:0]mem_out;
  wire mem_refclk;
  wire n_0_out_fifo;
  wire n_2_out_fifo;
  wire \n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:4]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [7:4]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire phy_mc_cmd_full;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire wr_en;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

migmig_7series_v2_0_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.B_of_ctl_full(B_of_ctl_full),
        .CLK(CLK),
        .D0({\n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1(of_d1),
        .D2(of_d2),
        .D3(of_d3),
        .D4({of_d4,\n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D7(of_d7),
        .D8(of_d8),
        .D9(of_d9),
        .I21(I21),
        .I23(I23),
        .I27(I27),
        .O1(O1),
        .O64(O64),
        .Q(Q),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .mem_out(mem_out),
        .of_wren_pre(of_wren_pre),
        .wr_en(wr_en));
FDRE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(ofifo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(B_of_ctl_a_full),
        .D0({\n_36_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_37_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ,D0}),
        .D1({of_d1,D1}),
        .D2({of_d2,D2}),
        .D3({of_d3,D3}),
        .D4({of_d4,\n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo ,D4}),
        .D5(D5),
        .D6(D6),
        .D7({of_d7,D7}),
        .D8({of_d8,D8}),
        .D9({of_d9,D9}),
        .EMPTY(n_2_out_fifo),
        .FULL(B_of_ctl_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(4),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(B_po_coarse_enable92_out),
        .COARSEINC(I5),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I5),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(B_po_fine_enable95_out),
        .FINEINC(B_po_fine_inc89_out),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(I1),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
LUT2 #(
    .INIT(4'hE)) 
     phy_mc_cmd_full_r_i_1
       (.I0(B_of_ctl_full),
        .I1(D_of_ctl_full),
        .O(phy_mc_cmd_full));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_lane" *) 
module migmig_7series_v2_0_ddr_byte_lane__parameterized1
   (O6,
    pi_dqs_found_lanes,
    O1,
    O7,
    O8,
    O9,
    O10,
    p_9_in,
    p_30_in,
    p_29_in_0,
    O11,
    O12,
    O13,
    p_13_in,
    O14,
    p_21_in,
    p_26_in,
    p_25_in,
    O15,
    p_17_in,
    O16,
    p_5_in,
    p_1_in,
    O17,
    if_empty_r,
    idelay_ld_rst,
    rst_r4,
    O2,
    O21,
    p_0_in1_in,
    phy_rddata_en,
    phy_mc_data_full,
    O3,
    O4,
    wr_en_3,
    app_rd_data,
    O68,
    O5,
    O18,
    O67,
    D,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    O132,
    O133,
    O134,
    O135,
    phaser_ctl_bus,
    C_pi_counter_load_en100_out,
    I6,
    C_pi_fine_enable104_out,
    C_pi_fine_inc102_out,
    freq_refclk,
    mem_refclk,
    I7,
    I1,
    C_pi_rst_dqs_find106_out,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    O52,
    C_po_coarse_enable118_out,
    C_po_fine_enable120_out,
    C_po_fine_inc116_out,
    O49,
    O48,
    O47,
    O46,
    O45,
    O44,
    O43,
    O42,
    O41,
    I8,
    I9,
    C_idelay_ce124_out,
    idelay_inc,
    I10,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    ififo_rst0_6,
    ofifo_rst0_7,
    I18,
    if_empty_r_0,
    I2,
    I20,
    calib_wrdata_en,
    I22,
    mc_wrdata_en,
    Q,
    I21,
    mux_wrdata_en,
    I35,
    I3,
    I32,
    calib_sel,
    COUNTERREADVAL,
    I28,
    I4);
  output [1:0]O6;
  output [0:0]pi_dqs_found_lanes;
  output O1;
  output O7;
  output O8;
  output O9;
  output O10;
  output p_9_in;
  output p_30_in;
  output p_29_in_0;
  output O11;
  output O12;
  output O13;
  output p_13_in;
  output O14;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O15;
  output p_17_in;
  output O16;
  output p_5_in;
  output p_1_in;
  output O17;
  output [0:0]if_empty_r;
  output idelay_ld_rst;
  output rst_r4;
  output [0:0]O2;
  output O21;
  output p_0_in1_in;
  output phy_rddata_en;
  output phy_mc_data_full;
  output O3;
  output [3:0]O4;
  output wr_en_3;
  output [63:0]app_rd_data;
  output [65:0]O68;
  output O5;
  output O18;
  output [3:0]O67;
  output [5:0]D;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output O90;
  output O91;
  output O92;
  output O93;
  output O94;
  output O95;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output O110;
  output O111;
  output O112;
  output O113;
  output O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output O119;
  output O120;
  output O121;
  output O122;
  output O123;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output O130;
  output O131;
  output O132;
  output O133;
  output O134;
  output O135;
  input [3:0]phaser_ctl_bus;
  input C_pi_counter_load_en100_out;
  input I6;
  input C_pi_fine_enable104_out;
  input C_pi_fine_inc102_out;
  input freq_refclk;
  input mem_refclk;
  input I7;
  input I1;
  input C_pi_rst_dqs_find106_out;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input [5:0]O52;
  input C_po_coarse_enable118_out;
  input C_po_fine_enable120_out;
  input C_po_fine_inc116_out;
  input [7:0]O49;
  input [7:0]O48;
  input [7:0]O47;
  input [7:0]O46;
  input [7:0]O45;
  input [7:0]O44;
  input [7:0]O43;
  input [7:0]O42;
  input [7:0]O41;
  input I8;
  input I9;
  input C_idelay_ce124_out;
  input idelay_inc;
  input I10;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input ififo_rst0_6;
  input ofifo_rst0_7;
  input I18;
  input [0:0]if_empty_r_0;
  input [0:0]I2;
  input I20;
  input calib_wrdata_en;
  input I22;
  input mc_wrdata_en;
  input [2:0]Q;
  input I21;
  input mux_wrdata_en;
  input [7:0]I35;
  input I3;
  input [63:0]I32;
  input [0:0]calib_sel;
  input [5:0]COUNTERREADVAL;
  input [0:0]I28;
  input [63:0]I4;

  wire CLK;
  wire [5:0]COUNTERREADVAL;
  wire C_idelay_ce124_out;
  wire C_if_a_empty;
  wire C_of_data_a_full;
  wire C_of_data_full;
  wire C_pi_counter_load_en100_out;
  wire [5:0]C_pi_counter_read_val;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_enable104_out;
  wire C_pi_fine_inc102_out;
  wire C_pi_fine_overflow;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_coarse_enable118_out;
  wire C_po_coarse_overflow;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire C_po_fine_overflow;
  wire [5:0]D;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I18;
  wire [0:0]I2;
  wire I20;
  wire I21;
  wire I22;
  wire [0:0]I28;
  wire I3;
  wire [63:0]I32;
  wire [7:0]I35;
  wire [63:0]I4;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O11;
  wire O110;
  wire O111;
  wire O112;
  wire O113;
  wire O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire O12;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O13;
  wire O130;
  wire O131;
  wire O132;
  wire O133;
  wire O134;
  wire O135;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire [0:0]O2;
  wire O21;
  wire O3;
  wire [3:0]O4;
  wire [7:0]O41;
  wire [7:0]O42;
  wire [7:0]O43;
  wire [7:0]O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire [7:0]O47;
  wire [7:0]O48;
  wire [7:0]O49;
  wire O5;
  wire [5:0]O52;
  wire [1:0]O6;
  wire [3:0]O67;
  wire [65:0]O68;
  wire O7;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O9;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire [63:0]app_rd_data;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire [7:0]if_q0;
  wire [7:0]if_q1;
  wire [7:0]if_q2;
  wire [7:0]if_q3;
  wire [7:0]if_q4;
  wire [7:0]if_q5;
  wire [7:0]if_q6;
  wire [7:0]if_q7;
  wire [7:0]if_q8;
  wire [7:0]if_q9;
  wire ififo_rst;
  wire ififo_rst0_6;
  wire ififo_wr_enable;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire n_0_out_fifo;
  wire \n_1_in_fifo_gen.in_fifo ;
  wire n_2_ddr_byte_group_io;
  wire n_2_out_fifo;
  wire n_3_ddr_byte_group_io;
  wire \n_3_in_fifo_gen.in_fifo ;
  wire n_40_out_fifo;
  wire n_41_out_fifo;
  wire n_42_out_fifo;
  wire n_43_out_fifo;
  wire n_48_out_fifo;
  wire n_49_out_fifo;
  wire n_4_ddr_byte_group_io;
  wire n_50_out_fifo;
  wire n_51_out_fifo;
  wire n_5_ddr_byte_group_io;
  wire \n_5_phaser_in_gen.phaser_in ;
  wire \n_7_phaser_in_gen.phaser_in ;
  wire [7:0]of_d3;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre;
  wire ofifo_rst;
  wire ofifo_rst0_7;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in_0;
  wire p_30_in;
  wire p_31_out;
  wire p_5_in;
  wire p_9_in;
  wire [3:0]phaser_ctl_bus;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire rst_r4;
  wire sync_pulse;
  wire wr_en_3;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

migmig_7series_v2_0_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.CLK(CLK),
        .CTSBUS(oserdes_dqs_ts[0]),
        .C_idelay_ce124_out(C_idelay_ce124_out),
        .D0({n_2_ddr_byte_group_io,n_3_ddr_byte_group_io,n_4_ddr_byte_group_io,n_5_ddr_byte_group_io}),
        .D1(if_d1),
        .D2(if_d2),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .I1(O1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I18(I18),
        .I2(I1),
        .I8(I8),
        .I9(I9),
        .O10(O10),
        .O11(O11),
        .O12(O12),
        .O13(O13),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O8(O8),
        .O9(O9),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q4(of_q4),
        .Q5({n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .iserdes_clkdiv(iserdes_clkdiv),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in_0(p_29_in_0),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .po_oserdes_rst(po_oserdes_rst),
        .rst_r4(rst_r4));
FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[0]),
        .Q(O68[0]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[2]),
        .Q(O68[10]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[3]),
        .Q(O68[11]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[4]),
        .Q(O68[12]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[5]),
        .Q(O68[13]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[6]),
        .Q(O68[14]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[7]),
        .Q(O68[15]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[0]),
        .Q(O68[16]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[1]),
        .Q(O68[17]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[2]),
        .Q(O68[18]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[3]),
        .Q(O68[19]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[1]),
        .Q(O68[1]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[4]),
        .Q(O68[20]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[5]),
        .Q(O68[21]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[6]),
        .Q(O68[22]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q2[7]),
        .Q(O68[23]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[2]),
        .Q(O68[2]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[6]),
        .Q(O68[24]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q3[7]),
        .Q(O68[25]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[0]),
        .Q(O68[26]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[1]),
        .Q(O68[27]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[2]),
        .Q(O68[28]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[3]),
        .Q(O68[29]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[4]),
        .Q(O68[30]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[5]),
        .Q(O68[31]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[6]),
        .Q(O68[32]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q4[7]),
        .Q(O68[33]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[3]),
        .Q(O68[3]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[0]),
        .Q(O68[34]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[1]),
        .Q(O68[35]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[2]),
        .Q(O68[36]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[3]),
        .Q(O68[37]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[4]),
        .Q(O68[38]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[5]),
        .Q(O68[39]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[6]),
        .Q(O68[40]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q5[7]),
        .Q(O68[41]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[0]),
        .Q(O68[42]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[1]),
        .Q(O68[43]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[4]),
        .Q(O68[4]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[2]),
        .Q(O68[44]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[3]),
        .Q(O68[45]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[4]),
        .Q(O68[46]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[5]),
        .Q(O68[47]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[6]),
        .Q(O68[48]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q6[7]),
        .Q(O68[49]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[0]),
        .Q(O68[50]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[1]),
        .Q(O68[51]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[2]),
        .Q(O68[52]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[3]),
        .Q(O68[53]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[5]),
        .Q(O68[5]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[4]),
        .Q(O68[54]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[5]),
        .Q(O68[55]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[6]),
        .Q(O68[56]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q7[7]),
        .Q(O68[57]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[0]),
        .Q(O68[58]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[1]),
        .Q(O68[59]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[2]),
        .Q(O68[60]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[3]),
        .Q(O68[61]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[4]),
        .Q(O68[62]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[5]),
        .Q(O68[63]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[6]),
        .Q(O68[6]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[6]),
        .Q(O68[64]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q8[7]),
        .Q(O68[65]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q0[7]),
        .Q(O68[7]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[0]),
        .Q(O68[8]),
        .R(1'b0));
FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(if_q1[1]),
        .Q(O68[9]),
        .R(1'b0));
migmig_7series_v2_0_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.CLK(CLK),
        .I1(if_empty_r),
        .I2(I2),
        .I20(I20),
        .I28(I28),
        .I3(I3),
        .I32(I32),
        .I4(I4),
        .O1(O2),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O116(O116),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .O120(O120),
        .O121(O121),
        .O122(O122),
        .O123(O123),
        .O124(O124),
        .O125(O125),
        .O126(O126),
        .O127(O127),
        .O128(O128),
        .O129(O129),
        .O130(O130),
        .O131(O131),
        .O132(O132),
        .O133(O133),
        .O134(O134),
        .O135(O135),
        .O2(O5),
        .O21(O21),
        .O3(O18),
        .O6(O6),
        .O68({O68[65:26],O68[23:0]}),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .app_rd_data(app_rd_data),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .p_0_in1_in(p_0_in1_in),
        .phy_rddata_en(phy_rddata_en));
FDRE #(
    .INIT(1'b1)) 
     ififo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ififo_rst0_6),
        .Q(ififo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_8"),
    .SYNCHRONOUS_MODE("FALSE")) 
     \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\n_1_in_fifo_gen.in_fifo ),
        .D0({n_2_ddr_byte_group_io,n_3_ddr_byte_group_io,n_4_ddr_byte_group_io,n_5_ddr_byte_group_io}),
        .D1(if_d1),
        .D2(if_d2),
        .D3({1'b0,1'b0,1'b0,1'b0}),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\n_3_in_fifo_gen.in_fifo ),
        .Q0(if_q0),
        .Q1(if_q1),
        .Q2(if_q2),
        .Q3(if_q3),
        .Q4(if_q4),
        .Q5(if_q5),
        .Q6(if_q6),
        .Q7(if_q7),
        .Q8(if_q8),
        .Q9(if_q9),
        .RDCLK(CLK),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .C_of_data_full(C_of_data_full),
        .D3(of_d3),
        .I21(I21),
        .I22(I22),
        .I35(I35),
        .O1(O3),
        .O2(O4),
        .O67(O67),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .of_wren_pre(of_wren_pre),
        .ofifo_rst(ofifo_rst),
        .phy_mc_data_full(phy_mc_data_full),
        .wr_en_3(wr_en_3));
FDRE #(
    .INIT(1'b1)) 
     ofifo_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(ofifo_rst0_7),
        .Q(ofifo_rst),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_8_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(C_of_data_a_full),
        .D0(O49),
        .D1(O48),
        .D2(O47),
        .D3(of_d3),
        .D4(O46),
        .D5(O45),
        .D6(O44),
        .D7(O43),
        .D8(O42),
        .D9(O41),
        .EMPTY(n_2_out_fifo),
        .FULL(C_of_data_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],n_40_out_fifo,n_41_out_fifo,n_42_out_fifo,n_43_out_fifo}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],n_48_out_fifo,n_49_out_fifo,n_50_out_fifo,n_51_out_fifo}),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_AUTO_RECAL(1'b1),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(5.000000),
    .REFCLK_PERIOD(2.500000),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
     \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(phaser_ctl_bus[1]),
        .COUNTERLOADEN(C_pi_counter_load_en100_out),
        .COUNTERLOADVAL(O52),
        .COUNTERREADEN(I6),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_pi_fine_enable104_out),
        .FINEINC(C_pi_fine_inc102_out),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(O1),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\n_5_phaser_in_gen.phaser_in ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(O7),
        .PHASEREFCLK(I7),
        .RANKSELPHY(phaser_ctl_bus[3:2]),
        .RCLK(\n_7_phaser_in_gen.phaser_in ),
        .RST(I1),
        .RSTDQSFIND(C_pi_rst_dqs_find106_out),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK),
        .WRENABLE(ififo_wr_enable));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(phaser_ctl_bus[0]),
        .COARSEENABLE(C_po_coarse_enable118_out),
        .COARSEINC(I6),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I6),
        .COUNTERREADVAL(C_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(C_po_fine_enable120_out),
        .FINEINC(C_po_fine_inc116_out),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(I1),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[0]_i_1 
       (.I0(C_pi_counter_read_val[0]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair547" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[1]_i_1 
       (.I0(C_pi_counter_read_val[1]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[2]_i_1 
       (.I0(C_pi_counter_read_val[2]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair548" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[3]_i_1 
       (.I0(C_pi_counter_read_val[3]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[3]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[4]_i_1 
       (.I0(C_pi_counter_read_val[4]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[4]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair549" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_counter_read_val[5]_i_1 
       (.I0(C_pi_counter_read_val[5]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_byte_lane" *) 
module migmig_7series_v2_0_ddr_byte_lane__parameterized2
   (D_of_ctl_full,
    ddr2_ck_p,
    ddr2_ck_n,
    O1,
    wr_en_1,
    Q,
    O69,
    O70,
    OUTBURSTPENDING,
    B_po_coarse_enable92_out,
    I5,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    freq_refclk,
    mem_refclk,
    I1,
    sync_pulse,
    CLK,
    PCENABLECALIB,
    ofifo_rst,
    O31,
    O30,
    O29,
    O28,
    O27,
    O26,
    O25,
    O24,
    calib_cmd_wren,
    I24,
    I25,
    I21,
    I27);
  output D_of_ctl_full;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output O1;
  output wr_en_1;
  output [3:0]Q;
  output [3:0]O69;
  output [9:0]O70;
  input [0:0]OUTBURSTPENDING;
  input B_po_coarse_enable92_out;
  input I5;
  input B_po_fine_enable95_out;
  input B_po_fine_inc89_out;
  input freq_refclk;
  input mem_refclk;
  input I1;
  input sync_pulse;
  input CLK;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]O31;
  input [3:0]O30;
  input [3:0]O29;
  input [7:0]O28;
  input [6:0]O27;
  input [2:0]O26;
  input [3:0]O25;
  input [2:0]O24;
  input calib_cmd_wren;
  input I24;
  input [34:0]I25;
  input I21;
  input I27;

  wire B_po_coarse_enable92_out;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire D_of_ctl_a_full;
  wire D_of_ctl_full;
  wire D_po_coarse_overflow;
  wire [8:0]D_po_counter_read_val;
  wire D_po_fine_overflow;
  wire I1;
  wire I21;
  wire I24;
  wire [34:0]I25;
  wire I27;
  wire I5;
  wire O1;
  wire [2:0]O24;
  wire [3:0]O25;
  wire [2:0]O26;
  wire [6:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [3:0]O69;
  wire [9:0]O70;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire freq_refclk;
  wire mem_refclk;
  wire \n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ;
  wire \n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_0_out_fifo;
  wire \n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire n_2_out_fifo;
  wire \n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire \n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo ;
  wire [7:4]of_d1;
  wire [7:4]of_d2;
  wire [7:4]of_d3;
  wire [7:4]of_d4;
  wire [7:4]of_d7;
  wire [7:4]of_d8;
  wire [5:4]of_d9;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire of_wren_pre;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire wr_en_1;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

migmig_7series_v2_0_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.O70(O70),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2}),
        .po_oserdes_rst(po_oserdes_rst));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* __SRVAL = "FALSE" *) 
   ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
     \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(\n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
   OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
     \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(\n_0_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck ),
        .O(ddr2_ck_p),
        .OB(ddr2_ck_n));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.CLK(CLK),
        .D1({of_d1,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D2(of_d2),
        .D3(of_d3),
        .D4(of_d4),
        .D6(\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ),
        .D7({of_d7,\n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D8(of_d8),
        .D9({\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9,\n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .I1(D_of_ctl_full),
        .I21(I21),
        .I24(I24),
        .I25(I25),
        .I27(I27),
        .O1(O1),
        .O69(O69),
        .Q(Q),
        .calib_cmd_wren(calib_cmd_wren),
        .of_wren_pre(of_wren_pre),
        .ofifo_rst(ofifo_rst),
        .wr_en_1(wr_en_1));
(* BOX_TYPE = "PRIMITIVE" *) 
   OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
     out_fifo
       (.ALMOSTEMPTY(n_0_out_fifo),
        .ALMOSTFULL(D_of_ctl_a_full),
        .D0({\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D1({of_d1,\n_38_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_39_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_40_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_41_of_pre_fifo_gen.u_ddr_of_pre_fifo }),
        .D2({of_d2,O31}),
        .D3({of_d3,O30}),
        .D4({of_d4,O29}),
        .D5(O28),
        .D6({\n_11_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O27}),
        .D7({of_d7,\n_10_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O26}),
        .D8({of_d8,O25}),
        .D9({\n_0_of_pre_fifo_gen.u_ddr_of_pre_fifo ,\n_1_of_pre_fifo_gen.u_ddr_of_pre_fifo ,of_d9,\n_4_of_pre_fifo_gen.u_ddr_of_pre_fifo ,O24}),
        .EMPTY(n_2_out_fifo),
        .FULL(D_of_ctl_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(CLK),
        .WREN(of_wren_pre));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_OUT_PHY #(
    .CLKOUT_DIV(4),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(5.000000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(8),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(2.500000),
    .SYNC_IN_DIV_RST("TRUE")) 
     phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(B_po_coarse_enable92_out),
        .COARSEINC(I5),
        .COARSEOVERFLOW(D_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(I5),
        .COUNTERREADVAL(D_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(B_po_fine_enable95_out),
        .FINEINC(B_po_fine_inc89_out),
        .FINEOVERFLOW(D_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(I1),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(CLK));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_calib_top" *) 
module migmig_7series_v2_0_ddr_calib_top
   (O3,
    po_ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    reset_if,
    O1,
    calib_complete,
    calib_cmd_wren,
    cnt_pwron_cke_done_r,
    calib_wrdata_en,
    pi_fine_dly_dec_done_r,
    pi_fine_dly_dec_done,
    O2,
    tempmon_pi_f_inc,
    tempmon_pi_f_dec,
    init_calib_complete,
    idelay_inc,
    calib_sel,
    calib_in_common,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    phy_if_reset_w,
    O13,
    rd_data_offset_cal_done,
    O14,
    O15,
    COUNTERLOADVAL,
    O16,
    app_zq_ns,
    mux_cmd_wren,
    wr_en,
    wr_en_0,
    wr_en_1,
    O17,
    mux_wrdata_en,
    O18,
    phy_dout,
    O19,
    O20,
    D,
    O21,
    O22,
    ififo_rst0,
    ofifo_rst0,
    O23,
    ififo_rst0_2,
    ofifo_rst0_3,
    B_po_coarse_enable92_out,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    C_pi_counter_load_en100_out,
    C_pi_fine_enable104_out,
    C_po_fine_inc116_out,
    C_po_fine_enable120_out,
    C_idelay_ce124_out,
    C_pi_rst_dqs_find106_out,
    C_pi_fine_inc102_out,
    C_po_coarse_enable118_out,
    A_idelay_ce134_out,
    A_po_fine_enable60_out,
    A_po_coarse_enable58_out,
    A_po_fine_inc56_out,
    A_pi_rst_dqs_find46_out,
    A_pi_fine_enable44_out,
    A_pi_fine_inc42_out,
    A_pi_counter_load_en40_out,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D3,
    D2,
    D1,
    D0,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O40,
    O41,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    wrlvl_final_if_rst,
    phy_read_calib,
    O50,
    O51,
    O52,
    fine_adjust_done,
    O53,
    calib_sel0,
    O54,
    O55,
    CLK,
    I1,
    I2,
    I3,
    I4,
    phy_mc_go,
    I7,
    I5,
    I6,
    I8,
    p_29_in,
    I9,
    SR,
    if_empty_v,
    app_rd_data,
    Q,
    I10,
    tempmon_sample_en,
    I11,
    phy_if_reset0,
    tempmon_sel_pi_incdec,
    I12,
    I13,
    I14,
    phy_rddata_en,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72,
    I73,
    I74,
    I75,
    I76,
    app_zq_req,
    I77,
    I78,
    I79,
    mc_wrdata_en,
    I80,
    I81,
    I82,
    I83,
    mc_odt,
    I84,
    I85,
    I86,
    I87,
    I88,
    I89,
    I90,
    I91,
    I92,
    I93,
    sent_col_r1,
    idelay_ld_rst,
    A_rst_primitives,
    I94,
    mem_out,
    mc_ras_n,
    I95,
    I96,
    I97,
    mc_cs_n,
    I98,
    I99,
    I100,
    I101,
    I102,
    I103,
    p_1_in,
    p_3_in,
    I104,
    I105,
    pi_dqs_found_lanes);
  output O3;
  output po_ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output reset_if;
  output O1;
  output calib_complete;
  output calib_cmd_wren;
  output cnt_pwron_cke_done_r;
  output calib_wrdata_en;
  output pi_fine_dly_dec_done_r;
  output pi_fine_dly_dec_done;
  output [0:0]O2;
  output tempmon_pi_f_inc;
  output tempmon_pi_f_dec;
  output init_calib_complete;
  output idelay_inc;
  output [0:0]calib_sel;
  output calib_in_common;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output phy_if_reset_w;
  output O13;
  output rd_data_offset_cal_done;
  output O14;
  output O15;
  output [5:0]COUNTERLOADVAL;
  output O16;
  output app_zq_ns;
  output mux_cmd_wren;
  output wr_en;
  output wr_en_0;
  output wr_en_1;
  output O17;
  output mux_wrdata_en;
  output [24:0]O18;
  output [59:0]phy_dout;
  output [43:0]O19;
  output [59:0]O20;
  output [10:0]D;
  output O21;
  output O22;
  output ififo_rst0;
  output ofifo_rst0;
  output O23;
  output ififo_rst0_2;
  output ofifo_rst0_3;
  output B_po_coarse_enable92_out;
  output B_po_fine_enable95_out;
  output B_po_fine_inc89_out;
  output C_pi_counter_load_en100_out;
  output C_pi_fine_enable104_out;
  output C_po_fine_inc116_out;
  output C_po_fine_enable120_out;
  output C_idelay_ce124_out;
  output C_pi_rst_dqs_find106_out;
  output C_pi_fine_inc102_out;
  output C_po_coarse_enable118_out;
  output A_idelay_ce134_out;
  output A_po_fine_enable60_out;
  output A_po_coarse_enable58_out;
  output A_po_fine_inc56_out;
  output A_pi_rst_dqs_find46_out;
  output A_pi_fine_enable44_out;
  output A_pi_fine_inc42_out;
  output A_pi_counter_load_en40_out;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [7:0]D6;
  output [7:0]D5;
  output [2:0]D4;
  output [3:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [2:0]O24;
  output [3:0]O25;
  output [2:0]O26;
  output [6:0]O27;
  output [7:0]O28;
  output [3:0]O29;
  output [3:0]O30;
  output [3:0]O31;
  output [7:0]O32;
  output [7:0]O33;
  output [7:0]O34;
  output [7:0]O35;
  output [7:0]O36;
  output [7:0]O37;
  output [7:0]O38;
  output [7:0]O39;
  output [7:0]O40;
  output [7:0]O41;
  output [7:0]O42;
  output [7:0]O43;
  output [7:0]O44;
  output [7:0]O45;
  output [7:0]O46;
  output [7:0]O47;
  output [7:0]O48;
  output [7:0]O49;
  output wrlvl_final_if_rst;
  output phy_read_calib;
  output O50;
  output O51;
  output [5:0]O52;
  output fine_adjust_done;
  output O53;
  output calib_sel0;
  output O54;
  output [5:0]O55;
  input CLK;
  input I1;
  input I2;
  input I3;
  input I4;
  input phy_mc_go;
  input I7;
  input I5;
  input I6;
  input [0:0]I8;
  input p_29_in;
  input I9;
  input [0:0]SR;
  input if_empty_v;
  input [127:0]app_rd_data;
  input [5:0]Q;
  input I10;
  input tempmon_sample_en;
  input [0:0]I11;
  input phy_if_reset0;
  input tempmon_sel_pi_incdec;
  input I12;
  input I13;
  input I14;
  input phy_rddata_en;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input I74;
  input I75;
  input I76;
  input app_zq_req;
  input I77;
  input I78;
  input I79;
  input mc_wrdata_en;
  input I80;
  input [1:0]I81;
  input [2:0]I82;
  input [36:0]I83;
  input [0:0]mc_odt;
  input [143:0]I84;
  input [8:0]I85;
  input I86;
  input I87;
  input I88;
  input I89;
  input [0:0]I90;
  input I91;
  input I92;
  input I93;
  input sent_col_r1;
  input idelay_ld_rst;
  input A_rst_primitives;
  input I94;
  input [46:0]mem_out;
  input [1:0]mc_ras_n;
  input [1:0]I95;
  input I96;
  input [36:0]I97;
  input [0:0]mc_cs_n;
  input I98;
  input [71:0]I99;
  input I100;
  input [71:0]I101;
  input I102;
  input I103;
  input p_1_in;
  input p_3_in;
  input [11:0]I104;
  input I105;
  input [1:0]pi_dqs_found_lanes;

  wire A_idelay_ce134_out;
  wire A_pi_counter_load_en40_out;
  wire A_pi_fine_enable44_out;
  wire A_pi_fine_inc42_out;
  wire A_pi_rst_dqs_find46_out;
  wire A_po_coarse_enable58_out;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire A_rst_primitives;
  wire B_po_coarse_enable92_out;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce124_out;
  wire C_pi_counter_load_en100_out;
  wire C_pi_fine_enable104_out;
  wire C_pi_fine_inc102_out;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_coarse_enable118_out;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire [10:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [2:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire I10;
  wire I100;
  wire [71:0]I101;
  wire I102;
  wire I103;
  wire [11:0]I104;
  wire I105;
  wire [0:0]I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I76;
  wire I77;
  wire I78;
  wire I79;
  wire [0:0]I8;
  wire I80;
  wire [1:0]I81;
  wire [2:0]I82;
  wire [36:0]I83;
  wire [143:0]I84;
  wire [8:0]I85;
  wire I86;
  wire I87;
  wire I88;
  wire I89;
  wire I9;
  wire [0:0]I90;
  wire I91;
  wire I92;
  wire I93;
  wire I94;
  wire [1:0]I95;
  wire I96;
  wire [36:0]I97;
  wire I98;
  wire [71:0]I99;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire [24:0]O18;
  wire [43:0]O19;
  wire [0:0]O2;
  wire [59:0]O20;
  wire O21;
  wire O22;
  wire O23;
  wire [2:0]O24;
  wire [3:0]O25;
  wire [2:0]O26;
  wire [6:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [7:0]O32;
  wire [7:0]O33;
  wire [7:0]O34;
  wire [7:0]O35;
  wire [7:0]O36;
  wire [7:0]O37;
  wire [7:0]O38;
  wire [7:0]O39;
  wire O4;
  wire [7:0]O40;
  wire [7:0]O41;
  wire [7:0]O42;
  wire [7:0]O43;
  wire [7:0]O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire [7:0]O47;
  wire [7:0]O48;
  wire [7:0]O49;
  wire O5;
  wire O50;
  wire O51;
  wire [5:0]O52;
  wire O53;
  wire O54;
  wire [5:0]O55;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [5:0]Q;
  wire [0:0]SR;
  wire [127:0]app_rd_data;
  wire app_zq_ns;
  wire app_zq_req;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [0:0]calib_sel;
  wire calib_sel0;
  wire calib_wrdata_en;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire cmd_po_en_stg2_f;
  wire cnt_pwron_cke_done_r;
  wire detect_pi_found_dqs;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire fine_adjust_done;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld;
  wire idelay_ld_rst;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_2;
  wire init_calib_complete;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [46:0]mem_out;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire n_0_init_calib_complete_reg;
  wire n_0_init_calib_complete_reg_rep__1;
  wire n_0_init_calib_complete_reg_rep__6;
  wire n_0_reset_if_r8_reg_srl8;
  wire \n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_10_u_ddr_phy_wrcal;
  wire \n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_11_u_ddr_phy_init;
  wire \n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_13_u_ddr_phy_wrcal;
  wire \n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire \n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_181_u_ddr_phy_init;
  wire \n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_2_ddr_phy_tempmon_0;
  wire \n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_339_u_ddr_phy_init;
  wire n_340_u_ddr_phy_init;
  wire n_341_u_ddr_phy_init;
  wire n_343_u_ddr_phy_init;
  wire n_344_u_ddr_phy_init;
  wire n_345_u_ddr_phy_init;
  wire n_3_u_ddr_phy_rdlvl;
  wire n_4_ddr_phy_tempmon_0;
  wire \n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_5_u_ddr_phy_wrcal;
  wire \n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_6_u_ddr_phy_wrcal;
  wire \n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire n_7_u_ddr_phy_wrcal;
  wire \n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ;
  wire ofifo_rst0;
  wire ofifo_rst0_3;
  wire p_1_in;
  wire p_1_in25_in;
  wire p_29_in;
  wire p_3_in;
  wire [59:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0;
  wire phy_if_reset_w;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_calib_done;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire pi_stg2_load;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [5:0]pi_stg2_reg_l;
  wire po_ck_addr_cmd_delay_done;
  wire [1:1]po_stg2_wrcal_cnt;
  wire prbs_last_byte_done;
  wire prech_done;
  wire prech_req;
  wire prech_req_posedge_r;
  wire rd_data_offset_cal_done;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire reset_if;
  wire reset_if_r9;
  wire sent_col_r1;
  wire stg1_wr_done;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire wr_en;
  wire wr_en_0;
  wire wr_en_1;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire NLW_u_ddr_phy_rdlvl_mpr_last_byte_done_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_mpr_rdlvl_done_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_mpr_rdlvl_err_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_mpr_rnk_done_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_rdlvl_assrt_common_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_rdlvl_err_UNCONNECTED;
  wire NLW_u_ddr_phy_rdlvl_rdlvl_stg1_err_UNCONNECTED;
  wire [11:0]NLW_u_ddr_phy_rdlvl_dbg_cpt_first_edge_cnt_UNCONNECTED;
  wire [11:0]NLW_u_ddr_phy_rdlvl_dbg_cpt_second_edge_cnt_UNCONNECTED;
  wire [11:0]NLW_u_ddr_phy_rdlvl_dbg_cpt_tap_cnt_UNCONNECTED;
  wire [9:0]NLW_u_ddr_phy_rdlvl_dbg_dq_idelay_tap_cnt_UNCONNECTED;
  wire [255:0]NLW_u_ddr_phy_rdlvl_dbg_phy_rdlvl_UNCONNECTED;
  wire [79:0]NLW_u_ddr_phy_rdlvl_dlyval_dq_UNCONNECTED;

(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT2 #(
    .INIT(4'h8)) 
     app_zq_r_i_1
       (.I0(O8),
        .I1(app_zq_req),
        .O(app_zq_ns));
FDRE \calib_sel_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I12),
        .Q(calib_sel),
        .R(1'b0));
FDRE \calib_zero_ctrl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I14),
        .Q(calib_zero_ctrl),
        .R(1'b0));
FDSE \calib_zero_inputs_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_4_ddr_phy_tempmon_0),
        .Q(calib_zero_inputs),
        .S(I6));
migmig_7series_v2_0_ddr_phy_tempmon ddr_phy_tempmon_0
       (.CLK(CLK),
        .I1(calib_complete),
        .I10(I10),
        .I104(I104),
        .I11(I11),
        .I2(po_ck_addr_cmd_delay_done),
        .I3(pi_fine_dly_dec_done),
        .I4(n_3_u_ddr_phy_rdlvl),
        .I5(n_6_u_ddr_phy_wrcal),
        .I6(I6),
        .I76(I76),
        .I8(I8),
        .I9(I9),
        .O1(tempmon_pi_f_inc),
        .O2(tempmon_pi_f_dec),
        .O3(n_2_ddr_phy_tempmon_0),
        .O4(n_4_ddr_phy_tempmon_0),
        .calib_sel0(calib_sel0),
        .tempmon_sample_en(tempmon_sample_en));
migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.A_pi_rst_dqs_find46_out(A_pi_rst_dqs_find46_out),
        .A_po_fine_enable60_out(A_po_fine_enable60_out),
        .A_po_fine_inc56_out(A_po_fine_inc56_out),
        .A_rst_primitives(A_rst_primitives),
        .B_po_fine_enable95_out(B_po_fine_enable95_out),
        .B_po_fine_inc89_out(B_po_fine_inc89_out),
        .CLK(CLK),
        .C_pi_rst_dqs_find106_out(C_pi_rst_dqs_find106_out),
        .C_po_fine_enable120_out(C_po_fine_enable120_out),
        .C_po_fine_inc116_out(C_po_fine_inc116_out),
        .E(n_341_u_ddr_phy_init),
        .I1(n_344_u_ddr_phy_init),
        .I10(po_ck_addr_cmd_delay_done),
        .I105(I105),
        .I11(I7),
        .I2(n_340_u_ddr_phy_init),
        .I3(dqs_po_dec_done),
        .I4(pi_fine_dly_dec_done),
        .I5(n_13_u_ddr_phy_wrcal),
        .I6(n_10_u_ddr_phy_wrcal),
        .I7(n_3_u_ddr_phy_rdlvl),
        .I75(I75),
        .I76(I76),
        .I8(calib_in_common),
        .I9(calib_sel),
        .O1(rd_data_offset_cal_done),
        .O10(\n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O11(\n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O12(\n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O13(\n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O14(\n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O15(\n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O16(O16),
        .O2(\n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O3(\n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O4(\n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O5(\n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O55(O55),
        .O6(\n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O7(\n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O8(\n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .O9(\n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .SR(SR),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .fine_adjust_done(fine_adjust_done),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_2(ififo_rst0_2),
        .ofifo_rst0(ofifo_rst0),
        .ofifo_rst0_3(ofifo_rst0_3),
        .p_1_in25_in(p_1_in25_in),
        .phy_if_reset(phy_if_reset),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .prbs_last_byte_done(prbs_last_byte_done),
        .prech_done(prech_done),
        .prech_req_posedge_r(prech_req_posedge_r),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .stg1_wr_done(stg1_wr_done));
FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_7_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .Q(O51),
        .R(1'b0));
FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_9_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .Q(O50),
        .R(1'b0));
FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I13),
        .Q(calib_in_common),
        .R(1'b0));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(n_0_init_calib_complete_reg),
        .O(init_calib_complete));
FDRE idelay_ce_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(I7));
FDRE idelay_ce_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(I7));
FDRE idelay_inc_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(I7));
FDRE idelay_inc_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(I7));
FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg),
        .R(1'b0));
FDRE init_calib_complete_reg_rep
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O4),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__0
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O5),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__1
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg_rep__1),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__2
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O6),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__3
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O7),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__4
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O8),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__5
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O9),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__6
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(n_0_init_calib_complete_reg_rep__6),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__7
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O10),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__8
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O11),
        .R(1'b0));
FDRE init_calib_complete_reg_rep__9
       (.C(CLK),
        .CE(1'b1),
        .D(calib_complete),
        .Q(O12),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \input_[0].iserdes_dq_.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(C_idelay_ce124_out));
(* SOFT_HLUTNM = "soft_lutpair386" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \input_[1].iserdes_dq_.idelaye2_i_1 
       (.I0(calib_zero_inputs),
        .I1(idelay_ce),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(A_idelay_ce134_out));
migmig_7series_v2_0_ddr_phy_wrlvl_off_delay \mb_wrlvl_off.u_phy_wrlvl_off_delay 
       (.A_po_coarse_enable58_out(A_po_coarse_enable58_out),
        .B_po_coarse_enable92_out(B_po_coarse_enable92_out),
        .CLK(CLK),
        .C_po_coarse_enable118_out(C_po_coarse_enable118_out),
        .I1(pi_fine_dly_dec_done),
        .I2(calib_in_common),
        .I3(calib_sel),
        .I75(I75),
        .I8(I8),
        .O1(po_ck_addr_cmd_delay_done),
        .O2(dqs_po_dec_done),
        .O3(O3),
        .O54(O54),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .phy_mc_go(phy_mc_go),
        .pi_calib_done(pi_calib_done),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_0_5_i_7
       (.I0(O11),
        .I1(I84[77]),
        .O(phy_dout[3]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_3__0
       (.I0(O11),
        .I1(I84[120]),
        .O(phy_dout[13]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_5
       (.I0(O11),
        .I1(I84[130]),
        .O(O20[7]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_5__0
       (.I0(O11),
        .I1(I84[31]),
        .O(phy_dout[14]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_12_17_i_6
       (.I0(O11),
        .I1(I84[128]),
        .O(O20[6]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_1__2
       (.I0(O11),
        .I1(I84[134]),
        .O(O20[9]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_2__2
       (.I0(O11),
        .I1(I84[132]),
        .O(O20[8]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_3
       (.I0(O11),
        .I1(I84[138]),
        .O(O20[11]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_4__0
       (.I0(O11),
        .I1(I84[136]),
        .O(O20[10]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_5__0
       (.I0(O11),
        .I1(I84[142]),
        .O(O20[13]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_18_23_i_6__0
       (.I0(O11),
        .I1(I84[140]),
        .O(O20[12]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_1
       (.I0(O9),
        .I1(I83[22]),
        .O(O18[5]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_1__0
       (.I0(O10),
        .I1(I85[5]),
        .O(O19[13]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_2
       (.I0(O9),
        .I1(I80),
        .O(O18[4]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_2__0
       (.I0(O10),
        .I1(I85[2]),
        .O(O19[12]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_3
       (.I0(O9),
        .I1(I83[35]),
        .O(O18[6]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_24_29_i_3__0
       (.I0(O10),
        .I1(I85[8]),
        .O(O19[14]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_30_35_i_1__2
       (.I0(O12),
        .I1(I84[112]),
        .O(O20[20]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_30_35_i_3__2
       (.I0(O12),
        .I1(I84[22]),
        .O(O20[22]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_36_41_i_3__0
       (.I0(O11),
        .I1(I84[124]),
        .O(phy_dout[26]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_36_41_i_5
       (.I0(O11),
        .I1(I84[26]),
        .O(phy_dout[28]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_36_41_i_5__0
       (.I0(O12),
        .I1(I84[19]),
        .O(O20[27]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_48_53_i_6__1
       (.I0(O12),
        .I1(I84[73]),
        .O(phy_dout[36]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_48_53_i_6__2
       (.I0(O12),
        .I1(I84[65]),
        .O(O20[36]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_54_59_i_3__2
       (.I0(O12),
        .I1(I84[27]),
        .O(phy_dout[40]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_60_65_i_3__0
       (.I0(O12),
        .I1(I84[116]),
        .O(O20[46]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_60_65_i_5
       (.I0(O12),
        .I1(I84[30]),
        .O(phy_dout[47]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_60_65_i_5__0
       (.I0(O12),
        .I1(I84[23]),
        .O(O20[47]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_6_11_i_1__2
       (.I0(O12),
        .I1(I84[18]),
        .O(O20[1]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_1__0
       (.I0(O9),
        .I1(I84[131]),
        .O(phy_dout[53]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_2__0
       (.I0(O9),
        .I1(I84[129]),
        .O(phy_dout[52]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_3__0
       (.I0(O9),
        .I1(I84[135]),
        .O(phy_dout[55]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_4
       (.I0(O9),
        .I1(I84[133]),
        .O(phy_dout[54]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_5
       (.I0(O9),
        .I1(I84[139]),
        .O(phy_dout[57]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_6
       (.I0(O9),
        .I1(I84[137]),
        .O(phy_dout[56]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_72_77_i_6__0
       (.I0(O12),
        .I1(I84[69]),
        .O(O20[56]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_78_79_i_1
       (.I0(O9),
        .I1(I84[143]),
        .O(phy_dout[59]));
LUT2 #(
    .INIT(4'h8)) 
     mem_reg_0_15_78_79_i_2
       (.I0(O9),
        .I1(I84[141]),
        .O(phy_dout[58]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_10__0
       (.I0(O6),
        .I1(I84[120]),
        .I2(I100),
        .I3(I101[15]),
        .O(O48[7]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_13
       (.I0(I84[66]),
        .I1(O5),
        .I2(I98),
        .I3(I99[4]),
        .O(O40[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_14
       (.I0(I84[50]),
        .I1(O5),
        .I2(I98),
        .I3(I99[3]),
        .O(O40[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_16
       (.I0(O5),
        .I1(I84[18]),
        .I2(I98),
        .I3(I99[1]),
        .O(O40[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_17__0
       (.I0(I84[8]),
        .I1(O6),
        .I2(I100),
        .I3(I101[8]),
        .O(O48[0]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_18
       (.I0(O5),
        .I1(I84[142]),
        .I2(I98),
        .I3(I99[15]),
        .O(O39[7]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_19
       (.I0(O5),
        .I1(I84[140]),
        .I2(I98),
        .I3(I99[14]),
        .O(O39[6]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_20
       (.I0(O5),
        .I1(I84[138]),
        .I2(I98),
        .I3(I99[13]),
        .O(O39[5]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_20__0
       (.I0(I84[95]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[21]),
        .O(O47[5]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_21
       (.I0(O5),
        .I1(I84[136]),
        .I2(I98),
        .I3(I99[12]),
        .O(O39[4]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_22
       (.I0(O5),
        .I1(I84[134]),
        .I2(I98),
        .I3(I99[11]),
        .O(O39[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_23
       (.I0(O5),
        .I1(I84[132]),
        .I2(I98),
        .I3(I99[10]),
        .O(O39[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_24
       (.I0(O5),
        .I1(I84[130]),
        .I2(I98),
        .I3(I99[9]),
        .O(O39[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_24__0
       (.I0(O6),
        .I1(I84[31]),
        .I2(I100),
        .I3(I101[17]),
        .O(O47[1]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     out_fifo_i_24__2
       (.I0(O8),
        .I1(I96),
        .I2(I97[7]),
        .O(O30[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_25
       (.I0(O5),
        .I1(I84[128]),
        .I2(I98),
        .I3(I99[8]),
        .O(O39[0]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_25__0
       (.I0(I84[15]),
        .I1(O6),
        .I2(I100),
        .I3(I101[16]),
        .O(O47[0]));
(* SOFT_HLUTNM = "soft_lutpair388" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_25__2
       (.I0(O8),
        .I1(I83[35]),
        .I2(I96),
        .I3(I97[6]),
        .O(O30[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_26
       (.I0(O5),
        .I1(I84[112]),
        .I2(I98),
        .I3(I99[23]),
        .O(O38[7]));
(* SOFT_HLUTNM = "soft_lutpair389" *) 
   LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_26__2
       (.I0(O8),
        .I1(I83[22]),
        .I2(I96),
        .I3(I97[5]),
        .O(O30[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_27__2
       (.I0(O8),
        .I1(I80),
        .I2(I96),
        .I3(I97[4]),
        .O(O30[0]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     out_fifo_i_30__1
       (.I0(O7),
        .I1(I94),
        .I2(mem_out[15]),
        .O(D3[3]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_31__1
       (.I0(O7),
        .I1(I85[8]),
        .I2(I94),
        .I3(mem_out[14]),
        .O(D3[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_32__1
       (.I0(O7),
        .I1(I85[5]),
        .I2(I94),
        .I3(mem_out[13]),
        .O(D3[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_33
       (.I0(I84[0]),
        .I1(O5),
        .I2(I98),
        .I3(I99[16]),
        .O(O38[0]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_33__1
       (.I0(O7),
        .I1(I85[2]),
        .I2(I94),
        .I3(mem_out[12]),
        .O(D3[0]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_34__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[124]),
        .I2(I100),
        .I3(I101[31]),
        .O(O46[7]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_37
       (.I0(I84[70]),
        .I1(O5),
        .I2(I98),
        .I3(I99[28]),
        .O(O37[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_38
       (.I0(I84[54]),
        .I1(O5),
        .I2(I98),
        .I3(I99[27]),
        .O(O37[3]));
(* SOFT_HLUTNM = "soft_lutpair387" *) 
   LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_39__1
       (.I0(mc_ras_n[1]),
        .I1(O7),
        .I2(I94),
        .I3(mem_out[18]),
        .O(D4[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_40
       (.I0(O5),
        .I1(I84[22]),
        .I2(I98),
        .I3(I99[25]),
        .O(O37[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_40__1
       (.I0(mc_ras_n[0]),
        .I1(O7),
        .I2(I94),
        .I3(mem_out[17]),
        .O(D4[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_41__0
       (.I0(I84[12]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[24]),
        .O(O46[0]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_44
       (.I0(I84[83]),
        .I1(O5),
        .I2(I98),
        .I3(I99[37]),
        .O(O36[5]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_45__0
       (.I0(I84[74]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[36]),
        .O(O45[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_45__2
       (.I0(I82[2]),
        .I1(O7),
        .I2(I96),
        .I3(I97[26]),
        .O(O27[6]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_46__0
       (.I0(I84[58]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[35]),
        .O(O45[3]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_46__2
       (.I0(I82[1]),
        .I1(O7),
        .I2(I96),
        .I3(I97[25]),
        .O(O27[5]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_48
       (.I0(O5),
        .I1(I84[19]),
        .I2(I98),
        .I3(I99[33]),
        .O(O36[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_48__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[26]),
        .I2(I100),
        .I3(I101[33]),
        .O(O45[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_49
       (.I0(I84[3]),
        .I1(O5),
        .I2(I98),
        .I3(I99[32]),
        .O(O36[0]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_53
       (.I0(O4),
        .I1(I84[65]),
        .I2(I98),
        .I3(I99[44]),
        .O(O35[4]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_53__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[73]),
        .I2(I100),
        .I3(I101[44]),
        .O(O44[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_55
       (.I0(I84[33]),
        .I1(O5),
        .I2(I98),
        .I3(I99[42]),
        .O(O35[2]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_55__0
       (.I0(I84[41]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[42]),
        .O(O44[2]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_57__2
       (.I0(mc_ras_n[1]),
        .I1(O7),
        .I2(I96),
        .I3(I97[29]),
        .O(O26[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_58
       (.I0(O4),
        .I1(I84[116]),
        .I2(I98),
        .I3(I99[55]),
        .O(O34[7]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_58__2
       (.I0(mc_cs_n),
        .I1(O7),
        .I2(I96),
        .I3(I97[28]),
        .O(O26[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_5__0
       (.I0(O6),
        .I1(I84[77]),
        .I2(I100),
        .I3(I101[4]),
        .O(O49[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_60__0
       (.I0(I84[91]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[53]),
        .O(O43[5]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_64__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[27]),
        .I2(I100),
        .I3(I101[49]),
        .O(O43[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_65
       (.I0(I84[4]),
        .I1(O4),
        .I2(I98),
        .I3(I99[48]),
        .O(O34[0]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_65__0
       (.I0(I84[11]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[48]),
        .O(O43[0]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_68
       (.I0(I84[87]),
        .I1(O4),
        .I2(I98),
        .I3(I99[61]),
        .O(O33[5]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_69__0
       (.I0(I84[78]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[60]),
        .O(O42[4]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_70__0
       (.I0(I84[62]),
        .I1(n_0_init_calib_complete_reg_rep__1),
        .I2(I100),
        .I3(I101[59]),
        .O(O42[3]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_71__2
       (.I0(I95[1]),
        .I1(O7),
        .I2(I96),
        .I3(I97[36]),
        .O(O24[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_72
       (.I0(O4),
        .I1(I84[23]),
        .I2(I98),
        .I3(I99[57]),
        .O(O33[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_72__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[30]),
        .I2(I100),
        .I3(I101[57]),
        .O(O42[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_72__2
       (.I0(I95[0]),
        .I1(O7),
        .I2(I96),
        .I3(I97[35]),
        .O(O24[1]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_73
       (.I0(I84[7]),
        .I1(O4),
        .I2(I98),
        .I3(I99[56]),
        .O(O33[0]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_74__0
       (.I0(O5),
        .I1(I84[143]),
        .I2(I100),
        .I3(I101[71]),
        .O(O41[7]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_75__0
       (.I0(O5),
        .I1(I84[141]),
        .I2(I100),
        .I3(I101[70]),
        .O(O41[6]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_76__0
       (.I0(O5),
        .I1(I84[139]),
        .I2(I100),
        .I3(I101[69]),
        .O(O41[5]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_77
       (.I0(O4),
        .I1(I84[69]),
        .I2(I98),
        .I3(I99[68]),
        .O(O32[4]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_77__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[137]),
        .I2(I100),
        .I3(I101[68]),
        .O(O41[4]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_78__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[135]),
        .I2(I100),
        .I3(I101[67]),
        .O(O41[3]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_79
       (.I0(I84[37]),
        .I1(O4),
        .I2(I98),
        .I3(I99[66]),
        .O(O32[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_79__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[133]),
        .I2(I100),
        .I3(I101[66]),
        .O(O41[2]));
LUT4 #(
    .INIT(16'hBFB0)) 
     out_fifo_i_7__0
       (.I0(I84[45]),
        .I1(O6),
        .I2(I100),
        .I3(I101[2]),
        .O(O49[2]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_80__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[131]),
        .I2(I100),
        .I3(I101[65]),
        .O(O41[1]));
LUT4 #(
    .INIT(16'h8F80)) 
     out_fifo_i_81__0
       (.I0(n_0_init_calib_complete_reg_rep__1),
        .I1(I84[129]),
        .I2(I100),
        .I3(I101[64]),
        .O(O41[0]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_1 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(C_pi_counter_load_en100_out));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_10 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[1]));
(* SOFT_HLUTNM = "soft_lutpair380" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_10__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[1]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[1]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_11 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[0]));
(* SOFT_HLUTNM = "soft_lutpair379" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_11__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[0]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[0]));
(* SOFT_HLUTNM = "soft_lutpair385" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \phaser_in_gen.phaser_in_i_1__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_load),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(A_pi_counter_load_en40_out));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT3 #(
    .INIT(8'h0E)) 
     \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O13));
(* SOFT_HLUTNM = "soft_lutpair390" *) 
   LUT3 #(
    .INIT(8'h0D)) 
     \phaser_in_gen.phaser_in_i_2__0 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     \phaser_in_gen.phaser_in_i_3 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(calib_sel),
        .I4(calib_in_common),
        .O(C_pi_fine_enable104_out));
(* SOFT_HLUTNM = "soft_lutpair378" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     \phaser_in_gen.phaser_in_i_3__0 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_en_r),
        .I2(rdlvl_pi_stg2_f_en),
        .I3(calib_sel),
        .I4(calib_in_common),
        .O(A_pi_fine_enable44_out));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     \phaser_in_gen.phaser_in_i_4 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(calib_sel),
        .I4(calib_in_common),
        .O(C_pi_fine_inc102_out));
(* SOFT_HLUTNM = "soft_lutpair377" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     \phaser_in_gen.phaser_in_i_4__0 
       (.I0(calib_zero_inputs),
        .I1(tempmon_pi_f_inc_r),
        .I2(rdlvl_pi_stg2_f_incdec),
        .I3(calib_sel),
        .I4(calib_in_common),
        .O(A_pi_fine_inc42_out));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_6 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[5]));
(* SOFT_HLUTNM = "soft_lutpair383" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_6__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[5]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[5]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_7 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[4]));
(* SOFT_HLUTNM = "soft_lutpair382" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_7__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[4]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[4]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_8 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[3]));
(* SOFT_HLUTNM = "soft_lutpair381" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_8__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[3]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[3]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_9 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(calib_sel),
        .I3(calib_in_common),
        .O(O52[2]));
(* SOFT_HLUTNM = "soft_lutpair384" *) 
   LUT4 #(
    .INIT(16'h4044)) 
     \phaser_in_gen.phaser_in_i_9__0 
       (.I0(calib_zero_inputs),
        .I1(pi_stg2_reg_l[2]),
        .I2(calib_in_common),
        .I3(calib_sel),
        .O(COUNTERLOADVAL[2]));
LUT3 #(
    .INIT(8'h04)) 
     phaser_out_i_2__1
       (.I0(calib_zero_ctrl),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(O14));
FDRE phy_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_if_reset0),
        .Q(phy_if_reset),
        .R(1'b0));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
   SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(reset_if),
        .Q(n_0_reset_if_r8_reg_srl8));
FDRE reset_if_r9_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_reset_if_r8_reg_srl8),
        .Q(reset_if_r9),
        .R(1'b0));
FDRE reset_if_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_339_u_ddr_phy_init),
        .Q(reset_if),
        .R(1'b0));
FDRE tempmon_pi_f_en_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(I7));
FDRE tempmon_pi_f_inc_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(I7));
migmig_7series_v2_0_ddr_phy_init u_ddr_phy_init
       (.CLK(CLK),
        .D(D),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D4(D4[0]),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .E(n_341_u_ddr_phy_init),
        .I1(\n_2_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I10(O9),
        .I100(I100),
        .I101({I101[63:61],I101[58],I101[56:54],I101[52:50],I101[47:45],I101[43],I101[41:37],I101[34],I101[32],I101[30:25],I101[23:22],I101[20:18],I101[14:9],I101[7:5],I101[3],I101[1:0]}),
        .I102(I102),
        .I103(I103),
        .I11(n_0_init_calib_complete_reg_rep__6),
        .I12(O10),
        .I13(O11),
        .I14(n_5_u_ddr_phy_wrcal),
        .I15(n_6_u_ddr_phy_wrcal),
        .I16(\n_18_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I17(\n_17_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I18(\n_5_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I19(\n_10_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I2(n_3_u_ddr_phy_rdlvl),
        .I20(po_ck_addr_cmd_delay_done),
        .I21(pi_fine_dly_dec_done),
        .I22(O6),
        .I23(O7),
        .I24(O4),
        .I25(O5),
        .I26(n_0_init_calib_complete_reg_rep__1),
        .I27(\n_6_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I28(\n_11_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I29(\n_12_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I3(\n_14_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I30(\n_13_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I31(\n_15_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I32(\n_16_dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr ),
        .I33(n_7_u_ddr_phy_wrcal),
        .I4(O8),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I75(I75),
        .I77(I77),
        .I78(I78),
        .I79(I79),
        .I8(I8),
        .I80(I80),
        .I81(I81),
        .I82(I82[0]),
        .I83({I83[36],I83[34:23],I83[21:0]}),
        .I84({I84[127:125],I84[123:121],I84[119:117],I84[115:113],I84[111:96],I84[94:92],I84[90:88],I84[86:84],I84[82:79],I84[76:75],I84[72:71],I84[68:67],I84[64:63],I84[61:59],I84[57:55],I84[53:51],I84[49:46],I84[44:42],I84[40:38],I84[36:34],I84[32],I84[29:28],I84[25:24],I84[21:20],I84[17:16],I84[14:13],I84[10:9],I84[6:5],I84[2:1]}),
        .I85({I85[7:6],I85[4:3],I85[1:0]}),
        .I86(I86),
        .I87(I87),
        .I88(I88),
        .I89(I89),
        .I9(I9),
        .I90(I90),
        .I91(I91),
        .I92(I92),
        .I93(I93),
        .I94(I94),
        .I96(I96),
        .I97({I97[34:30],I97[27],I97[24:8],I97[3:0]}),
        .I98(I98),
        .I99({I99[71:69],I99[67],I99[65:62],I99[60:58],I99[54:49],I99[47:45],I99[43],I99[41:38],I99[36:34],I99[31:29],I99[26],I99[24],I99[22:17],I99[7:5],I99[2],I99[0]}),
        .O1(O1),
        .O10(n_344_u_ddr_phy_init),
        .O11(n_345_u_ddr_phy_init),
        .O17(O17),
        .O18({O18[24:7],O18[3:0]}),
        .O19({O19[43:15],O19[11:0]}),
        .O2(calib_complete),
        .O20({O20[59:57],O20[55:48],O20[45:37],O20[35:28],O20[26:23],O20[21],O20[19:14],O20[5:2],O20[0]}),
        .O21(O21),
        .O24(O24[0]),
        .O25(O25),
        .O26(O26[0]),
        .O27(O27[4:0]),
        .O28(O28),
        .O29(O29),
        .O3(calib_cmd_wren),
        .O31(O31),
        .O32({O32[7:5],O32[3],O32[1:0]}),
        .O33({O33[7:6],O33[4:2]}),
        .O34(O34[6:1]),
        .O35({O35[7:5],O35[3],O35[1:0]}),
        .O36({O36[7:6],O36[4:2]}),
        .O37({O37[7:5],O37[2],O37[0]}),
        .O38(O38[6:1]),
        .O4(cnt_pwron_cke_done_r),
        .O40({O40[7:5],O40[2],O40[0]}),
        .O42({O42[7:5],O42[2],O42[0]}),
        .O43({O43[7:6],O43[4:2]}),
        .O44({O44[7:5],O44[3],O44[1:0]}),
        .O45({O45[7:5],O45[2],O45[0]}),
        .O46(O46[6:1]),
        .O47({O47[7:6],O47[4:2]}),
        .O48(O48[6:1]),
        .O49({O49[7:5],O49[3],O49[1:0]}),
        .O5(n_11_u_ddr_phy_init),
        .O6(n_181_u_ddr_phy_init),
        .O7(n_339_u_ddr_phy_init),
        .O8(n_340_u_ddr_phy_init),
        .O9(n_343_u_ddr_phy_init),
        .calib_wrdata_en(calib_wrdata_en),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .mc_odt(mc_odt),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({mem_out[46:19],mem_out[16],mem_out[11:0]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .p_1_in25_in(p_1_in25_in),
        .p_29_in(p_29_in),
        .phy_dout({phy_dout[51:48],phy_dout[46:41],phy_dout[39:37],phy_dout[35:29],phy_dout[27],phy_dout[25:15],phy_dout[12:4],phy_dout[2:0]}),
        .phy_mc_go(phy_mc_go),
        .phy_read_calib(phy_read_calib),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .prbs_last_byte_done(prbs_last_byte_done),
        .prech_done(prech_done),
        .prech_req(prech_req),
        .prech_req_posedge_r(prech_req_posedge_r),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_prech_req(rdlvl_prech_req),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .sent_col_r1(sent_col_r1),
        .stg1_wr_done(stg1_wr_done),
        .wr_en(wr_en),
        .wr_en_0(wr_en_0),
        .wr_en_1(wr_en_1),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
(* CAL1_CALC_IDEL = "6'b001011" *) 
   (* CAL1_DETECT_EDGE = "6'b001000" *) 
   (* CAL1_DONE = "6'b001111" *) 
   (* CAL1_DQ_IDEL_TAP_DEC = "6'b000110" *) 
   (* CAL1_DQ_IDEL_TAP_DEC_WAIT = "6'b000111" *) 
   (* CAL1_DQ_IDEL_TAP_INC = "6'b000100" *) 
   (* CAL1_DQ_IDEL_TAP_INC_WAIT = "6'b000101" *) 
   (* CAL1_IDEL_DEC_CPT = "6'b001100" *) 
   (* CAL1_IDEL_DEC_CPT_WAIT = "6'b001101" *) 
   (* CAL1_IDEL_INC_CPT = "6'b001001" *) 
   (* CAL1_IDEL_INC_CPT_WAIT = "6'b001010" *) 
   (* CAL1_IDLE = "6'b000000" *) 
   (* CAL1_MPR_NEW_DQS_WAIT = "6'b011101" *) 
   (* CAL1_MPR_PAT_DETECT = "6'b011111" *) 
   (* CAL1_NEW_DQS_PREWAIT = "6'b100000" *) 
   (* CAL1_NEW_DQS_WAIT = "6'b000001" *) 
   (* CAL1_NEXT_DQS = "6'b001110" *) 
   (* CAL1_PAT_DETECT = "6'b000011" *) 
   (* CAL1_PB_DEC_CPT = "6'b011001" *) 
   (* CAL1_PB_DEC_CPT_LEFT = "6'b010100" *) 
   (* CAL1_PB_DEC_CPT_LEFT_WAIT = "6'b010101" *) 
   (* CAL1_PB_DEC_CPT_WAIT = "6'b011010" *) 
   (* CAL1_PB_DETECT_EDGE = "6'b010001" *) 
   (* CAL1_PB_DETECT_EDGE_DQ = "6'b010110" *) 
   (* CAL1_PB_INC_CPT = "6'b010010" *) 
   (* CAL1_PB_INC_CPT_WAIT = "6'b010011" *) 
   (* CAL1_PB_INC_DQ = "6'b010111" *) 
   (* CAL1_PB_INC_DQ_WAIT = "6'b011000" *) 
   (* CAL1_PB_STORE_FIRST_WAIT = "6'b010000" *) 
   (* CAL1_RDLVL_ERR = "6'b011100" *) 
   (* CAL1_REGL_LOAD = "6'b011011" *) 
   (* CAL1_STORE_FIRST_WAIT = "6'b000010" *) 
   (* CAL1_VALID_WAIT = "6'b011110" *) 
   (* CAL_PAT_LEN = "8" *) 
   (* CLK_PERIOD = "20000" *) 
   (* DEBUG_PORT = "OFF" *) 
   (* DETECT_EDGE_SAMPLE_CNT0 = "12'b000000000001" *) 
   (* DETECT_EDGE_SAMPLE_CNT1 = "12'b000000000001" *) 
   (* DQS_CNT_WIDTH = "1" *) 
   (* DQS_WIDTH = "2" *) 
   (* DQ_WIDTH = "16" *) 
   (* DRAM_TYPE = "DDR2" *) 
   (* DRAM_WIDTH = "8" *) 
   (* MIN_EYE_SIZE = "16" *) 
   (* OCAL_EN = "OFF" *) 
   (* PER_BIT_DESKEW = "OFF" *) 
   (* PIPE_WAIT_CNT = "16" *) 
   (* RANKS = "1" *) 
   (* RD_SHIFT_COMP_DELAY = "5" *) 
   (* RD_SHIFT_LEN = "1" *) 
   (* SIM_CAL_OPTION = "NONE" *) 
   (* SR_VALID_DELAY = "8" *) 
   (* TCQ = "100" *) 
   (* USE_DSP48 = "no" *) 
   (* nCK_PER_CLK = "4" *) 
   migmig_7series_v2_0_ddr_phy_rdlvl u_ddr_phy_rdlvl
       (.clk(CLK),
        .dbg_cpt_first_edge_cnt(NLW_u_ddr_phy_rdlvl_dbg_cpt_first_edge_cnt_UNCONNECTED[11:0]),
        .dbg_cpt_second_edge_cnt(NLW_u_ddr_phy_rdlvl_dbg_cpt_second_edge_cnt_UNCONNECTED[11:0]),
        .dbg_cpt_tap_cnt(NLW_u_ddr_phy_rdlvl_dbg_cpt_tap_cnt_UNCONNECTED[11:0]),
        .dbg_dq_idelay_tap_cnt(NLW_u_ddr_phy_rdlvl_dbg_dq_idelay_tap_cnt_UNCONNECTED[9:0]),
        .dbg_idel_down_all(1'b0),
        .dbg_idel_down_cpt(1'b0),
        .dbg_idel_up_all(1'b0),
        .dbg_idel_up_cpt(1'b0),
        .dbg_phy_rdlvl(NLW_u_ddr_phy_rdlvl_dbg_phy_rdlvl_UNCONNECTED[255:0]),
        .dbg_sel_all_idel_cpt(1'b0),
        .dbg_sel_idel_cpt(1'b0),
        .dlyval_dq(NLW_u_ddr_phy_rdlvl_dlyval_dq_UNCONNECTED[79:0]),
        .dqs_po_dec_done(dqs_po_dec_done),
        .idelay_ce(idelay_ce_int),
        .idelay_inc(idelay_inc_int),
        .idelay_ld(idelay_ld),
        .idelaye2_init_val({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mpr_last_byte_done(NLW_u_ddr_phy_rdlvl_mpr_last_byte_done_UNCONNECTED),
        .mpr_rdlvl_done(NLW_u_ddr_phy_rdlvl_mpr_rdlvl_done_UNCONNECTED),
        .mpr_rdlvl_err(NLW_u_ddr_phy_rdlvl_mpr_rdlvl_err_UNCONNECTED),
        .mpr_rdlvl_start(n_345_u_ddr_phy_init),
        .mpr_rnk_done(NLW_u_ddr_phy_rdlvl_mpr_rnk_done_UNCONNECTED),
        .phy_if_empty(if_empty_v),
        .pi_counter_read_val(Q),
        .pi_en_stg2_f(rdlvl_pi_stg2_f_en),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_stg2_f_incdec(rdlvl_pi_stg2_f_incdec),
        .pi_stg2_load(pi_stg2_load),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .pi_stg2_reg_l(pi_stg2_reg_l),
        .prech_done(prech_done),
        .rd_data(app_rd_data),
        .rdlvl_assrt_common(NLW_u_ddr_phy_rdlvl_rdlvl_assrt_common_UNCONNECTED),
        .rdlvl_err(NLW_u_ddr_phy_rdlvl_rdlvl_err_UNCONNECTED),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done(n_3_u_ddr_phy_rdlvl),
        .rdlvl_stg1_err(NLW_u_ddr_phy_rdlvl_rdlvl_stg1_err_UNCONNECTED),
        .rdlvl_stg1_rnk_done(prbs_last_byte_done),
        .rdlvl_stg1_start(n_11_u_ddr_phy_init),
        .rst(SR),
        .wrcal_cnt({po_stg2_wrcal_cnt,O2}));
migmig_7series_v2_0_ddr_phy_wrcal u_ddr_phy_wrcal
       (.CLK(CLK),
        .I1(I1),
        .I10(n_2_ddr_phy_tempmon_0),
        .I11(n_343_u_ddr_phy_init),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I28),
        .I29(I29),
        .I3(I3),
        .I30(I30),
        .I31(I31),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I36(I36),
        .I37(I37),
        .I38(I38),
        .I39(I39),
        .I4(I4),
        .I40(I40),
        .I41(I41),
        .I42(I42),
        .I43(I43),
        .I44(I44),
        .I45(I45),
        .I46(I46),
        .I47(I47),
        .I48(I48),
        .I49(I49),
        .I5(n_181_u_ddr_phy_init),
        .I50(I50),
        .I51(I51),
        .I52(I52),
        .I53(I53),
        .I54(I54),
        .I55(I55),
        .I56(I56),
        .I57(I57),
        .I58(I58),
        .I59(I59),
        .I6(n_3_u_ddr_phy_rdlvl),
        .I60(I60),
        .I61(I61),
        .I62(I62),
        .I63(I63),
        .I64(I64),
        .I65(I65),
        .I66(I66),
        .I67(I67),
        .I68(I68),
        .I69(I69),
        .I7(I7),
        .I70(I70),
        .I71(I71),
        .I72(I72),
        .I73(I73),
        .I74(I74),
        .I75(I75),
        .I8(calib_in_common),
        .I9(calib_sel),
        .O1(n_5_u_ddr_phy_wrcal),
        .O2(n_6_u_ddr_phy_wrcal),
        .O22(O22),
        .O23(O23),
        .O3(n_7_u_ddr_phy_wrcal),
        .O4(n_10_u_ddr_phy_wrcal),
        .O5(n_13_u_ddr_phy_wrcal),
        .O50(O50),
        .O51(O51),
        .O53(O53),
        .Q({po_stg2_wrcal_cnt,O2}),
        .calib_zero_inputs(calib_zero_inputs),
        .dqs_found_prech_req(dqs_found_prech_req),
        .idelay_ld(idelay_ld),
        .idelay_ld_rst(idelay_ld_rst),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_rddata_en(phy_rddata_en),
        .pi_stg2_rdlvl_cnt(pi_stg2_rdlvl_cnt),
        .prech_done(prech_done),
        .prech_req(prech_req),
        .prech_req_posedge_r(prech_req_posedge_r),
        .rdlvl_prech_req(rdlvl_prech_req),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrlvl_byte_redo(wrlvl_byte_redo));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_if_post_fifo" *) 
module migmig_7series_v2_0_ddr_if_post_fifo
   (O6,
    O1,
    O21,
    p_0_in1_in,
    phy_rddata_en,
    app_rd_data,
    O2,
    O3,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    O132,
    O133,
    O134,
    O135,
    if_empty_r_0,
    I2,
    I1,
    I20,
    I3,
    O68,
    I32,
    ififo_rst,
    CLK,
    I28,
    I4);
  output [1:0]O6;
  output O1;
  output O21;
  output p_0_in1_in;
  output phy_rddata_en;
  output [63:0]app_rd_data;
  output O2;
  output O3;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output O90;
  output O91;
  output O92;
  output O93;
  output O94;
  output O95;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output O110;
  output O111;
  output O112;
  output O113;
  output O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output O119;
  output O120;
  output O121;
  output O122;
  output O123;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output O130;
  output O131;
  output O132;
  output O133;
  output O134;
  output O135;
  input [0:0]if_empty_r_0;
  input [0:0]I2;
  input I1;
  input I20;
  input I3;
  input [63:0]O68;
  input [63:0]I32;
  input ififo_rst;
  input CLK;
  input [0:0]I28;
  input [63:0]I4;

  wire CLK;
  wire I1;
  wire [0:0]I2;
  wire I20;
  wire [0:0]I28;
  wire I3;
  wire [63:0]I32;
  wire [63:0]I4;
  wire O1;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O110;
  wire O111;
  wire O112;
  wire O113;
  wire O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O130;
  wire O131;
  wire O132;
  wire O133;
  wire O134;
  wire O135;
  wire O2;
  wire O21;
  wire O3;
  wire [1:0]O6;
  wire [63:0]O68;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [63:0]app_rd_data;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [1:1]my_empty;
  wire [1:0]my_full;
  wire \n_0_my_empty[1]_i_1 ;
  wire \n_0_my_empty[1]_i_2__0 ;
  wire \n_0_my_empty[4]_i_1 ;
  wire \n_0_my_empty[4]_i_2__0 ;
  wire \n_0_my_empty[4]_rep__0_i_1 ;
  wire \n_0_my_empty[4]_rep__1_i_1 ;
  wire \n_0_my_empty[4]_rep_i_1__0 ;
  wire \n_0_my_empty_reg[4]_rep ;
  wire \n_0_my_empty_reg[4]_rep__0 ;
  wire \n_0_my_empty_reg[4]_rep__1 ;
  wire \n_0_my_full[0]_i_1 ;
  wire \n_0_my_full[1]_i_1 ;
  wire \n_0_my_full[1]_i_2__0 ;
  wire \n_0_rd_ptr[0]_i_1__0 ;
  wire \n_0_rd_ptr[1]_i_1__0 ;
  wire \n_0_rd_ptr_timing[0]_i_1 ;
  wire \n_0_rd_ptr_timing[1]_i_1 ;
  wire \n_0_wr_ptr[0]_i_1__3 ;
  wire \n_0_wr_ptr[1]_i_1__3 ;
  wire \n_0_wr_ptr[1]_i_2__0 ;
  wire p_0_in1_in;
  wire phy_rddata_en;
  wire [1:0]rd_ptr;
(* RTL_KEEP = "true" *) (* syn_maxfan = "10" *)   wire [1:0]rd_ptr_timing;

(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[104]_INST_0 
       (.I0(O68[14]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[14]),
        .O(app_rd_data[48]));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[105]_INST_0 
       (.I0(O68[46]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[46]),
        .O(app_rd_data[49]));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[106]_INST_0 
       (.I0(O68[38]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[38]),
        .O(app_rd_data[50]));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[107]_INST_0 
       (.I0(O68[54]),
        .I1(O1),
        .I2(I32[54]),
        .O(app_rd_data[51]));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[108]_INST_0 
       (.I0(O68[30]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[30]),
        .O(app_rd_data[52]));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[109]_INST_0 
       (.I0(O68[6]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[6]),
        .O(app_rd_data[53]));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[10]_INST_0 
       (.I0(O68[32]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[32]),
        .O(app_rd_data[2]));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[110]_INST_0 
       (.I0(O68[62]),
        .I1(O1),
        .I2(I32[62]),
        .O(app_rd_data[54]));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[111]_INST_0 
       (.I0(O68[22]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[22]),
        .O(app_rd_data[55]));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[11]_INST_0 
       (.I0(O68[48]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[48]),
        .O(app_rd_data[3]));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[120]_INST_0 
       (.I0(O68[15]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[15]),
        .O(app_rd_data[56]));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[121]_INST_0 
       (.I0(O68[47]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[47]),
        .O(app_rd_data[57]));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[122]_INST_0 
       (.I0(O68[39]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[39]),
        .O(app_rd_data[58]));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[123]_INST_0 
       (.I0(O68[55]),
        .I1(O1),
        .I2(I32[55]),
        .O(app_rd_data[59]));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[124]_INST_0 
       (.I0(O68[31]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[31]),
        .O(app_rd_data[60]));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[125]_INST_0 
       (.I0(O68[7]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[7]),
        .O(app_rd_data[61]));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[126]_INST_0 
       (.I0(O68[63]),
        .I1(O1),
        .I2(I32[63]),
        .O(app_rd_data[62]));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[127]_INST_0 
       (.I0(O68[23]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[23]),
        .O(app_rd_data[63]));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[12]_INST_0 
       (.I0(O68[24]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[24]),
        .O(app_rd_data[4]));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[13]_INST_0 
       (.I0(O68[0]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[0]),
        .O(app_rd_data[5]));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[14]_INST_0 
       (.I0(O68[56]),
        .I1(O1),
        .I2(I32[56]),
        .O(app_rd_data[6]));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[15]_INST_0 
       (.I0(O68[16]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[16]),
        .O(app_rd_data[7]));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[24]_INST_0 
       (.I0(O68[9]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[9]),
        .O(app_rd_data[8]));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[25]_INST_0 
       (.I0(O68[41]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[41]),
        .O(app_rd_data[9]));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[26]_INST_0 
       (.I0(O68[33]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[33]),
        .O(app_rd_data[10]));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[27]_INST_0 
       (.I0(O68[49]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[49]),
        .O(app_rd_data[11]));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[28]_INST_0 
       (.I0(O68[25]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[25]),
        .O(app_rd_data[12]));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[29]_INST_0 
       (.I0(O68[1]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[1]),
        .O(app_rd_data[13]));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[30]_INST_0 
       (.I0(O68[57]),
        .I1(O1),
        .I2(I32[57]),
        .O(app_rd_data[14]));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[31]_INST_0 
       (.I0(O68[17]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[17]),
        .O(app_rd_data[15]));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[40]_INST_0 
       (.I0(O68[10]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[10]),
        .O(app_rd_data[16]));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[41]_INST_0 
       (.I0(O68[42]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[42]),
        .O(app_rd_data[17]));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[42]_INST_0 
       (.I0(O68[34]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[34]),
        .O(app_rd_data[18]));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[43]_INST_0 
       (.I0(O68[50]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[50]),
        .O(app_rd_data[19]));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[44]_INST_0 
       (.I0(O68[26]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[26]),
        .O(app_rd_data[20]));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[45]_INST_0 
       (.I0(O68[2]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[2]),
        .O(app_rd_data[21]));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[46]_INST_0 
       (.I0(O68[58]),
        .I1(O1),
        .I2(I32[58]),
        .O(app_rd_data[22]));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[47]_INST_0 
       (.I0(O68[18]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[18]),
        .O(app_rd_data[23]));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[56]_INST_0 
       (.I0(O68[11]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[11]),
        .O(app_rd_data[24]));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[57]_INST_0 
       (.I0(O68[43]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[43]),
        .O(app_rd_data[25]));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[58]_INST_0 
       (.I0(O68[35]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[35]),
        .O(app_rd_data[26]));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[59]_INST_0 
       (.I0(O68[51]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[51]),
        .O(app_rd_data[27]));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[60]_INST_0 
       (.I0(O68[27]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[27]),
        .O(app_rd_data[28]));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[61]_INST_0 
       (.I0(O68[3]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[3]),
        .O(app_rd_data[29]));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[62]_INST_0 
       (.I0(O68[59]),
        .I1(O1),
        .I2(I32[59]),
        .O(app_rd_data[30]));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[63]_INST_0 
       (.I0(O68[19]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[19]),
        .O(app_rd_data[31]));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[72]_INST_0 
       (.I0(O68[12]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[12]),
        .O(app_rd_data[32]));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[73]_INST_0 
       (.I0(O68[44]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[44]),
        .O(app_rd_data[33]));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[74]_INST_0 
       (.I0(O68[36]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[36]),
        .O(app_rd_data[34]));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[75]_INST_0 
       (.I0(O68[52]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[52]),
        .O(app_rd_data[35]));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[76]_INST_0 
       (.I0(O68[28]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[28]),
        .O(app_rd_data[36]));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[77]_INST_0 
       (.I0(O68[4]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[4]),
        .O(app_rd_data[37]));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[78]_INST_0 
       (.I0(O68[60]),
        .I1(O1),
        .I2(I32[60]),
        .O(app_rd_data[38]));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[79]_INST_0 
       (.I0(O68[20]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[20]),
        .O(app_rd_data[39]));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[88]_INST_0 
       (.I0(O68[13]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[13]),
        .O(app_rd_data[40]));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[89]_INST_0 
       (.I0(O68[45]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[45]),
        .O(app_rd_data[41]));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[8]_INST_0 
       (.I0(O68[8]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[8]),
        .O(app_rd_data[0]));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[90]_INST_0 
       (.I0(O68[37]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[37]),
        .O(app_rd_data[42]));
(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[91]_INST_0 
       (.I0(O68[53]),
        .I1(O1),
        .I2(I32[53]),
        .O(app_rd_data[43]));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[92]_INST_0 
       (.I0(O68[29]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[29]),
        .O(app_rd_data[44]));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[93]_INST_0 
       (.I0(O68[5]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[5]),
        .O(app_rd_data[45]));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[94]_INST_0 
       (.I0(O68[61]),
        .I1(O1),
        .I2(I32[61]),
        .O(app_rd_data[46]));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[95]_INST_0 
       (.I0(O68[21]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[21]),
        .O(app_rd_data[47]));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[9]_INST_0 
       (.I0(O68[40]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[40]),
        .O(app_rd_data[1]));
(* SOFT_HLUTNM = "soft_lutpair480" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(O68[9]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[9]),
        .I3(I28),
        .I4(I4[8]),
        .O(O126));
(* SOFT_HLUTNM = "soft_lutpair482" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(O68[11]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[11]),
        .I3(I28),
        .I4(I4[24]),
        .O(O124));
(* SOFT_HLUTNM = "soft_lutpair484" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 
       (.I0(O68[13]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[13]),
        .I3(I28),
        .I4(I4[40]),
        .O(O122));
(* SOFT_HLUTNM = "soft_lutpair486" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 
       (.I0(O68[15]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[15]),
        .I3(I28),
        .I4(I4[56]),
        .O(O120));
(* SOFT_HLUTNM = "soft_lutpair479" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(O68[8]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[8]),
        .I3(I28),
        .I4(I4[0]),
        .O(O127));
(* SOFT_HLUTNM = "soft_lutpair481" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(O68[10]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[10]),
        .I3(I28),
        .I4(I4[16]),
        .O(O125));
(* SOFT_HLUTNM = "soft_lutpair485" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 
       (.I0(O68[14]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[14]),
        .I3(I28),
        .I4(I4[48]),
        .O(O121));
(* SOFT_HLUTNM = "soft_lutpair512" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(O68[41]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[41]),
        .I3(I28),
        .I4(I4[9]),
        .O(O94));
(* SOFT_HLUTNM = "soft_lutpair514" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(O68[43]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[43]),
        .I3(I28),
        .I4(I4[25]),
        .O(O92));
(* SOFT_HLUTNM = "soft_lutpair516" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 
       (.I0(O68[45]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[45]),
        .I3(I28),
        .I4(I4[41]),
        .O(O90));
(* SOFT_HLUTNM = "soft_lutpair518" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 
       (.I0(O68[47]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[47]),
        .I3(I28),
        .I4(I4[57]),
        .O(O88));
(* SOFT_HLUTNM = "soft_lutpair511" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(O68[40]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[40]),
        .I3(I28),
        .I4(I4[1]),
        .O(O95));
(* SOFT_HLUTNM = "soft_lutpair513" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(O68[42]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[42]),
        .I3(I28),
        .I4(I4[17]),
        .O(O93));
(* SOFT_HLUTNM = "soft_lutpair515" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 
       (.I0(O68[44]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[44]),
        .I3(I28),
        .I4(I4[33]),
        .O(O91));
(* SOFT_HLUTNM = "soft_lutpair517" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 
       (.I0(O68[46]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[46]),
        .I3(I28),
        .I4(I4[49]),
        .O(O89));
(* SOFT_HLUTNM = "soft_lutpair504" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(O68[33]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[33]),
        .I3(I28),
        .I4(I4[10]),
        .O(O102));
(* SOFT_HLUTNM = "soft_lutpair506" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(O68[35]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[35]),
        .I3(I28),
        .I4(I4[26]),
        .O(O100));
(* SOFT_HLUTNM = "soft_lutpair508" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 
       (.I0(O68[37]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[37]),
        .I3(I28),
        .I4(I4[42]),
        .O(O98));
(* SOFT_HLUTNM = "soft_lutpair510" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 
       (.I0(O68[39]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[39]),
        .I3(I28),
        .I4(I4[58]),
        .O(O96));
(* SOFT_HLUTNM = "soft_lutpair503" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(O68[32]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[32]),
        .I3(I28),
        .I4(I4[2]),
        .O(O103));
(* SOFT_HLUTNM = "soft_lutpair505" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(O68[34]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[34]),
        .I3(I28),
        .I4(I4[18]),
        .O(O101));
(* SOFT_HLUTNM = "soft_lutpair507" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 
       (.I0(O68[36]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[36]),
        .I3(I28),
        .I4(I4[34]),
        .O(O99));
(* SOFT_HLUTNM = "soft_lutpair509" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 
       (.I0(O68[38]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[38]),
        .I3(I28),
        .I4(I4[50]),
        .O(O97));
(* SOFT_HLUTNM = "soft_lutpair520" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(O68[49]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[49]),
        .I3(I28),
        .I4(I4[11]),
        .O(O86));
(* SOFT_HLUTNM = "soft_lutpair522" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(O68[51]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[51]),
        .I3(I28),
        .I4(I4[27]),
        .O(O84));
(* SOFT_HLUTNM = "soft_lutpair524" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 
       (.I0(O68[53]),
        .I1(O1),
        .I2(I32[53]),
        .I3(I28),
        .I4(I4[43]),
        .O(O82));
(* SOFT_HLUTNM = "soft_lutpair526" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 
       (.I0(O68[55]),
        .I1(O1),
        .I2(I32[55]),
        .I3(I28),
        .I4(I4[59]),
        .O(O80));
(* SOFT_HLUTNM = "soft_lutpair519" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(O68[48]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[48]),
        .I3(I28),
        .I4(I4[3]),
        .O(O87));
(* SOFT_HLUTNM = "soft_lutpair521" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(O68[50]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[50]),
        .I3(I28),
        .I4(I4[19]),
        .O(O85));
(* SOFT_HLUTNM = "soft_lutpair523" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 
       (.I0(O68[52]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I32[52]),
        .I3(I28),
        .I4(I4[35]),
        .O(O83));
(* SOFT_HLUTNM = "soft_lutpair496" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(O68[25]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[25]),
        .I3(I28),
        .I4(I4[12]),
        .O(O110));
(* SOFT_HLUTNM = "soft_lutpair498" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(O68[27]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[27]),
        .I3(I28),
        .I4(I4[28]),
        .O(O108));
(* SOFT_HLUTNM = "soft_lutpair500" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 
       (.I0(O68[29]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[29]),
        .I3(I28),
        .I4(I4[44]),
        .O(O106));
(* SOFT_HLUTNM = "soft_lutpair502" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 
       (.I0(O68[31]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[31]),
        .I3(I28),
        .I4(I4[60]),
        .O(O104));
(* SOFT_HLUTNM = "soft_lutpair495" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(O68[24]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[24]),
        .I3(I28),
        .I4(I4[4]),
        .O(O111));
(* SOFT_HLUTNM = "soft_lutpair497" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(O68[26]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[26]),
        .I3(I28),
        .I4(I4[20]),
        .O(O109));
(* SOFT_HLUTNM = "soft_lutpair501" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 
       (.I0(O68[30]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[30]),
        .I3(I28),
        .I4(I4[52]),
        .O(O105));
(* SOFT_HLUTNM = "soft_lutpair535" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(O68[1]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[1]),
        .I3(I28),
        .I4(I4[13]),
        .O(O134));
(* SOFT_HLUTNM = "soft_lutpair474" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(O68[3]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[3]),
        .I3(I28),
        .I4(I4[29]),
        .O(O132));
(* SOFT_HLUTNM = "soft_lutpair476" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 
       (.I0(O68[5]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[5]),
        .I3(I28),
        .I4(I4[45]),
        .O(O130));
(* SOFT_HLUTNM = "soft_lutpair478" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 
       (.I0(O68[7]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[7]),
        .I3(I28),
        .I4(I4[61]),
        .O(O128));
(* SOFT_HLUTNM = "soft_lutpair472" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(O68[0]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[0]),
        .I3(I28),
        .I4(I4[5]),
        .O(O135));
(* SOFT_HLUTNM = "soft_lutpair473" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(O68[2]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[2]),
        .I3(I28),
        .I4(I4[21]),
        .O(O133));
(* SOFT_HLUTNM = "soft_lutpair475" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 
       (.I0(O68[4]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[4]),
        .I3(I28),
        .I4(I4[37]),
        .O(O131));
(* SOFT_HLUTNM = "soft_lutpair477" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 
       (.I0(O68[6]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[6]),
        .I3(I28),
        .I4(I4[53]),
        .O(O129));
(* SOFT_HLUTNM = "soft_lutpair528" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(O68[57]),
        .I1(O1),
        .I2(I32[57]),
        .I3(I28),
        .I4(I4[14]),
        .O(O78));
(* SOFT_HLUTNM = "soft_lutpair530" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(O68[59]),
        .I1(O1),
        .I2(I32[59]),
        .I3(I28),
        .I4(I4[30]),
        .O(O76));
(* SOFT_HLUTNM = "soft_lutpair532" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 
       (.I0(O68[61]),
        .I1(O1),
        .I2(I32[61]),
        .I3(I28),
        .I4(I4[46]),
        .O(O74));
(* SOFT_HLUTNM = "soft_lutpair534" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 
       (.I0(O68[63]),
        .I1(O1),
        .I2(I32[63]),
        .I3(I28),
        .I4(I4[62]),
        .O(O72));
(* SOFT_HLUTNM = "soft_lutpair527" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(O68[56]),
        .I1(O1),
        .I2(I32[56]),
        .I3(I28),
        .I4(I4[6]),
        .O(O79));
(* SOFT_HLUTNM = "soft_lutpair529" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(O68[58]),
        .I1(O1),
        .I2(I32[58]),
        .I3(I28),
        .I4(I4[22]),
        .O(O77));
(* SOFT_HLUTNM = "soft_lutpair531" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 
       (.I0(O68[60]),
        .I1(O1),
        .I2(I32[60]),
        .I3(I28),
        .I4(I4[38]),
        .O(O75));
(* SOFT_HLUTNM = "soft_lutpair533" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 
       (.I0(O68[62]),
        .I1(O1),
        .I2(I32[62]),
        .I3(I28),
        .I4(I4[54]),
        .O(O73));
(* SOFT_HLUTNM = "soft_lutpair488" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(O68[17]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[17]),
        .I3(I28),
        .I4(I4[15]),
        .O(O118));
(* SOFT_HLUTNM = "soft_lutpair490" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(O68[19]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[19]),
        .I3(I28),
        .I4(I4[31]),
        .O(O116));
(* SOFT_HLUTNM = "soft_lutpair492" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 
       (.I0(O68[21]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[21]),
        .I3(I28),
        .I4(I4[47]),
        .O(O114));
(* SOFT_HLUTNM = "soft_lutpair494" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 
       (.I0(O68[23]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[23]),
        .I3(I28),
        .I4(I4[63]),
        .O(O112));
(* SOFT_HLUTNM = "soft_lutpair487" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(O68[16]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[16]),
        .I3(I28),
        .I4(I4[7]),
        .O(O119));
(* SOFT_HLUTNM = "soft_lutpair489" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(O68[18]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[18]),
        .I3(I28),
        .I4(I4[23]),
        .O(O117));
(* SOFT_HLUTNM = "soft_lutpair491" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 
       (.I0(O68[20]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[20]),
        .I3(I28),
        .I4(I4[39]),
        .O(O115));
(* SOFT_HLUTNM = "soft_lutpair483" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1 
       (.I0(O68[12]),
        .I1(\n_0_my_empty_reg[4]_rep__1 ),
        .I2(I32[12]),
        .I3(I28),
        .I4(I4[32]),
        .O(O123));
(* SOFT_HLUTNM = "soft_lutpair525" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1 
       (.I0(O68[54]),
        .I1(O1),
        .I2(I32[54]),
        .I3(I28),
        .I4(I4[51]),
        .O(O81));
(* SOFT_HLUTNM = "soft_lutpair499" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1 
       (.I0(O68[28]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[28]),
        .I3(I28),
        .I4(I4[36]),
        .O(O107));
(* SOFT_HLUTNM = "soft_lutpair493" *) 
   LUT5 #(
    .INIT(32'hB8FFB800)) 
     \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1 
       (.I0(O68[22]),
        .I1(\n_0_my_empty_reg[4]_rep__0 ),
        .I2(I32[22]),
        .I3(I28),
        .I4(I4[55]),
        .O(O113));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(rd_ptr_timing[1]),
        .O(O6[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(rd_ptr_timing[0]),
        .O(O6[0]));
LUT5 #(
    .INIT(32'h01113111)) 
     mem_reg_0_3_0_5_i_1
       (.I0(O1),
        .I1(I1),
        .I2(if_empty_r_0),
        .I3(I2),
        .I4(my_full[0]),
        .O(p_0_in1_in));
LUT5 #(
    .INIT(32'hFFF30200)) 
     \my_empty[1]_i_1 
       (.I0(\n_0_my_empty[1]_i_2__0 ),
        .I1(I3),
        .I2(my_full[1]),
        .I3(I1),
        .I4(my_empty),
        .O(\n_0_my_empty[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT4 #(
    .INIT(16'h2442)) 
     \my_empty[1]_i_2__0 
       (.I0(O2),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(O3),
        .O(\n_0_my_empty[1]_i_2__0 ));
LUT6 #(
    .INIT(64'h0000000000C01500)) 
     \my_empty[4]_i_1 
       (.I0(O1),
        .I1(if_empty_r_0),
        .I2(I2),
        .I3(I1),
        .I4(my_empty),
        .I5(my_full[1]),
        .O(\n_0_my_empty[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_i_2__0 
       (.I0(O3),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O2),
        .I4(my_empty),
        .O(\n_0_my_empty[4]_i_2__0 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_rep__0_i_1 
       (.I0(O3),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O2),
        .I4(my_empty),
        .O(\n_0_my_empty[4]_rep__0_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair470" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_rep__1_i_1 
       (.I0(O3),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O2),
        .I4(my_empty),
        .O(\n_0_my_empty[4]_rep__1_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair471" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_rep_i_1__0 
       (.I0(O3),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O2),
        .I4(my_empty),
        .O(\n_0_my_empty[4]_rep_i_1__0 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1 ),
        .Q(my_empty),
        .S(ififo_rst));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1 ),
        .D(\n_0_my_empty[4]_i_2__0 ),
        .Q(O1),
        .S(ififo_rst));
FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1 ),
        .D(\n_0_my_empty[4]_rep_i_1__0 ),
        .Q(\n_0_my_empty_reg[4]_rep ),
        .S(ififo_rst));
FDSE \my_empty_reg[4]_rep__0 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1 ),
        .D(\n_0_my_empty[4]_rep__0_i_1 ),
        .Q(\n_0_my_empty_reg[4]_rep__0 ),
        .S(ififo_rst));
FDSE \my_empty_reg[4]_rep__1 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1 ),
        .D(\n_0_my_empty[4]_rep__1_i_1 ),
        .Q(\n_0_my_empty_reg[4]_rep__1 ),
        .S(ififo_rst));
LUT6 #(
    .INIT(64'hAA8AA8AAAA8AABAA)) 
     \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(my_empty),
        .I2(I1),
        .I3(I3),
        .I4(my_full[1]),
        .I5(\n_0_my_full[1]_i_2__0 ),
        .O(\n_0_my_full[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFF30100)) 
     \my_full[1]_i_1 
       (.I0(\n_0_my_full[1]_i_2__0 ),
        .I1(I1),
        .I2(my_empty),
        .I3(I3),
        .I4(my_full[1]),
        .O(\n_0_my_full[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair536" *) 
   LUT4 #(
    .INIT(16'hDBBD)) 
     \my_full[1]_i_2__0 
       (.I0(rd_ptr[0]),
        .I1(O2),
        .I2(O3),
        .I3(rd_ptr[1]),
        .O(\n_0_my_full[1]_i_2__0 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1 ),
        .Q(my_full[0]),
        .R(ififo_rst));
FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[1]_i_1 ),
        .Q(my_full[1]),
        .R(ififo_rst));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT4 #(
    .INIT(16'h0777)) 
     rd_active_r_i_1
       (.I0(O1),
        .I1(I1),
        .I2(I2),
        .I3(if_empty_r_0),
        .O(phy_rddata_en));
LUT6 #(
    .INIT(64'hFFFFF88800000777)) 
     \rd_ptr[0]_i_1__0 
       (.I0(I2),
        .I1(if_empty_r_0),
        .I2(O1),
        .I3(I1),
        .I4(my_empty),
        .I5(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1__0 ));
LUT4 #(
    .INIT(16'hFD02)) 
     \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(my_empty),
        .I2(I3),
        .I3(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1__0 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1__0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1__0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
LUT4 #(
    .INIT(16'hFD01)) 
     \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[0]),
        .I1(my_empty),
        .I2(I3),
        .I3(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1 ));
LUT5 #(
    .INIT(32'hFFF60006)) 
     \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(my_empty),
        .I3(I3),
        .I4(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
(* SOFT_HLUTNM = "soft_lutpair469" *) 
   LUT5 #(
    .INIT(32'h002A2A2A)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_7 
       (.I0(I20),
        .I1(O1),
        .I2(I1),
        .I3(I2),
        .I4(if_empty_r_0),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_ptr[0]_i_1__3 
       (.I0(\n_0_wr_ptr[1]_i_2__0 ),
        .I1(O2),
        .O(\n_0_wr_ptr[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair537" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_ptr[1]_i_1__3 
       (.I0(O2),
        .I1(\n_0_wr_ptr[1]_i_2__0 ),
        .I2(O3),
        .O(\n_0_wr_ptr[1]_i_1__3 ));
LUT5 #(
    .INIT(32'h0007080F)) 
     \wr_ptr[1]_i_2__0 
       (.I0(I2),
        .I1(if_empty_r_0),
        .I2(I1),
        .I3(my_empty),
        .I4(my_full[1]),
        .O(\n_0_wr_ptr[1]_i_2__0 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__3 ),
        .Q(O2),
        .R(ififo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__3 ),
        .Q(O3),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_if_post_fifo" *) 
module migmig_7series_v2_0_ddr_if_post_fifo_9
   (out,
    O1,
    O50,
    app_rd_data_valid,
    O51,
    O53,
    O2,
    if_empty_v,
    O3,
    O4,
    app_rd_data,
    if_empty_r_0,
    my_empty,
    I1,
    I20,
    I26,
    tail_r,
    O63,
    I33,
    SR,
    CLK);
  output [1:0]out;
  output O1;
  output O50;
  output app_rd_data_valid;
  output O51;
  output O53;
  output O2;
  output if_empty_v;
  output O3;
  output O4;
  output [63:0]app_rd_data;
  input [0:0]if_empty_r_0;
  input [0:0]my_empty;
  input I1;
  input I20;
  input [0:0]I26;
  input [0:0]tail_r;
  input [63:0]O63;
  input [63:0]I33;
  input [0:0]SR;
  input CLK;

  wire CLK;
  wire I1;
  wire I20;
  wire [0:0]I26;
  wire [63:0]I33;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire O50;
  wire O51;
  wire O53;
  wire [63:0]O63;
  wire [0:0]SR;
  wire [63:0]app_rd_data;
  wire app_rd_data_valid;
  wire [0:0]if_empty_r_0;
  wire if_empty_v;
  wire [0:0]my_empty;
  wire [1:1]my_empty_0;
  wire [1:0]my_full;
  wire \n_0_my_empty[1]_i_1__0 ;
  wire \n_0_my_empty[1]_i_2 ;
  wire \n_0_my_empty[4]_i_1__0 ;
  wire \n_0_my_empty[4]_i_2 ;
  wire \n_0_my_empty[4]_rep_i_1 ;
  wire \n_0_my_empty_reg[4]_rep ;
  wire \n_0_my_full[0]_i_1__0 ;
  wire \n_0_my_full[1]_i_1__0 ;
  wire \n_0_my_full[1]_i_2 ;
  wire \n_0_rd_ptr[0]_i_1 ;
  wire \n_0_rd_ptr[1]_i_1 ;
  wire \n_0_rd_ptr_timing[0]_i_1__0 ;
  wire \n_0_rd_ptr_timing[1]_i_1__0 ;
  wire \n_0_wr_ptr[0]_i_1__2 ;
  wire \n_0_wr_ptr[1]_i_1__2 ;
  wire \n_0_wr_ptr[1]_i_2 ;
  wire [1:0]out;
  wire [1:0]rd_ptr;
(* RTL_KEEP = "true" *) (* syn_maxfan = "10" *)   wire [1:0]rd_ptr_timing;
  wire [0:0]tail_r;

(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[0]_INST_0 
       (.I0(O63[8]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[8]),
        .O(app_rd_data[0]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[100]_INST_0 
       (.I0(O63[46]),
        .I1(O1),
        .I2(I33[46]),
        .O(app_rd_data[52]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[101]_INST_0 
       (.I0(O63[62]),
        .I1(O1),
        .I2(I33[62]),
        .O(app_rd_data[53]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[102]_INST_0 
       (.I0(O63[22]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[22]),
        .O(app_rd_data[54]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[103]_INST_0 
       (.I0(O63[54]),
        .I1(O1),
        .I2(I33[54]),
        .O(app_rd_data[55]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[112]_INST_0 
       (.I0(O63[15]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[15]),
        .O(app_rd_data[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[113]_INST_0 
       (.I0(O63[39]),
        .I1(O1),
        .I2(I33[39]),
        .O(app_rd_data[57]));
(* SOFT_HLUTNM = "soft_lutpair431" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[114]_INST_0 
       (.I0(O63[7]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[7]),
        .O(app_rd_data[58]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[115]_INST_0 
       (.I0(O63[31]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[31]),
        .O(app_rd_data[59]));
(* SOFT_HLUTNM = "soft_lutpair412" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[116]_INST_0 
       (.I0(O63[47]),
        .I1(O1),
        .I2(I33[47]),
        .O(app_rd_data[60]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[117]_INST_0 
       (.I0(O63[63]),
        .I1(O1),
        .I2(I33[63]),
        .O(app_rd_data[61]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[118]_INST_0 
       (.I0(O63[23]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[23]),
        .O(app_rd_data[62]));
(* SOFT_HLUTNM = "soft_lutpair408" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[119]_INST_0 
       (.I0(O63[55]),
        .I1(O1),
        .I2(I33[55]),
        .O(app_rd_data[63]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[16]_INST_0 
       (.I0(O63[9]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[9]),
        .O(app_rd_data[8]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[17]_INST_0 
       (.I0(O63[33]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[33]),
        .O(app_rd_data[9]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[18]_INST_0 
       (.I0(O63[1]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[1]),
        .O(app_rd_data[10]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[19]_INST_0 
       (.I0(O63[25]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[25]),
        .O(app_rd_data[11]));
(* SOFT_HLUTNM = "soft_lutpair419" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[1]_INST_0 
       (.I0(O63[32]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[32]),
        .O(app_rd_data[1]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[20]_INST_0 
       (.I0(O63[41]),
        .I1(O1),
        .I2(I33[41]),
        .O(app_rd_data[12]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[21]_INST_0 
       (.I0(O63[57]),
        .I1(O1),
        .I2(I33[57]),
        .O(app_rd_data[13]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[22]_INST_0 
       (.I0(O63[17]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[17]),
        .O(app_rd_data[14]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[23]_INST_0 
       (.I0(O63[49]),
        .I1(O1),
        .I2(I33[49]),
        .O(app_rd_data[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[2]_INST_0 
       (.I0(O63[0]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[0]),
        .O(app_rd_data[2]));
(* SOFT_HLUTNM = "soft_lutpair430" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[32]_INST_0 
       (.I0(O63[10]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[10]),
        .O(app_rd_data[16]));
(* SOFT_HLUTNM = "soft_lutpair418" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[33]_INST_0 
       (.I0(O63[34]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[34]),
        .O(app_rd_data[17]));
(* SOFT_HLUTNM = "soft_lutpair434" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[34]_INST_0 
       (.I0(O63[2]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[2]),
        .O(app_rd_data[18]));
(* SOFT_HLUTNM = "soft_lutpair422" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[35]_INST_0 
       (.I0(O63[26]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[26]),
        .O(app_rd_data[19]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[36]_INST_0 
       (.I0(O63[42]),
        .I1(O1),
        .I2(I33[42]),
        .O(app_rd_data[20]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[37]_INST_0 
       (.I0(O63[58]),
        .I1(O1),
        .I2(I33[58]),
        .O(app_rd_data[21]));
(* SOFT_HLUTNM = "soft_lutpair426" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[38]_INST_0 
       (.I0(O63[18]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[18]),
        .O(app_rd_data[22]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[39]_INST_0 
       (.I0(O63[50]),
        .I1(O1),
        .I2(I33[50]),
        .O(app_rd_data[23]));
(* SOFT_HLUTNM = "soft_lutpair423" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[3]_INST_0 
       (.I0(O63[24]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[24]),
        .O(app_rd_data[3]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[48]_INST_0 
       (.I0(O63[11]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[11]),
        .O(app_rd_data[24]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[49]_INST_0 
       (.I0(O63[35]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[35]),
        .O(app_rd_data[25]));
(* SOFT_HLUTNM = "soft_lutpair415" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[4]_INST_0 
       (.I0(O63[40]),
        .I1(O1),
        .I2(I33[40]),
        .O(app_rd_data[4]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[50]_INST_0 
       (.I0(O63[3]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[3]),
        .O(app_rd_data[26]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[51]_INST_0 
       (.I0(O63[27]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[27]),
        .O(app_rd_data[27]));
(* SOFT_HLUTNM = "soft_lutpair414" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[52]_INST_0 
       (.I0(O63[43]),
        .I1(O1),
        .I2(I33[43]),
        .O(app_rd_data[28]));
(* SOFT_HLUTNM = "soft_lutpair405" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[53]_INST_0 
       (.I0(O63[59]),
        .I1(O1),
        .I2(I33[59]),
        .O(app_rd_data[29]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[54]_INST_0 
       (.I0(O63[19]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[19]),
        .O(app_rd_data[30]));
(* SOFT_HLUTNM = "soft_lutpair410" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[55]_INST_0 
       (.I0(O63[51]),
        .I1(O1),
        .I2(I33[51]),
        .O(app_rd_data[31]));
(* SOFT_HLUTNM = "soft_lutpair404" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[5]_INST_0 
       (.I0(O63[56]),
        .I1(O1),
        .I2(I33[56]),
        .O(app_rd_data[5]));
(* SOFT_HLUTNM = "soft_lutpair429" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[64]_INST_0 
       (.I0(O63[12]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[12]),
        .O(app_rd_data[32]));
(* SOFT_HLUTNM = "soft_lutpair417" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[65]_INST_0 
       (.I0(O63[36]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[36]),
        .O(app_rd_data[33]));
(* SOFT_HLUTNM = "soft_lutpair433" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[66]_INST_0 
       (.I0(O63[4]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[4]),
        .O(app_rd_data[34]));
(* SOFT_HLUTNM = "soft_lutpair421" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[67]_INST_0 
       (.I0(O63[28]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[28]),
        .O(app_rd_data[35]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[68]_INST_0 
       (.I0(O63[44]),
        .I1(O1),
        .I2(I33[44]),
        .O(app_rd_data[36]));
(* SOFT_HLUTNM = "soft_lutpair407" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[69]_INST_0 
       (.I0(O63[60]),
        .I1(O1),
        .I2(I33[60]),
        .O(app_rd_data[37]));
(* SOFT_HLUTNM = "soft_lutpair427" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[6]_INST_0 
       (.I0(O63[16]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[16]),
        .O(app_rd_data[6]));
(* SOFT_HLUTNM = "soft_lutpair425" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[70]_INST_0 
       (.I0(O63[20]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[20]),
        .O(app_rd_data[38]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[71]_INST_0 
       (.I0(O63[52]),
        .I1(O1),
        .I2(I33[52]),
        .O(app_rd_data[39]));
(* SOFT_HLUTNM = "soft_lutpair411" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[7]_INST_0 
       (.I0(O63[48]),
        .I1(O1),
        .I2(I33[48]),
        .O(app_rd_data[7]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[80]_INST_0 
       (.I0(O63[13]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[13]),
        .O(app_rd_data[40]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[81]_INST_0 
       (.I0(O63[37]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[37]),
        .O(app_rd_data[41]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[82]_INST_0 
       (.I0(O63[5]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[5]),
        .O(app_rd_data[42]));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[83]_INST_0 
       (.I0(O63[29]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[29]),
        .O(app_rd_data[43]));
(* SOFT_HLUTNM = "soft_lutpair413" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[84]_INST_0 
       (.I0(O63[45]),
        .I1(O1),
        .I2(I33[45]),
        .O(app_rd_data[44]));
(* SOFT_HLUTNM = "soft_lutpair406" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[85]_INST_0 
       (.I0(O63[61]),
        .I1(O1),
        .I2(I33[61]),
        .O(app_rd_data[45]));
(* SOFT_HLUTNM = "soft_lutpair424" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[86]_INST_0 
       (.I0(O63[21]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[21]),
        .O(app_rd_data[46]));
(* SOFT_HLUTNM = "soft_lutpair409" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[87]_INST_0 
       (.I0(O63[53]),
        .I1(O1),
        .I2(I33[53]),
        .O(app_rd_data[47]));
(* SOFT_HLUTNM = "soft_lutpair428" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[96]_INST_0 
       (.I0(O63[14]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[14]),
        .O(app_rd_data[48]));
(* SOFT_HLUTNM = "soft_lutpair416" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[97]_INST_0 
       (.I0(O63[38]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[38]),
        .O(app_rd_data[49]));
(* SOFT_HLUTNM = "soft_lutpair432" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[98]_INST_0 
       (.I0(O63[6]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[6]),
        .O(app_rd_data[50]));
(* SOFT_HLUTNM = "soft_lutpair420" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \app_rd_data[99]_INST_0 
       (.I0(O63[30]),
        .I1(\n_0_my_empty_reg[4]_rep ),
        .I2(I33[30]),
        .O(app_rd_data[51]));
LUT6 #(
    .INIT(64'h0000000007770000)) 
     app_rd_data_valid_INST_0
       (.I0(I1),
        .I1(O1),
        .I2(if_empty_r_0),
        .I3(my_empty),
        .I4(I20),
        .I5(I26),
        .O(app_rd_data_valid));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(rd_ptr_timing[1]),
        .O(out[1]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(rd_ptr_timing[0]),
        .O(out[0]));
LUT5 #(
    .INIT(32'h001500D5)) 
     mem_reg_0_3_6_11_i_1
       (.I0(O1),
        .I1(if_empty_r_0),
        .I2(my_empty),
        .I3(I1),
        .I4(my_full[0]),
        .O(O50));
LUT5 #(
    .INIT(32'hFFF30200)) 
     \my_empty[1]_i_1__0 
       (.I0(\n_0_my_empty[1]_i_2 ),
        .I1(O2),
        .I2(my_full[1]),
        .I3(I1),
        .I4(my_empty_0),
        .O(\n_0_my_empty[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'h2442)) 
     \my_empty[1]_i_2 
       (.I0(O3),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(O4),
        .O(\n_0_my_empty[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000880700)) 
     \my_empty[4]_i_1__0 
       (.I0(if_empty_r_0),
        .I1(my_empty),
        .I2(O1),
        .I3(I1),
        .I4(my_empty_0),
        .I5(my_full[1]),
        .O(\n_0_my_empty[4]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_i_2 
       (.I0(O4),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O3),
        .I4(my_empty_0),
        .O(\n_0_my_empty[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair401" *) 
   LUT5 #(
    .INIT(32'h00000960)) 
     \my_empty[4]_rep_i_1 
       (.I0(O4),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(O3),
        .I4(my_empty_0),
        .O(\n_0_my_empty[4]_rep_i_1 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1__0 ),
        .Q(my_empty_0),
        .S(SR));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__0 ),
        .D(\n_0_my_empty[4]_i_2 ),
        .Q(O1),
        .S(SR));
FDSE \my_empty_reg[4]_rep 
       (.C(CLK),
        .CE(\n_0_my_empty[4]_i_1__0 ),
        .D(\n_0_my_empty[4]_rep_i_1 ),
        .Q(\n_0_my_empty_reg[4]_rep ),
        .S(SR));
LUT6 #(
    .INIT(64'hAA8AA8AAAA8AABAA)) 
     \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(my_empty_0),
        .I2(I1),
        .I3(O2),
        .I4(my_full[1]),
        .I5(\n_0_my_full[1]_i_2 ),
        .O(\n_0_my_full[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFF30100)) 
     \my_full[1]_i_1__0 
       (.I0(\n_0_my_full[1]_i_2 ),
        .I1(I1),
        .I2(my_empty_0),
        .I3(O2),
        .I4(my_full[1]),
        .O(\n_0_my_full[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair402" *) 
   LUT4 #(
    .INIT(16'hDBBD)) 
     \my_full[1]_i_2 
       (.I0(rd_ptr[0]),
        .I1(O3),
        .I2(O4),
        .I3(rd_ptr[1]),
        .O(\n_0_my_full[1]_i_2 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__0 ),
        .Q(my_full[0]),
        .R(SR));
FDRE \my_full_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[1]_i_1__0 ),
        .Q(my_full[1]),
        .R(SR));
LUT6 #(
    .INIT(64'hFFFFF88800000777)) 
     \rd_ptr[0]_i_1 
       (.I0(O1),
        .I1(I1),
        .I2(my_empty),
        .I3(if_empty_r_0),
        .I4(my_empty_0),
        .I5(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1 ));
LUT4 #(
    .INIT(16'hFD02)) 
     \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0),
        .I2(O2),
        .I3(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     \rd_ptr[1]_i_2 
       (.I0(O1),
        .I1(I1),
        .I2(my_empty),
        .I3(if_empty_r_0),
        .O(O2));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1 ),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1 ),
        .Q(rd_ptr[1]),
        .R(SR));
LUT4 #(
    .INIT(16'hFD01)) 
     \rd_ptr_timing[0]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0),
        .I2(O2),
        .I3(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1__0 ));
LUT5 #(
    .INIT(32'hFFF60006)) 
     \rd_ptr_timing[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(my_empty_0),
        .I3(O2),
        .I4(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__0 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__0 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__0 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
LUT6 #(
    .INIT(64'h0777000000000000)) 
     \read_fifo.fifo_ram[1].RAM32M0_i_6 
       (.I0(I1),
        .I1(O1),
        .I2(if_empty_r_0),
        .I3(my_empty),
        .I4(I20),
        .I5(tail_r),
        .O(O51));
LUT6 #(
    .INIT(64'hF888FFFF07770000)) 
     \read_fifo.tail_r[0]_i_1 
       (.I0(I1),
        .I1(O1),
        .I2(if_empty_r_0),
        .I3(my_empty),
        .I4(I20),
        .I5(tail_r),
        .O(O53));
(* SOFT_HLUTNM = "soft_lutpair403" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     u_ddr_phy_rdlvl_i_1
       (.I0(I1),
        .I1(O1),
        .I2(if_empty_r_0),
        .I3(my_empty),
        .O(if_empty_v));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \wr_ptr[0]_i_1__2 
       (.I0(\n_0_wr_ptr[1]_i_2 ),
        .I1(O3),
        .O(\n_0_wr_ptr[0]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair435" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \wr_ptr[1]_i_1__2 
       (.I0(O3),
        .I1(\n_0_wr_ptr[1]_i_2 ),
        .I2(O4),
        .O(\n_0_wr_ptr[1]_i_1__2 ));
LUT5 #(
    .INIT(32'h00154055)) 
     \wr_ptr[1]_i_2 
       (.I0(I1),
        .I1(my_empty),
        .I2(if_empty_r_0),
        .I3(my_empty_0),
        .I4(my_full[1]),
        .O(\n_0_wr_ptr[1]_i_2 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__2 ),
        .Q(O3),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__2 ),
        .Q(O4),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_mc_phy" *) 
module migmig_7series_v2_0_ddr_mc_phy
   (out,
    pi_dqs_found_lanes,
    O1,
    O2,
    O3,
    p_54_in,
    p_53_in,
    O4,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    O5,
    O6,
    O7,
    O8,
    p_9_in,
    p_30_in,
    p_29_in_0,
    O9,
    O10,
    O11,
    p_13_in,
    O12,
    p_21_in,
    p_26_in,
    p_25_in,
    O13,
    p_17_in,
    O14,
    p_5_in,
    p_1_in,
    O15,
    ddr2_ck_p,
    ddr2_ck_n,
    phy_mc_ctl_full,
    ref_dll_lock,
    O16,
    idelay_ld_rst,
    phy_mc_go,
    O17,
    O18,
    O19,
    p_0_in1_in,
    O20,
    app_rd_data_valid,
    O21,
    O22,
    p_29_in,
    phy_rddata_en,
    phy_mc_cmd_full,
    wr_en,
    O23,
    wr_en_1,
    O50,
    wr_en_2,
    O51,
    phy_mc_data_full,
    O53,
    O54,
    O55,
    wr_en_3,
    O56,
    O57,
    O58,
    O59,
    O60,
    mem_dq_out,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    if_empty_v,
    app_rd_data,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    A_pi_counter_load_en40_out,
    I1,
    A_pi_fine_enable44_out,
    A_pi_fine_inc42_out,
    freq_refclk,
    mem_refclk,
    I2,
    A_pi_rst_dqs_find46_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable58_out,
    A_po_fine_enable60_out,
    A_po_fine_inc56_out,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    O33,
    O32,
    p_55_out,
    A_idelay_ce134_out,
    idelay_inc,
    I3,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    ofifo_rst0,
    B_po_coarse_enable92_out,
    I4,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    C_pi_counter_load_en100_out,
    I5,
    C_pi_fine_enable104_out,
    C_pi_fine_inc102_out,
    I6,
    C_pi_rst_dqs_find106_out,
    O52,
    C_po_coarse_enable118_out,
    C_po_fine_enable120_out,
    C_po_fine_inc116_out,
    O49,
    O48,
    O47,
    O46,
    O45,
    O44,
    O43,
    O42,
    O41,
    I7,
    C_idelay_ce124_out,
    I8,
    p_31_out,
    I9,
    I10,
    I11,
    p_27_out,
    I12,
    I13,
    ififo_rst0_6,
    ofifo_rst0_7,
    O31,
    O30,
    O29,
    O28,
    O27,
    O26,
    O25,
    O24,
    phy_ctl_wr_i2,
    pll_locked,
    phy_read_calib,
    SR,
    Q,
    I14,
    pll_locked_i,
    I15,
    I16,
    calib_wrdata_en,
    I17,
    mc_wrdata_en,
    I18,
    calib_cmd_wren,
    I19,
    mem_out,
    I20,
    I21,
    I22,
    tail_r,
    cnt_pwron_cke_done_r,
    mux_wrdata_en,
    I34,
    I35,
    I23,
    I32,
    I33,
    calib_sel,
    I24);
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output O1;
  output O2;
  output O3;
  output p_54_in;
  output p_53_in;
  output O4;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output [1:0]O5;
  output O6;
  output O7;
  output O8;
  output p_9_in;
  output p_30_in;
  output p_29_in_0;
  output O9;
  output O10;
  output O11;
  output p_13_in;
  output O12;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O13;
  output p_17_in;
  output O14;
  output p_5_in;
  output p_1_in;
  output O15;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output O16;
  output idelay_ld_rst;
  output phy_mc_go;
  output O17;
  output O18;
  output O19;
  output p_0_in1_in;
  output O20;
  output app_rd_data_valid;
  output O21;
  output O22;
  output p_29_in;
  output phy_rddata_en;
  output phy_mc_cmd_full;
  output wr_en;
  output [3:0]O23;
  output wr_en_1;
  output [3:0]O50;
  output wr_en_2;
  output O51;
  output phy_mc_data_full;
  output [3:0]O53;
  output O54;
  output [3:0]O55;
  output wr_en_3;
  output O56;
  output O57;
  output [3:0]O58;
  output [67:0]O59;
  output [3:0]O60;
  output [11:0]mem_dq_out;
  output O61;
  output O62;
  output [3:0]O63;
  output [65:0]O64;
  output [3:0]O65;
  output [9:0]O66;
  output [5:0]O67;
  output if_empty_v;
  output [127:0]app_rd_data;
  output O68;
  output O69;
  output O70;
  output O71;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output O90;
  output O91;
  output O92;
  output O93;
  output O94;
  output O95;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output O110;
  output O111;
  output O112;
  output O113;
  output O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output O119;
  output O120;
  output O121;
  output O122;
  output O123;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output O130;
  output O131;
  input A_pi_counter_load_en40_out;
  input I1;
  input A_pi_fine_enable44_out;
  input A_pi_fine_inc42_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input A_pi_rst_dqs_find46_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable58_out;
  input A_po_fine_enable60_out;
  input A_po_fine_inc56_out;
  input [7:0]O40;
  input [7:0]O39;
  input [7:0]O38;
  input [7:0]O37;
  input [7:0]O36;
  input [7:0]O35;
  input [7:0]O34;
  input [7:0]O33;
  input [7:0]O32;
  input p_55_out;
  input A_idelay_ce134_out;
  input idelay_inc;
  input I3;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input ofifo_rst0;
  input B_po_coarse_enable92_out;
  input I4;
  input B_po_fine_enable95_out;
  input B_po_fine_inc89_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [2:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input C_pi_counter_load_en100_out;
  input I5;
  input C_pi_fine_enable104_out;
  input C_pi_fine_inc102_out;
  input I6;
  input C_pi_rst_dqs_find106_out;
  input [5:0]O52;
  input C_po_coarse_enable118_out;
  input C_po_fine_enable120_out;
  input C_po_fine_inc116_out;
  input [7:0]O49;
  input [7:0]O48;
  input [7:0]O47;
  input [7:0]O46;
  input [7:0]O45;
  input [7:0]O44;
  input [7:0]O43;
  input [7:0]O42;
  input [7:0]O41;
  input I7;
  input C_idelay_ce124_out;
  input I8;
  input p_31_out;
  input I9;
  input I10;
  input I11;
  input p_27_out;
  input I12;
  input I13;
  input ififo_rst0_6;
  input ofifo_rst0_7;
  input [3:0]O31;
  input [3:0]O30;
  input [3:0]O29;
  input [7:0]O28;
  input [6:0]O27;
  input [2:0]O26;
  input [3:0]O25;
  input [2:0]O24;
  input phy_ctl_wr_i2;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input [10:0]Q;
  input I14;
  input pll_locked_i;
  input I15;
  input I16;
  input calib_wrdata_en;
  input I17;
  input mc_wrdata_en;
  input I18;
  input calib_cmd_wren;
  input I19;
  input [32:0]mem_out;
  input I20;
  input [34:0]I21;
  input [0:0]I22;
  input [0:0]tail_r;
  input cnt_pwron_cke_done_r;
  input mux_wrdata_en;
  input [7:0]I34;
  input [7:0]I35;
  input I23;
  input [63:0]I32;
  input [63:0]I33;
  input [0:0]calib_sel;
  input [0:0]I24;

  wire A_idelay_ce134_out;
  wire A_pi_counter_load_en40_out;
  wire A_pi_fine_enable44_out;
  wire A_pi_fine_inc42_out;
  wire A_pi_rst_dqs_find46_out;
  wire A_po_coarse_enable58_out;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire B_po_coarse_enable92_out;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce124_out;
  wire C_pi_counter_load_en100_out;
  wire C_pi_fine_enable104_out;
  wire C_pi_fine_inc102_out;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_coarse_enable118_out;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [2:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [34:0]I21;
  wire [0:0]I22;
  wire I23;
  wire [0:0]I24;
  wire I3;
  wire [63:0]I32;
  wire [63:0]I33;
  wire [7:0]I34;
  wire [7:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O11;
  wire O110;
  wire O111;
  wire O112;
  wire O113;
  wire O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire O12;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O13;
  wire O130;
  wire O131;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire [3:0]O23;
  wire [2:0]O24;
  wire [3:0]O25;
  wire [2:0]O26;
  wire [6:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [7:0]O32;
  wire [7:0]O33;
  wire [7:0]O34;
  wire [7:0]O35;
  wire [7:0]O36;
  wire [7:0]O37;
  wire [7:0]O38;
  wire [7:0]O39;
  wire O4;
  wire [7:0]O40;
  wire [7:0]O41;
  wire [7:0]O42;
  wire [7:0]O43;
  wire [7:0]O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire [7:0]O47;
  wire [7:0]O48;
  wire [7:0]O49;
  wire [1:0]O5;
  wire [3:0]O50;
  wire O51;
  wire [5:0]O52;
  wire [3:0]O53;
  wire O54;
  wire [3:0]O55;
  wire O56;
  wire O57;
  wire [3:0]O58;
  wire [67:0]O59;
  wire O6;
  wire [3:0]O60;
  wire O61;
  wire O62;
  wire [3:0]O63;
  wire [65:0]O64;
  wire [3:0]O65;
  wire [9:0]O66;
  wire [5:0]O67;
  wire O68;
  wire O69;
  wire O7;
  wire O70;
  wire O71;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O9;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [127:0]app_rd_data;
  wire app_rd_data_valid;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire cnt_pwron_cke_done_r;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/rst_r4 ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_6;
  wire mc_wrdata_en;
  wire [11:0]mem_dq_out;
  wire [32:0]mem_out;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire n_0_idelay_ld_rst_i_1;
  wire \n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ;
  wire \n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ;
  wire n_0_mcGo_r_reg_gate;
  wire n_0_mcGo_r_reg_r;
  wire n_0_mcGo_r_reg_r_0;
  wire n_0_mcGo_r_reg_r_1;
  wire n_0_mcGo_r_reg_r_10;
  wire n_0_mcGo_r_reg_r_11;
  wire n_0_mcGo_r_reg_r_12;
  wire n_0_mcGo_r_reg_r_13;
  wire n_0_mcGo_r_reg_r_2;
  wire n_0_mcGo_r_reg_r_3;
  wire n_0_mcGo_r_reg_r_4;
  wire n_0_mcGo_r_reg_r_5;
  wire n_0_mcGo_r_reg_r_6;
  wire n_0_mcGo_r_reg_r_7;
  wire n_0_mcGo_r_reg_r_8;
  wire n_0_mcGo_r_reg_r_9;
  wire n_0_phaser_ref_i_i_1;
  wire \n_0_rclk_delay_reg[10]_srl11_i_1 ;
  wire n_0_rst_out_i_1;
  wire \n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire \n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire \n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire \n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire \n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes ;
  wire ofifo_rst0;
  wire ofifo_rst0_7;
  wire [1:0]out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_29_in_0;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_9_in;
  wire phy_ctl_wr_i2;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire pll_locked_i;
  wire rclk_delay_11;
  wire ref_dll_lock;
  wire rst_primitives;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;

LUT2 #(
    .INIT(4'h8)) 
     calib_ctl_wren_i_1
       (.I0(phy_mc_go),
        .I1(cnt_pwron_cke_done_r),
        .O(p_29_in));
migmig_7series_v2_0_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.A_idelay_ce134_out(A_idelay_ce134_out),
        .A_pi_counter_load_en40_out(A_pi_counter_load_en40_out),
        .A_pi_fine_enable44_out(A_pi_fine_enable44_out),
        .A_pi_fine_inc42_out(A_pi_fine_inc42_out),
        .A_pi_rst_dqs_find46_out(A_pi_rst_dqs_find46_out),
        .A_po_coarse_enable58_out(A_po_coarse_enable58_out),
        .A_po_fine_enable60_out(A_po_fine_enable60_out),
        .A_po_fine_inc56_out(A_po_fine_inc56_out),
        .B_po_coarse_enable92_out(B_po_coarse_enable92_out),
        .B_po_fine_enable95_out(B_po_fine_enable95_out),
        .B_po_fine_inc89_out(B_po_fine_inc89_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce124_out(C_idelay_ce124_out),
        .C_pi_counter_load_en100_out(C_pi_counter_load_en100_out),
        .C_pi_fine_enable104_out(C_pi_fine_enable104_out),
        .C_pi_fine_inc102_out(C_pi_fine_inc102_out),
        .C_pi_rst_dqs_find106_out(C_pi_rst_dqs_find106_out),
        .C_po_coarse_enable118_out(C_po_coarse_enable118_out),
        .C_po_fine_enable120_out(C_po_fine_enable120_out),
        .C_po_fine_inc116_out(C_po_fine_inc116_out),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .I1(I1),
        .I10(I8),
        .I11(I9),
        .I12(I10),
        .I13(I11),
        .I14(I12),
        .I15(I13),
        .I16(n_0_phaser_ref_i_i_1),
        .I17(n_0_rst_out_i_1),
        .I18(n_0_idelay_ld_rst_i_1),
        .I19(\n_0_rclk_delay_reg[10]_srl11_i_1 ),
        .I2(I2),
        .I20(I16),
        .I21(I17),
        .I22(I18),
        .I23(I19),
        .I24(I20),
        .I25(I21),
        .I26(I22),
        .I27(I23),
        .I28(I24),
        .I3(\ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .I8(\ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .I9(I7),
        .O1(\n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O10(O8),
        .O100(O96),
        .O101(O97),
        .O102(O98),
        .O103(O99),
        .O104(O100),
        .O105(O101),
        .O106(O102),
        .O107(O103),
        .O108(O104),
        .O109(O105),
        .O11(O9),
        .O110(O106),
        .O111(O107),
        .O112(O108),
        .O113(O109),
        .O114(O110),
        .O115(O111),
        .O116(O112),
        .O117(O113),
        .O118(O114),
        .O119(O115),
        .O12(O10),
        .O120(O116),
        .O121(O117),
        .O122(O118),
        .O123(O119),
        .O124(O120),
        .O125(O121),
        .O126(O122),
        .O127(O123),
        .O128(O124),
        .O129(O125),
        .O13(O11),
        .O130(O126),
        .O131(O127),
        .O132(O128),
        .O133(O129),
        .O134(O130),
        .O135(O131),
        .O14(O12),
        .O15(O13),
        .O16(O14),
        .O17(O15),
        .O18(\n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O19(\n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O2(O1),
        .O20(\n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O21(O17),
        .O22(O18),
        .O23(O19),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(O2),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(O3),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O4),
        .O50(O20),
        .O51(O21),
        .O52(O52),
        .O53(O22),
        .O54(O23),
        .O55(O50),
        .O56(O51),
        .O57(O53),
        .O58(O54),
        .O59(O55),
        .O6(O5),
        .O60(O56),
        .O61(O57),
        .O62(O58),
        .O63(O59),
        .O64(O60),
        .O65(O61),
        .O66(O62),
        .O67(O63),
        .O68(O64),
        .O69(O65),
        .O7(\n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O70(O66),
        .O71(O67),
        .O72(O68),
        .O73(O69),
        .O74(O70),
        .O75(O71),
        .O76(O72),
        .O77(O73),
        .O78(O74),
        .O79(O75),
        .O8(O6),
        .O80(O76),
        .O81(O77),
        .O82(O78),
        .O83(O79),
        .O84(O80),
        .O85(O81),
        .O86(O82),
        .O87(O83),
        .O88(O84),
        .O89(O85),
        .O9(O7),
        .O90(O86),
        .O91(O87),
        .O92(O88),
        .O93(O89),
        .O94(O90),
        .O95(O91),
        .O96(O92),
        .O97(O93),
        .O98(O94),
        .O99(O95),
        .Q(Q),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_6(ififo_rst0_6),
        .iserdes_clk(\ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_out(mem_dq_out),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst0(ofifo_rst0),
        .ofifo_rst0_7(ofifo_rst0_7),
        .out(out),
        .p_0_in(p_0_in),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in_0(p_29_in_0),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_5_in(p_5_in),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .p_9_in(p_9_in),
        .phy_ctl_wr_i2(phy_ctl_wr_i2),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .rclk_delay_11(rclk_delay_11),
        .ref_dll_lock(ref_dll_lock),
        .rst_primitives(rst_primitives),
        .rst_r4(\ddr_byte_lane_C.ddr_byte_lane_C/rst_r4 ),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
LUT3 #(
    .INIT(8'hF4)) 
     idelay_ld_rst_i_1
       (.I0(\ddr_byte_lane_C.ddr_byte_lane_C/rst_r4 ),
        .I1(idelay_ld_rst),
        .I2(O1),
        .O(n_0_idelay_ld_rst_i_1));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 " *) 
   SRL16E \mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(\n_57_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .Q(\n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ));
FDRE \mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_mcGo_r_reg[13]_srl14___u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 ),
        .Q(\n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ),
        .R(1'b0));
FDRE \mcGo_r_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_gate),
        .Q(phy_mc_go),
        .R(I15));
LUT2 #(
    .INIT(4'h8)) 
     mcGo_r_reg_gate
       (.I0(\n_0_mcGo_r_reg[14]_u_mig_mig_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 ),
        .I1(n_0_mcGo_r_reg_r_13),
        .O(n_0_mcGo_r_reg_gate));
FDRE mcGo_r_reg_r
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(n_0_mcGo_r_reg_r),
        .R(I15));
FDRE mcGo_r_reg_r_0
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r),
        .Q(n_0_mcGo_r_reg_r_0),
        .R(I15));
FDRE mcGo_r_reg_r_1
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_0),
        .Q(n_0_mcGo_r_reg_r_1),
        .R(I15));
FDRE mcGo_r_reg_r_10
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_9),
        .Q(n_0_mcGo_r_reg_r_10),
        .R(I15));
FDRE mcGo_r_reg_r_11
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_10),
        .Q(n_0_mcGo_r_reg_r_11),
        .R(I15));
FDRE mcGo_r_reg_r_12
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_11),
        .Q(n_0_mcGo_r_reg_r_12),
        .R(I15));
FDRE mcGo_r_reg_r_13
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_12),
        .Q(n_0_mcGo_r_reg_r_13),
        .R(I15));
FDRE mcGo_r_reg_r_2
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_1),
        .Q(n_0_mcGo_r_reg_r_2),
        .R(I15));
FDRE mcGo_r_reg_r_3
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_2),
        .Q(n_0_mcGo_r_reg_r_3),
        .R(I15));
FDRE mcGo_r_reg_r_4
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_3),
        .Q(n_0_mcGo_r_reg_r_4),
        .R(I15));
FDRE mcGo_r_reg_r_5
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_4),
        .Q(n_0_mcGo_r_reg_r_5),
        .R(I15));
FDRE mcGo_r_reg_r_6
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_5),
        .Q(n_0_mcGo_r_reg_r_6),
        .R(I15));
FDRE mcGo_r_reg_r_7
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_6),
        .Q(n_0_mcGo_r_reg_r_7),
        .R(I15));
FDRE mcGo_r_reg_r_8
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_7),
        .Q(n_0_mcGo_r_reg_r_8),
        .R(I15));
FDRE mcGo_r_reg_r_9
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mcGo_r_reg_r_8),
        .Q(n_0_mcGo_r_reg_r_9),
        .R(I15));
LUT2 #(
    .INIT(4'h7)) 
     phaser_ref_i_i_1
       (.I0(I14),
        .I1(pll_locked_i),
        .O(n_0_phaser_ref_i_i_1));
LUT2 #(
    .INIT(4'h8)) 
     pi_phase_locked_all_r1_i_1
       (.I0(\n_5_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .I1(\n_30_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O(O16));
LUT1 #(
    .INIT(2'h1)) 
     \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\n_0_rclk_delay_reg[10]_srl11_i_1 ));
LUT2 #(
    .INIT(4'hE)) 
     rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(\n_58_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O(n_0_rst_out_i_1));
LUT1 #(
    .INIT(2'h1)) 
     rst_primitives_i_1
       (.I0(\n_54_ddr_phy_4lanes_0.u_ddr_phy_4lanes ),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_mc_phy_wrapper" *) 
module migmig_7series_v2_0_ddr_mc_phy_wrapper
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    pi_dqs_found_lanes,
    A_rst_primitives,
    O2,
    ddr2_ck_p,
    ddr2_ck_n,
    phy_mc_ctl_full,
    ref_dll_lock,
    O1,
    idelay_ld_rst,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    phy_mc_go,
    O9,
    O3,
    O4,
    p_0_in1_in,
    O10,
    app_rd_data_valid,
    O11,
    O12,
    p_29_in,
    phy_rddata_en,
    phy_mc_cmd_full,
    wr_en,
    O6,
    wr_en_1,
    O7,
    wr_en_2,
    O8,
    phy_mc_data_full,
    O13,
    O14,
    O15,
    wr_en_3,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O50,
    O51,
    O53,
    O54,
    O55,
    O56,
    if_empty_v,
    app_rd_data,
    O57,
    O58,
    O59,
    O60,
    O61,
    O62,
    O63,
    O64,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    wr_en_0,
    wr_en_4,
    wr_en_5,
    A_pi_counter_load_en40_out,
    I1,
    A_pi_fine_enable44_out,
    A_pi_fine_inc42_out,
    freq_refclk,
    mem_refclk,
    A_pi_rst_dqs_find46_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable58_out,
    A_po_fine_enable60_out,
    A_po_fine_inc56_out,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    O33,
    O32,
    A_idelay_ce134_out,
    idelay_inc,
    I2,
    ififo_rst0,
    ofifo_rst0,
    B_po_coarse_enable92_out,
    I3,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    C_pi_counter_load_en100_out,
    I4,
    C_pi_fine_enable104_out,
    C_pi_fine_inc102_out,
    C_pi_rst_dqs_find106_out,
    O52,
    C_po_coarse_enable118_out,
    C_po_fine_enable120_out,
    C_po_fine_inc116_out,
    O49,
    O48,
    O47,
    O46,
    O45,
    O44,
    O43,
    O42,
    O41,
    C_idelay_ce124_out,
    I5,
    ififo_rst0_6,
    ofifo_rst0_7,
    O31,
    O30,
    O29,
    O28,
    O27,
    O26,
    O25,
    O24,
    pll_locked,
    phy_read_calib,
    SR,
    I6,
    pll_locked_i,
    idle,
    mux_cmd_wren,
    I7,
    I8,
    calib_wrdata_en,
    I9,
    mc_wrdata_en,
    I10,
    calib_cmd_wren,
    I11,
    mem_out,
    I12,
    I20,
    I13,
    I14,
    Q,
    tail_r,
    I15,
    I16,
    O5,
    cnt_pwron_cke_done_r,
    mux_wrdata_en,
    I34,
    I35,
    I26,
    D,
    I32,
    I33,
    calib_sel,
    I17);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output A_rst_primitives;
  output [1:0]O2;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output O1;
  output idelay_ld_rst;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output phy_mc_go;
  output O9;
  output O3;
  output O4;
  output p_0_in1_in;
  output O10;
  output app_rd_data_valid;
  output O11;
  output O12;
  output p_29_in;
  output phy_rddata_en;
  output phy_mc_cmd_full;
  output wr_en;
  output [3:0]O6;
  output wr_en_1;
  output [3:0]O7;
  output wr_en_2;
  output O8;
  output phy_mc_data_full;
  output [3:0]O13;
  output O14;
  output [3:0]O15;
  output wr_en_3;
  output O16;
  output O17;
  output [3:0]O18;
  output [67:0]O19;
  output [3:0]O20;
  output O21;
  output O22;
  output [3:0]O23;
  output [65:0]O50;
  output [3:0]O51;
  output [5:0]O53;
  output O54;
  output O55;
  output O56;
  output if_empty_v;
  output [127:0]app_rd_data;
  output O57;
  output O58;
  output O59;
  output O60;
  output O61;
  output O62;
  output O63;
  output O64;
  output O65;
  output O66;
  output O67;
  output O68;
  output O69;
  output O70;
  output O71;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output O90;
  output O91;
  output O92;
  output O93;
  output O94;
  output O95;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output O110;
  output O111;
  output O112;
  output O113;
  output O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output O119;
  output O120;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input wr_en_0;
  input wr_en_4;
  input wr_en_5;
  input A_pi_counter_load_en40_out;
  input I1;
  input A_pi_fine_enable44_out;
  input A_pi_fine_inc42_out;
  input freq_refclk;
  input mem_refclk;
  input A_pi_rst_dqs_find46_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable58_out;
  input A_po_fine_enable60_out;
  input A_po_fine_inc56_out;
  input [7:0]O40;
  input [7:0]O39;
  input [7:0]O38;
  input [7:0]O37;
  input [7:0]O36;
  input [7:0]O35;
  input [7:0]O34;
  input [7:0]O33;
  input [7:0]O32;
  input A_idelay_ce134_out;
  input idelay_inc;
  input I2;
  input ififo_rst0;
  input ofifo_rst0;
  input B_po_coarse_enable92_out;
  input I3;
  input B_po_fine_enable95_out;
  input B_po_fine_inc89_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [2:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input C_pi_counter_load_en100_out;
  input I4;
  input C_pi_fine_enable104_out;
  input C_pi_fine_inc102_out;
  input C_pi_rst_dqs_find106_out;
  input [5:0]O52;
  input C_po_coarse_enable118_out;
  input C_po_fine_enable120_out;
  input C_po_fine_inc116_out;
  input [7:0]O49;
  input [7:0]O48;
  input [7:0]O47;
  input [7:0]O46;
  input [7:0]O45;
  input [7:0]O44;
  input [7:0]O43;
  input [7:0]O42;
  input [7:0]O41;
  input C_idelay_ce124_out;
  input I5;
  input ififo_rst0_6;
  input ofifo_rst0_7;
  input [3:0]O31;
  input [3:0]O30;
  input [3:0]O29;
  input [7:0]O28;
  input [6:0]O27;
  input [2:0]O26;
  input [3:0]O25;
  input [2:0]O24;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input I6;
  input pll_locked_i;
  input idle;
  input mux_cmd_wren;
  input I7;
  input I8;
  input calib_wrdata_en;
  input I9;
  input mc_wrdata_en;
  input I10;
  input calib_cmd_wren;
  input I11;
  input [32:0]mem_out;
  input I12;
  input [34:0]I20;
  input I13;
  input I14;
  input [0:0]Q;
  input [0:0]tail_r;
  input I15;
  input I16;
  input O5;
  input cnt_pwron_cke_done_r;
  input mux_wrdata_en;
  input [7:0]I34;
  input [7:0]I35;
  input I26;
  input [10:0]D;
  input [63:0]I32;
  input [63:0]I33;
  input [0:0]calib_sel;
  input [0:0]I17;

  wire A_idelay_ce134_out;
  wire A_pi_counter_load_en40_out;
  wire A_pi_fine_enable44_out;
  wire A_pi_fine_inc42_out;
  wire A_pi_rst_dqs_find46_out;
  wire A_po_coarse_enable58_out;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire A_rst_primitives;
  wire B_po_coarse_enable92_out;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce124_out;
  wire C_pi_counter_load_en100_out;
  wire C_pi_fine_enable104_out;
  wire C_pi_fine_inc102_out;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_coarse_enable118_out;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire [10:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [2:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire [0:0]I17;
  wire I2;
  wire [34:0]I20;
  wire I26;
  wire I3;
  wire [63:0]I32;
  wire [63:0]I33;
  wire [7:0]I34;
  wire [7:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O11;
  wire O110;
  wire O111;
  wire O112;
  wire O113;
  wire O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire O12;
  wire O120;
  wire [3:0]O13;
  wire O14;
  wire [3:0]O15;
  wire O16;
  wire O17;
  wire [3:0]O18;
  wire [67:0]O19;
  wire [1:0]O2;
  wire [3:0]O20;
  wire O21;
  wire O22;
  wire [3:0]O23;
  wire [2:0]O24;
  wire [3:0]O25;
  wire [2:0]O26;
  wire [6:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [7:0]O32;
  wire [7:0]O33;
  wire [7:0]O34;
  wire [7:0]O35;
  wire [7:0]O36;
  wire [7:0]O37;
  wire [7:0]O38;
  wire [7:0]O39;
  wire O4;
  wire [7:0]O40;
  wire [7:0]O41;
  wire [7:0]O42;
  wire [7:0]O43;
  wire [7:0]O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire [7:0]O47;
  wire [7:0]O48;
  wire [7:0]O49;
  wire O5;
  wire [65:0]O50;
  wire [3:0]O51;
  wire [5:0]O52;
  wire [5:0]O53;
  wire O54;
  wire O55;
  wire O56;
  wire O57;
  wire O58;
  wire O59;
  wire [3:0]O6;
  wire O60;
  wire O61;
  wire O62;
  wire O63;
  wire O64;
  wire O65;
  wire O66;
  wire O67;
  wire O68;
  wire O69;
  wire [3:0]O7;
  wire O70;
  wire O71;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O9;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [127:0]app_rd_data;
  wire app_rd_data_valid;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire cnt_pwron_cke_done_r;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idle;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_6;
  wire mc_wrdata_en;
  wire [32:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq ;
  wire \n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq ;
  wire \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs ;
  wire \n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs ;
  wire n_166_u_ddr_mc_phy;
  wire n_171_u_ddr_mc_phy;
  wire n_174_u_ddr_mc_phy;
  wire n_27_u_ddr_mc_phy;
  wire n_28_u_ddr_mc_phy;
  wire n_29_u_ddr_mc_phy;
  wire n_33_u_ddr_mc_phy;
  wire n_34_u_ddr_mc_phy;
  wire n_35_u_ddr_mc_phy;
  wire n_37_u_ddr_mc_phy;
  wire n_41_u_ddr_mc_phy;
  wire n_43_u_ddr_mc_phy;
  wire n_46_u_ddr_mc_phy;
  wire n_5_u_ddr_mc_phy;
  wire n_6_u_ddr_mc_phy;
  wire n_9_u_ddr_mc_phy;
  wire ofifo_rst0;
  wire ofifo_rst0_7;
  wire [1:0]out;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_10_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in;
  wire p_29_in_0;
  wire p_2_in;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_4_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_6_in;
  wire p_8_in;
  wire p_9_in;
  wire [24:0]phy_ctl_wd_i1;
  wire [24:0]phy_ctl_wd_i2;
  wire phy_ctl_wr_i1;
  wire phy_ctl_wr_i2;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire pll_locked_i;
  wire ref_dll_lock;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_0;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire wr_en_5;

(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr2_cke));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr2_odt));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[0].u_addr_obuf 
       (.I(p_24_in),
        .O(ddr2_addr[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[10].u_addr_obuf 
       (.I(p_4_in),
        .O(ddr2_addr[10]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[11].u_addr_obuf 
       (.I(p_2_in),
        .O(ddr2_addr[11]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[12].u_addr_obuf 
       (.I(p_0_in),
        .O(ddr2_addr[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[1].u_addr_obuf 
       (.I(p_22_in),
        .O(ddr2_addr[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[2].u_addr_obuf 
       (.I(p_20_in),
        .O(ddr2_addr[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[3].u_addr_obuf 
       (.I(p_18_in),
        .O(ddr2_addr[3]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[4].u_addr_obuf 
       (.I(p_16_in),
        .O(ddr2_addr[4]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[5].u_addr_obuf 
       (.I(p_14_in),
        .O(ddr2_addr[5]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[6].u_addr_obuf 
       (.I(p_12_in),
        .O(ddr2_addr[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[7].u_addr_obuf 
       (.I(p_10_in),
        .O(ddr2_addr[7]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[8].u_addr_obuf 
       (.I(p_8_in),
        .O(ddr2_addr[8]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_addr_obuf[9].u_addr_obuf 
       (.I(p_6_in),
        .O(ddr2_addr[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[0].u_bank_obuf 
       (.I(n_166_u_ddr_mc_phy),
        .O(ddr2_ba[0]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[1].u_bank_obuf 
       (.I(n_171_u_ddr_mc_phy),
        .O(ddr2_ba[1]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_bank_obuf[2].u_bank_obuf 
       (.I(n_174_u_ddr_mc_phy),
        .O(ddr2_ba[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr2_cs_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUFT #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(n_9_u_ddr_mc_phy),
        .O(ddr2_dm[0]),
        .T(p_3_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUFT #(
    .IOSTANDARD("DEFAULT")) 
     \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(p_1_in),
        .O(ddr2_dm[1]),
        .T(n_46_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(p_62_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[0]),
        .O(p_63_out),
        .T(p_61_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(n_37_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[10]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq ),
        .T(p_21_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(n_41_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[11]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq ),
        .T(p_17_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(n_35_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[12]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq ),
        .T(p_13_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(n_29_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[13]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq ),
        .T(p_9_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(n_43_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[14]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq ),
        .T(p_5_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(n_33_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[15]),
        .O(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq ),
        .T(n_34_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(p_58_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[1]),
        .O(p_59_out),
        .T(p_57_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(p_54_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[2]),
        .O(p_55_out),
        .T(p_53_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(p_50_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[3]),
        .O(p_51_out),
        .T(p_49_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(p_46_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[4]),
        .O(p_47_out),
        .T(p_45_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(p_42_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[5]),
        .O(p_43_out),
        .T(p_41_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(p_38_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[6]),
        .O(p_39_out),
        .T(p_37_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(p_34_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[7]),
        .O(p_35_out),
        .T(p_33_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(p_30_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[8]),
        .O(p_31_out),
        .T(p_29_in_0));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(p_26_in),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[9]),
        .O(p_27_out),
        .T(p_25_in));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs 
       (.I(n_5_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[0]),
        .IOB(ddr2_dqs_n[0]),
        .O(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs ),
        .T(n_6_u_ddr_mc_phy));
(* BOX_TYPE = "PRIMITIVE" *) 
   IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
     \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs 
       (.I(n_27_u_ddr_mc_phy),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[1]),
        .IOB(ddr2_dqs_n[1]),
        .O(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs ),
        .T(n_28_u_ddr_mc_phy));
migmig_7series_v2_0_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.CLK(CLK),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I26(I26),
        .I9(I9),
        .O54(O54),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .wr_en_0(wr_en_0));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.CLK(CLK),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I26(I26),
        .I9(I9),
        .O55(O55),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .wr_en_4(wr_en_4));
migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6 \genblk24.phy_ctl_pre_fifo_2 
       (.CLK(CLK),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I26(I26),
        .I9(I9),
        .O5(O5),
        .O56(O56),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .wr_en_5(wr_en_5));
FDRE \phy_ctl_wd_i1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(phy_ctl_wd_i1[0]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(phy_ctl_wd_i1[17]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(phy_ctl_wd_i1[18]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(phy_ctl_wd_i1[19]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(phy_ctl_wd_i1[1]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(phy_ctl_wd_i1[20]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(phy_ctl_wd_i1[21]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(phy_ctl_wd_i1[22]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(phy_ctl_wd_i1[23]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(phy_ctl_wd_i1[24]),
        .R(1'b0));
FDRE \phy_ctl_wd_i1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(phy_ctl_wd_i1[2]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[0]),
        .Q(phy_ctl_wd_i2[0]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[17]),
        .Q(phy_ctl_wd_i2[17]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[18]),
        .Q(phy_ctl_wd_i2[18]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[19]),
        .Q(phy_ctl_wd_i2[19]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[1]),
        .Q(phy_ctl_wd_i2[1]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[20]),
        .Q(phy_ctl_wd_i2[20]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[21]),
        .Q(phy_ctl_wd_i2[21]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[22]),
        .Q(phy_ctl_wd_i2[22]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[23]),
        .Q(phy_ctl_wd_i2[23]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[24]),
        .Q(phy_ctl_wd_i2[24]),
        .R(1'b0));
FDRE \phy_ctl_wd_i2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[2]),
        .Q(phy_ctl_wd_i2[2]),
        .R(1'b0));
FDRE phy_ctl_wr_i1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mux_cmd_wren),
        .Q(phy_ctl_wr_i1),
        .R(1'b0));
FDRE phy_ctl_wr_i2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_ctl_wr_i1),
        .Q(phy_ctl_wr_i2),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr2_cas_n));
migmig_7series_v2_0_ddr_mc_phy u_ddr_mc_phy
       (.A_idelay_ce134_out(A_idelay_ce134_out),
        .A_pi_counter_load_en40_out(A_pi_counter_load_en40_out),
        .A_pi_fine_enable44_out(A_pi_fine_enable44_out),
        .A_pi_fine_inc42_out(A_pi_fine_inc42_out),
        .A_pi_rst_dqs_find46_out(A_pi_rst_dqs_find46_out),
        .A_po_coarse_enable58_out(A_po_coarse_enable58_out),
        .A_po_fine_enable60_out(A_po_fine_enable60_out),
        .A_po_fine_inc56_out(A_po_fine_inc56_out),
        .B_po_coarse_enable92_out(B_po_coarse_enable92_out),
        .B_po_fine_enable95_out(B_po_fine_enable95_out),
        .B_po_fine_inc89_out(B_po_fine_inc89_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .C_idelay_ce124_out(C_idelay_ce124_out),
        .C_pi_counter_load_en100_out(C_pi_counter_load_en100_out),
        .C_pi_fine_enable104_out(C_pi_fine_enable104_out),
        .C_pi_fine_inc102_out(C_pi_fine_inc102_out),
        .C_pi_rst_dqs_find106_out(C_pi_rst_dqs_find106_out),
        .C_po_coarse_enable118_out(C_po_coarse_enable118_out),
        .C_po_fine_enable120_out(C_po_fine_enable120_out),
        .C_po_fine_inc116_out(C_po_fine_inc116_out),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .I1(I1),
        .I10(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq ),
        .I11(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq ),
        .I12(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq ),
        .I13(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq ),
        .I14(I6),
        .I15(I7),
        .I16(I8),
        .I17(I9),
        .I18(I10),
        .I19(I11),
        .I2(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs ),
        .I20(I12),
        .I21(I20),
        .I22(Q),
        .I23(I15),
        .I24(I17),
        .I3(I2),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(I3),
        .I5(I4),
        .I6(\n_0_gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs ),
        .I7(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq ),
        .I8(I5),
        .I9(\n_0_gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq ),
        .O1(A_rst_primitives),
        .O10(n_34_u_ddr_mc_phy),
        .O100(O89),
        .O101(O90),
        .O102(O91),
        .O103(O92),
        .O104(O93),
        .O105(O94),
        .O106(O95),
        .O107(O96),
        .O108(O97),
        .O109(O98),
        .O11(n_35_u_ddr_mc_phy),
        .O110(O99),
        .O111(O100),
        .O112(O101),
        .O113(O102),
        .O114(O103),
        .O115(O104),
        .O116(O105),
        .O117(O106),
        .O118(O107),
        .O119(O108),
        .O12(n_37_u_ddr_mc_phy),
        .O120(O109),
        .O121(O110),
        .O122(O111),
        .O123(O112),
        .O124(O113),
        .O125(O114),
        .O126(O115),
        .O127(O116),
        .O128(O117),
        .O129(O118),
        .O13(n_41_u_ddr_mc_phy),
        .O130(O119),
        .O131(O120),
        .O14(n_43_u_ddr_mc_phy),
        .O15(n_46_u_ddr_mc_phy),
        .O16(O1),
        .O17(O9),
        .O18(O3),
        .O19(O4),
        .O2(n_5_u_ddr_mc_phy),
        .O20(O10),
        .O21(O11),
        .O22(O12),
        .O23(O6),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O3(n_6_u_ddr_mc_phy),
        .O30(O30),
        .O31(O31),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(n_9_u_ddr_mc_phy),
        .O40(O40),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O2),
        .O50(O7),
        .O51(O8),
        .O52(O52),
        .O53(O13),
        .O54(O14),
        .O55(O15),
        .O56(O16),
        .O57(O17),
        .O58(O18),
        .O59(O19),
        .O6(n_27_u_ddr_mc_phy),
        .O60(O20),
        .O61(O21),
        .O62(O22),
        .O63(O23),
        .O64(O50),
        .O65(O51),
        .O66({out_we_n,p_10_in,out_cas_n,out_cke,out_cs_n,p_16_in,out_odt,p_12_in,p_2_in,p_8_in}),
        .O67(O53),
        .O68(O57),
        .O69(O58),
        .O7(n_28_u_ddr_mc_phy),
        .O70(O59),
        .O71(O60),
        .O72(O61),
        .O73(O62),
        .O74(O63),
        .O75(O64),
        .O76(O65),
        .O77(O66),
        .O78(O67),
        .O79(O68),
        .O8(n_29_u_ddr_mc_phy),
        .O80(O69),
        .O81(O70),
        .O82(O71),
        .O83(O72),
        .O84(O73),
        .O85(O74),
        .O86(O75),
        .O87(O76),
        .O88(O77),
        .O89(O78),
        .O9(n_33_u_ddr_mc_phy),
        .O90(O79),
        .O91(O80),
        .O92(O81),
        .O93(O82),
        .O94(O83),
        .O95(O84),
        .O96(O85),
        .O97(O86),
        .O98(O87),
        .O99(O88),
        .Q({phy_ctl_wd_i2[24:17],phy_ctl_wd_i2[2:0]}),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .ififo_rst0_6(ififo_rst0_6),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_out({n_166_u_ddr_mc_phy,p_4_in,p_6_in,p_14_in,p_22_in,n_171_u_ddr_mc_phy,p_24_in,out_ras_n,n_174_u_ddr_mc_phy,p_18_in,p_20_in,p_0_in}),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst0(ofifo_rst0),
        .ofifo_rst0_7(ofifo_rst0_7),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in(p_29_in),
        .p_29_in_0(p_29_in_0),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_5_in(p_5_in),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .p_9_in(p_9_in),
        .phy_ctl_wr_i2(phy_ctl_wr_i2),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr2_ras_n));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* CAPACITANCE = "DONT_CARE" *) 
   OBUF #(
    .IOSTANDARD("DEFAULT")) 
     u_we_n_obuf
       (.I(out_we_n),
        .O(ddr2_we_n));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo
   (O54,
    wr_en_0,
    calib_cmd_wren,
    I13,
    I14,
    I15,
    I16,
    I26,
    CLK,
    I9,
    SR);
  output O54;
  input wr_en_0;
  input calib_cmd_wren;
  input I13;
  input I14;
  input I15;
  input I16;
  input I26;
  input CLK;
  input I9;
  input [0:0]SR;

  wire CLK;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I26;
  wire I9;
  wire O54;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire my_empty0;
  wire \n_0_my_empty[2]_i_1 ;
  wire \n_0_my_empty[3]_i_1 ;
  wire \n_0_my_empty[4]_i_1 ;
  wire \n_0_my_empty[5]_i_1 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[8]_i_1 ;
  wire \n_0_my_empty_reg[4] ;
  wire \n_0_my_empty_reg[5] ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[0]_i_1__1 ;
  wire \n_0_my_full[3]_i_1 ;
  wire \n_0_my_full[5]_i_1 ;
  wire \n_0_my_full_reg[0] ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_my_full_reg[5] ;
  wire \n_0_rd_ptr[0]_i_1 ;
  wire \n_0_rd_ptr[1]_i_1 ;
  wire \n_0_rd_ptr[2]_i_1 ;
  wire \n_0_rd_ptr_timing[0]_i_1__3 ;
  wire \n_0_rd_ptr_timing[1]_i_1__3 ;
  wire \n_0_rd_ptr_timing[2]_i_1__1 ;
  wire \n_0_wr_ptr[0]_i_1 ;
  wire \n_0_wr_ptr[1]_i_1 ;
  wire \n_0_wr_ptr[2]_i_1 ;
  wire \n_0_wr_ptr_timing[0]_i_1 ;
  wire \n_0_wr_ptr_timing[1]_i_1 ;
  wire \n_0_wr_ptr_timing[2]_i_1 ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr_timing;
  wire wr_en_0;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[2]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .O(\n_0_my_empty[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[3]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .I5(O54),
        .O(\n_0_my_empty[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[4]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[4] ),
        .O(\n_0_my_empty[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[5]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[5] ),
        .O(\n_0_my_empty[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[6]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1 ));
LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[8]_i_1 
       (.I0(my_empty0),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .O(\n_0_my_empty[8]_i_1 ));
LUT6 #(
    .INIT(64'h0120804010020804)) 
     \my_empty[8]_i_2 
       (.I0(wr_ptr_timing[1]),
        .I1(wr_ptr_timing[0]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[2]),
        .O(my_empty0));
FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[2]_i_1 ),
        .Q(p_1_in),
        .S(I26));
FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[3]_i_1 ),
        .Q(O54),
        .S(I26));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[4]_i_1 ),
        .Q(\n_0_my_empty_reg[4] ),
        .S(I26));
FDSE \my_empty_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[5]_i_1 ),
        .Q(\n_0_my_empty_reg[5] ),
        .S(I26));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(I26));
FDSE \my_empty_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[8]_i_1 ),
        .Q(p_3_in),
        .S(I26));
LUT5 #(
    .INIT(32'h0000AAA8)) 
     \my_full[0]_i_1__1 
       (.I0(\n_0_my_full_reg[0] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_empty_reg[6] ),
        .I4(I14),
        .O(\n_0_my_full[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[3]_i_1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[5]_i_1 
       (.I0(\n_0_my_full_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[5]_i_1 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__1 ),
        .Q(\n_0_my_full_reg[0] ),
        .R(1'b0));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
FDRE \my_full_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[5]_i_1 ),
        .Q(\n_0_my_full_reg[5] ),
        .R(1'b0));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr[0]_i_1 
       (.I0(\n_0_my_empty_reg[4] ),
        .I1(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair392" *) 
   LUT4 #(
    .INIT(16'hF708)) 
     \rd_ptr[2]_i_1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr[2]),
        .O(\n_0_rd_ptr[2]_i_1 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1 ),
        .Q(rd_ptr[0]),
        .R(I26));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1 ),
        .Q(rd_ptr[1]),
        .R(I26));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[2]_i_1 ),
        .Q(rd_ptr[2]),
        .R(I26));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT3 #(
    .INIT(8'hD1)) 
     \rd_ptr_timing[0]_i_1__3 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair393" *) 
   LUT4 #(
    .INIT(16'hF606)) 
     \rd_ptr_timing[1]_i_1__3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__3 ));
LUT5 #(
    .INIT(32'hFF6A006A)) 
     \rd_ptr_timing[2]_i_1__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(\n_0_my_empty_reg[4] ),
        .I4(rd_ptr_timing[2]),
        .O(\n_0_rd_ptr_timing[2]_i_1__1 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__3 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__3 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[2]_i_1__1 ),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT4 #(
    .INIT(16'hAB54)) 
     \wr_ptr[0]_i_1 
       (.I0(\n_0_my_empty_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I9),
        .I3(wr_ptr[0]),
        .O(\n_0_wr_ptr[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair391" *) 
   LUT5 #(
    .INIT(32'hDDDF2220)) 
     \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(I9),
        .I4(wr_ptr[1]),
        .O(\n_0_wr_ptr[1]_i_1 ));
LUT6 #(
    .INIT(64'hF7F7F7FF08080800)) 
     \wr_ptr[2]_i_1 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(I9),
        .I5(wr_ptr[2]),
        .O(\n_0_wr_ptr[2]_i_1 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1 ),
        .Q(wr_ptr[0]),
        .R(I26));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1 ),
        .Q(wr_ptr[1]),
        .R(I26));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[2]_i_1 ),
        .Q(wr_ptr[2]),
        .R(I26));
LUT5 #(
    .INIT(32'hDDDF1110)) 
     \wr_ptr_timing[0]_i_1 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(I16),
        .I4(wr_ptr_timing[0]),
        .O(\n_0_wr_ptr_timing[0]_i_1 ));
LUT6 #(
    .INIT(64'hF6F6F6FF06060600)) 
     \wr_ptr_timing[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(I16),
        .I5(wr_ptr_timing[1]),
        .O(\n_0_wr_ptr_timing[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFF6A0000006A)) 
     \wr_ptr_timing[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(\n_0_my_empty_reg[5] ),
        .I4(I15),
        .I5(wr_ptr_timing[2]),
        .O(\n_0_wr_ptr_timing[2]_i_1 ));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[0]_i_1 ),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[1]_i_1 ),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[2]_i_1 ),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0
   (O55,
    wr_en_4,
    calib_cmd_wren,
    I13,
    I14,
    I15,
    I16,
    I26,
    CLK,
    I9,
    SR);
  output O55;
  input wr_en_4;
  input calib_cmd_wren;
  input I13;
  input I14;
  input I15;
  input I16;
  input I26;
  input CLK;
  input I9;
  input [0:0]SR;

  wire CLK;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I26;
  wire I9;
  wire O55;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire \n_0_my_empty[2]_i_1 ;
  wire \n_0_my_empty[3]_i_1 ;
  wire \n_0_my_empty[4]_i_1 ;
  wire \n_0_my_empty[5]_i_1 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[8]_i_1 ;
  wire \n_0_my_empty[8]_i_2__0 ;
  wire \n_0_my_empty_reg[4] ;
  wire \n_0_my_empty_reg[5] ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[0]_i_1__2 ;
  wire \n_0_my_full[3]_i_1__0 ;
  wire \n_0_my_full[5]_i_1__0 ;
  wire \n_0_my_full_reg[0] ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_my_full_reg[5] ;
  wire \n_0_rd_ptr[0]_i_1__0 ;
  wire \n_0_rd_ptr[1]_i_1__0 ;
  wire \n_0_rd_ptr[2]_i_1__0 ;
  wire \n_0_rd_ptr_timing[0]_i_1__4 ;
  wire \n_0_rd_ptr_timing[1]_i_1__4 ;
  wire \n_0_rd_ptr_timing[2]_i_1__2 ;
  wire \n_0_wr_ptr[0]_i_1__0 ;
  wire \n_0_wr_ptr[1]_i_1__0 ;
  wire \n_0_wr_ptr[2]_i_1__0 ;
  wire \n_0_wr_ptr_timing[0]_i_1__0 ;
  wire \n_0_wr_ptr_timing[1]_i_1__0 ;
  wire \n_0_wr_ptr_timing[2]_i_1__0 ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr_timing;
  wire wr_en_4;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[2]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .O(\n_0_my_empty[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[3]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .I5(O55),
        .O(\n_0_my_empty[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[4]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[4] ),
        .O(\n_0_my_empty[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[5]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[5] ),
        .O(\n_0_my_empty[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[6]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1 ));
LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[8]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__0 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .O(\n_0_my_empty[8]_i_1 ));
LUT6 #(
    .INIT(64'h0120804010020804)) 
     \my_empty[8]_i_2__0 
       (.I0(wr_ptr_timing[1]),
        .I1(wr_ptr_timing[0]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[2]),
        .O(\n_0_my_empty[8]_i_2__0 ));
FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[2]_i_1 ),
        .Q(p_1_in),
        .S(SR));
FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[3]_i_1 ),
        .Q(O55),
        .S(SR));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[4]_i_1 ),
        .Q(\n_0_my_empty_reg[4] ),
        .S(SR));
FDSE \my_empty_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[5]_i_1 ),
        .Q(\n_0_my_empty_reg[5] ),
        .S(SR));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(SR));
FDSE \my_empty_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[8]_i_1 ),
        .Q(p_3_in),
        .S(SR));
LUT5 #(
    .INIT(32'h0000AAA8)) 
     \my_full[0]_i_1__2 
       (.I0(\n_0_my_full_reg[0] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_empty_reg[6] ),
        .I4(I14),
        .O(\n_0_my_full[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[3]_i_1__0 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[5]_i_1__0 
       (.I0(\n_0_my_full_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[5]_i_1__0 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__2 ),
        .Q(\n_0_my_full_reg[0] ),
        .R(1'b0));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__0 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
FDRE \my_full_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[5]_i_1__0 ),
        .Q(\n_0_my_full_reg[5] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr[0]_i_1__0 
       (.I0(\n_0_my_empty_reg[4] ),
        .I1(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT4 #(
    .INIT(16'hF708)) 
     \rd_ptr[2]_i_1__0 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr[2]),
        .O(\n_0_rd_ptr[2]_i_1__0 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1__0 ),
        .Q(rd_ptr[0]),
        .R(I26));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1__0 ),
        .Q(rd_ptr[1]),
        .R(I26));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[2]_i_1__0 ),
        .Q(rd_ptr[2]),
        .R(I26));
(* SOFT_HLUTNM = "soft_lutpair397" *) 
   LUT3 #(
    .INIT(8'hD1)) 
     \rd_ptr_timing[0]_i_1__4 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair396" *) 
   LUT4 #(
    .INIT(16'hF606)) 
     \rd_ptr_timing[1]_i_1__4 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__4 ));
(* SOFT_HLUTNM = "soft_lutpair394" *) 
   LUT5 #(
    .INIT(32'hFF6A006A)) 
     \rd_ptr_timing[2]_i_1__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(\n_0_my_empty_reg[4] ),
        .I4(rd_ptr_timing[2]),
        .O(\n_0_rd_ptr_timing[2]_i_1__2 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__4 ),
        .Q(rd_ptr_timing[0]),
        .R(I26));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__4 ),
        .Q(rd_ptr_timing[1]),
        .R(I26));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[2]_i_1__2 ),
        .Q(rd_ptr_timing[2]),
        .R(I26));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT4 #(
    .INIT(16'hAB54)) 
     \wr_ptr[0]_i_1__0 
       (.I0(\n_0_my_empty_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I9),
        .I3(wr_ptr[0]),
        .O(\n_0_wr_ptr[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair395" *) 
   LUT5 #(
    .INIT(32'hDDDF2220)) 
     \wr_ptr[1]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(I9),
        .I4(wr_ptr[1]),
        .O(\n_0_wr_ptr[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hF7F7F7FF08080800)) 
     \wr_ptr[2]_i_1__0 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(I9),
        .I5(wr_ptr[2]),
        .O(\n_0_wr_ptr[2]_i_1__0 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__0 ),
        .Q(wr_ptr[0]),
        .R(I26));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__0 ),
        .Q(wr_ptr[1]),
        .R(I26));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[2]_i_1__0 ),
        .Q(wr_ptr[2]),
        .R(I26));
LUT5 #(
    .INIT(32'hDDDF1110)) 
     \wr_ptr_timing[0]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(I16),
        .I4(wr_ptr_timing[0]),
        .O(\n_0_wr_ptr_timing[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hF6F6F6FF06060600)) 
     \wr_ptr_timing[1]_i_1__0 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(I16),
        .I5(wr_ptr_timing[1]),
        .O(\n_0_wr_ptr_timing[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hFFFFFF6A0000006A)) 
     \wr_ptr_timing[2]_i_1__0 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(\n_0_my_empty_reg[5] ),
        .I4(I15),
        .I5(wr_ptr_timing[2]),
        .O(\n_0_wr_ptr_timing[2]_i_1__0 ));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[0]_i_1__0 ),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[1]_i_1__0 ),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[2]_i_1__0 ),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized0_6
   (O56,
    wr_en_5,
    calib_cmd_wren,
    I13,
    I14,
    I15,
    O5,
    I26,
    CLK,
    I9,
    I16,
    SR);
  output O56;
  input wr_en_5;
  input calib_cmd_wren;
  input I13;
  input I14;
  input I15;
  input O5;
  input I26;
  input CLK;
  input I9;
  input I16;
  input [0:0]SR;

  wire CLK;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I26;
  wire I9;
  wire O5;
  wire O56;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire \n_0_my_empty[2]_i_1 ;
  wire \n_0_my_empty[3]_i_1 ;
  wire \n_0_my_empty[4]_i_1 ;
  wire \n_0_my_empty[5]_i_1 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[8]_i_1 ;
  wire \n_0_my_empty[8]_i_2__1 ;
  wire \n_0_my_empty_reg[4] ;
  wire \n_0_my_empty_reg[5] ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[0]_i_1__3 ;
  wire \n_0_my_full[3]_i_1__1 ;
  wire \n_0_my_full[5]_i_1__1 ;
  wire \n_0_my_full_reg[0] ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_my_full_reg[5] ;
  wire \n_0_rd_ptr[0]_i_1__1 ;
  wire \n_0_rd_ptr[1]_i_1__1 ;
  wire \n_0_rd_ptr[2]_i_1__1 ;
  wire \n_0_rd_ptr_timing[0]_i_1__5 ;
  wire \n_0_rd_ptr_timing[1]_i_1__5 ;
  wire \n_0_rd_ptr_timing[2]_i_1__3 ;
  wire \n_0_wr_ptr[0]_i_1__1 ;
  wire \n_0_wr_ptr[1]_i_1__1 ;
  wire \n_0_wr_ptr[2]_i_1__1 ;
  wire \n_0_wr_ptr_timing[0]_i_1__1 ;
  wire \n_0_wr_ptr_timing[1]_i_1__1 ;
  wire \n_0_wr_ptr_timing[2]_i_1__1 ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr_timing;
  wire wr_en_5;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[2]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .O(\n_0_my_empty[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[3]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_1_in),
        .I4(\n_0_my_full_reg[3] ),
        .I5(O56),
        .O(\n_0_my_empty[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[4]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[4] ),
        .O(\n_0_my_empty[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[5]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[5] ),
        .O(\n_0_my_empty[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
     \my_empty[6]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_empty[6]_i_1 ));
LUT5 #(
    .INIT(32'hFF00FF02)) 
     \my_empty[8]_i_1 
       (.I0(\n_0_my_empty[8]_i_2__1 ),
        .I1(calib_cmd_wren),
        .I2(I16),
        .I3(p_3_in),
        .I4(\n_0_my_full_reg[5] ),
        .O(\n_0_my_empty[8]_i_1 ));
LUT6 #(
    .INIT(64'h0120804010020804)) 
     \my_empty[8]_i_2__1 
       (.I0(wr_ptr_timing[1]),
        .I1(wr_ptr_timing[0]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[2]),
        .O(\n_0_my_empty[8]_i_2__1 ));
FDSE \my_empty_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[2]_i_1 ),
        .Q(p_1_in),
        .S(I26));
FDSE \my_empty_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[3]_i_1 ),
        .Q(O56),
        .S(I26));
FDSE \my_empty_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[4]_i_1 ),
        .Q(\n_0_my_empty_reg[4] ),
        .S(I26));
FDSE \my_empty_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[5]_i_1 ),
        .Q(\n_0_my_empty_reg[5] ),
        .S(I26));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(I26));
FDSE \my_empty_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[8]_i_1 ),
        .Q(p_3_in),
        .S(I26));
LUT5 #(
    .INIT(32'h0000AAA8)) 
     \my_full[0]_i_1__3 
       (.I0(\n_0_my_full_reg[0] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_empty_reg[6] ),
        .I4(I14),
        .O(\n_0_my_full[0]_i_1__3 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[3]_i_1__1 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
     \my_full[5]_i_1__1 
       (.I0(\n_0_my_full_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I13),
        .I3(\n_0_my_full_reg[0] ),
        .I4(\n_0_my_empty_reg[6] ),
        .I5(I14),
        .O(\n_0_my_full[5]_i_1__1 ));
FDRE \my_full_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[0]_i_1__3 ),
        .Q(\n_0_my_full_reg[0] ),
        .R(1'b0));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
FDRE \my_full_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[5]_i_1__1 ),
        .Q(\n_0_my_full_reg[5] ),
        .R(1'b0));
LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr[0]_i_1__1 
       (.I0(\n_0_my_empty_reg[4] ),
        .I1(rd_ptr[0]),
        .O(\n_0_rd_ptr[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \rd_ptr[1]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr[1]),
        .O(\n_0_rd_ptr[1]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair399" *) 
   LUT4 #(
    .INIT(16'hF708)) 
     \rd_ptr[2]_i_1__1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr[2]),
        .O(\n_0_rd_ptr[2]_i_1__1 ));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[0]_i_1__1 ),
        .Q(rd_ptr[0]),
        .R(I26));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[1]_i_1__1 ),
        .Q(rd_ptr[1]),
        .R(I26));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr[2]_i_1__1 ),
        .Q(rd_ptr[2]),
        .R(I26));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT3 #(
    .INIT(8'hD1)) 
     \rd_ptr_timing[0]_i_1__5 
       (.I0(rd_ptr[0]),
        .I1(\n_0_my_empty_reg[4] ),
        .I2(rd_ptr_timing[0]),
        .O(\n_0_rd_ptr_timing[0]_i_1__5 ));
(* SOFT_HLUTNM = "soft_lutpair400" *) 
   LUT4 #(
    .INIT(16'hF606)) 
     \rd_ptr_timing[1]_i_1__5 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(\n_0_my_empty_reg[4] ),
        .I3(rd_ptr_timing[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__5 ));
LUT5 #(
    .INIT(32'hFF6A006A)) 
     \rd_ptr_timing[2]_i_1__3 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(\n_0_my_empty_reg[4] ),
        .I4(rd_ptr_timing[2]),
        .O(\n_0_rd_ptr_timing[2]_i_1__3 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__5 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__5 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[2]_i_1__3 ),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT4 #(
    .INIT(16'hAB54)) 
     \wr_ptr[0]_i_1__1 
       (.I0(\n_0_my_empty_reg[5] ),
        .I1(calib_cmd_wren),
        .I2(I9),
        .I3(wr_ptr[0]),
        .O(\n_0_wr_ptr[0]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair398" *) 
   LUT5 #(
    .INIT(32'hDDDF2220)) 
     \wr_ptr[1]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(I9),
        .I4(wr_ptr[1]),
        .O(\n_0_wr_ptr[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hF7F7F7FF08080800)) 
     \wr_ptr[2]_i_1__1 
       (.I0(wr_ptr[1]),
        .I1(wr_ptr[0]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(I9),
        .I5(wr_ptr[2]),
        .O(\n_0_wr_ptr[2]_i_1__1 ));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[0]_i_1__1 ),
        .Q(wr_ptr[0]),
        .R(I26));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[1]_i_1__1 ),
        .Q(wr_ptr[1]),
        .R(I26));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr[2]_i_1__1 ),
        .Q(wr_ptr[2]),
        .R(I26));
LUT5 #(
    .INIT(32'hDDDF1110)) 
     \wr_ptr_timing[0]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(\n_0_my_empty_reg[5] ),
        .I2(calib_cmd_wren),
        .I3(O5),
        .I4(wr_ptr_timing[0]),
        .O(\n_0_wr_ptr_timing[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hF6F6F6FF06060600)) 
     \wr_ptr_timing[1]_i_1__1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(\n_0_my_empty_reg[5] ),
        .I3(calib_cmd_wren),
        .I4(O5),
        .I5(wr_ptr_timing[1]),
        .O(\n_0_wr_ptr_timing[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFF6A0000006A)) 
     \wr_ptr_timing[2]_i_1__1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(\n_0_my_empty_reg[5] ),
        .I4(I15),
        .I5(wr_ptr_timing[2]),
        .O(\n_0_wr_ptr_timing[2]_i_1__1 ));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[0]_i_1__1 ),
        .Q(wr_ptr_timing[0]),
        .R(I26));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[1]_i_1__1 ),
        .Q(wr_ptr_timing[1]),
        .R(I26));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_ptr_timing[2]_i_1__1 ),
        .Q(wr_ptr_timing[2]),
        .R(I26));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1
   (D9,
    O1,
    D7,
    D6,
    wr_en_1,
    Q,
    of_wren_pre,
    D8,
    D4,
    D3,
    D2,
    D1,
    O69,
    I1,
    calib_cmd_wren,
    I24,
    I25,
    ofifo_rst,
    CLK,
    I21,
    I27);
  output [4:0]D9;
  output O1;
  output [4:0]D7;
  output [0:0]D6;
  output wr_en_1;
  output [3:0]Q;
  output of_wren_pre;
  output [3:0]D8;
  output [3:0]D4;
  output [3:0]D3;
  output [3:0]D2;
  output [7:0]D1;
  output [3:0]O69;
  input I1;
  input calib_cmd_wren;
  input I24;
  input [34:0]I25;
  input ofifo_rst;
  input CLK;
  input I21;
  input I27;

  wire CLK;
  wire [7:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [0:0]D6;
  wire [4:0]D7;
  wire [3:0]D8;
  wire [4:0]D9;
  wire I1;
  wire I21;
  wire I24;
  wire [34:0]I25;
  wire I27;
  wire O1;
  wire [3:0]O69;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire my_empty0;
  wire my_full0;
  wire \n_0_my_empty[1]_i_1__2 ;
  wire \n_0_my_empty[6]_i_1__0 ;
  wire \n_0_my_empty[6]_i_3__0 ;
  wire \n_0_my_empty[6]_i_4__0 ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[3]_i_1__2 ;
  wire \n_0_my_full[3]_i_3__1 ;
  wire \n_0_my_full[3]_i_4__0 ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_rd_ptr_timing[0]_i_1__2 ;
  wire \n_0_rd_ptr_timing[1]_i_1__2 ;
  wire \n_0_rd_ptr_timing[2]_i_1__0 ;
  wire \n_0_rd_ptr_timing[3]_i_1__0 ;
  wire \n_0_rd_ptr_timing[3]_i_2__0 ;
  wire \n_0_wr_ptr[3]_i_1__2 ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire ofifo_rst;
  wire [3:0]rd_ptr;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en_1;
  wire [3:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'h0054FC54)) 
     mem_reg_0_15_6_11_i_1
       (.I0(O1),
        .I1(I24),
        .I2(calib_cmd_wren),
        .I3(I1),
        .I4(\n_0_my_full_reg[3] ),
        .O(wr_en_1));
LUT6 #(
    .INIT(64'hC0CCC0CCC0CCCCCE)) 
     \my_empty[1]_i_1__2 
       (.I0(my_empty0),
        .I1(O1),
        .I2(\n_0_my_full_reg[3] ),
        .I3(I1),
        .I4(calib_cmd_wren),
        .I5(I21),
        .O(\n_0_my_empty[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hC0CCC0CCC0CCCCCE)) 
     \my_empty[6]_i_1__0 
       (.I0(my_empty0),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(\n_0_my_full_reg[3] ),
        .I3(I1),
        .I4(calib_cmd_wren),
        .I5(I21),
        .O(\n_0_my_empty[6]_i_1__0 ));
LUT5 #(
    .INIT(32'h0CB20082)) 
     \my_empty[6]_i_2__0 
       (.I0(\n_0_my_empty[6]_i_3__0 ),
        .I1(rd_ptr[2]),
        .I2(wr_ptr_timing[2]),
        .I3(wr_ptr_timing[3]),
        .I4(\n_0_my_empty[6]_i_4__0 ),
        .O(my_empty0));
(* SOFT_HLUTNM = "soft_lutpair551" *) 
   LUT5 #(
    .INIT(32'h90090490)) 
     \my_empty[6]_i_3__0 
       (.I0(rd_ptr[1]),
        .I1(wr_ptr_timing[1]),
        .I2(wr_ptr_timing[0]),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\n_0_my_empty[6]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair551" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[6]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(wr_ptr_timing[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(rd_ptr[0]),
        .O(\n_0_my_empty[6]_i_4__0 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1__2 ),
        .Q(O1),
        .S(ofifo_rst));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1__0 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(ofifo_rst));
LUT6 #(
    .INIT(64'h3300330033020300)) 
     \my_full[3]_i_1__2 
       (.I0(my_full0),
        .I1(ofifo_rst),
        .I2(I27),
        .I3(\n_0_my_full_reg[3] ),
        .I4(I1),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_full[3]_i_1__2 ));
LUT5 #(
    .INIT(32'h0CB20082)) 
     \my_full[3]_i_2__2 
       (.I0(\n_0_my_full[3]_i_3__1 ),
        .I1(Q[2]),
        .I2(rd_ptr_timing[2]),
        .I3(rd_ptr_timing[3]),
        .I4(\n_0_my_full[3]_i_4__0 ),
        .O(my_full0));
(* SOFT_HLUTNM = "soft_lutpair552" *) 
   LUT5 #(
    .INIT(32'h90090490)) 
     \my_full[3]_i_3__1 
       (.I0(Q[1]),
        .I1(rd_ptr_timing[1]),
        .I2(rd_ptr_timing[0]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_my_full[3]_i_3__1 ));
(* SOFT_HLUTNM = "soft_lutpair552" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[3]_i_4__0 
       (.I0(rd_ptr_timing[1]),
        .I1(rd_ptr_timing[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\n_0_my_full[3]_i_4__0 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__2 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair571" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10__2
       (.I0(I25[7]),
        .I1(O1),
        .O(D1[5]));
(* SOFT_HLUTNM = "soft_lutpair571" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11__2
       (.I0(I25[6]),
        .I1(O1),
        .O(D1[4]));
(* SOFT_HLUTNM = "soft_lutpair568" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12__2
       (.I0(I25[13]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair568" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13__2
       (.I0(I25[12]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair569" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_14__2
       (.I0(I25[11]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair569" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_15__2
       (.I0(I25[10]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair555" *) 
   LUT4 #(
    .INIT(16'h00FD)) 
     out_fifo_i_1__2
       (.I0(O1),
        .I1(I24),
        .I2(calib_cmd_wren),
        .I3(I1),
        .O(of_wren_pre));
(* SOFT_HLUTNM = "soft_lutpair566" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20__2
       (.I0(I25[17]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair566" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21__2
       (.I0(I25[16]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair567" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_22__2
       (.I0(I25[15]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair567" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_23__2
       (.I0(I25[14]),
        .I1(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair564" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__2
       (.I0(I25[21]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair564" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__2
       (.I0(I25[20]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair572" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2__2
       (.I0(I25[5]),
        .I1(O1),
        .O(D9[4]));
(* SOFT_HLUTNM = "soft_lutpair565" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_30__2
       (.I0(I25[19]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair565" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_31__2
       (.I0(I25[18]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair572" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3__2
       (.I0(I25[4]),
        .I1(O1),
        .O(D9[3]));
(* SOFT_HLUTNM = "soft_lutpair559" *) 
   LUT2 #(
    .INIT(4'hE)) 
     out_fifo_i_44__2
       (.I0(I25[22]),
        .I1(O1),
        .O(D6));
(* SOFT_HLUTNM = "soft_lutpair573" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4__2
       (.I0(I25[3]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair562" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_52__2
       (.I0(I25[27]),
        .I1(O1),
        .O(D7[4]));
(* SOFT_HLUTNM = "soft_lutpair562" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_53__2
       (.I0(I25[26]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair563" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_54__2
       (.I0(I25[25]),
        .I1(O1),
        .O(D7[2]));
(* SOFT_HLUTNM = "soft_lutpair563" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_55__2
       (.I0(I25[24]),
        .I1(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair558" *) 
   LUT2 #(
    .INIT(4'hE)) 
     out_fifo_i_56__2
       (.I0(I25[23]),
        .I1(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair573" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5__2
       (.I0(I25[2]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair560" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60__2
       (.I0(I25[31]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair560" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61__2
       (.I0(I25[30]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair561" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_62__2
       (.I0(I25[29]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair561" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_63__2
       (.I0(I25[28]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair558" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68__2
       (.I0(I25[34]),
        .I1(O1),
        .O(D9[2]));
(* SOFT_HLUTNM = "soft_lutpair559" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69__2
       (.I0(I25[33]),
        .I1(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair574" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_6__2
       (.I0(I25[1]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair555" *) 
   LUT2 #(
    .INIT(4'hE)) 
     out_fifo_i_70__2
       (.I0(I25[32]),
        .I1(O1),
        .O(D9[0]));
(* SOFT_HLUTNM = "soft_lutpair574" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_7__2
       (.I0(I25[0]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair570" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_8__2
       (.I0(I25[9]),
        .I1(O1),
        .O(D1[7]));
(* SOFT_HLUTNM = "soft_lutpair570" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_9__2
       (.I0(I25[8]),
        .I1(O1),
        .O(D1[6]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O69[0]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O69[1]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O69[2]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O69[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair556" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair556" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \rd_ptr_rep[1]_i_1__2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair553" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \rd_ptr_rep[2]_i_1__2 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__2 
       (.I0(I1),
        .I1(\n_0_my_empty_reg[6] ),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair553" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__2 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[0]),
        .O(nxt_rd_ptr[3]));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT5 #(
    .INIT(32'hABA8A8AB)) 
     \rd_ptr_timing[0]_i_1__2 
       (.I0(rd_ptr_timing[0]),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(I1),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\n_0_rd_ptr_timing[0]_i_1__2 ));
LUT6 #(
    .INIT(64'hABABA8ABA8A8ABA8)) 
     \rd_ptr_timing[1]_i_1__2 
       (.I0(rd_ptr_timing[1]),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(I1),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .I5(rd_ptr[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
     \rd_ptr_timing[2]_i_1__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_rd_ptr_timing[3]_i_2__0 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\n_0_rd_ptr_timing[2]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0C000000)) 
     \rd_ptr_timing[3]_i_1__0 
       (.I0(rd_ptr_timing[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[2]),
        .I5(\n_0_rd_ptr_timing[3]_i_2__0 ),
        .O(\n_0_rd_ptr_timing[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair550" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rd_ptr_timing[3]_i_2__0 
       (.I0(\n_0_my_empty_reg[6] ),
        .I1(I1),
        .O(\n_0_rd_ptr_timing[3]_i_2__0 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__2 ),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__2 ),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[2]_i_1__0 ),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[3]_i_1__0 ),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair557" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair557" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \wr_ptr[1]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair554" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \wr_ptr[2]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[2]));
LUT5 #(
    .INIT(32'h1D1D1D00)) 
     \wr_ptr[3]_i_1__2 
       (.I0(\n_0_my_empty_reg[6] ),
        .I1(I1),
        .I2(\n_0_my_full_reg[3] ),
        .I3(calib_cmd_wren),
        .I4(I24),
        .O(\n_0_wr_ptr[3]_i_1__2 ));
(* SOFT_HLUTNM = "soft_lutpair554" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__2 ),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_10
   (wr_en_2,
    O1,
    Q,
    of_wren_pre,
    O2,
    D0,
    O62,
    calib_wrdata_en,
    I21,
    mc_wrdata_en,
    A_of_data_full,
    mux_wrdata_en,
    I34,
    ofifo_rst,
    CLK);
  output wr_en_2;
  output O1;
  output [2:0]Q;
  output of_wren_pre;
  output [3:0]O2;
  output [7:0]D0;
  output [3:0]O62;
  input calib_wrdata_en;
  input I21;
  input mc_wrdata_en;
  input A_of_data_full;
  input mux_wrdata_en;
  input [7:0]I34;
  input ofifo_rst;
  input CLK;

  wire A_of_data_full;
  wire CLK;
  wire [7:0]D0;
  wire I21;
  wire [7:0]I34;
  wire O1;
  wire [3:0]O2;
  wire [3:0]O62;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire \n_0_entry_cnt[0]_i_1 ;
  wire \n_0_entry_cnt[1]_i_1 ;
  wire \n_0_entry_cnt[2]_i_1 ;
  wire \n_0_entry_cnt[3]_i_1 ;
  wire \n_0_entry_cnt[4]_i_1 ;
  wire \n_0_entry_cnt[4]_i_2 ;
  wire \n_0_entry_cnt[4]_i_3 ;
  wire \n_0_entry_cnt_reg[0] ;
  wire \n_0_entry_cnt_reg[1] ;
  wire \n_0_my_empty[1]_i_1 ;
  wire \n_0_my_empty[7]_i_1 ;
  wire \n_0_my_empty[7]_i_3 ;
  wire \n_0_my_empty[7]_i_4 ;
  wire \n_0_my_empty_reg[7] ;
  wire \n_0_my_full[3]_i_1 ;
  wire \n_0_my_full[3]_i_2 ;
  wire \n_0_my_full[3]_i_3 ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_rd_ptr_reg[0] ;
  wire \n_0_rd_ptr_reg[1] ;
  wire \n_0_rd_ptr_reg[2] ;
  wire \n_0_rd_ptr_reg[3] ;
  wire \n_0_wr_ptr[3]_i_1 ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire ofifo_rst;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en_2;
  wire [3:0]wr_ptr_timing;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \entry_cnt[0]_i_1 
       (.I0(\n_0_entry_cnt_reg[0] ),
        .O(\n_0_entry_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair436" *) 
   LUT5 #(
    .INIT(32'hF70808F7)) 
     \entry_cnt[1]_i_1 
       (.I0(A_of_data_full),
        .I1(mux_wrdata_en),
        .I2(\n_0_my_full_reg[3] ),
        .I3(\n_0_entry_cnt_reg[1] ),
        .I4(\n_0_entry_cnt_reg[0] ),
        .O(\n_0_entry_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
     \entry_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(\n_0_entry_cnt_reg[0] ),
        .I2(\n_0_entry_cnt_reg[1] ),
        .I3(\n_0_my_full_reg[3] ),
        .I4(mux_wrdata_en),
        .I5(A_of_data_full),
        .O(\n_0_entry_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'hF708EF10)) 
     \entry_cnt[3]_i_1 
       (.I0(\n_0_entry_cnt_reg[0] ),
        .I1(\n_0_entry_cnt_reg[1] ),
        .I2(\n_0_entry_cnt[4]_i_3 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\n_0_entry_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h00011101CCC111C1)) 
     \entry_cnt[4]_i_1 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(A_of_data_full),
        .I2(calib_wrdata_en),
        .I3(I21),
        .I4(mc_wrdata_en),
        .I5(\n_0_my_full_reg[3] ),
        .O(\n_0_entry_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
     \entry_cnt[4]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\n_0_entry_cnt_reg[0] ),
        .I3(\n_0_entry_cnt_reg[1] ),
        .I4(\n_0_entry_cnt[4]_i_3 ),
        .I5(Q[0]),
        .O(\n_0_entry_cnt[4]_i_2 ));
LUT5 #(
    .INIT(32'hBABFFFFF)) 
     \entry_cnt[4]_i_3 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(mc_wrdata_en),
        .I2(I21),
        .I3(calib_wrdata_en),
        .I4(A_of_data_full),
        .O(\n_0_entry_cnt[4]_i_3 ));
(* counter = "49" *) 
   FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[0]_i_1 ),
        .Q(\n_0_entry_cnt_reg[0] ),
        .R(ofifo_rst));
(* counter = "49" *) 
   FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[1]_i_1 ),
        .Q(\n_0_entry_cnt_reg[1] ),
        .R(ofifo_rst));
(* counter = "49" *) 
   FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[2]_i_1 ),
        .Q(Q[0]),
        .R(ofifo_rst));
(* counter = "49" *) 
   FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[3]_i_1 ),
        .Q(Q[1]),
        .R(ofifo_rst));
(* counter = "49" *) 
   FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1 ),
        .D(\n_0_entry_cnt[4]_i_2 ),
        .Q(Q[2]),
        .R(ofifo_rst));
LUT6 #(
    .INIT(64'h4700474747000000)) 
     mem_reg_0_15_0_5_i_1
       (.I0(\n_0_my_full_reg[3] ),
        .I1(A_of_data_full),
        .I2(O1),
        .I3(mc_wrdata_en),
        .I4(I21),
        .I5(calib_wrdata_en),
        .O(wr_en_2));
LUT6 #(
    .INIT(64'hFFFFFFFFAA2BAA2A)) 
     \my_empty[1]_i_1 
       (.I0(O1),
        .I1(A_of_data_full),
        .I2(mux_wrdata_en),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty[7]_i_3 ),
        .I5(ofifo_rst),
        .O(\n_0_my_empty[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAA2BAA2A)) 
     \my_empty[7]_i_1 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(A_of_data_full),
        .I2(mux_wrdata_en),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty[7]_i_3 ),
        .I5(ofifo_rst),
        .O(\n_0_my_empty[7]_i_1 ));
LUT6 #(
    .INIT(64'h4114000000004114)) 
     \my_empty[7]_i_3 
       (.I0(\n_0_my_empty[7]_i_4 ),
        .I1(wr_ptr_timing[0]),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[0] ),
        .I4(nxt_rd_ptr[3]),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[7]_i_3 ));
LUT6 #(
    .INIT(64'h6FF66F6FF69FF6F6)) 
     \my_empty[7]_i_4 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(wr_ptr_timing[2]),
        .I2(\n_0_rd_ptr_reg[1] ),
        .I3(\n_0_rd_ptr_reg[3] ),
        .I4(\n_0_rd_ptr_reg[0] ),
        .I5(wr_ptr_timing[1]),
        .O(\n_0_my_empty[7]_i_4 ));
FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1 ),
        .Q(O1),
        .R(1'b0));
FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[7]_i_1 ),
        .Q(\n_0_my_empty_reg[7] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
     \my_full[3]_i_1 
       (.I0(\n_0_my_full[3]_i_2 ),
        .I1(\n_0_my_full_reg[3] ),
        .I2(A_of_data_full),
        .I3(\n_0_my_empty_reg[7] ),
        .I4(mux_wrdata_en),
        .I5(ofifo_rst),
        .O(\n_0_my_full[3]_i_1 ));
LUT6 #(
    .INIT(64'h4114000000004114)) 
     \my_full[3]_i_2 
       (.I0(\n_0_my_full[3]_i_3 ),
        .I1(rd_ptr_timing[0]),
        .I2(O2[3]),
        .I3(O2[0]),
        .I4(nxt_wr_ptr[3]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[3]_i_2 ));
LUT6 #(
    .INIT(64'h6FF66F6FF69FF6F6)) 
     \my_full[3]_i_3 
       (.I0(O2[2]),
        .I1(rd_ptr_timing[2]),
        .I2(O2[1]),
        .I3(O2[3]),
        .I4(O2[0]),
        .I5(rd_ptr_timing[1]),
        .O(\n_0_my_full[3]_i_3 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000DFD5)) 
     out_fifo_i_1
       (.I0(O1),
        .I1(mc_wrdata_en),
        .I2(I21),
        .I3(calib_wrdata_en),
        .I4(A_of_data_full),
        .O(of_wren_pre));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2
       (.I0(I34[7]),
        .I1(O1),
        .O(D0[7]));
(* SOFT_HLUTNM = "soft_lutpair441" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3
       (.I0(I34[6]),
        .I1(O1),
        .O(D0[6]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4
       (.I0(I34[5]),
        .I1(O1),
        .O(D0[5]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5
       (.I0(I34[4]),
        .I1(O1),
        .O(D0[4]));
(* SOFT_HLUTNM = "soft_lutpair442" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_6
       (.I0(I34[3]),
        .I1(O1),
        .O(D0[3]));
(* SOFT_HLUTNM = "soft_lutpair443" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_7
       (.I0(I34[2]),
        .I1(O1),
        .O(D0[2]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_8
       (.I0(I34[1]),
        .I1(O1),
        .O(D0[1]));
(* SOFT_HLUTNM = "soft_lutpair444" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_9
       (.I0(I34[0]),
        .I1(O1),
        .O(D0[0]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\n_0_rd_ptr_reg[0] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\n_0_rd_ptr_reg[1] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\n_0_rd_ptr_reg[2] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\n_0_rd_ptr_reg[3] ),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O62[0]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O62[1]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O62[2]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O62[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1 
       (.I0(\n_0_rd_ptr_reg[3] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair440" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \rd_ptr_rep[2]_i_1 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(A_of_data_full),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair438" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[3]));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__4 
       (.I0(O2[3]),
        .I1(O2[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair439" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1__4 
       (.I0(O2[1]),
        .I1(O2[3]),
        .I2(O2[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \wr_ptr[2]_i_1__2 
       (.I0(O2[2]),
        .I1(O2[0]),
        .I2(O2[3]),
        .I3(O2[1]),
        .O(nxt_wr_ptr[2]));
LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
     \wr_ptr[3]_i_1 
       (.I0(calib_wrdata_en),
        .I1(I21),
        .I2(mc_wrdata_en),
        .I3(\n_0_my_empty_reg[7] ),
        .I4(A_of_data_full),
        .I5(\n_0_my_full_reg[3] ),
        .O(\n_0_wr_ptr[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair437" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2 
       (.I0(O2[2]),
        .I1(O2[0]),
        .I2(O2[3]),
        .I3(O2[1]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[0]),
        .Q(O2[0]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[1]),
        .Q(O2[1]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[2]),
        .Q(O2[2]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[3]),
        .Q(O2[3]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1 ),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_7
   (phy_mc_data_full,
    of_wren_pre,
    O1,
    O2,
    wr_en_3,
    D3,
    O67,
    calib_wrdata_en,
    I22,
    mc_wrdata_en,
    C_of_data_full,
    Q,
    I21,
    mux_wrdata_en,
    I35,
    ofifo_rst,
    CLK);
  output phy_mc_data_full;
  output of_wren_pre;
  output O1;
  output [3:0]O2;
  output wr_en_3;
  output [7:0]D3;
  output [3:0]O67;
  input calib_wrdata_en;
  input I22;
  input mc_wrdata_en;
  input C_of_data_full;
  input [2:0]Q;
  input I21;
  input mux_wrdata_en;
  input [7:0]I35;
  input ofifo_rst;
  input CLK;

  wire CLK;
  wire C_of_data_full;
  wire [7:0]D3;
  wire I21;
  wire I22;
  wire [7:0]I35;
  wire O1;
  wire [3:0]O2;
  wire [3:0]O67;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire [4:2]entry_cnt_reg;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire \n_0_entry_cnt[0]_i_1__0 ;
  wire \n_0_entry_cnt[1]_i_1__0 ;
  wire \n_0_entry_cnt[2]_i_1__0 ;
  wire \n_0_entry_cnt[3]_i_1__0 ;
  wire \n_0_entry_cnt[4]_i_1__0 ;
  wire \n_0_entry_cnt[4]_i_2__0 ;
  wire \n_0_entry_cnt[4]_i_3__0 ;
  wire \n_0_entry_cnt_reg[0] ;
  wire \n_0_entry_cnt_reg[1] ;
  wire \n_0_my_empty[1]_i_1__1 ;
  wire \n_0_my_empty[7]_i_1__0 ;
  wire \n_0_my_empty[7]_i_2 ;
  wire \n_0_my_empty[7]_i_3__0 ;
  wire \n_0_my_empty_reg[7] ;
  wire \n_0_my_full[3]_i_1__1 ;
  wire \n_0_my_full[3]_i_2__0 ;
  wire \n_0_my_full[3]_i_3__0 ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_rd_ptr_reg[0] ;
  wire \n_0_rd_ptr_reg[1] ;
  wire \n_0_rd_ptr_reg[2] ;
  wire \n_0_rd_ptr_reg[3] ;
  wire \n_0_wr_ptr[3]_i_1__0 ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire ofifo_rst;
  wire phy_mc_data_full;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en_3;
  wire [3:0]wr_ptr_timing;

(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \entry_cnt[0]_i_1__0 
       (.I0(\n_0_entry_cnt_reg[0] ),
        .O(\n_0_entry_cnt[0]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair538" *) 
   LUT5 #(
    .INIT(32'hF70808F7)) 
     \entry_cnt[1]_i_1__0 
       (.I0(mux_wrdata_en),
        .I1(C_of_data_full),
        .I2(\n_0_my_full_reg[3] ),
        .I3(\n_0_entry_cnt_reg[1] ),
        .I4(\n_0_entry_cnt_reg[0] ),
        .O(\n_0_entry_cnt[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
     \entry_cnt[2]_i_1__0 
       (.I0(entry_cnt_reg[2]),
        .I1(\n_0_entry_cnt_reg[0] ),
        .I2(\n_0_entry_cnt_reg[1] ),
        .I3(\n_0_my_full_reg[3] ),
        .I4(C_of_data_full),
        .I5(mux_wrdata_en),
        .O(\n_0_entry_cnt[2]_i_1__0 ));
LUT5 #(
    .INIT(32'hF708EF10)) 
     \entry_cnt[3]_i_1__0 
       (.I0(\n_0_entry_cnt_reg[0] ),
        .I1(\n_0_entry_cnt_reg[1] ),
        .I2(\n_0_entry_cnt[4]_i_3__0 ),
        .I3(entry_cnt_reg[3]),
        .I4(entry_cnt_reg[2]),
        .O(\n_0_entry_cnt[3]_i_1__0 ));
LUT6 #(
    .INIT(64'h00000151FC0C0151)) 
     \entry_cnt[4]_i_1__0 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(calib_wrdata_en),
        .I2(I21),
        .I3(mc_wrdata_en),
        .I4(C_of_data_full),
        .I5(\n_0_my_full_reg[3] ),
        .O(\n_0_entry_cnt[4]_i_1__0 ));
LUT6 #(
    .INIT(64'hAAAA6AAAAAA9AAAA)) 
     \entry_cnt[4]_i_2__0 
       (.I0(entry_cnt_reg[4]),
        .I1(entry_cnt_reg[3]),
        .I2(\n_0_entry_cnt_reg[0] ),
        .I3(\n_0_entry_cnt_reg[1] ),
        .I4(\n_0_entry_cnt[4]_i_3__0 ),
        .I5(entry_cnt_reg[2]),
        .O(\n_0_entry_cnt[4]_i_2__0 ));
LUT5 #(
    .INIT(32'hBFBBBFFF)) 
     \entry_cnt[4]_i_3__0 
       (.I0(\n_0_my_full_reg[3] ),
        .I1(C_of_data_full),
        .I2(mc_wrdata_en),
        .I3(I21),
        .I4(calib_wrdata_en),
        .O(\n_0_entry_cnt[4]_i_3__0 ));
(* counter = "51" *) 
   FDRE \entry_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[0]_i_1__0 ),
        .Q(\n_0_entry_cnt_reg[0] ),
        .R(ofifo_rst));
(* counter = "51" *) 
   FDRE \entry_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[1]_i_1__0 ),
        .Q(\n_0_entry_cnt_reg[1] ),
        .R(ofifo_rst));
(* counter = "51" *) 
   FDRE \entry_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[2]_i_1__0 ),
        .Q(entry_cnt_reg[2]),
        .R(ofifo_rst));
(* counter = "51" *) 
   FDRE \entry_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[3]_i_1__0 ),
        .Q(entry_cnt_reg[3]),
        .R(ofifo_rst));
(* counter = "51" *) 
   FDRE \entry_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_entry_cnt[4]_i_1__0 ),
        .D(\n_0_entry_cnt[4]_i_2__0 ),
        .Q(entry_cnt_reg[4]),
        .R(ofifo_rst));
LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
     mem_reg_0_15_0_5_i_1__0
       (.I0(calib_wrdata_en),
        .I1(I22),
        .I2(mc_wrdata_en),
        .I3(O1),
        .I4(C_of_data_full),
        .I5(\n_0_my_full_reg[3] ),
        .O(wr_en_3));
LUT6 #(
    .INIT(64'hFFFFFFFFAA2BAA2A)) 
     \my_empty[1]_i_1__1 
       (.I0(O1),
        .I1(mux_wrdata_en),
        .I2(C_of_data_full),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty[7]_i_2 ),
        .I5(ofifo_rst),
        .O(\n_0_my_empty[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAA2BAA2A)) 
     \my_empty[7]_i_1__0 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(mux_wrdata_en),
        .I2(C_of_data_full),
        .I3(\n_0_my_full_reg[3] ),
        .I4(\n_0_my_empty[7]_i_2 ),
        .I5(ofifo_rst),
        .O(\n_0_my_empty[7]_i_1__0 ));
LUT6 #(
    .INIT(64'h4114000000004114)) 
     \my_empty[7]_i_2 
       (.I0(\n_0_my_empty[7]_i_3__0 ),
        .I1(wr_ptr_timing[0]),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[0] ),
        .I4(nxt_rd_ptr[3]),
        .I5(wr_ptr_timing[3]),
        .O(\n_0_my_empty[7]_i_2 ));
LUT6 #(
    .INIT(64'h6FF66F6FF69FF6F6)) 
     \my_empty[7]_i_3__0 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(wr_ptr_timing[2]),
        .I2(\n_0_rd_ptr_reg[1] ),
        .I3(\n_0_rd_ptr_reg[3] ),
        .I4(\n_0_rd_ptr_reg[0] ),
        .I5(wr_ptr_timing[1]),
        .O(\n_0_my_empty[7]_i_3__0 ));
FDRE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1__1 ),
        .Q(O1),
        .R(1'b0));
FDRE \my_empty_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[7]_i_1__0 ),
        .Q(\n_0_my_empty_reg[7] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000CCECCCC0)) 
     \my_full[3]_i_1__1 
       (.I0(\n_0_my_full[3]_i_2__0 ),
        .I1(\n_0_my_full_reg[3] ),
        .I2(C_of_data_full),
        .I3(\n_0_my_empty_reg[7] ),
        .I4(mux_wrdata_en),
        .I5(ofifo_rst),
        .O(\n_0_my_full[3]_i_1__1 ));
LUT6 #(
    .INIT(64'h4114000000004114)) 
     \my_full[3]_i_2__0 
       (.I0(\n_0_my_full[3]_i_3__0 ),
        .I1(rd_ptr_timing[0]),
        .I2(O2[3]),
        .I3(O2[0]),
        .I4(nxt_wr_ptr[3]),
        .I5(rd_ptr_timing[3]),
        .O(\n_0_my_full[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h6FF66F6FF69FF6F6)) 
     \my_full[3]_i_3__0 
       (.I0(O2[2]),
        .I1(rd_ptr_timing[2]),
        .I2(O2[1]),
        .I3(O2[3]),
        .I4(O2[0]),
        .I5(rd_ptr_timing[1]),
        .O(\n_0_my_full[3]_i_3__0 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__1 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     ofs_rdy_r_i_2
       (.I0(entry_cnt_reg[3]),
        .I1(entry_cnt_reg[2]),
        .I2(Q[2]),
        .I3(entry_cnt_reg[4]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(phy_mc_data_full));
LUT5 #(
    .INIT(32'h31333111)) 
     out_fifo_i_1__0
       (.I0(O1),
        .I1(C_of_data_full),
        .I2(mc_wrdata_en),
        .I3(I22),
        .I4(calib_wrdata_en),
        .O(of_wren_pre));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_26__0
       (.I0(I35[7]),
        .I1(O1),
        .O(D3[7]));
(* SOFT_HLUTNM = "soft_lutpair543" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_27__0
       (.I0(I35[6]),
        .I1(O1),
        .O(D3[6]));
(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__0
       (.I0(I35[5]),
        .I1(O1),
        .O(D3[5]));
(* SOFT_HLUTNM = "soft_lutpair544" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__0
       (.I0(I35[4]),
        .I1(O1),
        .O(D3[4]));
(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_30__0
       (.I0(I35[3]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair545" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_31__0
       (.I0(I35[2]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_32__0
       (.I0(I35[1]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair546" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_33__0
       (.I0(I35[0]),
        .I1(O1),
        .O(D3[0]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(\n_0_rd_ptr_reg[0] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(\n_0_rd_ptr_reg[1] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(\n_0_rd_ptr_reg[2] ),
        .R(ofifo_rst));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(\n_0_rd_ptr_reg[3] ),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O67[0]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O67[1]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O67[2]),
        .R(ofifo_rst));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O67[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[3] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair542" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \rd_ptr_rep[1]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[1] ),
        .I1(\n_0_rd_ptr_reg[3] ),
        .I2(\n_0_rd_ptr_reg[0] ),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \rd_ptr_rep[2]_i_1__0 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__0 
       (.I0(\n_0_my_empty_reg[7] ),
        .I1(C_of_data_full),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair539" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__0 
       (.I0(\n_0_rd_ptr_reg[2] ),
        .I1(\n_0_rd_ptr_reg[0] ),
        .I2(\n_0_rd_ptr_reg[3] ),
        .I3(\n_0_rd_ptr_reg[1] ),
        .O(nxt_rd_ptr[3]));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__5 
       (.I0(O2[3]),
        .I1(O2[0]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair541" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \wr_ptr[1]_i_1__5 
       (.I0(O2[1]),
        .I1(O2[3]),
        .I2(O2[0]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \wr_ptr[2]_i_1__3 
       (.I0(O2[2]),
        .I1(O2[0]),
        .I2(O2[3]),
        .I3(O2[1]),
        .O(nxt_wr_ptr[2]));
LUT6 #(
    .INIT(64'h000000E2E2E200E2)) 
     \wr_ptr[3]_i_1__0 
       (.I0(calib_wrdata_en),
        .I1(I22),
        .I2(mc_wrdata_en),
        .I3(\n_0_my_empty_reg[7] ),
        .I4(C_of_data_full),
        .I5(\n_0_my_full_reg[3] ),
        .O(\n_0_wr_ptr[3]_i_1__0 ));
(* SOFT_HLUTNM = "soft_lutpair540" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__0 
       (.I0(O2[2]),
        .I1(O2[0]),
        .I2(O2[3]),
        .I3(O2[1]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[0]),
        .Q(O2[0]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[1]),
        .Q(O2[1]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[2]),
        .Q(O2[2]),
        .R(ofifo_rst));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[3]),
        .Q(O2[3]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__0 ),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_of_pre_fifo" *) 
module migmig_7series_v2_0_ddr_of_pre_fifo__parameterized1_8
   (D4,
    O1,
    wr_en,
    Q,
    of_wren_pre,
    D9,
    D8,
    D7,
    D3,
    D2,
    D1,
    D0,
    O64,
    B_of_ctl_full,
    calib_cmd_wren,
    I23,
    mem_out,
    SR,
    CLK,
    I21,
    I27);
  output [4:0]D4;
  output O1;
  output wr_en;
  output [3:0]Q;
  output of_wren_pre;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [3:0]D3;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [3:0]O64;
  input B_of_ctl_full;
  input calib_cmd_wren;
  input I23;
  input [32:0]mem_out;
  input [0:0]SR;
  input CLK;
  input I21;
  input I27;

  wire B_of_ctl_full;
  wire CLK;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [4:0]D4;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire I21;
  wire I23;
  wire I27;
  wire O1;
  wire [3:0]O64;
  wire [3:0]Q;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [32:0]mem_out;
  wire my_empty0;
  wire my_full0;
  wire \n_0_my_empty[1]_i_1__0 ;
  wire \n_0_my_empty[6]_i_1 ;
  wire \n_0_my_empty[6]_i_3 ;
  wire \n_0_my_empty[6]_i_4 ;
  wire \n_0_my_empty_reg[6] ;
  wire \n_0_my_full[3]_i_1__0 ;
  wire \n_0_my_full[3]_i_4 ;
  wire \n_0_my_full[3]_i_5 ;
  wire \n_0_my_full_reg[3] ;
  wire \n_0_rd_ptr_timing[0]_i_1__1 ;
  wire \n_0_rd_ptr_timing[1]_i_1__1 ;
  wire \n_0_rd_ptr_timing[2]_i_1 ;
  wire \n_0_rd_ptr_timing[3]_i_1 ;
  wire \n_0_rd_ptr_timing[3]_i_2 ;
  wire \n_0_wr_ptr[3]_i_1__1 ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire of_wren_pre;
  wire [3:0]rd_ptr;
  wire rd_ptr0;
  wire [3:0]rd_ptr_timing;
  wire wr_en;
  wire [3:0]wr_ptr_timing;

LUT5 #(
    .INIT(32'h1D1D1D00)) 
     mem_reg_0_15_0_5_i_1__1
       (.I0(O1),
        .I1(B_of_ctl_full),
        .I2(\n_0_my_full_reg[3] ),
        .I3(calib_cmd_wren),
        .I4(I23),
        .O(wr_en));
LUT6 #(
    .INIT(64'hCCCC000CCCCCCCCE)) 
     \my_empty[1]_i_1__0 
       (.I0(my_empty0),
        .I1(O1),
        .I2(I21),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .I5(B_of_ctl_full),
        .O(\n_0_my_empty[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hCCCC000CCCCCCCCE)) 
     \my_empty[6]_i_1 
       (.I0(my_empty0),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(I21),
        .I3(calib_cmd_wren),
        .I4(\n_0_my_full_reg[3] ),
        .I5(B_of_ctl_full),
        .O(\n_0_my_empty[6]_i_1 ));
LUT5 #(
    .INIT(32'h0CB20082)) 
     \my_empty[6]_i_2 
       (.I0(\n_0_my_empty[6]_i_3 ),
        .I1(rd_ptr[2]),
        .I2(wr_ptr_timing[2]),
        .I3(wr_ptr_timing[3]),
        .I4(\n_0_my_empty[6]_i_4 ),
        .O(my_empty0));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT5 #(
    .INIT(32'h90090490)) 
     \my_empty[6]_i_3 
       (.I0(rd_ptr[1]),
        .I1(wr_ptr_timing[1]),
        .I2(wr_ptr_timing[0]),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\n_0_my_empty[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair445" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[1]),
        .I1(wr_ptr_timing[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(rd_ptr[0]),
        .O(\n_0_my_empty[6]_i_4 ));
FDSE \my_empty_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[1]_i_1__0 ),
        .Q(O1),
        .S(SR));
FDSE \my_empty_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_empty[6]_i_1 ),
        .Q(\n_0_my_empty_reg[6] ),
        .S(SR));
LUT6 #(
    .INIT(64'h3300330033020300)) 
     \my_full[3]_i_1__0 
       (.I0(my_full0),
        .I1(SR),
        .I2(I27),
        .I3(\n_0_my_full_reg[3] ),
        .I4(B_of_ctl_full),
        .I5(\n_0_my_empty_reg[6] ),
        .O(\n_0_my_full[3]_i_1__0 ));
LUT5 #(
    .INIT(32'h0CB20082)) 
     \my_full[3]_i_2__1 
       (.I0(\n_0_my_full[3]_i_4 ),
        .I1(Q[2]),
        .I2(rd_ptr_timing[2]),
        .I3(rd_ptr_timing[3]),
        .I4(\n_0_my_full[3]_i_5 ),
        .O(my_full0));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT5 #(
    .INIT(32'h90090490)) 
     \my_full[3]_i_4 
       (.I0(Q[1]),
        .I1(rd_ptr_timing[1]),
        .I2(rd_ptr_timing[0]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\n_0_my_full[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair447" *) 
   LUT5 #(
    .INIT(32'h00100000)) 
     \my_full[3]_i_5 
       (.I0(rd_ptr_timing[1]),
        .I1(rd_ptr_timing[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(\n_0_my_full[3]_i_5 ));
FDRE \my_full_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_my_full[3]_i_1__0 ),
        .Q(\n_0_my_full_reg[3] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_10__1
       (.I0(mem_out[7]),
        .I1(O1),
        .O(D1[3]));
(* SOFT_HLUTNM = "soft_lutpair465" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_11__1
       (.I0(mem_out[6]),
        .I1(O1),
        .O(D1[2]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_12__1
       (.I0(mem_out[5]),
        .I1(O1),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair466" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_13__1
       (.I0(mem_out[4]),
        .I1(O1),
        .O(D1[0]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_18__1
       (.I0(mem_out[11]),
        .I1(O1),
        .O(D2[3]));
(* SOFT_HLUTNM = "soft_lutpair463" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_19__1
       (.I0(mem_out[10]),
        .I1(O1),
        .O(D2[2]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT4 #(
    .INIT(16'h3331)) 
     out_fifo_i_1__1
       (.I0(O1),
        .I1(B_of_ctl_full),
        .I2(I23),
        .I3(calib_cmd_wren),
        .O(of_wren_pre));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_20__1
       (.I0(mem_out[9]),
        .I1(O1),
        .O(D2[1]));
(* SOFT_HLUTNM = "soft_lutpair464" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_21__1
       (.I0(mem_out[8]),
        .I1(O1),
        .O(D2[0]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_26__1
       (.I0(mem_out[15]),
        .I1(O1),
        .O(D3[3]));
(* SOFT_HLUTNM = "soft_lutpair461" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_27__1
       (.I0(mem_out[14]),
        .I1(O1),
        .O(D3[2]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_28__1
       (.I0(mem_out[13]),
        .I1(O1),
        .O(D3[1]));
(* SOFT_HLUTNM = "soft_lutpair462" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_29__1
       (.I0(mem_out[12]),
        .I1(O1),
        .O(D3[0]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_2__1
       (.I0(mem_out[3]),
        .I1(O1),
        .O(D0[3]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_34__1
       (.I0(mem_out[20]),
        .I1(O1),
        .O(D4[4]));
(* SOFT_HLUTNM = "soft_lutpair459" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_35__1
       (.I0(mem_out[19]),
        .I1(O1),
        .O(D4[3]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_36__1
       (.I0(mem_out[18]),
        .I1(O1),
        .O(D4[2]));
(* SOFT_HLUTNM = "soft_lutpair460" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_37__1
       (.I0(mem_out[17]),
        .I1(O1),
        .O(D4[1]));
(* SOFT_HLUTNM = "soft_lutpair449" *) 
   LUT2 #(
    .INIT(4'hE)) 
     out_fifo_i_38__2
       (.I0(mem_out[16]),
        .I1(O1),
        .O(D4[0]));
(* SOFT_HLUTNM = "soft_lutpair467" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_3__1
       (.I0(mem_out[2]),
        .I1(O1),
        .O(D0[2]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_4__1
       (.I0(mem_out[1]),
        .I1(O1),
        .O(D0[1]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_58__1
       (.I0(mem_out[24]),
        .I1(O1),
        .O(D7[3]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_59__1
       (.I0(mem_out[23]),
        .I1(O1),
        .O(D7[2]));
(* SOFT_HLUTNM = "soft_lutpair468" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_5__1
       (.I0(mem_out[0]),
        .I1(O1),
        .O(D0[0]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_60__1
       (.I0(mem_out[22]),
        .I1(O1),
        .O(D7[1]));
(* SOFT_HLUTNM = "soft_lutpair458" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_61__1
       (.I0(mem_out[21]),
        .I1(O1),
        .O(D7[0]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_66__1
       (.I0(mem_out[28]),
        .I1(O1),
        .O(D8[3]));
(* SOFT_HLUTNM = "soft_lutpair455" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_67__1
       (.I0(mem_out[27]),
        .I1(O1),
        .O(D8[2]));
(* SOFT_HLUTNM = "soft_lutpair456" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_68__1
       (.I0(mem_out[26]),
        .I1(O1),
        .O(D8[1]));
(* SOFT_HLUTNM = "soft_lutpair457" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_69__1
       (.I0(mem_out[25]),
        .I1(O1),
        .O(D8[0]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_74__1
       (.I0(mem_out[32]),
        .I1(O1),
        .O(D9[3]));
(* SOFT_HLUTNM = "soft_lutpair453" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_75__1
       (.I0(mem_out[31]),
        .I1(O1),
        .O(D9[2]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_76__1
       (.I0(mem_out[30]),
        .I1(O1),
        .O(D9[1]));
(* SOFT_HLUTNM = "soft_lutpair454" *) 
   LUT2 #(
    .INIT(4'h2)) 
     out_fifo_i_77__1
       (.I0(mem_out[29]),
        .I1(O1),
        .O(D9[0]));
FDRE \rd_ptr_reg[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(SR));
FDRE \rd_ptr_reg[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(SR));
FDRE \rd_ptr_reg[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(SR));
FDRE \rd_ptr_reg[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[0] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[0]),
        .Q(O64[0]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[1] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[1]),
        .Q(O64[1]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[2] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[2]),
        .Q(O64[2]),
        .R(SR));
(* equivalent_register_removal = "no" *) 
   FDRE \rd_ptr_reg_rep[3] 
       (.C(CLK),
        .CE(rd_ptr0),
        .D(nxt_rd_ptr[3]),
        .Q(O64[3]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \rd_ptr_rep[0]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .O(nxt_rd_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair452" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \rd_ptr_rep[1]_i_1__1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \rd_ptr_rep[2]_i_1__1 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[3]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[2]));
LUT2 #(
    .INIT(4'h1)) 
     \rd_ptr_rep[3]_i_1__1 
       (.I0(B_of_ctl_full),
        .I1(\n_0_my_empty_reg[6] ),
        .O(rd_ptr0));
(* SOFT_HLUTNM = "soft_lutpair448" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \rd_ptr_rep[3]_i_2__1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[0]),
        .O(nxt_rd_ptr[3]));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT5 #(
    .INIT(32'hABA8A8AB)) 
     \rd_ptr_timing[0]_i_1__1 
       (.I0(rd_ptr_timing[0]),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(B_of_ctl_full),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .O(\n_0_rd_ptr_timing[0]_i_1__1 ));
LUT6 #(
    .INIT(64'hABABA8ABA8A8ABA8)) 
     \rd_ptr_timing[1]_i_1__1 
       (.I0(rd_ptr_timing[1]),
        .I1(\n_0_my_empty_reg[6] ),
        .I2(B_of_ctl_full),
        .I3(rd_ptr[0]),
        .I4(rd_ptr[3]),
        .I5(rd_ptr[1]),
        .O(\n_0_rd_ptr_timing[1]_i_1__1 ));
LUT6 #(
    .INIT(64'hBB8BBBBB88B88888)) 
     \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr_timing[2]),
        .I1(\n_0_rd_ptr_timing[3]_i_2 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(rd_ptr[0]),
        .I5(rd_ptr[2]),
        .O(\n_0_rd_ptr_timing[2]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAA0C000000)) 
     \rd_ptr_timing[3]_i_1 
       (.I0(rd_ptr_timing[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[3]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[2]),
        .I5(\n_0_rd_ptr_timing[3]_i_2 ),
        .O(\n_0_rd_ptr_timing[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair446" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \rd_ptr_timing[3]_i_2 
       (.I0(\n_0_my_empty_reg[6] ),
        .I1(B_of_ctl_full),
        .O(\n_0_rd_ptr_timing[3]_i_2 ));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[0]_i_1__1 ),
        .Q(rd_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[1]_i_1__1 ),
        .Q(rd_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[2]_i_1 ),
        .Q(rd_ptr_timing[2]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \rd_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_ptr_timing[3]_i_1 ),
        .Q(rd_ptr_timing[3]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wr_ptr[0]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(nxt_wr_ptr[0]));
(* SOFT_HLUTNM = "soft_lutpair451" *) 
   LUT3 #(
    .INIT(8'hD2)) 
     \wr_ptr[1]_i_1__6 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \wr_ptr[2]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[2]));
LUT5 #(
    .INIT(32'h1D1D1D00)) 
     \wr_ptr[3]_i_1__1 
       (.I0(\n_0_my_empty_reg[6] ),
        .I1(B_of_ctl_full),
        .I2(\n_0_my_full_reg[3] ),
        .I3(calib_cmd_wren),
        .I4(I23),
        .O(\n_0_wr_ptr[3]_i_1__1 ));
(* SOFT_HLUTNM = "soft_lutpair450" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \wr_ptr[3]_i_2__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(nxt_wr_ptr[3]));
FDRE \wr_ptr_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(SR));
FDRE \wr_ptr_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(SR));
FDRE \wr_ptr_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(SR));
FDRE \wr_ptr_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[0] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[1] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[2] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
(* keep = "yes" *) 
   FDRE \wr_ptr_timing_reg[3] 
       (.C(CLK),
        .CE(\n_0_wr_ptr[3]_i_1__1 ),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_4lanes" *) 
module migmig_7series_v2_0_ddr_phy_4lanes
   (out,
    pi_dqs_found_lanes,
    iserdes_clk,
    O1,
    O2,
    O3,
    O4,
    p_54_in,
    p_53_in,
    O5,
    p_3_in,
    p_62_in,
    p_61_in,
    p_38_in,
    p_37_in,
    p_50_in,
    p_49_in,
    p_58_in,
    p_57_in,
    p_46_in,
    p_45_in,
    p_34_in,
    p_33_in,
    p_42_in,
    p_41_in,
    O6,
    iserdes_clk_0,
    O7,
    O8,
    O9,
    O10,
    p_9_in,
    p_30_in,
    p_29_in_0,
    O11,
    O12,
    O13,
    p_13_in,
    O14,
    p_21_in,
    p_26_in,
    p_25_in,
    O15,
    p_17_in,
    O16,
    p_5_in,
    p_1_in,
    O17,
    ddr2_ck_p,
    ddr2_ck_n,
    phy_mc_ctl_full,
    O18,
    ref_dll_lock,
    rst_primitives,
    O19,
    O20,
    idelay_ld_rst,
    rclk_delay_11,
    rst_r4,
    O21,
    O22,
    O23,
    p_0_in1_in,
    O50,
    app_rd_data_valid,
    O51,
    O53,
    phy_rddata_en,
    phy_mc_cmd_full,
    wr_en,
    O54,
    wr_en_1,
    O55,
    wr_en_2,
    O56,
    phy_mc_data_full,
    O57,
    O58,
    O59,
    wr_en_3,
    O60,
    O61,
    O62,
    O63,
    O64,
    mem_dq_out,
    O65,
    O66,
    O67,
    O68,
    O69,
    O70,
    O71,
    if_empty_v,
    app_rd_data,
    O72,
    O73,
    O74,
    O75,
    O76,
    O77,
    O78,
    O79,
    O80,
    O81,
    O82,
    O83,
    O84,
    O85,
    O86,
    O87,
    O88,
    O89,
    O90,
    O91,
    O92,
    O93,
    O94,
    O95,
    O96,
    O97,
    O98,
    O99,
    O100,
    O101,
    O102,
    O103,
    O104,
    O105,
    O106,
    O107,
    O108,
    O109,
    O110,
    O111,
    O112,
    O113,
    O114,
    O115,
    O116,
    O117,
    O118,
    O119,
    O120,
    O121,
    O122,
    O123,
    O124,
    O125,
    O126,
    O127,
    O128,
    O129,
    O130,
    O131,
    O132,
    O133,
    O134,
    O135,
    A_pi_counter_load_en40_out,
    I1,
    A_pi_fine_enable44_out,
    A_pi_fine_inc42_out,
    freq_refclk,
    mem_refclk,
    I2,
    A_pi_rst_dqs_find46_out,
    sync_pulse,
    CLK,
    COUNTERLOADVAL,
    A_po_coarse_enable58_out,
    A_po_fine_enable60_out,
    A_po_fine_inc56_out,
    O40,
    O39,
    O38,
    O37,
    O36,
    O35,
    O34,
    O33,
    O32,
    I3,
    p_55_out,
    A_idelay_ce134_out,
    idelay_inc,
    I4,
    p_63_out,
    p_39_out,
    p_51_out,
    p_59_out,
    p_47_out,
    p_35_out,
    p_43_out,
    ififo_rst0,
    ofifo_rst0,
    B_po_coarse_enable92_out,
    I5,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    D0,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    C_pi_counter_load_en100_out,
    I6,
    C_pi_fine_enable104_out,
    C_pi_fine_inc102_out,
    I7,
    C_pi_rst_dqs_find106_out,
    O52,
    C_po_coarse_enable118_out,
    C_po_fine_enable120_out,
    C_po_fine_inc116_out,
    O49,
    O48,
    O47,
    O46,
    O45,
    O44,
    O43,
    O42,
    O41,
    I8,
    I9,
    C_idelay_ce124_out,
    I10,
    p_31_out,
    I11,
    I12,
    I13,
    p_27_out,
    I14,
    I15,
    ififo_rst0_6,
    ofifo_rst0_7,
    O31,
    O30,
    O29,
    O28,
    O27,
    O26,
    O25,
    O24,
    phy_ctl_wr_i2,
    pll_locked,
    phy_read_calib,
    SR,
    Q,
    I16,
    p_0_in,
    I17,
    I18,
    I19,
    I20,
    calib_wrdata_en,
    I21,
    mc_wrdata_en,
    I22,
    calib_cmd_wren,
    I23,
    mem_out,
    I24,
    I25,
    I26,
    tail_r,
    mux_wrdata_en,
    I34,
    I35,
    I27,
    I32,
    I33,
    calib_sel,
    I28);
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output iserdes_clk;
  output O1;
  output O2;
  output O3;
  output O4;
  output p_54_in;
  output p_53_in;
  output O5;
  output p_3_in;
  output p_62_in;
  output p_61_in;
  output p_38_in;
  output p_37_in;
  output p_50_in;
  output p_49_in;
  output p_58_in;
  output p_57_in;
  output p_46_in;
  output p_45_in;
  output p_34_in;
  output p_33_in;
  output p_42_in;
  output p_41_in;
  output [1:0]O6;
  output iserdes_clk_0;
  output O7;
  output O8;
  output O9;
  output O10;
  output p_9_in;
  output p_30_in;
  output p_29_in_0;
  output O11;
  output O12;
  output O13;
  output p_13_in;
  output O14;
  output p_21_in;
  output p_26_in;
  output p_25_in;
  output O15;
  output p_17_in;
  output O16;
  output p_5_in;
  output p_1_in;
  output O17;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output phy_mc_ctl_full;
  output O18;
  output ref_dll_lock;
  output rst_primitives;
  output O19;
  output O20;
  output idelay_ld_rst;
  output rclk_delay_11;
  output rst_r4;
  output O21;
  output O22;
  output O23;
  output p_0_in1_in;
  output O50;
  output app_rd_data_valid;
  output O51;
  output O53;
  output phy_rddata_en;
  output phy_mc_cmd_full;
  output wr_en;
  output [3:0]O54;
  output wr_en_1;
  output [3:0]O55;
  output wr_en_2;
  output O56;
  output phy_mc_data_full;
  output [3:0]O57;
  output O58;
  output [3:0]O59;
  output wr_en_3;
  output O60;
  output O61;
  output [3:0]O62;
  output [67:0]O63;
  output [3:0]O64;
  output [11:0]mem_dq_out;
  output O65;
  output O66;
  output [3:0]O67;
  output [65:0]O68;
  output [3:0]O69;
  output [9:0]O70;
  output [5:0]O71;
  output if_empty_v;
  output [127:0]app_rd_data;
  output O72;
  output O73;
  output O74;
  output O75;
  output O76;
  output O77;
  output O78;
  output O79;
  output O80;
  output O81;
  output O82;
  output O83;
  output O84;
  output O85;
  output O86;
  output O87;
  output O88;
  output O89;
  output O90;
  output O91;
  output O92;
  output O93;
  output O94;
  output O95;
  output O96;
  output O97;
  output O98;
  output O99;
  output O100;
  output O101;
  output O102;
  output O103;
  output O104;
  output O105;
  output O106;
  output O107;
  output O108;
  output O109;
  output O110;
  output O111;
  output O112;
  output O113;
  output O114;
  output O115;
  output O116;
  output O117;
  output O118;
  output O119;
  output O120;
  output O121;
  output O122;
  output O123;
  output O124;
  output O125;
  output O126;
  output O127;
  output O128;
  output O129;
  output O130;
  output O131;
  output O132;
  output O133;
  output O134;
  output O135;
  input A_pi_counter_load_en40_out;
  input I1;
  input A_pi_fine_enable44_out;
  input A_pi_fine_inc42_out;
  input freq_refclk;
  input mem_refclk;
  input I2;
  input A_pi_rst_dqs_find46_out;
  input sync_pulse;
  input CLK;
  input [5:0]COUNTERLOADVAL;
  input A_po_coarse_enable58_out;
  input A_po_fine_enable60_out;
  input A_po_fine_inc56_out;
  input [7:0]O40;
  input [7:0]O39;
  input [7:0]O38;
  input [7:0]O37;
  input [7:0]O36;
  input [7:0]O35;
  input [7:0]O34;
  input [7:0]O33;
  input [7:0]O32;
  input I3;
  input p_55_out;
  input A_idelay_ce134_out;
  input idelay_inc;
  input I4;
  input p_63_out;
  input p_39_out;
  input p_51_out;
  input p_59_out;
  input p_47_out;
  input p_35_out;
  input p_43_out;
  input ififo_rst0;
  input ofifo_rst0;
  input B_po_coarse_enable92_out;
  input I5;
  input B_po_fine_enable95_out;
  input B_po_fine_inc89_out;
  input [3:0]D0;
  input [3:0]D1;
  input [3:0]D2;
  input [3:0]D3;
  input [2:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [3:0]D7;
  input [3:0]D8;
  input [3:0]D9;
  input C_pi_counter_load_en100_out;
  input I6;
  input C_pi_fine_enable104_out;
  input C_pi_fine_inc102_out;
  input I7;
  input C_pi_rst_dqs_find106_out;
  input [5:0]O52;
  input C_po_coarse_enable118_out;
  input C_po_fine_enable120_out;
  input C_po_fine_inc116_out;
  input [7:0]O49;
  input [7:0]O48;
  input [7:0]O47;
  input [7:0]O46;
  input [7:0]O45;
  input [7:0]O44;
  input [7:0]O43;
  input [7:0]O42;
  input [7:0]O41;
  input I8;
  input I9;
  input C_idelay_ce124_out;
  input I10;
  input p_31_out;
  input I11;
  input I12;
  input I13;
  input p_27_out;
  input I14;
  input I15;
  input ififo_rst0_6;
  input ofifo_rst0_7;
  input [3:0]O31;
  input [3:0]O30;
  input [3:0]O29;
  input [7:0]O28;
  input [6:0]O27;
  input [2:0]O26;
  input [3:0]O25;
  input [2:0]O24;
  input phy_ctl_wr_i2;
  input pll_locked;
  input phy_read_calib;
  input [0:0]SR;
  input [10:0]Q;
  input I16;
  input p_0_in;
  input I17;
  input I18;
  input I19;
  input I20;
  input calib_wrdata_en;
  input I21;
  input mc_wrdata_en;
  input I22;
  input calib_cmd_wren;
  input I23;
  input [32:0]mem_out;
  input I24;
  input [34:0]I25;
  input [0:0]I26;
  input [0:0]tail_r;
  input mux_wrdata_en;
  input [7:0]I34;
  input [7:0]I35;
  input I27;
  input [63:0]I32;
  input [63:0]I33;
  input [0:0]calib_sel;
  input [0:0]I28;

  wire A_idelay_ce134_out;
  wire A_pi_counter_load_en40_out;
  wire [5:0]A_pi_counter_read_val;
  wire A_pi_fine_enable44_out;
  wire A_pi_fine_inc42_out;
  wire A_pi_rst_dqs_find46_out;
  wire A_po_coarse_enable58_out;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire B_po_coarse_enable92_out;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire [5:0]COUNTERLOADVAL;
  wire C_idelay_ce124_out;
  wire C_pi_counter_load_en100_out;
  wire C_pi_fine_enable104_out;
  wire C_pi_fine_inc102_out;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_coarse_enable118_out;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [2:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire D_of_ctl_full;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire [34:0]I25;
  wire [0:0]I26;
  wire I27;
  wire [0:0]I28;
  wire I3;
  wire [63:0]I32;
  wire [63:0]I33;
  wire [7:0]I34;
  wire [7:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O100;
  wire O101;
  wire O102;
  wire O103;
  wire O104;
  wire O105;
  wire O106;
  wire O107;
  wire O108;
  wire O109;
  wire O11;
  wire O110;
  wire O111;
  wire O112;
  wire O113;
  wire O114;
  wire O115;
  wire O116;
  wire O117;
  wire O118;
  wire O119;
  wire O12;
  wire O120;
  wire O121;
  wire O122;
  wire O123;
  wire O124;
  wire O125;
  wire O126;
  wire O127;
  wire O128;
  wire O129;
  wire O13;
  wire O130;
  wire O131;
  wire O132;
  wire O133;
  wire O134;
  wire O135;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [2:0]O24;
  wire [3:0]O25;
  wire [2:0]O26;
  wire [6:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [3:0]O30;
  wire [3:0]O31;
  wire [7:0]O32;
  wire [7:0]O33;
  wire [7:0]O34;
  wire [7:0]O35;
  wire [7:0]O36;
  wire [7:0]O37;
  wire [7:0]O38;
  wire [7:0]O39;
  wire O4;
  wire [7:0]O40;
  wire [7:0]O41;
  wire [7:0]O42;
  wire [7:0]O43;
  wire [7:0]O44;
  wire [7:0]O45;
  wire [7:0]O46;
  wire [7:0]O47;
  wire [7:0]O48;
  wire [7:0]O49;
  wire O5;
  wire O50;
  wire O51;
  wire [5:0]O52;
  wire O53;
  wire [3:0]O54;
  wire [3:0]O55;
  wire O56;
  wire [3:0]O57;
  wire O58;
  wire [3:0]O59;
  wire [1:0]O6;
  wire O60;
  wire O61;
  wire [3:0]O62;
  wire [67:0]O63;
  wire [3:0]O64;
  wire O65;
  wire O66;
  wire [3:0]O67;
  wire [65:0]O68;
  wire [3:0]O69;
  wire O7;
  wire [9:0]O70;
  wire [5:0]O71;
  wire O72;
  wire O73;
  wire O74;
  wire O75;
  wire O76;
  wire O77;
  wire O78;
  wire O79;
  wire O8;
  wire O80;
  wire O81;
  wire O82;
  wire O83;
  wire O84;
  wire O85;
  wire O86;
  wire O87;
  wire O88;
  wire O89;
  wire O9;
  wire O90;
  wire O91;
  wire O92;
  wire O93;
  wire O94;
  wire O95;
  wire O96;
  wire O97;
  wire O98;
  wire O99;
  wire [10:0]Q;
  wire [0:0]SR;
  wire [127:0]app_rd_data;
  wire app_rd_data_valid;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire calib_wrdata_en;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [0:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire freq_refclk;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_1;
  wire if_empty_v;
  wire ififo_rst0;
  wire ififo_rst0_6;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire mc_wrdata_en;
  wire [11:0]mem_dq_out;
  wire [32:0]mem_out;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire n_0_phy_control_i;
  wire \n_0_rclk_delay_reg[10]_srl11 ;
  wire n_14_phy_control_i;
  wire n_15_phy_control_i;
  wire n_16_phy_control_i;
  wire \n_175_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_176_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_177_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_178_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire \n_179_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire n_17_phy_control_i;
  wire \n_180_ddr_byte_lane_C.ddr_byte_lane_C ;
  wire n_1_phy_control_i;
  wire \n_46_ddr_byte_lane_A.ddr_byte_lane_A ;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire ofifo_rst;
  wire ofifo_rst0;
  wire ofifo_rst0_7;
  wire [1:0]out;
  wire p_0_in;
  wire p_0_in1_in;
  wire p_13_in;
  wire p_17_in;
  wire p_1_in;
  wire p_21_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_out;
  wire p_29_in_0;
  wire p_30_in;
  wire p_31_out;
  wire p_33_in;
  wire p_34_in;
  wire p_35_out;
  wire p_37_in;
  wire p_38_in;
  wire p_39_out;
  wire p_3_in;
  wire p_41_in;
  wire p_42_in;
  wire p_43_out;
  wire p_45_in;
  wire p_46_in;
  wire p_47_out;
  wire p_49_in;
  wire p_50_in;
  wire p_51_out;
  wire p_53_in;
  wire p_54_in;
  wire p_55_out;
  wire p_57_in;
  wire p_58_in;
  wire p_59_out;
  wire p_5_in;
  wire p_61_in;
  wire p_62_in;
  wire p_63_out;
  wire p_9_in;
  wire [15:0]phaser_ctl_bus;
  wire phy_ctl_wr_i2;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire pll_locked;
  wire rclk_delay_11;
  wire ref_dll_lock;
  wire rst_primitives;
  wire rst_r4;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;

FDRE #(
    .INIT(1'b0)) 
     A_rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(O2),
        .R(1'b0));
migmig_7series_v2_0_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.A_idelay_ce134_out(A_idelay_ce134_out),
        .A_pi_counter_load_en40_out(A_pi_counter_load_en40_out),
        .A_pi_fine_enable44_out(A_pi_fine_enable44_out),
        .A_pi_fine_inc42_out(A_pi_fine_inc42_out),
        .A_pi_rst_dqs_find46_out(A_pi_rst_dqs_find46_out),
        .A_po_coarse_enable58_out(A_po_coarse_enable58_out),
        .A_po_fine_enable60_out(A_po_fine_enable60_out),
        .A_po_fine_inc56_out(A_po_fine_inc56_out),
        .CLK(CLK),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .I1(I1),
        .I2(I2),
        .I20(I20),
        .I21(I21),
        .I26(I26),
        .I3(O2),
        .I33(I33),
        .I34(I34),
        .I4(I3),
        .I5(I4),
        .O1(iserdes_clk),
        .O10(O60),
        .O11(O61),
        .O2(O1),
        .O3(O3),
        .O32(O32),
        .O33(O33),
        .O34(O34),
        .O35(O35),
        .O36(O36),
        .O37(O37),
        .O38(O38),
        .O39(O39),
        .O4(O4),
        .O40(O40),
        .O5(O5),
        .O50(O50),
        .O51(O51),
        .O53(O53),
        .O6(\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .O62(O62),
        .O63(O63),
        .O7(O56),
        .O8(O57),
        .O9(\n_46_ddr_byte_lane_A.ddr_byte_lane_A ),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .app_rd_data({app_rd_data[119:112],app_rd_data[103:96],app_rd_data[87:80],app_rd_data[71:64],app_rd_data[55:48],app_rd_data[39:32],app_rd_data[23:16],app_rd_data[7:0]}),
        .app_rd_data_valid(app_rd_data_valid),
        .calib_wrdata_en(calib_wrdata_en),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .if_empty_v(if_empty_v),
        .ififo_rst0(ififo_rst0),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .my_empty(\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ),
        .ofifo_rst0(ofifo_rst0),
        .out(out),
        .p_33_in(p_33_in),
        .p_34_in(p_34_in),
        .p_35_out(p_35_out),
        .p_37_in(p_37_in),
        .p_38_in(p_38_in),
        .p_39_out(p_39_out),
        .p_3_in(p_3_in),
        .p_41_in(p_41_in),
        .p_42_in(p_42_in),
        .p_43_out(p_43_out),
        .p_45_in(p_45_in),
        .p_46_in(p_46_in),
        .p_47_out(p_47_out),
        .p_49_in(p_49_in),
        .p_50_in(p_50_in),
        .p_51_out(p_51_out),
        .p_53_in(p_53_in),
        .p_54_in(p_54_in),
        .p_55_out(p_55_out),
        .p_57_in(p_57_in),
        .p_58_in(p_58_in),
        .p_59_out(p_59_out),
        .p_61_in(p_61_in),
        .p_62_in(p_62_in),
        .p_63_out(p_63_out),
        .phaser_ctl_bus({phaser_ctl_bus[9:8],phaser_ctl_bus[4],phaser_ctl_bus[0]}),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[0]),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en_2(wr_en_2));
migmig_7series_v2_0_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.B_po_coarse_enable92_out(B_po_coarse_enable92_out),
        .B_po_fine_enable95_out(B_po_fine_enable95_out),
        .B_po_fine_inc89_out(B_po_fine_inc89_out),
        .CLK(CLK),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .D_of_ctl_full(D_of_ctl_full),
        .I1(O2),
        .I21(I21),
        .I23(I23),
        .I27(I27),
        .I5(I5),
        .O1(O22),
        .O64(O64),
        .OUTBURSTPENDING(phaser_ctl_bus[1]),
        .PCENABLECALIB(phy_encalib),
        .Q(O54),
        .calib_cmd_wren(calib_cmd_wren),
        .freq_refclk(freq_refclk),
        .mem_dq_out(mem_dq_out),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .ofifo_rst(ofifo_rst),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en));
migmig_7series_v2_0_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.CLK(CLK),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .C_idelay_ce124_out(C_idelay_ce124_out),
        .C_pi_counter_load_en100_out(C_pi_counter_load_en100_out),
        .C_pi_fine_enable104_out(C_pi_fine_enable104_out),
        .C_pi_fine_inc102_out(C_pi_fine_inc102_out),
        .C_pi_rst_dqs_find106_out(C_pi_rst_dqs_find106_out),
        .C_po_coarse_enable118_out(C_po_coarse_enable118_out),
        .C_po_fine_enable120_out(C_po_fine_enable120_out),
        .C_po_fine_inc116_out(C_po_fine_inc116_out),
        .D({\n_175_ddr_byte_lane_C.ddr_byte_lane_C ,\n_176_ddr_byte_lane_C.ddr_byte_lane_C ,\n_177_ddr_byte_lane_C.ddr_byte_lane_C ,\n_178_ddr_byte_lane_C.ddr_byte_lane_C ,\n_179_ddr_byte_lane_C.ddr_byte_lane_C ,\n_180_ddr_byte_lane_C.ddr_byte_lane_C }),
        .I1(O2),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I18(I18),
        .I2(\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ),
        .I20(I20),
        .I21(I21),
        .I22(I22),
        .I28(I28),
        .I3(\n_46_ddr_byte_lane_A.ddr_byte_lane_A ),
        .I32(I32),
        .I35(I35),
        .I4({app_rd_data[119:112],app_rd_data[103:96],app_rd_data[87:80],app_rd_data[71:64],app_rd_data[55:48],app_rd_data[39:32],app_rd_data[23:16],app_rd_data[7:0]}),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(iserdes_clk_0),
        .O10(O10),
        .O100(O100),
        .O101(O101),
        .O102(O102),
        .O103(O103),
        .O104(O104),
        .O105(O105),
        .O106(O106),
        .O107(O107),
        .O108(O108),
        .O109(O109),
        .O11(O11),
        .O110(O110),
        .O111(O111),
        .O112(O112),
        .O113(O113),
        .O114(O114),
        .O115(O115),
        .O116(O116),
        .O117(O117),
        .O118(O118),
        .O119(O119),
        .O12(O12),
        .O120(O120),
        .O121(O121),
        .O122(O122),
        .O123(O123),
        .O124(O124),
        .O125(O125),
        .O126(O126),
        .O127(O127),
        .O128(O128),
        .O129(O129),
        .O13(O13),
        .O130(O130),
        .O131(O131),
        .O132(O132),
        .O133(O133),
        .O134(O134),
        .O135(O135),
        .O14(O14),
        .O15(O15),
        .O16(O16),
        .O17(O17),
        .O18(O66),
        .O2(\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ),
        .O21(O21),
        .O3(O58),
        .O4(O59),
        .O41(O41),
        .O42(O42),
        .O43(O43),
        .O44(O44),
        .O45(O45),
        .O46(O46),
        .O47(O47),
        .O48(O48),
        .O49(O49),
        .O5(O65),
        .O52(O52),
        .O6(O6),
        .O67(O67),
        .O68(O68),
        .O7(O7),
        .O72(O72),
        .O73(O73),
        .O74(O74),
        .O75(O75),
        .O76(O76),
        .O77(O77),
        .O78(O78),
        .O79(O79),
        .O8(O8),
        .O80(O80),
        .O81(O81),
        .O82(O82),
        .O83(O83),
        .O84(O84),
        .O85(O85),
        .O86(O86),
        .O87(O87),
        .O88(O88),
        .O89(O89),
        .O9(O9),
        .O90(O90),
        .O91(O91),
        .O92(O92),
        .O93(O93),
        .O94(O94),
        .O95(O95),
        .O96(O96),
        .O97(O97),
        .O98(O98),
        .O99(O99),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .app_rd_data({app_rd_data[127:120],app_rd_data[111:104],app_rd_data[95:88],app_rd_data[79:72],app_rd_data[63:56],app_rd_data[47:40],app_rd_data[31:24],app_rd_data[15:8]}),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .ififo_rst0_6(ififo_rst0_6),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst0_7(ofifo_rst0_7),
        .p_0_in1_in(p_0_in1_in),
        .p_13_in(p_13_in),
        .p_17_in(p_17_in),
        .p_1_in(p_1_in),
        .p_21_in(p_21_in),
        .p_25_in(p_25_in),
        .p_26_in(p_26_in),
        .p_27_out(p_27_out),
        .p_29_in_0(p_29_in_0),
        .p_30_in(p_30_in),
        .p_31_out(p_31_out),
        .p_5_in(p_5_in),
        .p_9_in(p_9_in),
        .phaser_ctl_bus({phaser_ctl_bus[13:12],phaser_ctl_bus[6],phaser_ctl_bus[2]}),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[1]),
        .rst_r4(rst_r4),
        .sync_pulse(sync_pulse),
        .wr_en_3(wr_en_3));
migmig_7series_v2_0_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.B_po_coarse_enable92_out(B_po_coarse_enable92_out),
        .B_po_fine_enable95_out(B_po_fine_enable95_out),
        .B_po_fine_inc89_out(B_po_fine_inc89_out),
        .CLK(CLK),
        .D_of_ctl_full(D_of_ctl_full),
        .I1(O2),
        .I21(I21),
        .I24(I24),
        .I25(I25),
        .I27(I27),
        .I5(I5),
        .O1(O23),
        .O24(O24),
        .O25(O25),
        .O26(O26),
        .O27(O27),
        .O28(O28),
        .O29(O29),
        .O30(O30),
        .O31(O31),
        .O69(O69),
        .O70(O70),
        .OUTBURSTPENDING(phaser_ctl_bus[3]),
        .PCENABLECALIB(phy_encalib),
        .Q(O55),
        .calib_cmd_wren(calib_cmd_wren),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .freq_refclk(freq_refclk),
        .mem_refclk(mem_refclk),
        .ofifo_rst(ofifo_rst),
        .sync_pulse(sync_pulse),
        .wr_en_1(wr_en_1));
FDRE #(
    .INIT(1'b0)) 
     mcGo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(O20),
        .Q(O19),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
     phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(I16));
(* BOX_TYPE = "PRIMITIVE" *) 
   PHY_CONTROL #(
    .AO_TOGGLE(1),
    .AO_WRLVL_EN(4'b0000),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(4),
    .CMD_OFFSET(9),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(8),
    .WR_CMD_OFFSET_1(8),
    .WR_CMD_OFFSET_2(8),
    .WR_CMD_OFFSET_3(8),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
     phy_control_i
       (.AUXOUTPUT({n_14_phy_control_i,n_15_phy_control_i,n_16_phy_control_i,n_17_phy_control_i}),
        .INBURSTPENDING(phaser_ctl_bus[7:4]),
        .INRANKA(phaser_ctl_bus[9:8]),
        .INRANKB(phaser_ctl_bus[11:10]),
        .INRANKC(phaser_ctl_bus[13:12]),
        .INRANKD(phaser_ctl_bus[15:14]),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING(phaser_ctl_bus[3:0]),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(CLK),
        .PHYCTLALMOSTFULL(n_0_phy_control_i),
        .PHYCTLEMPTY(n_1_phy_control_i),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(n_1_phy_control_i),
        .PHYCTLREADY(O18),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[2:0]}),
        .PHYCTLWRENABLE(phy_ctl_wr_i2),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(SR),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
FDRE \pi_counter_read_val_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_180_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[0]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_179_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[1]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_178_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[2]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_177_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[3]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_176_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[4]),
        .R(1'b0));
FDRE \pi_counter_read_val_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_175_ddr_byte_lane_C.ddr_byte_lane_C ),
        .Q(O71[5]),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
   SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(I19),
        .Q(\n_0_rclk_delay_reg[10]_srl11 ));
FDRE \rclk_delay_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rclk_delay_reg[10]_srl11 ),
        .Q(rclk_delay_11),
        .R(1'b0));
FDCE #(
    .INIT(1'b0)) 
     rst_out_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(SR),
        .D(I17),
        .Q(O20));
FDRE #(
    .INIT(1'b0)) 
     rst_primitives_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_dqs_found_cal_hr" *) 
module migmig_7series_v2_0_ddr_phy_dqs_found_cal_hr
   (p_1_in25_in,
    O1,
    O2,
    fine_adjust_done,
    dqs_found_prech_req,
    O3,
    O4,
    O5,
    O16,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    ififo_rst0,
    ofifo_rst0,
    ififo_rst0_2,
    ofifo_rst0_3,
    B_po_fine_enable95_out,
    B_po_fine_inc89_out,
    C_po_fine_inc116_out,
    C_po_fine_enable120_out,
    C_pi_rst_dqs_find106_out,
    A_po_fine_enable60_out,
    A_po_fine_inc56_out,
    A_pi_rst_dqs_find46_out,
    O55,
    CLK,
    I1,
    I105,
    prech_req_posedge_r,
    I2,
    detect_pi_found_dqs,
    prech_done,
    I3,
    pi_calib_done,
    I4,
    I76,
    I5,
    I6,
    I7,
    pi_dqs_found_done_r1,
    stg1_wr_done,
    rdlvl_last_byte_done,
    prbs_last_byte_done,
    I8,
    I9,
    calib_zero_inputs,
    phy_if_reset,
    A_rst_primitives,
    cmd_po_en_stg2_f,
    calib_zero_ctrl,
    I10,
    pi_dqs_found_lanes,
    I75,
    I11,
    SR,
    E);
  output p_1_in25_in;
  output O1;
  output O2;
  output fine_adjust_done;
  output dqs_found_prech_req;
  output O3;
  output O4;
  output O5;
  output O16;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output ififo_rst0;
  output ofifo_rst0;
  output ififo_rst0_2;
  output ofifo_rst0_3;
  output B_po_fine_enable95_out;
  output B_po_fine_inc89_out;
  output C_po_fine_inc116_out;
  output C_po_fine_enable120_out;
  output C_pi_rst_dqs_find106_out;
  output A_po_fine_enable60_out;
  output A_po_fine_inc56_out;
  output A_pi_rst_dqs_find46_out;
  output [5:0]O55;
  input CLK;
  input I1;
  input I105;
  input prech_req_posedge_r;
  input I2;
  input detect_pi_found_dqs;
  input prech_done;
  input I3;
  input pi_calib_done;
  input I4;
  input I76;
  input I5;
  input I6;
  input I7;
  input pi_dqs_found_done_r1;
  input stg1_wr_done;
  input rdlvl_last_byte_done;
  input prbs_last_byte_done;
  input I8;
  input I9;
  input calib_zero_inputs;
  input phy_if_reset;
  input A_rst_primitives;
  input cmd_po_en_stg2_f;
  input calib_zero_ctrl;
  input I10;
  input [1:0]pi_dqs_found_lanes;
  input I75;
  input I11;
  input [0:0]SR;
  input [0:0]E;

  wire A_pi_rst_dqs_find46_out;
  wire A_po_fine_enable60_out;
  wire A_po_fine_inc56_out;
  wire A_rst_primitives;
  wire B_po_fine_enable95_out;
  wire B_po_fine_inc89_out;
  wire CLK;
  wire C_pi_rst_dqs_find106_out;
  wire C_po_fine_enable120_out;
  wire C_po_fine_inc116_out;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I105;
  wire I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I75;
  wire I76;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire [5:0]O55;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]SR;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire cmd_po_en_stg2_f;
  wire [5:0]dec_cnt;
  wire [5:0]dec_cnt__0;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:0]detect_rd_cnt0__0;
  wire [3:0]detect_rd_cnt_reg__0;
  wire dqs_found_done_r0;
  wire dqs_found_prech_req;
  wire dqs_found_start_r;
  wire fine_adjust;
  wire fine_adjust_done;
  wire first_fail_detect;
  wire ififo_rst0;
  wire ififo_rst0_2;
  wire [5:0]inc_cnt_reg__0;
  wire [5:0]init_dec_cnt0;
  wire [5:0]init_dec_cnt_reg__0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r5;
  wire \n_0_FSM_onehot_fine_adj_state_r[0]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[10]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[11]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[11]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_3 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_10 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_11 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_3 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_4 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_5 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_6 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[13]_i_9 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_3 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_4 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_5 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_6 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_7 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[14]_i_8 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_14 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_15 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_17 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_18 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_19 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_20 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_21 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_22 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_23 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_24 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_25 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_26 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_27 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_28 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_29 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_30 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_4 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_5 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_6 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_7 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[1]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[1]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[1]_i_3 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[1]_i_4 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[1]_i_5 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[2]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[2]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[3]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[3]_i_2 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[4]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[5]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[6]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[7]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r[8]_i_1 ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[0] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[10] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[11] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[12] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[13] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[14] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[15] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[1] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[2] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[3] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[4] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[5] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[6] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[7] ;
  wire \n_0_FSM_onehot_fine_adj_state_r_reg[8] ;
  wire n_0_ck_po_stg2_f_en_i_1;
  wire n_0_ck_po_stg2_f_en_i_2;
  wire n_0_ck_po_stg2_f_en_i_3;
  wire n_0_ck_po_stg2_f_en_i_4;
  wire n_0_ck_po_stg2_f_indec_i_1;
  wire n_0_ck_po_stg2_f_indec_i_2;
  wire \n_0_dec_cnt[0]_i_10 ;
  wire \n_0_dec_cnt[0]_i_3 ;
  wire \n_0_dec_cnt[0]_i_4 ;
  wire \n_0_dec_cnt[0]_i_5 ;
  wire \n_0_dec_cnt[0]_i_6 ;
  wire \n_0_dec_cnt[0]_i_7 ;
  wire \n_0_dec_cnt[0]_i_8 ;
  wire \n_0_dec_cnt[0]_i_9 ;
  wire \n_0_dec_cnt[1]_i_2 ;
  wire \n_0_dec_cnt[1]_i_3 ;
  wire \n_0_dec_cnt[1]_i_4 ;
  wire \n_0_dec_cnt[2]_i_2 ;
  wire \n_0_dec_cnt[2]_i_3 ;
  wire \n_0_dec_cnt[2]_i_4 ;
  wire \n_0_dec_cnt[2]_i_5 ;
  wire \n_0_dec_cnt[2]_i_6 ;
  wire \n_0_dec_cnt[2]_i_7 ;
  wire \n_0_dec_cnt[3]_i_2 ;
  wire \n_0_dec_cnt[3]_i_3 ;
  wire \n_0_dec_cnt[3]_i_4 ;
  wire \n_0_dec_cnt[3]_i_5 ;
  wire \n_0_dec_cnt[4]_i_2 ;
  wire \n_0_dec_cnt[4]_i_3 ;
  wire \n_0_dec_cnt[4]_i_5 ;
  wire \n_0_dec_cnt[4]_i_6 ;
  wire \n_0_dec_cnt[4]_i_7 ;
  wire \n_0_dec_cnt[4]_i_8 ;
  wire \n_0_dec_cnt[4]_i_9 ;
  wire \n_0_dec_cnt[5]_i_1 ;
  wire \n_0_dec_cnt[5]_i_10 ;
  wire \n_0_dec_cnt[5]_i_3 ;
  wire \n_0_dec_cnt[5]_i_4 ;
  wire \n_0_dec_cnt[5]_i_5 ;
  wire \n_0_dec_cnt[5]_i_6 ;
  wire \n_0_dec_cnt[5]_i_7 ;
  wire \n_0_dec_cnt[5]_i_8 ;
  wire \n_0_dec_cnt[5]_i_9 ;
  wire \n_0_dec_cnt_reg[0]_i_2 ;
  wire \n_0_detect_rd_cnt[1]_i_1 ;
  wire \n_0_detect_rd_cnt[3]_i_1 ;
  wire n_0_dqs_found_done_r_i_2;
  wire n_0_dqs_found_done_r_i_3;
  wire n_0_dqs_found_done_r_i_4;
  wire n_0_dqs_found_done_r_i_5;
  wire n_0_dqs_found_done_r_i_6;
  wire n_0_dqs_found_prech_req_i_1;
  wire n_0_dqs_found_prech_req_i_2;
  wire n_0_dqs_found_prech_req_i_3;
  wire n_0_dqs_found_prech_req_i_4;
  wire n_0_dqs_found_prech_req_i_5;
  wire n_0_dqs_found_prech_req_i_6;
  wire n_0_dqs_found_prech_req_i_7;
  wire n_0_final_dec_done_i_1;
  wire n_0_final_dec_done_reg;
  wire n_0_fine_adjust_done_r_i_1;
  wire n_0_fine_adjust_done_r_i_2;
  wire n_0_fine_adjust_done_r_i_3;
  wire n_0_fine_adjust_i_1;
  wire n_0_fine_adjust_reg;
  wire n_0_first_fail_detect_i_1;
  wire n_0_first_fail_detect_reg;
  wire \n_0_first_fail_taps[0]_i_1 ;
  wire \n_0_first_fail_taps[1]_i_1 ;
  wire \n_0_first_fail_taps[2]_i_1 ;
  wire \n_0_first_fail_taps[3]_i_1 ;
  wire \n_0_first_fail_taps[4]_i_1 ;
  wire \n_0_first_fail_taps[5]_i_2 ;
  wire \n_0_first_fail_taps[5]_i_3 ;
  wire \n_0_first_fail_taps[5]_i_4 ;
  wire \n_0_first_fail_taps[5]_i_6 ;
  wire \n_0_first_fail_taps[5]_i_7 ;
  wire \n_0_first_fail_taps_reg[0] ;
  wire \n_0_first_fail_taps_reg[1] ;
  wire \n_0_first_fail_taps_reg[2] ;
  wire \n_0_first_fail_taps_reg[3] ;
  wire \n_0_first_fail_taps_reg[4] ;
  wire \n_0_first_fail_taps_reg[5] ;
  wire \n_0_inc_cnt[2]_i_1 ;
  wire \n_0_inc_cnt[3]_i_1 ;
  wire \n_0_inc_cnt[5]_i_1 ;
  wire \n_0_inc_cnt[5]_i_3 ;
  wire \n_0_inc_cnt[5]_i_4 ;
  wire \n_0_init_dec_cnt[1]_i_1 ;
  wire \n_0_init_dec_cnt[5]_i_1 ;
  wire \n_0_init_dec_cnt[5]_i_3 ;
  wire \n_0_init_dec_cnt[5]_i_4 ;
  wire \n_0_init_dec_cnt[5]_i_5 ;
  wire n_0_init_dec_done_i_1;
  wire n_0_init_dec_done_reg;
  wire n_0_init_dqsfound_done_r1_reg;
  wire n_0_init_dqsfound_done_r2_reg;
  wire n_0_init_dqsfound_done_r4_reg_srl2;
  wire n_0_init_dqsfound_done_r_i_1;
  wire \n_0_pi_dqs_found_all_bank[0]_i_1 ;
  wire \n_0_pi_dqs_found_any_bank[0]_i_1 ;
  wire \n_0_pi_rst_stg1_cal[0]_i_1 ;
  wire \n_0_pi_rst_stg1_cal_r1_reg[0] ;
  wire \n_0_pi_rst_stg1_cal_r[0]_i_1 ;
  wire n_0_rank_done_r_i_1;
  wire \n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_1 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_2 ;
  wire \n_0_rd_byte_data_offset[0][5]_i_4 ;
  wire \n_0_rnk_cnt_r[0]_i_1 ;
  wire \n_0_rnk_cnt_r[1]_i_1 ;
  wire \n_0_rnk_cnt_r_reg[0] ;
  wire \n_0_rnk_cnt_r_reg[1] ;
  wire n_0_rst_dqs_find_i_1;
  wire n_0_rst_dqs_find_i_10;
  wire n_0_rst_dqs_find_i_11;
  wire n_0_rst_dqs_find_i_12;
  wire n_0_rst_dqs_find_i_13;
  wire n_0_rst_dqs_find_i_14;
  wire n_0_rst_dqs_find_i_15;
  wire n_0_rst_dqs_find_i_3;
  wire n_0_rst_dqs_find_i_4;
  wire n_0_rst_dqs_find_i_5;
  wire n_0_rst_dqs_find_i_6;
  wire n_0_rst_dqs_find_i_7;
  wire n_0_rst_dqs_find_i_8;
  wire n_0_rst_dqs_find_i_9;
  wire n_0_rst_dqs_find_reg;
  wire \n_0_stable_pass_cnt[0]_i_1 ;
  wire \n_0_stable_pass_cnt[4]_i_1 ;
  wire \n_0_stable_pass_cnt[5]_i_2 ;
  wire \n_0_stable_pass_cnt[5]_i_3 ;
  wire \n_0_stable_pass_cnt_reg[0] ;
  wire \n_1_dec_cnt_reg[0]_i_2 ;
  wire \n_2_dec_cnt_reg[0]_i_2 ;
  wire \n_3_dec_cnt_reg[0]_i_2 ;
  wire \n_3_dec_cnt_reg[4]_i_4 ;
  wire \n_4_dec_cnt_reg[0]_i_2 ;
  wire \n_5_dec_cnt_reg[0]_i_2 ;
  wire \n_6_dec_cnt_reg[0]_i_2 ;
  wire \n_6_dec_cnt_reg[4]_i_4 ;
  wire \n_7_dec_cnt_reg[4]_i_4 ;
  wire ofifo_rst0;
  wire ofifo_rst0_3;
  wire [5:0]p_0_in;
  wire p_0_in24_out;
  wire [5:0]p_0_in__0;
  wire [3:1]p_0_in__1;
  wire p_1_in25_in;
  wire phy_if_reset;
  wire pi_calib_done;
  wire pi_dqs_found_all_bank_r;
  wire pi_dqs_found_any_bank;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire [3:0]pi_dqs_found_lanes_r1;
  wire [3:0]pi_dqs_found_lanes_r2;
  wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire pi_rst_stg1_cal_r0;
  wire pi_rst_stg1_cal_r10;
  wire [0:0]po_stg2_fincdec;
  wire prbs_last_byte_done;
  wire prech_done;
  wire prech_req_posedge_r;
  wire rank_done_r1;
  wire [5:0]\rd_byte_data_offset_reg[0]_62 ;
  wire [5:0]rd_data_offset_ranks_0;
  wire rdlvl_last_byte_done;
  wire rst_dqs_find;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_stg1_cal;
  wire [5:1]stable_pass_cnt_reg__0;
  wire stg1_wr_done;
  wire [0:0]\NLW_dec_cnt_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fine_adj_state_r[0]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I3(p_1_in25_in),
        .O(\n_0_FSM_onehot_fine_adj_state_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT5 #(
    .INIT(32'h00800101)) 
     \FSM_onehot_fine_adj_state_r[10]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[11]_i_2 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair240" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fine_adj_state_r[11]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[11]_i_2 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[11]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT5 #(
    .INIT(32'h00000400)) 
     \FSM_onehot_fine_adj_state_r[11]_i_2 
       (.I0(detect_rd_cnt_reg__0[1]),
        .I1(detect_rd_cnt_reg__0[0]),
        .I2(detect_rd_cnt_reg__0[2]),
        .I3(detect_pi_found_dqs),
        .I4(detect_rd_cnt_reg__0[3]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[11]_i_2 ));
LUT6 #(
    .INIT(64'h00080000A0A0A0A0)) 
     \FSM_onehot_fine_adj_state_r[12]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[12]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_3 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_1 ));
LUT6 #(
    .INIT(64'hDCCCFFFFCCCCFFFC)) 
     \FSM_onehot_fine_adj_state_r[12]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ),
        .I3(inc_cnt_reg__0[5]),
        .I4(\n_0_first_fail_taps[5]_i_4 ),
        .I5(n_0_first_fail_detect_reg),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \FSM_onehot_fine_adj_state_r[12]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I1(p_1_in25_in),
        .I2(detect_pi_found_dqs),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fine_adj_state_r[12]_i_4 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[0]),
        .I3(inc_cnt_reg__0[1]),
        .I4(inc_cnt_reg__0[3]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \FSM_onehot_fine_adj_state_r[12]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ),
        .I1(p_1_in25_in),
        .I2(detect_pi_found_dqs),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \FSM_onehot_fine_adj_state_r[12]_i_6 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[1]),
        .I2(inc_cnt_reg__0[0]),
        .I3(inc_cnt_reg__0[2]),
        .I4(inc_cnt_reg__0[3]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \FSM_onehot_fine_adj_state_r[12]_i_7 
       (.I0(inc_cnt_reg__0[1]),
        .I1(inc_cnt_reg__0[0]),
        .I2(inc_cnt_reg__0[2]),
        .I3(inc_cnt_reg__0[3]),
        .I4(inc_cnt_reg__0[5]),
        .I5(inc_cnt_reg__0[4]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \FSM_onehot_fine_adj_state_r[13]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_3 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_4 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_1 ));
LUT6 #(
    .INIT(64'h0008000200020000)) 
     \FSM_onehot_fine_adj_state_r[13]_i_10 
       (.I0(inc_cnt_reg__0[5]),
        .I1(inc_cnt_reg__0[3]),
        .I2(inc_cnt_reg__0[0]),
        .I3(inc_cnt_reg__0[1]),
        .I4(inc_cnt_reg__0[2]),
        .I5(inc_cnt_reg__0[4]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_10 ));
LUT2 #(
    .INIT(4'h7)) 
     \FSM_onehot_fine_adj_state_r[13]_i_11 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_11 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fine_adj_state_r[13]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[13]_i_5 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_6 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I5(\n_0_inc_cnt[5]_i_3 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair239" *) 
   LUT5 #(
    .INIT(32'hBBBBBBBF)) 
     \FSM_onehot_fine_adj_state_r[13]_i_3 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ),
        .I4(\n_0_first_fail_taps[5]_i_6 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'h000804FF)) 
     \FSM_onehot_fine_adj_state_r[13]_i_4 
       (.I0(\n_0_first_fail_taps[5]_i_3 ),
        .I1(detect_pi_found_dqs),
        .I2(p_1_in25_in),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_9 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[13]_i_10 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     \FSM_onehot_fine_adj_state_r[13]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fine_adj_state_r[13]_i_6 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h000E)) 
     \FSM_onehot_fine_adj_state_r[13]_i_7 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ),
        .I1(inc_cnt_reg__0[5]),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .I3(n_0_first_fail_detect_reg),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     \FSM_onehot_fine_adj_state_r[13]_i_8 
       (.I0(n_0_first_fail_detect_reg),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_11 ),
        .I2(inc_cnt_reg__0[2]),
        .I3(inc_cnt_reg__0[3]),
        .I4(inc_cnt_reg__0[1]),
        .I5(inc_cnt_reg__0[0]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ));
LUT6 #(
    .INIT(64'h0000000600000000)) 
     \FSM_onehot_fine_adj_state_r[13]_i_9 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[1]),
        .I3(inc_cnt_reg__0[0]),
        .I4(inc_cnt_reg__0[5]),
        .I5(inc_cnt_reg__0[3]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[13]_i_9 ));
LUT3 #(
    .INIT(8'h20)) 
     \FSM_onehot_fine_adj_state_r[14]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[14]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_1 ));
LUT6 #(
    .INIT(64'hAAFEAAFEAAFEFFFF)) 
     \FSM_onehot_fine_adj_state_r[14]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_4 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[14]_i_5 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[14]_i_6 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[14]_i_7 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \FSM_onehot_fine_adj_state_r[14]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fine_adj_state_r[14]_i_4 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000440)) 
     \FSM_onehot_fine_adj_state_r[14]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I1(n_0_ck_po_stg2_f_en_i_4),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_5 ));
LUT6 #(
    .INIT(64'h000000F000F0F060)) 
     \FSM_onehot_fine_adj_state_r[14]_i_6 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I2(n_0_ck_po_stg2_f_en_i_4),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_6 ));
LUT6 #(
    .INIT(64'h0000000100010110)) 
     \FSM_onehot_fine_adj_state_r[14]_i_7 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_8 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fine_adj_state_r[14]_i_8 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[14]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4445)) 
     \FSM_onehot_fine_adj_state_r[15]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_4 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_5 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_6 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_7 ),
        .I5(fine_adjust),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \FSM_onehot_fine_adj_state_r[15]_i_10 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_26 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_27 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fine_adj_state_r[15]_i_11 
       (.I0(init_dec_cnt_reg__0[4]),
        .I1(init_dec_cnt_reg__0[2]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[1]),
        .I4(init_dec_cnt_reg__0[3]),
        .I5(init_dec_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \FSM_onehot_fine_adj_state_r[15]_i_12 
       (.I0(dec_cnt__0[4]),
        .I1(dec_cnt__0[2]),
        .I2(dec_cnt__0[0]),
        .I3(dec_cnt__0[1]),
        .I4(dec_cnt__0[3]),
        .I5(dec_cnt__0[5]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
     \FSM_onehot_fine_adj_state_r[15]_i_13 
       (.I0(\n_0_init_dec_cnt[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_28 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_14 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_14 ));
LUT6 #(
    .INIT(64'h0000000000000110)) 
     \FSM_onehot_fine_adj_state_r[15]_i_15 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_16 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \FSM_onehot_fine_adj_state_r[15]_i_17 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(p_1_in25_in),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair264" *) 
   LUT4 #(
    .INIT(16'hE8FC)) 
     \FSM_onehot_fine_adj_state_r[15]_i_18 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(n_0_ck_po_stg2_f_en_i_4),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_18 ));
LUT6 #(
    .INIT(64'h0000000000002AAA)) 
     \FSM_onehot_fine_adj_state_r[15]_i_19 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_29 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_25 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I3(detect_pi_found_dqs),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_19 ));
LUT5 #(
    .INIT(32'h0000B000)) 
     \FSM_onehot_fine_adj_state_r[15]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_20 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_20 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \FSM_onehot_fine_adj_state_r[15]_i_21 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_30 ),
        .I4(\n_0_dec_cnt[5]_i_8 ),
        .I5(\n_0_inc_cnt[5]_i_3 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_22 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_22 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_23 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_23 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
     \FSM_onehot_fine_adj_state_r[15]_i_24 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_24 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \FSM_onehot_fine_adj_state_r[15]_i_25 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_25 ));
LUT6 #(
    .INIT(64'h0000000100010116)) 
     \FSM_onehot_fine_adj_state_r[15]_i_26 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_26 ));
(* SOFT_HLUTNM = "soft_lutpair238" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \FSM_onehot_fine_adj_state_r[15]_i_27 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_27 ));
(* SOFT_HLUTNM = "soft_lutpair262" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \FSM_onehot_fine_adj_state_r[15]_i_28 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_28 ));
LUT6 #(
    .INIT(64'hFFFFFEFEFEFEEBFB)) 
     \FSM_onehot_fine_adj_state_r[15]_i_29 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(prech_done),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_29 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair266" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \FSM_onehot_fine_adj_state_r[15]_i_30 
       (.I0(pi_dqs_found_any_bank),
        .I1(rst_dqs_find_r2),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_30 ));
LUT6 #(
    .INIT(64'h0404040F04040404)) 
     \FSM_onehot_fine_adj_state_r[15]_i_4 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_14 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_15 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_17 ),
        .I5(n_0_fine_adjust_done_r_i_2),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFF0FFF0F0EE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_18 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_19 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_20 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \FSM_onehot_fine_adj_state_r[15]_i_6 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \FSM_onehot_fine_adj_state_r[15]_i_7 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_21 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     \FSM_onehot_fine_adj_state_r[15]_i_8 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_22 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I2(init_dqsfound_done_r5),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I4(\n_0_inc_cnt[5]_i_4 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_23 ),
        .O(fine_adjust));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
     \FSM_onehot_fine_adj_state_r[15]_i_9 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_24 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_25 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ));
LUT6 #(
    .INIT(64'h40C040C040C000C0)) 
     \FSM_onehot_fine_adj_state_r[1]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[1]_i_2 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[1]_i_3 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0003000300050000)) 
     \FSM_onehot_fine_adj_state_r[1]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[13]_i_10 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_9 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[1]_i_4 ),
        .I5(\n_0_first_fail_taps[5]_i_3 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h00D0)) 
     \FSM_onehot_fine_adj_state_r[1]_i_3 
       (.I0(detect_pi_found_dqs),
        .I1(p_1_in25_in),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[1]_i_5 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair260" *) 
   LUT4 #(
    .INIT(16'h0040)) 
     \FSM_onehot_fine_adj_state_r[1]_i_4 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ),
        .I1(inc_cnt_reg__0[5]),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[1]_i_4 ));
LUT6 #(
    .INIT(64'h0008000600060000)) 
     \FSM_onehot_fine_adj_state_r[1]_i_5 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[1]),
        .I3(inc_cnt_reg__0[0]),
        .I4(inc_cnt_reg__0[3]),
        .I5(inc_cnt_reg__0[5]),
        .O(\n_0_FSM_onehot_fine_adj_state_r[1]_i_5 ));
LUT6 #(
    .INIT(64'h033303BB03330333)) 
     \FSM_onehot_fine_adj_state_r[2]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[14]_i_3 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[2]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair258" *) 
   LUT3 #(
    .INIT(8'h1F)) 
     \FSM_onehot_fine_adj_state_r[2]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[2]_i_2 ));
LUT6 #(
    .INIT(64'h0055080000000800)) 
     \FSM_onehot_fine_adj_state_r[3]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[3]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I5(p_1_in25_in),
        .O(\n_0_FSM_onehot_fine_adj_state_r[3]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \FSM_onehot_fine_adj_state_r[3]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I1(n_0_final_dec_done_reg),
        .O(\n_0_FSM_onehot_fine_adj_state_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \FSM_onehot_fine_adj_state_r[4]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I4(n_0_final_dec_done_reg),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \FSM_onehot_fine_adj_state_r[5]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair256" *) 
   LUT4 #(
    .INIT(16'h0200)) 
     \FSM_onehot_fine_adj_state_r[6]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT4 #(
    .INIT(16'h0100)) 
     \FSM_onehot_fine_adj_state_r[7]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair257" *) 
   LUT4 #(
    .INIT(16'h0002)) 
     \FSM_onehot_fine_adj_state_r[8]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[14]_i_2 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_9 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_2 ),
        .O(\n_0_FSM_onehot_fine_adj_state_r[8]_i_1 ));
FDSE #(
    .INIT(1'b1)) 
     \FSM_onehot_fine_adj_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[0]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .S(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[10] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[10]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[11] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[11]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[12] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[12]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[13] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[13]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[14] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[14]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[15] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[15]_i_2 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[1]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[2]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[3]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[4]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[5]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[6] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[6]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[7] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[7]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .R(I105));
FDRE #(
    .INIT(1'b0)) 
     \FSM_onehot_fine_adj_state_r_reg[8] 
       (.C(CLK),
        .CE(\n_0_FSM_onehot_fine_adj_state_r[15]_i_1 ),
        .D(\n_0_FSM_onehot_fine_adj_state_r[8]_i_1 ),
        .Q(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .R(I105));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_62 [0]),
        .O(O13));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[1]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[1]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_62 [1]),
        .O(O12));
LUT5 #(
    .INIT(32'h55FF57F7)) 
     \calib_data_offset_0[2]_i_2 
       (.I0(pi_calib_done),
        .I1(\rd_byte_data_offset_reg[0]_62 [2]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(rd_data_offset_ranks_0[2]),
        .I4(pi_dqs_found_done_r1),
        .O(O11));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[3]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[3]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_62 [3]),
        .O(O10));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_62 [4]),
        .O(O9));
LUT4 #(
    .INIT(16'hCDC8)) 
     \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(n_0_init_dqsfound_done_r2_reg),
        .I3(\rd_byte_data_offset_reg[0]_62 [5]),
        .O(O8));
LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
     ck_po_stg2_f_en_i_1
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(\n_0_inc_cnt[5]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(n_0_ck_po_stg2_f_en_i_2),
        .I4(n_0_ck_po_stg2_f_en_i_3),
        .I5(ck_po_stg2_f_en),
        .O(n_0_ck_po_stg2_f_en_i_1));
LUT5 #(
    .INIT(32'hEBFFFFFF)) 
     ck_po_stg2_f_en_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(n_0_dqs_found_done_r_i_6),
        .I4(n_0_ck_po_stg2_f_en_i_4),
        .O(n_0_ck_po_stg2_f_en_i_2));
LUT5 #(
    .INIT(32'h00020228)) 
     ck_po_stg2_f_en_i_3
       (.I0(n_0_ck_po_stg2_f_indec_i_2),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(n_0_ck_po_stg2_f_en_i_3));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     ck_po_stg2_f_en_i_4
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(n_0_ck_po_stg2_f_en_i_4));
FDRE ck_po_stg2_f_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ck_po_stg2_f_en_i_1),
        .Q(ck_po_stg2_f_en),
        .R(I105));
LUT6 #(
    .INIT(64'hFFFDFDDF00000008)) 
     ck_po_stg2_f_indec_i_1
       (.I0(n_0_ck_po_stg2_f_indec_i_2),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I5(po_stg2_fincdec),
        .O(n_0_ck_po_stg2_f_indec_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     ck_po_stg2_f_indec_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I4(\n_0_inc_cnt[5]_i_3 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_6 ),
        .O(n_0_ck_po_stg2_f_indec_i_2));
FDRE ck_po_stg2_f_indec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ck_po_stg2_f_indec_i_1),
        .Q(po_stg2_fincdec),
        .R(I105));
LUT6 #(
    .INIT(64'hFF000000FF00F200)) 
     \dec_cnt[0]_i_1 
       (.I0(\n_6_dec_cnt_reg[0]_i_2 ),
        .I1(\n_0_dec_cnt[0]_i_3 ),
        .I2(\n_0_dec_cnt[0]_i_4 ),
        .I3(\n_0_dec_cnt[5]_i_3 ),
        .I4(\n_0_dec_cnt[0]_i_5 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .O(dec_cnt[0]));
LUT6 #(
    .INIT(64'h5555555540000000)) 
     \dec_cnt[0]_i_10 
       (.I0(\n_0_first_fail_taps_reg[1] ),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(stable_pass_cnt_reg__0[4]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\n_0_dec_cnt[0]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \dec_cnt[0]_i_3 
       (.I0(\n_0_dec_cnt[2]_i_4 ),
        .I1(p_1_in25_in),
        .I2(detect_pi_found_dqs),
        .O(\n_0_dec_cnt[0]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000FFACAC)) 
     \dec_cnt[0]_i_4 
       (.I0(\n_6_dec_cnt_reg[0]_i_2 ),
        .I1(\n_0_dec_cnt[0]_i_10 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I3(inc_cnt_reg__0[1]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ),
        .O(\n_0_dec_cnt[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \dec_cnt[0]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(dec_cnt__0[0]),
        .O(\n_0_dec_cnt[0]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_6 
       (.I0(inc_cnt_reg__0[3]),
        .I1(\n_0_first_fail_taps_reg[3] ),
        .O(\n_0_dec_cnt[0]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_7 
       (.I0(inc_cnt_reg__0[2]),
        .I1(\n_0_first_fail_taps_reg[2] ),
        .O(\n_0_dec_cnt[0]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_8 
       (.I0(inc_cnt_reg__0[1]),
        .I1(\n_0_first_fail_taps_reg[1] ),
        .O(\n_0_dec_cnt[0]_i_8 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[0]_i_9 
       (.I0(inc_cnt_reg__0[0]),
        .I1(\n_0_first_fail_taps_reg[0] ),
        .O(\n_0_dec_cnt[0]_i_9 ));
LUT6 #(
    .INIT(64'h200220022002AAAA)) 
     \dec_cnt[1]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(dec_cnt__0[1]),
        .I3(dec_cnt__0[0]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I5(\n_0_dec_cnt[1]_i_2 ),
        .O(dec_cnt[1]));
LUT6 #(
    .INIT(64'hCFCFAFA0CFCFCFCF)) 
     \dec_cnt[1]_i_2 
       (.I0(\n_0_dec_cnt[1]_i_3 ),
        .I1(\n_0_dec_cnt[2]_i_4 ),
        .I2(\n_5_dec_cnt_reg[0]_i_2 ),
        .I3(\n_0_dec_cnt[1]_i_4 ),
        .I4(p_1_in25_in),
        .I5(detect_pi_found_dqs),
        .O(\n_0_dec_cnt[1]_i_2 ));
LUT6 #(
    .INIT(64'h909090909F9F9F90)) 
     \dec_cnt[1]_i_3 
       (.I0(inc_cnt_reg__0[1]),
        .I1(inc_cnt_reg__0[2]),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_first_fail_taps_reg[2] ),
        .I4(\n_0_first_fail_taps[5]_i_4 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .O(\n_0_dec_cnt[1]_i_3 ));
LUT6 #(
    .INIT(64'h9F9F9F9F9F9F9F90)) 
     \dec_cnt[1]_i_4 
       (.I0(inc_cnt_reg__0[1]),
        .I1(inc_cnt_reg__0[2]),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .I4(\n_0_first_fail_taps_reg[2] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .O(\n_0_dec_cnt[1]_i_4 ));
LUT6 #(
    .INIT(64'h0000A802AAAAAAAA)) 
     \dec_cnt[2]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(dec_cnt__0[0]),
        .I2(dec_cnt__0[1]),
        .I3(dec_cnt__0[2]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I5(\n_0_dec_cnt[2]_i_2 ),
        .O(dec_cnt[2]));
LUT6 #(
    .INIT(64'hFFFBEEFBBBFBAAFB)) 
     \dec_cnt[2]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I1(I2),
        .I2(\n_0_dec_cnt[2]_i_3 ),
        .I3(\n_4_dec_cnt_reg[0]_i_2 ),
        .I4(\n_0_dec_cnt[2]_i_4 ),
        .I5(\n_0_dec_cnt[2]_i_5 ),
        .O(\n_0_dec_cnt[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT5 #(
    .INIT(32'h95FF9500)) 
     \dec_cnt[2]_i_3 
       (.I0(inc_cnt_reg__0[3]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[1]),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I4(\n_0_dec_cnt[2]_i_6 ),
        .O(\n_0_dec_cnt[2]_i_3 ));
LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
     \dec_cnt[2]_i_4 
       (.I0(\n_0_first_fail_taps_reg[2] ),
        .I1(\n_0_first_fail_taps_reg[1] ),
        .I2(\n_0_first_fail_taps_reg[4] ),
        .I3(\n_0_first_fail_taps_reg[3] ),
        .I4(\n_0_first_fail_taps_reg[5] ),
        .I5(n_0_first_fail_detect_reg),
        .O(\n_0_dec_cnt[2]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT5 #(
    .INIT(32'h8888BBB8)) 
     \dec_cnt[2]_i_5 
       (.I0(\n_0_dec_cnt[2]_i_7 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I2(\n_0_first_fail_taps_reg[3] ),
        .I3(\n_0_first_fail_taps[5]_i_4 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .O(\n_0_dec_cnt[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair247" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \dec_cnt[2]_i_6 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .O(\n_0_dec_cnt[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair248" *) 
   LUT3 #(
    .INIT(8'h95)) 
     \dec_cnt[2]_i_7 
       (.I0(inc_cnt_reg__0[3]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[1]),
        .O(\n_0_dec_cnt[2]_i_7 ));
LUT6 #(
    .INIT(64'h88888A888A8A8A88)) 
     \dec_cnt[3]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_dec_cnt[3]_i_2 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_dec_cnt[3]_i_3 ),
        .I4(\n_7_dec_cnt_reg[4]_i_4 ),
        .I5(\n_0_dec_cnt[3]_i_4 ),
        .O(dec_cnt[3]));
(* SOFT_HLUTNM = "soft_lutpair249" *) 
   LUT5 #(
    .INIT(32'h0000FE01)) 
     \dec_cnt[3]_i_2 
       (.I0(dec_cnt__0[1]),
        .I1(dec_cnt__0[0]),
        .I2(dec_cnt__0[2]),
        .I3(dec_cnt__0[3]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .O(\n_0_dec_cnt[3]_i_2 ));
LUT5 #(
    .INIT(32'h0000FF01)) 
     \dec_cnt[3]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_first_fail_taps_reg[4] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I4(\n_0_dec_cnt[3]_i_5 ),
        .O(\n_0_dec_cnt[3]_i_3 ));
LUT6 #(
    .INIT(64'h888A888A888A8888)) 
     \dec_cnt[3]_i_4 
       (.I0(\n_0_dec_cnt[4]_i_8 ),
        .I1(\n_0_dec_cnt[3]_i_5 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I4(\n_0_first_fail_taps[5]_i_4 ),
        .I5(\n_0_first_fail_taps_reg[4] ),
        .O(\n_0_dec_cnt[3]_i_4 ));
LUT6 #(
    .INIT(64'hD777777755555555)) 
     \dec_cnt[3]_i_5 
       (.I0(I2),
        .I1(inc_cnt_reg__0[4]),
        .I2(inc_cnt_reg__0[3]),
        .I3(inc_cnt_reg__0[1]),
        .I4(inc_cnt_reg__0[2]),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .O(\n_0_dec_cnt[3]_i_5 ));
LUT6 #(
    .INIT(64'h0A0A2A0A2A2A2A0A)) 
     \dec_cnt[4]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I2(\n_0_dec_cnt[4]_i_2 ),
        .I3(\n_0_dec_cnt[4]_i_3 ),
        .I4(\n_6_dec_cnt_reg[4]_i_4 ),
        .I5(\n_0_dec_cnt[4]_i_5 ),
        .O(dec_cnt[4]));
LUT6 #(
    .INIT(64'hAAAAAAABFFFFFFFE)) 
     \dec_cnt[4]_i_2 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(dec_cnt__0[2]),
        .I2(dec_cnt__0[0]),
        .I3(dec_cnt__0[1]),
        .I4(dec_cnt__0[3]),
        .I5(dec_cnt__0[4]),
        .O(\n_0_dec_cnt[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000FF0100000000)) 
     \dec_cnt[4]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_first_fail_taps_reg[5] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I4(\n_0_dec_cnt[5]_i_9 ),
        .I5(I2),
        .O(\n_0_dec_cnt[4]_i_3 ));
LUT6 #(
    .INIT(64'h888A888A888A8888)) 
     \dec_cnt[4]_i_5 
       (.I0(\n_0_dec_cnt[4]_i_8 ),
        .I1(\n_0_dec_cnt[4]_i_9 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I4(\n_0_first_fail_taps[5]_i_4 ),
        .I5(\n_0_first_fail_taps_reg[5] ),
        .O(\n_0_dec_cnt[4]_i_5 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[4]_i_6 
       (.I0(inc_cnt_reg__0[5]),
        .I1(\n_0_first_fail_taps_reg[5] ),
        .O(\n_0_dec_cnt[4]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \dec_cnt[4]_i_7 
       (.I0(inc_cnt_reg__0[4]),
        .I1(\n_0_first_fail_taps_reg[4] ),
        .O(\n_0_dec_cnt[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair268" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     \dec_cnt[4]_i_8 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(\n_0_dec_cnt[2]_i_4 ),
        .O(\n_0_dec_cnt[4]_i_8 ));
LUT6 #(
    .INIT(64'h5555D55555555555)) 
     \dec_cnt[4]_i_9 
       (.I0(I2),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[1]),
        .I3(inc_cnt_reg__0[3]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[13]_i_11 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .O(\n_0_dec_cnt[4]_i_9 ));
LUT6 #(
    .INIT(64'h000800080008AAAA)) 
     \dec_cnt[5]_i_1 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I5(\n_0_dec_cnt[5]_i_4 ),
        .O(\n_0_dec_cnt[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \dec_cnt[5]_i_10 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .O(\n_0_dec_cnt[5]_i_10 ));
LUT5 #(
    .INIT(32'h888A8A88)) 
     \dec_cnt[5]_i_2 
       (.I0(\n_0_dec_cnt[5]_i_3 ),
        .I1(\n_0_dec_cnt[5]_i_5 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I3(\n_0_dec_cnt[5]_i_6 ),
        .I4(dec_cnt__0[5]),
        .O(dec_cnt[5]));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     \dec_cnt[5]_i_3 
       (.I0(\n_0_dec_cnt[5]_i_7 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I2(\n_0_dec_cnt[5]_i_8 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .O(\n_0_dec_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'hFF01FFFF0001FFFF)) 
     \dec_cnt[5]_i_4 
       (.I0(\n_0_first_fail_taps[5]_i_6 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .I3(p_1_in25_in),
        .I4(detect_pi_found_dqs),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .O(\n_0_dec_cnt[5]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FFF40000)) 
     \dec_cnt[5]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ),
        .I3(\n_0_dec_cnt[5]_i_9 ),
        .I4(\n_0_dec_cnt[0]_i_3 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .O(\n_0_dec_cnt[5]_i_5 ));
LUT5 #(
    .INIT(32'h00000001)) 
     \dec_cnt[5]_i_6 
       (.I0(dec_cnt__0[3]),
        .I1(dec_cnt__0[1]),
        .I2(dec_cnt__0[0]),
        .I3(dec_cnt__0[2]),
        .I4(dec_cnt__0[4]),
        .O(\n_0_dec_cnt[5]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \dec_cnt[5]_i_7 
       (.I0(\n_0_dec_cnt[5]_i_10 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .O(\n_0_dec_cnt[5]_i_7 ));
LUT2 #(
    .INIT(4'hE)) 
     \dec_cnt[5]_i_8 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .O(\n_0_dec_cnt[5]_i_8 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \dec_cnt[5]_i_9 
       (.I0(inc_cnt_reg__0[2]),
        .I1(inc_cnt_reg__0[1]),
        .I2(inc_cnt_reg__0[3]),
        .I3(inc_cnt_reg__0[4]),
        .I4(inc_cnt_reg__0[5]),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .O(\n_0_dec_cnt[5]_i_9 ));
FDRE \dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[0]),
        .Q(dec_cnt__0[0]),
        .R(I105));
CARRY4 \dec_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\n_0_dec_cnt_reg[0]_i_2 ,\n_1_dec_cnt_reg[0]_i_2 ,\n_2_dec_cnt_reg[0]_i_2 ,\n_3_dec_cnt_reg[0]_i_2 }),
        .CYINIT(1'b1),
        .DI(inc_cnt_reg__0[3:0]),
        .O({\n_4_dec_cnt_reg[0]_i_2 ,\n_5_dec_cnt_reg[0]_i_2 ,\n_6_dec_cnt_reg[0]_i_2 ,\NLW_dec_cnt_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\n_0_dec_cnt[0]_i_6 ,\n_0_dec_cnt[0]_i_7 ,\n_0_dec_cnt[0]_i_8 ,\n_0_dec_cnt[0]_i_9 }));
FDRE \dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[1]),
        .Q(dec_cnt__0[1]),
        .R(I105));
FDRE \dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[2]),
        .Q(dec_cnt__0[2]),
        .R(I105));
FDRE \dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[3]),
        .Q(dec_cnt__0[3]),
        .R(I105));
FDRE \dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[4]),
        .Q(dec_cnt__0[4]),
        .R(I105));
CARRY4 \dec_cnt_reg[4]_i_4 
       (.CI(\n_0_dec_cnt_reg[0]_i_2 ),
        .CO({\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED [3:1],\n_3_dec_cnt_reg[4]_i_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inc_cnt_reg__0[4]}),
        .O({\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED [3:2],\n_6_dec_cnt_reg[4]_i_4 ,\n_7_dec_cnt_reg[4]_i_4 }),
        .S({1'b0,1'b0,\n_0_dec_cnt[4]_i_6 ,\n_0_dec_cnt[4]_i_7 }));
FDRE \dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_dec_cnt[5]_i_1 ),
        .D(dec_cnt[5]),
        .Q(dec_cnt__0[5]),
        .R(I105));
LUT1 #(
    .INIT(2'h1)) 
     \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0__0[0]));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg__0[0]),
        .I1(detect_rd_cnt_reg__0[1]),
        .O(\n_0_detect_rd_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair271" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg__0[2]),
        .I1(detect_rd_cnt_reg__0[1]),
        .I2(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0__0[2]));
LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \detect_rd_cnt[3]_i_1 
       (.I0(I76),
        .I1(detect_rd_cnt_reg__0[3]),
        .I2(detect_rd_cnt_reg__0[1]),
        .I3(detect_rd_cnt_reg__0[0]),
        .I4(detect_rd_cnt_reg__0[2]),
        .O(\n_0_detect_rd_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[3]),
        .I2(detect_rd_cnt_reg__0[1]),
        .I3(detect_rd_cnt_reg__0[0]),
        .I4(detect_rd_cnt_reg__0[2]),
        .O(detect_rd_cnt0));
(* SOFT_HLUTNM = "soft_lutpair228" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg__0[3]),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[0]),
        .I3(detect_rd_cnt_reg__0[1]),
        .O(detect_rd_cnt0__0[3]));
(* counter = "69" *) 
   FDSE \detect_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[0]),
        .Q(detect_rd_cnt_reg__0[0]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
(* counter = "69" *) 
   FDSE \detect_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(\n_0_detect_rd_cnt[1]_i_1 ),
        .Q(detect_rd_cnt_reg__0[1]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
(* counter = "69" *) 
   FDSE \detect_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg__0[2]),
        .S(\n_0_detect_rd_cnt[3]_i_1 ));
(* counter = "69" *) 
   FDRE \detect_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg__0[3]),
        .R(\n_0_detect_rd_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000020000000)) 
     dqs_found_done_r_i_1
       (.I0(n_0_dqs_found_done_r_i_2),
        .I1(n_0_dqs_found_done_r_i_3),
        .I2(p_1_in25_in),
        .I3(n_0_init_dqsfound_done_r1_reg),
        .I4(n_0_dqs_found_done_r_i_4),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .O(dqs_found_done_r0));
LUT6 #(
    .INIT(64'hF2F2F200F2F2F2F2)) 
     dqs_found_done_r_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_27 ),
        .I1(n_0_dqs_found_done_r_i_5),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I5(n_0_dqs_found_done_r_i_6),
        .O(n_0_dqs_found_done_r_i_2));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     dqs_found_done_r_i_3
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_28 ),
        .O(n_0_dqs_found_done_r_i_3));
LUT2 #(
    .INIT(4'h1)) 
     dqs_found_done_r_i_4
       (.I0(\n_0_rnk_cnt_r_reg[1] ),
        .I1(\n_0_rnk_cnt_r_reg[0] ),
        .O(n_0_dqs_found_done_r_i_4));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     dqs_found_done_r_i_5
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .O(n_0_dqs_found_done_r_i_5));
(* SOFT_HLUTNM = "soft_lutpair263" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     dqs_found_done_r_i_6
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .O(n_0_dqs_found_done_r_i_6));
FDRE dqs_found_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(O2),
        .R(I105));
LUT6 #(
    .INIT(64'hFFFF111F00001110)) 
     dqs_found_prech_req_i_1
       (.I0(O4),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_4 ),
        .I2(n_0_dqs_found_prech_req_i_2),
        .I3(n_0_dqs_found_prech_req_i_3),
        .I4(n_0_dqs_found_prech_req_i_4),
        .I5(dqs_found_prech_req),
        .O(n_0_dqs_found_prech_req_i_1));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT3 #(
    .INIT(8'h40)) 
     dqs_found_prech_req_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(prech_done),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .O(n_0_dqs_found_prech_req_i_2));
LUT6 #(
    .INIT(64'h0040004000404444)) 
     dqs_found_prech_req_i_3
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[1]_i_5 ),
        .I3(n_0_dqs_found_prech_req_i_5),
        .I4(n_0_dqs_found_prech_req_i_6),
        .I5(n_0_dqs_found_prech_req_i_7),
        .O(n_0_dqs_found_prech_req_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
     dqs_found_prech_req_i_4
       (.I0(\n_0_dec_cnt[5]_i_7 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(n_0_dqs_found_prech_req_i_4));
(* SOFT_HLUTNM = "soft_lutpair273" *) 
   LUT2 #(
    .INIT(4'h7)) 
     dqs_found_prech_req_i_5
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .O(n_0_dqs_found_prech_req_i_5));
LUT3 #(
    .INIT(8'hFE)) 
     dqs_found_prech_req_i_6
       (.I0(\n_0_first_fail_taps[5]_i_6 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[13]_i_8 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .O(n_0_dqs_found_prech_req_i_6));
(* SOFT_HLUTNM = "soft_lutpair246" *) 
   LUT5 #(
    .INIT(32'hFF1DFFFF)) 
     dqs_found_prech_req_i_7
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[13]_i_10 ),
        .I1(\n_0_first_fail_taps[5]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[13]_i_9 ),
        .I3(p_1_in25_in),
        .I4(detect_pi_found_dqs),
        .O(n_0_dqs_found_prech_req_i_7));
FDRE dqs_found_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_dqs_found_prech_req_i_1),
        .Q(dqs_found_prech_req),
        .R(I105));
FDRE dqs_found_start_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(dqs_found_start_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT5 #(
    .INIT(32'hFFFF0800)) 
     final_dec_done_i_1
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ),
        .I3(n_0_init_dec_done_reg),
        .I4(n_0_final_dec_done_reg),
        .O(n_0_final_dec_done_i_1));
FDRE final_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_final_dec_done_i_1),
        .Q(n_0_final_dec_done_reg),
        .R(I105));
LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
     fine_adjust_done_r_i_1
       (.I0(n_0_fine_adjust_done_r_i_2),
        .I1(n_0_fine_adjust_done_r_i_3),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I3(p_1_in25_in),
        .I4(\n_0_inc_cnt[5]_i_4 ),
        .I5(fine_adjust_done),
        .O(n_0_fine_adjust_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT5 #(
    .INIT(32'h00000002)) 
     fine_adjust_done_r_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .O(n_0_fine_adjust_done_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair278" *) 
   LUT2 #(
    .INIT(4'h1)) 
     fine_adjust_done_r_i_3
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .O(n_0_fine_adjust_done_r_i_3));
FDRE fine_adjust_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_fine_adjust_done_r_i_1),
        .Q(fine_adjust_done),
        .R(I105));
LUT3 #(
    .INIT(8'hB8)) 
     fine_adjust_i_1
       (.I0(init_dqsfound_done_r5),
        .I1(fine_adjust),
        .I2(n_0_fine_adjust_reg),
        .O(n_0_fine_adjust_i_1));
FDRE fine_adjust_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_fine_adjust_i_1),
        .Q(n_0_fine_adjust_reg),
        .R(I105));
LUT6 #(
    .INIT(64'hFFFFFFFF000000E0)) 
     first_fail_detect_i_1
       (.I0(\n_0_first_fail_taps[5]_i_3 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(detect_pi_found_dqs),
        .I3(p_1_in25_in),
        .I4(O4),
        .I5(n_0_first_fail_detect_reg),
        .O(n_0_first_fail_detect_i_1));
FDRE first_fail_detect_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_first_fail_detect_i_1),
        .Q(n_0_first_fail_detect_reg),
        .R(I105));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[0]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[0]),
        .O(\n_0_first_fail_taps[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[1]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[1]),
        .O(\n_0_first_fail_taps[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[2]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[2]),
        .O(\n_0_first_fail_taps[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair270" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[3]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[3]),
        .O(\n_0_first_fail_taps[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair269" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[4]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[4]),
        .O(\n_0_first_fail_taps[4]_i_1 ));
LUT5 #(
    .INIT(32'h000000E0)) 
     \first_fail_taps[5]_i_1 
       (.I0(\n_0_first_fail_taps[5]_i_3 ),
        .I1(\n_0_first_fail_taps[5]_i_4 ),
        .I2(detect_pi_found_dqs),
        .I3(p_1_in25_in),
        .I4(O4),
        .O(first_fail_detect));
(* SOFT_HLUTNM = "soft_lutpair267" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \first_fail_taps[5]_i_2 
       (.I0(\n_0_first_fail_taps[5]_i_4 ),
        .I1(\n_0_first_fail_taps[5]_i_6 ),
        .I2(inc_cnt_reg__0[5]),
        .O(\n_0_first_fail_taps[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT4 #(
    .INIT(16'hB0FF)) 
     \first_fail_taps[5]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ),
        .I1(inc_cnt_reg__0[5]),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .I3(n_0_first_fail_detect_reg),
        .O(\n_0_first_fail_taps[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT5 #(
    .INIT(32'h15555555)) 
     \first_fail_taps[5]_i_4 
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[3]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .O(\n_0_first_fail_taps[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
     \first_fail_taps[5]_i_5 
       (.I0(\n_0_init_dec_cnt[5]_i_5 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .I5(\n_0_first_fail_taps[5]_i_7 ),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair243" *) 
   LUT5 #(
    .INIT(32'h2A0A0A0A)) 
     \first_fail_taps[5]_i_6 
       (.I0(n_0_first_fail_detect_reg),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[12]_i_4 ),
        .I2(\n_0_first_fail_taps[5]_i_4 ),
        .I3(inc_cnt_reg__0[5]),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[12]_i_6 ),
        .O(\n_0_first_fail_taps[5]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair241" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \first_fail_taps[5]_i_7 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .O(\n_0_first_fail_taps[5]_i_7 ));
FDRE \first_fail_taps_reg[0] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[0]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[0] ),
        .R(I105));
FDRE \first_fail_taps_reg[1] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[1]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[1] ),
        .R(I105));
FDRE \first_fail_taps_reg[2] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[2]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[2] ),
        .R(I105));
FDRE \first_fail_taps_reg[3] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[3]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[3] ),
        .R(I105));
FDRE \first_fail_taps_reg[4] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[4]_i_1 ),
        .Q(\n_0_first_fail_taps_reg[4] ),
        .R(I105));
FDRE \first_fail_taps_reg[5] 
       (.C(CLK),
        .CE(first_fail_detect),
        .D(\n_0_first_fail_taps[5]_i_2 ),
        .Q(\n_0_first_fail_taps_reg[5] ),
        .R(I105));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(O16),
        .I1(I3),
        .I2(pi_calib_done),
        .I3(I4),
        .I4(I76),
        .I5(I5),
        .O(O5));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(O16),
        .I1(I3),
        .I2(pi_calib_done),
        .I3(I4),
        .I4(I76),
        .I5(I6),
        .O(O6));
LUT5 #(
    .INIT(32'h80880000)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(I10),
        .I1(I4),
        .I2(fine_adjust_done),
        .I3(O1),
        .I4(O2),
        .O(O16));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(1'b1),
        .O(pi_dqs_found_lanes_r1[3]));
LUT1 #(
    .INIT(2'h2)) 
     i_1
       (.I0(1'b1),
        .O(pi_dqs_found_lanes_r1[1]));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'hFFFF00B0)) 
     ififo_rst_i_1
       (.I0(I8),
        .I1(I9),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst0));
(* SOFT_HLUTNM = "soft_lutpair237" *) 
   LUT5 #(
    .INIT(32'hFFFF00E0)) 
     ififo_rst_i_1__0
       (.I0(I8),
        .I1(I9),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(phy_if_reset),
        .O(ififo_rst0_2));
LUT1 #(
    .INIT(2'h1)) 
     \inc_cnt[0]_i_1 
       (.I0(inc_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \inc_cnt[1]_i_1 
       (.I0(inc_cnt_reg__0[0]),
        .I1(inc_cnt_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair276" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \inc_cnt[2]_i_1 
       (.I0(inc_cnt_reg__0[2]),
        .I1(inc_cnt_reg__0[1]),
        .I2(inc_cnt_reg__0[0]),
        .O(\n_0_inc_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair235" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \inc_cnt[3]_i_1 
       (.I0(inc_cnt_reg__0[3]),
        .I1(inc_cnt_reg__0[2]),
        .I2(inc_cnt_reg__0[0]),
        .I3(inc_cnt_reg__0[1]),
        .O(\n_0_inc_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair234" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \inc_cnt[4]_i_1 
       (.I0(inc_cnt_reg__0[4]),
        .I1(inc_cnt_reg__0[1]),
        .I2(inc_cnt_reg__0[0]),
        .I3(inc_cnt_reg__0[2]),
        .I4(inc_cnt_reg__0[3]),
        .O(p_0_in__0[4]));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     \inc_cnt[5]_i_1 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(\n_0_inc_cnt[5]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[15]_i_6 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I5(\n_0_inc_cnt[5]_i_4 ),
        .O(\n_0_inc_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \inc_cnt[5]_i_2 
       (.I0(inc_cnt_reg__0[5]),
        .I1(inc_cnt_reg__0[3]),
        .I2(inc_cnt_reg__0[2]),
        .I3(inc_cnt_reg__0[0]),
        .I4(inc_cnt_reg__0[1]),
        .I5(inc_cnt_reg__0[4]),
        .O(p_0_in__0[5]));
(* SOFT_HLUTNM = "soft_lutpair251" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \inc_cnt[5]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[5] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[6] ),
        .O(\n_0_inc_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \inc_cnt[5]_i_4 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_16 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .O(\n_0_inc_cnt[5]_i_4 ));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[0]),
        .Q(inc_cnt_reg__0[0]),
        .R(SR));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[1]),
        .Q(inc_cnt_reg__0[1]),
        .R(SR));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(\n_0_inc_cnt[2]_i_1 ),
        .Q(inc_cnt_reg__0[2]),
        .R(SR));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(\n_0_inc_cnt[3]_i_1 ),
        .Q(inc_cnt_reg__0[3]),
        .R(SR));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[4]),
        .Q(inc_cnt_reg__0[4]),
        .R(SR));
(* counter = "71" *) 
   FDRE \inc_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_inc_cnt[5]_i_1 ),
        .D(p_0_in__0[5]),
        .Q(inc_cnt_reg__0[5]),
        .R(SR));
LUT1 #(
    .INIT(2'h1)) 
     \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .O(init_dec_cnt0[0]));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .O(\n_0_init_dec_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair275" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg__0[2]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[0]),
        .O(init_dec_cnt0[2]));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg__0[3]),
        .I1(init_dec_cnt_reg__0[2]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[1]),
        .O(init_dec_cnt0[3]));
(* SOFT_HLUTNM = "soft_lutpair229" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg__0[4]),
        .I1(init_dec_cnt_reg__0[3]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[0]),
        .I4(init_dec_cnt_reg__0[2]),
        .O(init_dec_cnt0[4]));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \init_dec_cnt[5]_i_1 
       (.I0(\n_0_init_dec_cnt[5]_i_3 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I3(\n_0_init_dec_cnt[5]_i_4 ),
        .I4(\n_0_init_dec_cnt[5]_i_5 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .O(\n_0_init_dec_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg__0[5]),
        .I1(init_dec_cnt_reg__0[4]),
        .I2(init_dec_cnt_reg__0[2]),
        .I3(init_dec_cnt_reg__0[0]),
        .I4(init_dec_cnt_reg__0[1]),
        .I5(init_dec_cnt_reg__0[3]),
        .O(init_dec_cnt0[5]));
(* SOFT_HLUTNM = "soft_lutpair261" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \init_dec_cnt[5]_i_3 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .O(\n_0_init_dec_cnt[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair265" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \init_dec_cnt[5]_i_4 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .O(\n_0_init_dec_cnt[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \init_dec_cnt[5]_i_5 
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I1(\n_0_inc_cnt[5]_i_3 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .O(\n_0_init_dec_cnt[5]_i_5 ));
(* counter = "73" *) 
   FDSE \init_dec_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg__0[0]),
        .S(SR));
(* counter = "73" *) 
   FDSE \init_dec_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(\n_0_init_dec_cnt[1]_i_1 ),
        .Q(init_dec_cnt_reg__0[1]),
        .S(SR));
(* counter = "73" *) 
   FDSE \init_dec_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg__0[2]),
        .S(SR));
(* counter = "73" *) 
   FDSE \init_dec_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg__0[3]),
        .S(SR));
(* counter = "73" *) 
   FDSE \init_dec_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg__0[4]),
        .S(SR));
(* counter = "73" *) 
   FDRE \init_dec_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_init_dec_cnt[5]_i_1 ),
        .D(init_dec_cnt0[5]),
        .Q(init_dec_cnt_reg__0[5]),
        .R(SR));
(* SOFT_HLUTNM = "soft_lutpair233" *) 
   LUT4 #(
    .INIT(16'hFF08)) 
     init_dec_done_i_1
       (.I0(\n_0_FSM_onehot_fine_adj_state_r[15]_i_11 ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r[15]_i_12 ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[15]_i_13 ),
        .I3(n_0_init_dec_done_reg),
        .O(n_0_init_dec_done_i_1));
FDRE init_dec_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dec_done_i_1),
        .Q(n_0_init_dec_done_reg),
        .R(I105));
FDRE init_dqsfound_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(O1),
        .Q(n_0_init_dqsfound_done_r1_reg),
        .R(1'b0));
FDRE init_dqsfound_done_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r1_reg),
        .Q(n_0_init_dqsfound_done_r2_reg),
        .R(1'b0));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
   SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(n_0_init_dqsfound_done_r2_reg),
        .Q(n_0_init_dqsfound_done_r4_reg_srl2));
FDRE init_dqsfound_done_r5_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r4_reg_srl2),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000001F00000010)) 
     init_dqsfound_done_r_i_1
       (.I0(\n_0_rnk_cnt_r_reg[0] ),
        .I1(\n_0_rnk_cnt_r_reg[1] ),
        .I2(p_1_in25_in),
        .I3(init_dqsfound_done_r2),
        .I4(I76),
        .I5(O1),
        .O(n_0_init_dqsfound_done_r_i_1));
FDRE init_dqsfound_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_dqsfound_done_r_i_1),
        .Q(O1),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'h00020022)) 
     \init_state_r[0]_i_11 
       (.I0(O2),
        .I1(I7),
        .I2(prbs_last_byte_done),
        .I3(rdlvl_last_byte_done),
        .I4(stg1_wr_done),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \init_state_r[2]_i_9 
       (.I0(I7),
        .I1(O2),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair227" *) 
   LUT5 #(
    .INIT(32'hDDDDDDFD)) 
     \init_state_r[3]_i_10 
       (.I0(O2),
        .I1(I7),
        .I2(stg1_wr_done),
        .I3(rdlvl_last_byte_done),
        .I4(prbs_last_byte_done),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair277" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \init_state_r[5]_i_20 
       (.I0(O2),
        .I1(pi_dqs_found_rank_done),
        .I2(prech_req_posedge_r),
        .O(O3));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hFFFF00B0)) 
     ofifo_rst_i_1
       (.I0(I8),
        .I1(I9),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(A_rst_primitives),
        .O(ofifo_rst0));
(* SOFT_HLUTNM = "soft_lutpair236" *) 
   LUT5 #(
    .INIT(32'hFFFF00E0)) 
     ofifo_rst_i_1__0
       (.I0(I8),
        .I1(I9),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .I4(A_rst_primitives),
        .O(ofifo_rst0_3));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     \phaser_in_gen.phaser_in_i_5 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(I9),
        .I3(I8),
        .O(C_pi_rst_dqs_find106_out));
(* SOFT_HLUTNM = "soft_lutpair255" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     \phaser_in_gen.phaser_in_i_5__0 
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(I9),
        .I3(I8),
        .O(A_pi_rst_dqs_find46_out));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT5 #(
    .INIT(32'h54545400)) 
     phaser_out_i_2
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(cmd_po_en_stg2_f),
        .I3(I9),
        .I4(I8),
        .O(C_po_fine_enable120_out));
(* SOFT_HLUTNM = "soft_lutpair231" *) 
   LUT5 #(
    .INIT(32'h54540054)) 
     phaser_out_i_2__0
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(cmd_po_en_stg2_f),
        .I3(I9),
        .I4(I8),
        .O(A_po_fine_enable60_out));
LUT5 #(
    .INIT(32'h00540000)) 
     phaser_out_i_3
       (.I0(calib_zero_inputs),
        .I1(ck_po_stg2_f_en),
        .I2(cmd_po_en_stg2_f),
        .I3(calib_zero_ctrl),
        .I4(I8),
        .O(B_po_fine_enable95_out));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     phaser_out_i_3__0
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(I9),
        .I3(I8),
        .O(C_po_fine_inc116_out));
(* SOFT_HLUTNM = "soft_lutpair253" *) 
   LUT4 #(
    .INIT(16'h4404)) 
     phaser_out_i_3__1
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(I9),
        .I3(I8),
        .O(A_po_fine_inc56_out));
LUT4 #(
    .INIT(16'h0400)) 
     phaser_out_i_4
       (.I0(calib_zero_inputs),
        .I1(po_stg2_fincdec),
        .I2(calib_zero_ctrl),
        .I3(I8),
        .O(B_po_fine_inc89_out));
LUT4 #(
    .INIT(16'h8F80)) 
     \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(I1),
        .I3(p_1_in25_in),
        .O(\n_0_pi_dqs_found_all_bank[0]_i_1 ));
FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_1_in25_in),
        .Q(pi_dqs_found_all_bank_r),
        .R(1'b0));
FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_dqs_found_all_bank[0]_i_1 ),
        .Q(p_1_in25_in),
        .R(I105));
LUT4 #(
    .INIT(16'hEFE0)) 
     \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(I1),
        .I3(pi_dqs_found_any_bank),
        .O(\n_0_pi_dqs_found_any_bank[0]_i_1 ));
FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_dqs_found_any_bank[0]_i_1 ),
        .Q(pi_dqs_found_any_bank),
        .R(I105));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     \pi_rst_stg1_cal[0]_i_1 
       (.I0(init_dqsfound_done_r2),
        .I1(n_0_rst_dqs_find_reg),
        .O(\n_0_pi_rst_stg1_cal[0]_i_1 ));
LUT6 #(
    .INIT(64'h1111111010101010)) 
     \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(n_0_fine_adjust_reg),
        .I1(I76),
        .I2(init_dqsfound_done_r2),
        .I3(pi_dqs_found_any_bank_r),
        .I4(p_1_in25_in),
        .I5(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .O(pi_rst_stg1_cal_r10));
FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(pi_rst_stg1_cal_r10),
        .Q(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000000E)) 
     \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(init_dqsfound_done_r2),
        .I1(pi_rst_stg1_cal_r0),
        .I2(I75),
        .I3(n_0_fine_adjust_reg),
        .I4(\n_0_pi_rst_stg1_cal_r1_reg[0] ),
        .O(\n_0_pi_rst_stg1_cal_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
     \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_62 [5]),
        .I1(\rd_byte_data_offset_reg[0]_62 [4]),
        .I2(pi_dqs_found_any_bank_r),
        .I3(p_1_in25_in),
        .I4(I1),
        .I5(dqs_found_start_r),
        .O(pi_rst_stg1_cal_r0));
FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_rst_stg1_cal_r[0]_i_1 ),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_pi_rst_stg1_cal[0]_i_1 ),
        .Q(rst_stg1_cal),
        .R(I11));
FDRE rank_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000000044444404)) 
     rank_done_r_i_1
       (.I0(pi_dqs_found_all_bank_r),
        .I1(p_1_in25_in),
        .I2(O1),
        .I3(\n_0_rnk_cnt_r_reg[0] ),
        .I4(\n_0_rnk_cnt_r_reg[1] ),
        .I5(I76),
        .O(n_0_rank_done_r_i_1));
FDRE rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rank_done_r_i_1),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'h2)) 
     \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(O1),
        .I1(n_0_init_dqsfound_done_r1_reg),
        .O(p_0_in24_out));
LUT3 #(
    .INIT(8'h04)) 
     \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(n_0_init_dqsfound_done_r1_reg),
        .I1(O1),
        .I2(I76),
        .O(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [0]),
        .Q(O55[0]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [1]),
        .Q(O55[1]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [2]),
        .Q(O55[2]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [3]),
        .Q(O55[3]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [4]),
        .Q(O55[4]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(CLK),
        .CE(\n_0_rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 ),
        .D(\rd_byte_data_offset_reg[0]_62 [5]),
        .Q(O55[5]),
        .R(1'b0));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(I11));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [1]),
        .Q(rd_data_offset_ranks_0[1]),
        .R(I11));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [2]),
        .Q(rd_data_offset_ranks_0[2]),
        .R(I11));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [3]),
        .Q(rd_data_offset_ranks_0[3]),
        .R(I11));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(I11));
FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(p_0_in24_out),
        .D(\rd_byte_data_offset_reg[0]_62 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(I11));
LUT1 #(
    .INIT(2'h1)) 
     \rd_byte_data_offset[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_62 [0]),
        .O(p_0_in[0]));
(* SOFT_HLUTNM = "soft_lutpair254" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_62 [0]),
        .I1(\rd_byte_data_offset_reg[0]_62 [1]),
        .O(p_0_in[1]));
LUT3 #(
    .INIT(8'h6A)) 
     \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_62 [2]),
        .I1(\rd_byte_data_offset_reg[0]_62 [1]),
        .I2(\rd_byte_data_offset_reg[0]_62 [0]),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_62 [3]),
        .I1(\rd_byte_data_offset_reg[0]_62 [0]),
        .I2(\rd_byte_data_offset_reg[0]_62 [1]),
        .I3(\rd_byte_data_offset_reg[0]_62 [2]),
        .O(p_0_in[3]));
(* SOFT_HLUTNM = "soft_lutpair230" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_62 [4]),
        .I1(\rd_byte_data_offset_reg[0]_62 [2]),
        .I2(\rd_byte_data_offset_reg[0]_62 [1]),
        .I3(\rd_byte_data_offset_reg[0]_62 [0]),
        .I4(\rd_byte_data_offset_reg[0]_62 [3]),
        .O(p_0_in[4]));
LUT6 #(
    .INIT(64'hFFFFFFBAAAAAAAAA)) 
     \rd_byte_data_offset[0][5]_i_1 
       (.I0(I76),
        .I1(O1),
        .I2(rank_done_r1),
        .I3(\rd_byte_data_offset_reg[0]_62 [5]),
        .I4(\rd_byte_data_offset_reg[0]_62 [4]),
        .I5(n_0_dqs_found_done_r_i_4),
        .O(\n_0_rd_byte_data_offset[0][5]_i_1 ));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     \rd_byte_data_offset[0][5]_i_2 
       (.I0(\n_0_rd_byte_data_offset[0][5]_i_4 ),
        .I1(n_0_fine_adjust_reg),
        .I2(dqs_found_start_r),
        .I3(p_1_in25_in),
        .I4(O1),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[11]_i_2 ),
        .O(\n_0_rd_byte_data_offset[0][5]_i_2 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg[0]_62 [5]),
        .I1(\rd_byte_data_offset_reg[0]_62 [3]),
        .I2(\rd_byte_data_offset_reg[0]_62 [0]),
        .I3(\rd_byte_data_offset_reg[0]_62 [1]),
        .I4(\rd_byte_data_offset_reg[0]_62 [2]),
        .I5(\rd_byte_data_offset_reg[0]_62 [4]),
        .O(p_0_in[5]));
LUT6 #(
    .INIT(64'h0000000000001101)) 
     \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rd_byte_data_offset_reg[0]_62 [4]),
        .I1(\rd_byte_data_offset_reg[0]_62 [5]),
        .I2(rank_done_r1),
        .I3(O1),
        .I4(\n_0_rnk_cnt_r_reg[0] ),
        .I5(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rd_byte_data_offset[0][5]_i_4 ));
(* counter = "70" *) 
   FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[0]),
        .Q(\rd_byte_data_offset_reg[0]_62 [0]),
        .S(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* counter = "70" *) 
   FDRE \rd_byte_data_offset_reg[0][1] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[1]),
        .Q(\rd_byte_data_offset_reg[0]_62 [1]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* counter = "70" *) 
   FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[2]),
        .Q(\rd_byte_data_offset_reg[0]_62 [2]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* counter = "70" *) 
   FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[3]),
        .Q(\rd_byte_data_offset_reg[0]_62 [3]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* counter = "70" *) 
   FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[4]),
        .Q(\rd_byte_data_offset_reg[0]_62 [4]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* counter = "70" *) 
   FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(CLK),
        .CE(\n_0_rd_byte_data_offset[0][5]_i_2 ),
        .D(p_0_in[5]),
        .Q(\rd_byte_data_offset_reg[0]_62 [5]),
        .R(\n_0_rd_byte_data_offset[0][5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT3 #(
    .INIT(8'hB4)) 
     \rnk_cnt_r[0]_i_1 
       (.I0(O1),
        .I1(pi_dqs_found_rank_done),
        .I2(\n_0_rnk_cnt_r_reg[0] ),
        .O(\n_0_rnk_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair259" *) 
   LUT4 #(
    .INIT(16'hF708)) 
     \rnk_cnt_r[1]_i_1 
       (.I0(\n_0_rnk_cnt_r_reg[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(O1),
        .I3(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rnk_cnt_r[1]_i_1 ));
FDRE \rnk_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[0]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[0] ),
        .R(I105));
FDRE \rnk_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[1]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[1] ),
        .R(I105));
LUT6 #(
    .INIT(64'hBABABABB8A8A8A88)) 
     rst_dqs_find_i_1
       (.I0(rst_dqs_find),
        .I1(n_0_rst_dqs_find_i_3),
        .I2(n_0_rst_dqs_find_i_4),
        .I3(n_0_rst_dqs_find_i_5),
        .I4(n_0_rst_dqs_find_i_6),
        .I5(n_0_rst_dqs_find_reg),
        .O(n_0_rst_dqs_find_i_1));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT5 #(
    .INIT(32'hAAAAAA8A)) 
     rst_dqs_find_i_10
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(init_dqsfound_done_r5),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .O(n_0_rst_dqs_find_i_10));
LUT6 #(
    .INIT(64'h000002FF00000200)) 
     rst_dqs_find_i_11
       (.I0(init_dqsfound_done_r5),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[1] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_30 ),
        .O(n_0_rst_dqs_find_i_11));
(* SOFT_HLUTNM = "soft_lutpair274" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     rst_dqs_find_i_12
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I2(n_0_rst_dqs_find_i_9),
        .O(n_0_rst_dqs_find_i_12));
(* SOFT_HLUTNM = "soft_lutpair272" *) 
   LUT2 #(
    .INIT(4'h1)) 
     rst_dqs_find_i_13
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(n_0_rst_dqs_find_i_13));
(* SOFT_HLUTNM = "soft_lutpair244" *) 
   LUT3 #(
    .INIT(8'h10)) 
     rst_dqs_find_i_14
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .O(n_0_rst_dqs_find_i_14));
(* SOFT_HLUTNM = "soft_lutpair252" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     rst_dqs_find_i_15
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[1]_i_5 ),
        .O(n_0_rst_dqs_find_i_15));
LUT6 #(
    .INIT(64'h0000000000FE0000)) 
     rst_dqs_find_i_2
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[0] ),
        .I1(n_0_rst_dqs_find_i_7),
        .I2(n_0_rst_dqs_find_i_8),
        .I3(n_0_rst_dqs_find_i_9),
        .I4(n_0_dqs_found_done_r_i_6),
        .I5(n_0_rst_dqs_find_i_10),
        .O(rst_dqs_find));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     rst_dqs_find_i_3
       (.I0(n_0_rst_dqs_find_i_11),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[4] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[2] ),
        .I5(n_0_rst_dqs_find_i_9),
        .O(n_0_rst_dqs_find_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
     rst_dqs_find_i_4
       (.I0(n_0_rst_dqs_find_i_12),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(p_1_in25_in),
        .I4(n_0_rst_dqs_find_i_13),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[15]_i_3 ),
        .O(n_0_rst_dqs_find_i_4));
LUT6 #(
    .INIT(64'h888888888888AAA8)) 
     rst_dqs_find_i_5
       (.I0(n_0_rst_dqs_find_i_14),
        .I1(n_0_rst_dqs_find_i_15),
        .I2(\n_0_first_fail_taps[5]_i_3 ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[1]_i_4 ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r[12]_i_5 ),
        .I5(\n_0_FSM_onehot_fine_adj_state_r[13]_i_7 ),
        .O(n_0_rst_dqs_find_i_5));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT5 #(
    .INIT(32'hAABEAAAE)) 
     rst_dqs_find_i_6
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[3] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I4(prech_done),
        .O(n_0_rst_dqs_find_i_6));
(* SOFT_HLUTNM = "soft_lutpair232" *) 
   LUT4 #(
    .INIT(16'h0320)) 
     rst_dqs_find_i_7
       (.I0(prech_done),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .O(n_0_rst_dqs_find_i_7));
LUT6 #(
    .INIT(64'h0000020002020200)) 
     rst_dqs_find_i_8
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[11] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[15] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[13] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r[12]_i_7 ),
        .I4(I2),
        .I5(\n_0_first_fail_taps[5]_i_6 ),
        .O(n_0_rst_dqs_find_i_8));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     rst_dqs_find_i_9
       (.I0(\n_0_FSM_onehot_fine_adj_state_r_reg[8] ),
        .I1(\n_0_FSM_onehot_fine_adj_state_r_reg[7] ),
        .I2(\n_0_FSM_onehot_fine_adj_state_r_reg[10] ),
        .I3(\n_0_FSM_onehot_fine_adj_state_r_reg[14] ),
        .I4(\n_0_FSM_onehot_fine_adj_state_r_reg[12] ),
        .I5(\n_0_inc_cnt[5]_i_3 ),
        .O(n_0_rst_dqs_find_i_9));
FDRE rst_dqs_find_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_dqs_find_reg),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
FDRE rst_dqs_find_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
FDRE rst_dqs_find_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rst_dqs_find_i_1),
        .Q(n_0_rst_dqs_find_reg),
        .R(I105));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT3 #(
    .INIT(8'h45)) 
     \stable_pass_cnt[0]_i_1 
       (.I0(\n_0_stable_pass_cnt_reg[0] ),
        .I1(p_1_in25_in),
        .I2(detect_pi_found_dqs),
        .O(\n_0_stable_pass_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT4 #(
    .INIT(16'h6066)) 
     \stable_pass_cnt[1]_i_1 
       (.I0(stable_pass_cnt_reg__0[1]),
        .I1(\n_0_stable_pass_cnt_reg[0] ),
        .I2(p_1_in25_in),
        .I3(detect_pi_found_dqs),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair250" *) 
   LUT5 #(
    .INIT(32'h78007878)) 
     \stable_pass_cnt[2]_i_1 
       (.I0(\n_0_stable_pass_cnt_reg[0] ),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[2]),
        .I3(p_1_in25_in),
        .I4(detect_pi_found_dqs),
        .O(p_0_in__1[2]));
LUT6 #(
    .INIT(64'h7F8000007F807F80)) 
     \stable_pass_cnt[3]_i_1 
       (.I0(stable_pass_cnt_reg__0[2]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(\n_0_stable_pass_cnt_reg[0] ),
        .I3(stable_pass_cnt_reg__0[3]),
        .I4(p_1_in25_in),
        .I5(detect_pi_found_dqs),
        .O(p_0_in__1[3]));
LUT6 #(
    .INIT(64'h1555555540000000)) 
     \stable_pass_cnt[4]_i_1 
       (.I0(I2),
        .I1(stable_pass_cnt_reg__0[3]),
        .I2(\n_0_stable_pass_cnt_reg[0] ),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(stable_pass_cnt_reg__0[4]),
        .O(\n_0_stable_pass_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair242" *) 
   LUT5 #(
    .INIT(32'h0BBBB000)) 
     \stable_pass_cnt[5]_i_2 
       (.I0(p_1_in25_in),
        .I1(detect_pi_found_dqs),
        .I2(\n_0_stable_pass_cnt[5]_i_3 ),
        .I3(\n_0_stable_pass_cnt_reg[0] ),
        .I4(stable_pass_cnt_reg__0[5]),
        .O(\n_0_stable_pass_cnt[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair245" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg__0[2]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[3]),
        .O(\n_0_stable_pass_cnt[5]_i_3 ));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_stable_pass_cnt[0]_i_1 ),
        .Q(\n_0_stable_pass_cnt_reg[0] ),
        .R(SR));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(stable_pass_cnt_reg__0[1]),
        .R(SR));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(stable_pass_cnt_reg__0[2]),
        .R(SR));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(stable_pass_cnt_reg__0[3]),
        .R(SR));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_stable_pass_cnt[4]_i_1 ),
        .Q(stable_pass_cnt_reg__0[4]),
        .R(SR));
(* counter = "72" *) 
   FDRE \stable_pass_cnt_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_stable_pass_cnt[5]_i_2 ),
        .Q(stable_pass_cnt_reg__0[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_init" *) 
module migmig_7series_v2_0_ddr_phy_init
   (prech_done,
    O1,
    prech_req_posedge_r,
    pi_calib_done,
    detect_pi_found_dqs,
    O2,
    O3,
    O4,
    pi_dqs_found_done_r1,
    calib_wrdata_en,
    wrcal_rd_wait,
    O5,
    stg1_wr_done,
    mux_cmd_wren,
    wr_en,
    wr_en_0,
    wr_en_1,
    O17,
    mux_wrdata_en,
    O18,
    phy_dout,
    O19,
    O20,
    D,
    O6,
    O21,
    D9,
    D8,
    D7,
    D6,
    D5,
    D4,
    D2,
    D1,
    D0,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O40,
    O42,
    O43,
    O44,
    O45,
    O46,
    O47,
    O48,
    O49,
    O7,
    O8,
    E,
    wrlvl_final_if_rst,
    O9,
    O10,
    O11,
    phy_read_calib,
    CLK,
    I7,
    prech_req,
    I5,
    rdlvl_last_byte_done,
    prbs_last_byte_done,
    I6,
    I8,
    p_29_in,
    I1,
    I9,
    I2,
    I3,
    wrcal_prech_req,
    I4,
    I77,
    I78,
    I79,
    I10,
    mc_wrdata_en,
    I80,
    I81,
    I82,
    I83,
    mc_odt,
    I84,
    I11,
    I85,
    I12,
    I86,
    I13,
    I87,
    I88,
    I89,
    I90,
    I91,
    I92,
    I93,
    sent_col_r1,
    I14,
    I15,
    I75,
    dqs_found_prech_req,
    rdlvl_prech_req,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    phy_mc_go,
    wrlvl_byte_redo,
    I22,
    I94,
    mem_out,
    I23,
    I96,
    I97,
    I24,
    I98,
    I99,
    I25,
    I26,
    I100,
    I101,
    reset_if,
    reset_if_r9,
    p_1_in25_in,
    I27,
    I102,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I103);
  output prech_done;
  output O1;
  output prech_req_posedge_r;
  output pi_calib_done;
  output detect_pi_found_dqs;
  output O2;
  output O3;
  output O4;
  output pi_dqs_found_done_r1;
  output calib_wrdata_en;
  output wrcal_rd_wait;
  output O5;
  output stg1_wr_done;
  output mux_cmd_wren;
  output wr_en;
  output wr_en_0;
  output wr_en_1;
  output O17;
  output mux_wrdata_en;
  output [21:0]O18;
  output [43:0]phy_dout;
  output [40:0]O19;
  output [43:0]O20;
  output [10:0]D;
  output O6;
  output O21;
  output [3:0]D9;
  output [3:0]D8;
  output [3:0]D7;
  output [7:0]D6;
  output [7:0]D5;
  output [0:0]D4;
  output [3:0]D2;
  output [3:0]D1;
  output [3:0]D0;
  output [0:0]O24;
  output [3:0]O25;
  output [0:0]O26;
  output [4:0]O27;
  output [7:0]O28;
  output [3:0]O29;
  output [3:0]O31;
  output [5:0]O32;
  output [4:0]O33;
  output [5:0]O34;
  output [5:0]O35;
  output [4:0]O36;
  output [4:0]O37;
  output [5:0]O38;
  output [4:0]O40;
  output [4:0]O42;
  output [4:0]O43;
  output [5:0]O44;
  output [4:0]O45;
  output [5:0]O46;
  output [4:0]O47;
  output [5:0]O48;
  output [5:0]O49;
  output O7;
  output O8;
  output [0:0]E;
  output wrlvl_final_if_rst;
  output O9;
  output O10;
  output O11;
  output phy_read_calib;
  input CLK;
  input I7;
  input prech_req;
  input I5;
  input rdlvl_last_byte_done;
  input prbs_last_byte_done;
  input I6;
  input [0:0]I8;
  input p_29_in;
  input I1;
  input I9;
  input I2;
  input I3;
  input wrcal_prech_req;
  input I4;
  input I77;
  input I78;
  input I79;
  input I10;
  input mc_wrdata_en;
  input I80;
  input [1:0]I81;
  input [0:0]I82;
  input [34:0]I83;
  input [0:0]mc_odt;
  input [87:0]I84;
  input I11;
  input [5:0]I85;
  input I12;
  input I86;
  input I13;
  input I87;
  input I88;
  input I89;
  input [0:0]I90;
  input I91;
  input I92;
  input I93;
  input sent_col_r1;
  input I14;
  input I15;
  input I75;
  input dqs_found_prech_req;
  input rdlvl_prech_req;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input phy_mc_go;
  input wrlvl_byte_redo;
  input I22;
  input I94;
  input [40:0]mem_out;
  input I23;
  input I96;
  input [26:0]I97;
  input I24;
  input I98;
  input [43:0]I99;
  input I25;
  input I26;
  input I100;
  input [43:0]I101;
  input reset_if;
  input reset_if_r9;
  input p_1_in25_in;
  input I27;
  input I102;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input [0:0]I33;
  input I103;

  wire CLK;
  wire [10:0]D;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [0:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I100;
  wire [43:0]I101;
  wire I102;
  wire I103;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire [0:0]I33;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I75;
  wire I77;
  wire I78;
  wire I79;
  wire [0:0]I8;
  wire I80;
  wire [1:0]I81;
  wire [0:0]I82;
  wire [34:0]I83;
  wire [87:0]I84;
  wire [5:0]I85;
  wire I86;
  wire I87;
  wire I88;
  wire I89;
  wire I9;
  wire [0:0]I90;
  wire I91;
  wire I92;
  wire I93;
  wire I94;
  wire I96;
  wire [26:0]I97;
  wire I98;
  wire [43:0]I99;
  wire O1;
  wire O10;
  wire O11;
  wire O17;
  wire [21:0]O18;
  wire [40:0]O19;
  wire O2;
  wire [43:0]O20;
  wire O21;
  wire [0:0]O24;
  wire [3:0]O25;
  wire [0:0]O26;
  wire [4:0]O27;
  wire [7:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [3:0]O31;
  wire [5:0]O32;
  wire [4:0]O33;
  wire [5:0]O34;
  wire [5:0]O35;
  wire [4:0]O36;
  wire [4:0]O37;
  wire [5:0]O38;
  wire O4;
  wire [4:0]O40;
  wire [4:0]O42;
  wire [4:0]O43;
  wire [5:0]O44;
  wire [4:0]O45;
  wire [5:0]O46;
  wire [4:0]O47;
  wire [5:0]O48;
  wire [5:0]O49;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire burst_addr_r5_out;
  wire [3:3]calib_cke;
  wire [2:0]calib_cmd;
  wire [5:0]calib_data_offset_0;
  wire [0:0]calib_odt;
  wire calib_wrdata_en;
  wire cnt_cmd_done_r;
  wire [6:0]cnt_cmd_r;
  wire [7:0]cnt_dllk_zqinit_r_reg__0;
  wire cnt_init_af_done_r;
  wire [1:0]cnt_init_af_r;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r0;
  wire cnt_init_pre_wait_done_r;
  wire [7:0]cnt_init_pre_wait_r_reg;
  wire [9:0]cnt_pwron_ce_r_reg__0;
  wire [8:0]cnt_pwron_r_reg__0;
  wire ddr2_refresh_flag_r;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire dqs_found_prech_req;
  wire [4:0]enable_wrlvl_cnt;
  wire first_rdlvl_pat_r;
  wire first_wrcal_pat_r;
  wire [1:1]\gen_rnk[0].mr2_r_reg[0]_1 ;
  wire init_complete_r;
  wire init_complete_r1;
(* RTL_KEEP = "true" *)   wire init_complete_r1_timing;
  wire init_complete_r2;
(* RTL_KEEP = "true" *)   wire init_complete_r_timing;
  wire [5:0]init_next_state;
  wire init_next_state023_out;
  wire [0:0]mc_odt;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r0;
  wire [40:0]mem_out;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ;
  wire \n_0_back_to_back_reads_4_1.num_reads[0]_i_1 ;
  wire \n_0_back_to_back_reads_4_1.num_reads[1]_i_1 ;
  wire \n_0_back_to_back_reads_4_1.num_reads[1]_i_2 ;
  wire n_0_burst_addr_r_i_2;
  wire n_0_burst_addr_r_reg;
  wire \n_0_calib_cmd[0]_i_1 ;
  wire \n_0_calib_cmd[1]_i_1 ;
  wire \n_0_calib_cmd[2]_i_1 ;
  wire \n_0_calib_data_offset_0[2]_i_1 ;
  wire \n_0_calib_data_offset_0[5]_i_1 ;
  wire \n_0_calib_odt[0]_i_1 ;
  wire \n_0_calib_odt[0]_i_2 ;
  wire \n_0_calib_odt[0]_i_3 ;
  wire \n_0_calib_odt[0]_i_4 ;
  wire \n_0_calib_seq[0]_i_1 ;
  wire \n_0_calib_seq[1]_i_1 ;
  wire n_0_cnt_cmd_done_r_i_1;
  wire \n_0_cnt_cmd_r[0]_i_1 ;
  wire \n_0_cnt_cmd_r[1]_i_1 ;
  wire \n_0_cnt_cmd_r[2]_i_1 ;
  wire \n_0_cnt_cmd_r[3]_i_1 ;
  wire \n_0_cnt_cmd_r[4]_i_1 ;
  wire \n_0_cnt_cmd_r[5]_i_1 ;
  wire \n_0_cnt_cmd_r[6]_i_1 ;
  wire \n_0_cnt_cmd_r[6]_i_2 ;
  wire \n_0_cnt_cmd_r[6]_i_3 ;
  wire n_0_cnt_dllk_zqinit_done_r_i_1;
  wire n_0_cnt_dllk_zqinit_done_r_reg;
  wire \n_0_cnt_dllk_zqinit_r[7]_i_1 ;
  wire \n_0_cnt_dllk_zqinit_r[7]_i_3 ;
  wire n_0_cnt_init_af_done_r_i_1;
  wire \n_0_cnt_init_af_r[0]_i_1 ;
  wire \n_0_cnt_init_af_r[1]_i_1 ;
  wire n_0_cnt_init_mr_done_r_i_1;
  wire n_0_cnt_init_mr_done_r_reg;
  wire \n_0_cnt_init_mr_r[0]_i_1 ;
  wire \n_0_cnt_init_mr_r[1]_i_1 ;
  wire \n_0_cnt_init_mr_r[1]_i_2 ;
  wire \n_0_cnt_init_mr_r[1]_i_3 ;
  wire n_0_cnt_init_pre_wait_done_r_i_1;
  wire n_0_cnt_init_pre_wait_done_r_i_2;
  wire \n_0_cnt_init_pre_wait_r[0]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[1]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[2]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[3]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[4]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[5]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[5]_i_2 ;
  wire \n_0_cnt_init_pre_wait_r[6]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[7]_i_1 ;
  wire \n_0_cnt_init_pre_wait_r[7]_i_2 ;
  wire n_0_cnt_pwron_cke_done_r_i_1;
  wire n_0_cnt_pwron_cke_done_r_i_2;
  wire n_0_cnt_pwron_cke_done_r_i_3;
  wire \n_0_cnt_pwron_r[5]_i_1 ;
  wire \n_0_cnt_pwron_r[8]_i_2 ;
  wire n_0_ddr2_pre_flag_r_i_1;
  wire n_0_ddr2_pre_flag_r_i_2;
  wire n_0_ddr2_pre_flag_r_i_3;
  wire n_0_ddr2_pre_flag_r_i_4;
  wire n_0_ddr2_pre_flag_r_reg;
  wire n_0_ddr2_refresh_flag_r_i_1;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1 ;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1 ;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1 ;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1 ;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3 ;
  wire \n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1 ;
  wire \n_0_en_cnt_div4.wrlvl_odt_i_1 ;
  wire \n_0_even_cwl.phy_cas_n[0]_i_1 ;
  wire \n_0_even_cwl.phy_ras_n[0]_i_1 ;
  wire \n_0_even_cwl.phy_we_n[0]_i_1 ;
  wire n_0_first_rdlvl_pat_r_i_1;
  wire n_0_first_wrcal_pat_r_i_1;
  wire n_0_first_wrcal_pat_r_i_2;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ;
  wire \n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 ;
  wire n_0_init_complete_r_i_1;
  wire n_0_init_complete_r_timing_i_1;
  wire n_0_init_complete_r_timing_i_2;
  wire \n_0_init_state_r[0]_i_10 ;
  wire \n_0_init_state_r[0]_i_2 ;
  wire \n_0_init_state_r[0]_i_3 ;
  wire \n_0_init_state_r[0]_i_4 ;
  wire \n_0_init_state_r[0]_i_5 ;
  wire \n_0_init_state_r[0]_i_6 ;
  wire \n_0_init_state_r[0]_i_7 ;
  wire \n_0_init_state_r[0]_i_8 ;
  wire \n_0_init_state_r[0]_i_9 ;
  wire \n_0_init_state_r[1]_i_10 ;
  wire \n_0_init_state_r[1]_i_11 ;
  wire \n_0_init_state_r[1]_i_12 ;
  wire \n_0_init_state_r[1]_i_2 ;
  wire \n_0_init_state_r[1]_i_3 ;
  wire \n_0_init_state_r[1]_i_4 ;
  wire \n_0_init_state_r[1]_i_5 ;
  wire \n_0_init_state_r[1]_i_6 ;
  wire \n_0_init_state_r[1]_i_7 ;
  wire \n_0_init_state_r[1]_i_8 ;
  wire \n_0_init_state_r[1]_i_9 ;
  wire \n_0_init_state_r[2]_i_2 ;
  wire \n_0_init_state_r[2]_i_3 ;
  wire \n_0_init_state_r[2]_i_4 ;
  wire \n_0_init_state_r[2]_i_5 ;
  wire \n_0_init_state_r[2]_i_6 ;
  wire \n_0_init_state_r[2]_i_7 ;
  wire \n_0_init_state_r[2]_i_8 ;
  wire \n_0_init_state_r[3]_i_2 ;
  wire \n_0_init_state_r[3]_i_3 ;
  wire \n_0_init_state_r[3]_i_4 ;
  wire \n_0_init_state_r[3]_i_5 ;
  wire \n_0_init_state_r[3]_i_6 ;
  wire \n_0_init_state_r[3]_i_7 ;
  wire \n_0_init_state_r[3]_i_8 ;
  wire \n_0_init_state_r[3]_i_9 ;
  wire \n_0_init_state_r[4]_i_10 ;
  wire \n_0_init_state_r[4]_i_11 ;
  wire \n_0_init_state_r[4]_i_12 ;
  wire \n_0_init_state_r[4]_i_13 ;
  wire \n_0_init_state_r[4]_i_2 ;
  wire \n_0_init_state_r[4]_i_3 ;
  wire \n_0_init_state_r[4]_i_4 ;
  wire \n_0_init_state_r[4]_i_5 ;
  wire \n_0_init_state_r[4]_i_6 ;
  wire \n_0_init_state_r[4]_i_7 ;
  wire \n_0_init_state_r[4]_i_8 ;
  wire \n_0_init_state_r[4]_i_9 ;
  wire \n_0_init_state_r[5]_i_1 ;
  wire \n_0_init_state_r[5]_i_10 ;
  wire \n_0_init_state_r[5]_i_11 ;
  wire \n_0_init_state_r[5]_i_12 ;
  wire \n_0_init_state_r[5]_i_13 ;
  wire \n_0_init_state_r[5]_i_15 ;
  wire \n_0_init_state_r[5]_i_17 ;
  wire \n_0_init_state_r[5]_i_19 ;
  wire \n_0_init_state_r[5]_i_21 ;
  wire \n_0_init_state_r[5]_i_22 ;
  wire \n_0_init_state_r[5]_i_23 ;
  wire \n_0_init_state_r[5]_i_24 ;
  wire \n_0_init_state_r[5]_i_25 ;
  wire \n_0_init_state_r[5]_i_26 ;
  wire \n_0_init_state_r[5]_i_27 ;
  wire \n_0_init_state_r[5]_i_28 ;
  wire \n_0_init_state_r[5]_i_29 ;
  wire \n_0_init_state_r[5]_i_3 ;
  wire \n_0_init_state_r[5]_i_30 ;
  wire \n_0_init_state_r[5]_i_4 ;
  wire \n_0_init_state_r[5]_i_5 ;
  wire \n_0_init_state_r[5]_i_6 ;
  wire \n_0_init_state_r[5]_i_7 ;
  wire \n_0_init_state_r[5]_i_8 ;
  wire \n_0_init_state_r[5]_i_9 ;
  wire \n_0_init_state_r_reg[0] ;
  wire \n_0_init_state_r_reg[1] ;
  wire \n_0_init_state_r_reg[2] ;
  wire \n_0_init_state_r_reg[3] ;
  wire \n_0_init_state_r_reg[4] ;
  wire \n_0_init_state_r_reg[5] ;
  wire \n_0_init_state_r_reg[5]_i_16 ;
  wire \n_0_init_state_r_reg[5]_i_18 ;
  wire n_0_mem_init_done_r_i_1;
  wire n_0_mem_init_done_r_i_2;
  wire n_0_mpr_rdlvl_start_i_1;
  wire n_0_mpr_rdlvl_start_i_2;
  wire \n_0_num_refresh[3]_i_1 ;
  wire \n_0_num_refresh[3]_i_4 ;
  wire \n_0_num_refresh[3]_i_5 ;
  wire \n_0_oclk_wr_cnt[0]_i_1 ;
  wire \n_0_oclk_wr_cnt[1]_i_1 ;
  wire \n_0_oclk_wr_cnt[2]_i_1 ;
  wire \n_0_oclk_wr_cnt[3]_i_1 ;
  wire \n_0_oclk_wr_cnt[3]_i_4 ;
  wire \n_0_one_rank.stg1_wr_done_i_1 ;
  wire n_0_pi_calib_done_r_i_1;
  wire n_0_pi_dqs_found_start_i_1;
  wire \n_0_prech_done_dly_r_reg[15]_srl16 ;
  wire n_0_prech_pending_r_i_1;
  wire n_0_prech_pending_r_i_2;
  wire n_0_prech_pending_r_i_3;
  wire n_0_prech_pending_r_i_4;
  wire n_0_prech_pending_r_i_5;
  wire n_0_prech_pending_r_i_6;
  wire n_0_prech_pending_r_reg;
  wire n_0_pwron_ce_r_i_1;
  wire n_0_pwron_ce_r_i_2;
  wire \n_0_rdlvl_start_dly0_r_reg[13]_srl14 ;
  wire n_0_rdlvl_start_pre_i_1;
  wire n_0_rdlvl_stg1_start_i_1;
  wire n_0_rdlvl_stg1_start_i_2;
  wire n_0_read_calib_i_1;
  wire n_0_read_calib_i_2;
  wire \n_0_reg_ctrl_cnt_r[3]_i_1 ;
  wire \n_0_reg_ctrl_cnt_r[3]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[1]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[2]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[6]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[7]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[7]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_1 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_2 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_5 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_6 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_7 ;
  wire \n_0_stg1_wr_rd_cnt[8]_i_8 ;
  wire \n_0_stg1_wr_rd_cnt_reg[0] ;
  wire \n_0_stg1_wr_rd_cnt_reg[1] ;
  wire \n_0_stg1_wr_rd_cnt_reg[2] ;
  wire \n_0_stg1_wr_rd_cnt_reg[3] ;
  wire \n_0_stg1_wr_rd_cnt_reg[4] ;
  wire \n_0_stg1_wr_rd_cnt_reg[5] ;
  wire \n_0_stg1_wr_rd_cnt_reg[6] ;
  wire \n_0_stg1_wr_rd_cnt_reg[7] ;
  wire \n_0_stg1_wr_rd_cnt_reg[8] ;
  wire n_0_wrcal_rd_wait_i_1;
  wire \n_0_wrcal_reads[0]_i_1 ;
  wire \n_0_wrcal_reads[1]_i_1 ;
  wire \n_0_wrcal_reads[2]_i_1 ;
  wire \n_0_wrcal_reads[3]_i_1 ;
  wire \n_0_wrcal_reads[4]_i_1 ;
  wire \n_0_wrcal_reads[5]_i_1 ;
  wire \n_0_wrcal_reads[6]_i_1 ;
  wire \n_0_wrcal_reads[7]_i_2 ;
  wire \n_0_wrcal_reads[7]_i_3 ;
  wire \n_0_wrcal_reads[7]_i_4 ;
  wire \n_0_wrcal_reads[7]_i_5 ;
  wire \n_0_wrcal_reads[7]_i_6 ;
  wire \n_0_wrcal_reads[7]_i_7 ;
  wire \n_0_wrcal_reads_reg[0] ;
  wire \n_0_wrcal_reads_reg[1] ;
  wire \n_0_wrcal_reads_reg[2] ;
  wire \n_0_wrcal_reads_reg[3] ;
  wire \n_0_wrcal_reads_reg[4] ;
  wire \n_0_wrcal_reads_reg[5] ;
  wire \n_0_wrcal_reads_reg[6] ;
  wire \n_0_wrcal_reads_reg[7] ;
  wire \n_0_wrcal_start_dly_r_reg[4]_srl5 ;
  wire \n_0_wrcal_start_dly_r_reg[5] ;
  wire n_0_wrcal_start_i_1;
  wire \n_0_wrcal_wr_cnt[1]_i_1 ;
  wire \n_0_wrcal_wr_cnt[2]_i_1 ;
  wire \n_0_wrcal_wr_cnt[3]_i_1 ;
  wire \n_0_wrcal_wr_cnt[3]_i_2 ;
  wire \n_0_wrcal_wr_cnt[3]_i_4 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1 ;
  wire \n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1 ;
  wire n_0_wrlvl_final_if_rst_i_1;
  wire n_0_wrlvl_final_if_rst_i_2;
  wire n_0_wrlvl_final_if_rst_i_3;
  wire [1:0]num_reads;
  wire num_refresh0;
  wire [3:0]num_refresh_reg__0;
  wire [3:3]oclk_wr_cnt0;
  wire [3:0]oclk_wr_cnt_reg__0;
  wire p_0_in14_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire [8:0]p_0_in__3;
  wire [9:0]p_0_in__4;
  wire p_1_in25_in;
  wire p_29_in;
  wire [51:39]phy_address;
  wire [10:9]phy_bank;
  wire [0:0]phy_cas_n;
  wire [0:0]phy_cs_n;
  wire [43:0]phy_dout;
  wire phy_mc_go;
  wire [0:0]phy_ras_n;
  wire phy_read_calib;
  wire [0:0]phy_we_n;
  wire [127:13]phy_wrdata;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_done_r1;
  wire pi_phase_locked_all_r1;
  wire pi_phase_locked_all_r2;
  wire pi_phase_locked_all_r3;
  wire pi_phase_locked_all_r4;
  wire prbs_last_byte_done;
  wire prbs_last_byte_done_r;
  wire prbs_rdlvl_done_r1;
  wire prech_done;
  wire prech_done_pre;
  wire prech_req;
  wire prech_req_posedge_r;
  wire prech_req_posedge_r0;
  wire prech_req_r;
  wire pwron_ce_r;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire rdlvl_start_pre;
  wire rdlvl_wr;
  wire [3:0]reg_ctrl_cnt_r_reg__0;
  wire reset_if;
  wire reset_if_r9;
  wire sent_col_r1;
  wire stg1_wr_done;
  wire [8:0]stg1_wr_rd_cnt02_in;
  wire stg1_wr_rd_cnt1;
  wire stg1_wr_rd_cnt16_out;
  wire wr_en;
  wire wr_en_0;
  wire wr_en_1;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_reads02_out;
  wire wrcal_start_pre;
  wire [3:0]wrcal_wr_cnt0;
  wire [3:0]wrcal_wr_cnt_reg__0;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire wrlvl_odt;

LUT6 #(
    .INIT(64'hF7FB3C3CF7B81C3D)) 
     \DDR3_1rank.phy_int_cs_n[0]_i_1 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ));
FDSE \DDR3_1rank.phy_int_cs_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_DDR3_1rank.phy_int_cs_n[0]_i_1 ),
        .Q(phy_cs_n),
        .S(I6));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT5 #(
    .INIT(32'h00003200)) 
     \back_to_back_reads_4_1.num_reads[0]_i_1 
       (.I0(\n_0_back_to_back_reads_4_1.num_reads[1]_i_2 ),
        .I1(num_reads[0]),
        .I2(num_reads[1]),
        .I3(O6),
        .I4(I75),
        .O(\n_0_back_to_back_reads_4_1.num_reads[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair300" *) 
   LUT5 #(
    .INIT(32'h0000C200)) 
     \back_to_back_reads_4_1.num_reads[1]_i_1 
       (.I0(\n_0_back_to_back_reads_4_1.num_reads[1]_i_2 ),
        .I1(num_reads[0]),
        .I2(num_reads[1]),
        .I3(O6),
        .I4(I75),
        .O(\n_0_back_to_back_reads_4_1.num_reads[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000001000000000)) 
     \back_to_back_reads_4_1.num_reads[1]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_back_to_back_reads_4_1.num_reads[1]_i_2 ));
FDRE \back_to_back_reads_4_1.num_reads_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_back_to_back_reads_4_1.num_reads[0]_i_1 ),
        .Q(num_reads[0]),
        .R(1'b0));
FDRE \back_to_back_reads_4_1.num_reads_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_back_to_back_reads_4_1.num_reads[1]_i_1 ),
        .Q(num_reads[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h000000AB)) 
     burst_addr_r_i_1
       (.I0(n_0_burst_addr_r_i_2),
        .I1(\n_0_calib_cmd[2]_i_1 ),
        .I2(n_0_burst_addr_r_reg),
        .I3(I15),
        .I4(I75),
        .O(burst_addr_r5_out));
LUT6 #(
    .INIT(64'h0913000009030000)) 
     burst_addr_r_i_2
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(n_0_burst_addr_r_i_2));
FDRE burst_addr_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(burst_addr_r5_out),
        .Q(n_0_burst_addr_r_reg),
        .R(1'b0));
FDRE \calib_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O4),
        .Q(calib_cke),
        .R(I7));
LUT6 #(
    .INIT(64'h0917001002000810)) 
     \calib_cmd[0]_i_1 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_calib_cmd[0]_i_1 ));
LUT6 #(
    .INIT(64'h0116001002000010)) 
     \calib_cmd[1]_i_1 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_calib_cmd[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF6FFFB7FFF7F477)) 
     \calib_cmd[2]_i_1 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_calib_cmd[2]_i_1 ));
FDRE \calib_cmd_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[0]_i_1 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
FDRE \calib_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[1]_i_1 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
FDRE \calib_cmd_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_cmd[2]_i_1 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
FDRE calib_ctl_wren_reg
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_in),
        .Q(O3),
        .R(I8));
LUT3 #(
    .INIT(8'h45)) 
     \calib_data_offset_0[2]_i_1 
       (.I0(\n_0_calib_cmd[2]_i_1 ),
        .I1(rdlvl_wr),
        .I2(I3),
        .O(\n_0_calib_data_offset_0[2]_i_1 ));
LUT2 #(
    .INIT(4'h7)) 
     \calib_data_offset_0[5]_i_1 
       (.I0(pi_calib_done),
        .I1(\n_0_calib_cmd[1]_i_1 ),
        .O(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32),
        .Q(calib_data_offset_0[0]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31),
        .Q(calib_data_offset_0[1]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_data_offset_0[2]_i_1 ),
        .Q(calib_data_offset_0[2]),
        .R(1'b0));
FDRE \calib_data_offset_0_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30),
        .Q(calib_data_offset_0[3]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29),
        .Q(calib_data_offset_0[4]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
FDRE \calib_data_offset_0_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28),
        .Q(calib_data_offset_0[5]),
        .R(\n_0_calib_data_offset_0[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
     \calib_odt[0]_i_1 
       (.I0(\gen_rnk[0].mr2_r_reg[0]_1 ),
        .I1(\n_0_calib_odt[0]_i_2 ),
        .I2(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .I3(\n_0_calib_odt[0]_i_3 ),
        .I4(\n_0_calib_odt[0]_i_4 ),
        .I5(I75),
        .O(\n_0_calib_odt[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFCFFFFFFFFFFBFF)) 
     \calib_odt[0]_i_2 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_calib_odt[0]_i_2 ));
LUT6 #(
    .INIT(64'h0080000000000020)) 
     \calib_odt[0]_i_3 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_calib_odt[0]_i_3 ));
LUT6 #(
    .INIT(64'h2000000000000000)) 
     \calib_odt[0]_i_4 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_wrcal_reads[7]_i_4 ),
        .I4(wrlvl_odt),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_calib_odt[0]_i_4 ));
FDRE \calib_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_odt[0]_i_1 ),
        .Q(calib_odt),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \calib_seq[0]_i_1 
       (.I0(O4),
        .I1(phy_mc_go),
        .I2(D[9]),
        .O(\n_0_calib_seq[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair334" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \calib_seq[1]_i_1 
       (.I0(D[9]),
        .I1(phy_mc_go),
        .I2(O4),
        .I3(D[10]),
        .O(\n_0_calib_seq[1]_i_1 ));
FDRE \calib_seq_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_seq[0]_i_1 ),
        .Q(D[9]),
        .R(I8));
FDRE \calib_seq_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_calib_seq[1]_i_1 ),
        .Q(D[10]),
        .R(I8));
LUT6 #(
    .INIT(64'h0801000000000800)) 
     calib_wrdata_en_i_1
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(rdlvl_wr));
FDRE calib_wrdata_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_wr),
        .Q(calib_wrdata_en),
        .R(1'b0));
LUT2 #(
    .INIT(4'h8)) 
     cnt_cmd_done_r_i_1
       (.I0(\n_0_cnt_cmd_r[6]_i_3 ),
        .I1(cnt_cmd_r[6]),
        .O(n_0_cnt_cmd_done_r_i_1));
FDRE cnt_cmd_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_cmd_done_r_i_1),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_cmd_r[0]_i_1 
       (.I0(cnt_cmd_r[0]),
        .O(\n_0_cnt_cmd_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_cmd_r[1]_i_1 
       (.I0(cnt_cmd_r[1]),
        .I1(cnt_cmd_r[0]),
        .O(\n_0_cnt_cmd_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair349" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_cmd_r[2]_i_1 
       (.I0(cnt_cmd_r[2]),
        .I1(cnt_cmd_r[1]),
        .I2(cnt_cmd_r[0]),
        .O(\n_0_cnt_cmd_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_cmd_r[3]_i_1 
       (.I0(cnt_cmd_r[3]),
        .I1(cnt_cmd_r[2]),
        .I2(cnt_cmd_r[0]),
        .I3(cnt_cmd_r[1]),
        .O(\n_0_cnt_cmd_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair296" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_cmd_r[4]_i_1 
       (.I0(cnt_cmd_r[4]),
        .I1(cnt_cmd_r[1]),
        .I2(cnt_cmd_r[0]),
        .I3(cnt_cmd_r[2]),
        .I4(cnt_cmd_r[3]),
        .O(\n_0_cnt_cmd_r[4]_i_1 ));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_cmd_r[5]_i_1 
       (.I0(cnt_cmd_r[5]),
        .I1(cnt_cmd_r[3]),
        .I2(cnt_cmd_r[2]),
        .I3(cnt_cmd_r[0]),
        .I4(cnt_cmd_r[1]),
        .I5(cnt_cmd_r[4]),
        .O(\n_0_cnt_cmd_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hF9FFE929E9BDE9DD)) 
     \cnt_cmd_r[6]_i_1 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_cnt_cmd_r[6]_i_1 ));
LUT2 #(
    .INIT(4'h6)) 
     \cnt_cmd_r[6]_i_2 
       (.I0(cnt_cmd_r[6]),
        .I1(\n_0_cnt_cmd_r[6]_i_3 ),
        .O(\n_0_cnt_cmd_r[6]_i_2 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cnt_cmd_r[6]_i_3 
       (.I0(cnt_cmd_r[3]),
        .I1(cnt_cmd_r[2]),
        .I2(cnt_cmd_r[0]),
        .I3(cnt_cmd_r[1]),
        .I4(cnt_cmd_r[4]),
        .I5(cnt_cmd_r[5]),
        .O(\n_0_cnt_cmd_r[6]_i_3 ));
FDRE \cnt_cmd_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[0]_i_1 ),
        .Q(cnt_cmd_r[0]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[1]_i_1 ),
        .Q(cnt_cmd_r[1]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[2]_i_1 ),
        .Q(cnt_cmd_r[2]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[3]_i_1 ),
        .Q(cnt_cmd_r[3]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[4]_i_1 ),
        .Q(cnt_cmd_r[4]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[5]_i_1 ),
        .Q(cnt_cmd_r[5]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
FDRE \cnt_cmd_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_cmd_r[6]_i_2 ),
        .Q(cnt_cmd_r[6]),
        .R(\n_0_cnt_cmd_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     cnt_dllk_zqinit_done_r_i_1
       (.I0(n_0_cnt_dllk_zqinit_done_r_reg),
        .I1(cnt_dllk_zqinit_r_reg__0[6]),
        .I2(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .I3(cnt_dllk_zqinit_r_reg__0[7]),
        .O(n_0_cnt_dllk_zqinit_done_r_i_1));
FDRE cnt_dllk_zqinit_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_dllk_zqinit_done_r_i_1),
        .Q(n_0_cnt_dllk_zqinit_done_r_reg),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair346" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[2]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[3]),
        .I1(cnt_dllk_zqinit_r_reg__0[0]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[2]),
        .O(p_0_in__2[3]));
(* SOFT_HLUTNM = "soft_lutpair307" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[4]),
        .I1(cnt_dllk_zqinit_r_reg__0[2]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[0]),
        .I4(cnt_dllk_zqinit_r_reg__0[3]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(p_0_in__2[5]));
LUT2 #(
    .INIT(4'h6)) 
     \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[6]),
        .I1(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .O(p_0_in__2[6]));
LUT6 #(
    .INIT(64'h0000000100000000)) 
     \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair332" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg__0[7]),
        .I1(\n_0_cnt_dllk_zqinit_r[7]_i_3 ),
        .I2(cnt_dllk_zqinit_r_reg__0[6]),
        .O(p_0_in__2[7]));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(\n_0_cnt_dllk_zqinit_r[7]_i_3 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(cnt_dllk_zqinit_r_reg__0[0]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(cnt_dllk_zqinit_r_reg__0[1]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(cnt_dllk_zqinit_r_reg__0[2]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(cnt_dllk_zqinit_r_reg__0[3]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(cnt_dllk_zqinit_r_reg__0[4]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(cnt_dllk_zqinit_r_reg__0[5]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(cnt_dllk_zqinit_r_reg__0[6]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
(* counter = "61" *) 
   FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(cnt_dllk_zqinit_r_reg__0[7]),
        .R(\n_0_cnt_dllk_zqinit_r[7]_i_1 ));
LUT6 #(
    .INIT(64'h00000000BA8A8A8A)) 
     cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I3(cnt_init_af_r[1]),
        .I4(cnt_init_af_r[0]),
        .I5(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(n_0_cnt_init_af_done_r_i_1));
FDRE cnt_init_af_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_af_done_r_i_1),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT4 #(
    .INIT(16'h00A6)) 
     \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I2(mem_init_done_r),
        .I3(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(\n_0_cnt_init_af_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair306" *) 
   LUT5 #(
    .INIT(32'h00009AAA)) 
     \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(mem_init_done_r),
        .I2(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I3(cnt_init_af_r[0]),
        .I4(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(\n_0_cnt_init_af_r[1]_i_1 ));
FDRE \cnt_init_af_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_af_r[0]_i_1 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
FDRE \cnt_init_af_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_af_r[1]_i_1 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
LUT5 #(
    .INIT(32'h0000E222)) 
     cnt_init_mr_done_r_i_1
       (.I0(n_0_cnt_init_mr_done_r_reg),
        .I1(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .I4(cnt_init_mr_r0),
        .O(n_0_cnt_init_mr_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT3 #(
    .INIT(8'hF4)) 
     cnt_init_mr_done_r_i_2
       (.I0(mem_init_done_r),
        .I1(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I2(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .O(cnt_init_mr_r0));
FDRE cnt_init_mr_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_mr_done_r_i_1),
        .Q(n_0_cnt_init_mr_done_r_reg),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair291" *) 
   LUT5 #(
    .INIT(32'h06060006)) 
     \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I2(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I3(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I4(mem_init_done_r),
        .O(\n_0_cnt_init_mr_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h006A006A0000006A)) 
     \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I2(cnt_init_mr_r[0]),
        .I3(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I4(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I5(mem_init_done_r),
        .O(\n_0_cnt_init_mr_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \cnt_init_mr_r[1]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_cnt_init_mr_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000000002000000)) 
     \cnt_init_mr_r[1]_i_3 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_cnt_init_mr_r[1]_i_3 ));
FDRE \cnt_init_mr_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_mr_r[0]_i_1 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
FDRE \cnt_init_mr_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_mr_r[1]_i_1 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
     cnt_init_pre_wait_done_r_i_1
       (.I0(n_0_cnt_init_pre_wait_done_r_i_2),
        .I1(cnt_init_pre_wait_r_reg[5]),
        .I2(cnt_init_pre_wait_r_reg[7]),
        .I3(cnt_init_pre_wait_r_reg[6]),
        .I4(cnt_init_pre_wait_done_r),
        .I5(O4),
        .O(n_0_cnt_init_pre_wait_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT5 #(
    .INIT(32'hAAAAA888)) 
     cnt_init_pre_wait_done_r_i_2
       (.I0(cnt_init_pre_wait_r_reg[4]),
        .I1(cnt_init_pre_wait_r_reg[2]),
        .I2(cnt_init_pre_wait_r_reg[1]),
        .I3(cnt_init_pre_wait_r_reg[0]),
        .I4(cnt_init_pre_wait_r_reg[3]),
        .O(n_0_cnt_init_pre_wait_done_r_i_2));
FDRE cnt_init_pre_wait_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_init_pre_wait_done_r_i_1),
        .Q(cnt_init_pre_wait_done_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_init_pre_wait_r[0]_i_1 
       (.I0(O4),
        .I1(cnt_init_pre_wait_r_reg[0]),
        .O(\n_0_cnt_init_pre_wait_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair348" *) 
   LUT3 #(
    .INIT(8'h60)) 
     \cnt_init_pre_wait_r[1]_i_1 
       (.I0(cnt_init_pre_wait_r_reg[1]),
        .I1(cnt_init_pre_wait_r_reg[0]),
        .I2(O4),
        .O(\n_0_cnt_init_pre_wait_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT4 #(
    .INIT(16'h2A80)) 
     \cnt_init_pre_wait_r[2]_i_1 
       (.I0(O4),
        .I1(cnt_init_pre_wait_r_reg[0]),
        .I2(cnt_init_pre_wait_r_reg[1]),
        .I3(cnt_init_pre_wait_r_reg[2]),
        .O(\n_0_cnt_init_pre_wait_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair310" *) 
   LUT5 #(
    .INIT(32'h2AAA8000)) 
     \cnt_init_pre_wait_r[3]_i_1 
       (.I0(O4),
        .I1(cnt_init_pre_wait_r_reg[1]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .I3(cnt_init_pre_wait_r_reg[2]),
        .I4(cnt_init_pre_wait_r_reg[3]),
        .O(\n_0_cnt_init_pre_wait_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
     \cnt_init_pre_wait_r[4]_i_1 
       (.I0(O4),
        .I1(cnt_init_pre_wait_r_reg[2]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .I3(cnt_init_pre_wait_r_reg[1]),
        .I4(cnt_init_pre_wait_r_reg[3]),
        .I5(cnt_init_pre_wait_r_reg[4]),
        .O(\n_0_cnt_init_pre_wait_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
     \cnt_init_pre_wait_r[5]_i_1 
       (.I0(O4),
        .I1(cnt_init_pre_wait_r_reg[3]),
        .I2(\n_0_cnt_init_pre_wait_r[5]_i_2 ),
        .I3(cnt_init_pre_wait_r_reg[2]),
        .I4(cnt_init_pre_wait_r_reg[4]),
        .I5(cnt_init_pre_wait_r_reg[5]),
        .O(\n_0_cnt_init_pre_wait_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair311" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \cnt_init_pre_wait_r[5]_i_2 
       (.I0(cnt_init_pre_wait_r_reg[0]),
        .I1(cnt_init_pre_wait_r_reg[1]),
        .O(\n_0_cnt_init_pre_wait_r[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT3 #(
    .INIT(8'h82)) 
     \cnt_init_pre_wait_r[6]_i_1 
       (.I0(O4),
        .I1(\n_0_cnt_init_pre_wait_r[7]_i_2 ),
        .I2(cnt_init_pre_wait_r_reg[6]),
        .O(\n_0_cnt_init_pre_wait_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair322" *) 
   LUT4 #(
    .INIT(16'h8A20)) 
     \cnt_init_pre_wait_r[7]_i_1 
       (.I0(O4),
        .I1(\n_0_cnt_init_pre_wait_r[7]_i_2 ),
        .I2(cnt_init_pre_wait_r_reg[6]),
        .I3(cnt_init_pre_wait_r_reg[7]),
        .O(\n_0_cnt_init_pre_wait_r[7]_i_1 ));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     \cnt_init_pre_wait_r[7]_i_2 
       (.I0(cnt_init_pre_wait_r_reg[4]),
        .I1(cnt_init_pre_wait_r_reg[2]),
        .I2(cnt_init_pre_wait_r_reg[0]),
        .I3(cnt_init_pre_wait_r_reg[1]),
        .I4(cnt_init_pre_wait_r_reg[3]),
        .I5(cnt_init_pre_wait_r_reg[5]),
        .O(\n_0_cnt_init_pre_wait_r[7]_i_2 ));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[0]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[0]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[1]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[1]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[2]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[2]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[3]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[3]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[4]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[4]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[5]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[5]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[6]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[6]),
        .R(1'b0));
(* counter = "63" *) 
   FDRE \cnt_init_pre_wait_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_cnt_init_pre_wait_r[7]_i_1 ),
        .Q(cnt_init_pre_wait_r_reg[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair343" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[2]),
        .I1(cnt_pwron_ce_r_reg__0[0]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .O(p_0_in__4[2]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[3]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[2]),
        .O(p_0_in__4[3]));
(* SOFT_HLUTNM = "soft_lutpair312" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[4]),
        .I1(cnt_pwron_ce_r_reg__0[2]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[3]),
        .O(p_0_in__4[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[0]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(p_0_in__4[5]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \cnt_pwron_ce_r[6]_i_1 
       (.I0(n_0_pwron_ce_r_i_2),
        .I1(cnt_pwron_ce_r_reg__0[6]),
        .O(p_0_in__4[6]));
(* SOFT_HLUTNM = "soft_lutpair341" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[7]),
        .I1(n_0_pwron_ce_r_i_2),
        .I2(cnt_pwron_ce_r_reg__0[6]),
        .O(p_0_in__4[7]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT4 #(
    .INIT(16'hA6AA)) 
     \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[8]),
        .I1(cnt_pwron_ce_r_reg__0[6]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[7]),
        .O(p_0_in__4[8]));
(* SOFT_HLUTNM = "soft_lutpair313" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(p_0_in__4[9]));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(cnt_pwron_ce_r_reg__0[0]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(cnt_pwron_ce_r_reg__0[1]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(cnt_pwron_ce_r_reg__0[2]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(cnt_pwron_ce_r_reg__0[3]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[4]),
        .Q(cnt_pwron_ce_r_reg__0[4]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[5]),
        .Q(cnt_pwron_ce_r_reg__0[5]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[6]),
        .Q(cnt_pwron_ce_r_reg__0[6]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[7]),
        .Q(cnt_pwron_ce_r_reg__0[7]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[8]),
        .Q(cnt_pwron_ce_r_reg__0[8]),
        .R(I103));
(* counter = "64" *) 
   FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__4[9]),
        .Q(cnt_pwron_ce_r_reg__0[9]),
        .R(I103));
LUT5 #(
    .INIT(32'h0000F800)) 
     cnt_pwron_cke_done_r_i_1
       (.I0(n_0_cnt_pwron_cke_done_r_i_2),
        .I1(n_0_cnt_pwron_cke_done_r_i_3),
        .I2(O4),
        .I3(phy_mc_go),
        .I4(I75),
        .O(n_0_cnt_pwron_cke_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT3 #(
    .INIT(8'h01)) 
     cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[5]),
        .O(n_0_cnt_pwron_cke_done_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000040)) 
     cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg__0[0]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[3]),
        .I3(cnt_pwron_r_reg__0[7]),
        .I4(cnt_pwron_r_reg__0[6]),
        .I5(cnt_pwron_r_reg__0[8]),
        .O(n_0_cnt_pwron_cke_done_r_i_3));
FDRE cnt_pwron_cke_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cnt_pwron_cke_done_r_i_1),
        .Q(O4),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair352" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .I1(cnt_pwron_r_reg__0[1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg__0[2]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[1]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair328" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg__0[3]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[2]),
        .O(p_0_in__3[3]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[3]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
     \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[4]),
        .I2(cnt_pwron_r_reg__0[2]),
        .I3(cnt_pwron_r_reg__0[0]),
        .I4(cnt_pwron_r_reg__0[1]),
        .I5(cnt_pwron_r_reg__0[3]),
        .O(\n_0_cnt_pwron_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair339" *) 
   LUT3 #(
    .INIT(8'h9A)) 
     \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(\n_0_cnt_pwron_r[8]_i_2 ),
        .I2(cnt_pwron_r_reg__0[5]),
        .O(p_0_in__3[6]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT4 #(
    .INIT(16'hDF20)) 
     \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(\n_0_cnt_pwron_r[8]_i_2 ),
        .I2(cnt_pwron_r_reg__0[6]),
        .I3(cnt_pwron_r_reg__0[7]),
        .O(p_0_in__3[7]));
(* SOFT_HLUTNM = "soft_lutpair309" *) 
   LUT5 #(
    .INIT(32'hA6AAAAAA)) 
     \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg__0[8]),
        .I1(cnt_pwron_r_reg__0[5]),
        .I2(\n_0_cnt_pwron_r[8]_i_2 ),
        .I3(cnt_pwron_r_reg__0[6]),
        .I4(cnt_pwron_r_reg__0[7]),
        .O(p_0_in__3[8]));
(* SOFT_HLUTNM = "soft_lutpair308" *) 
   LUT5 #(
    .INIT(32'h7FFFFFFF)) 
     \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg__0[3]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[2]),
        .I4(cnt_pwron_r_reg__0[4]),
        .O(\n_0_cnt_pwron_r[8]_i_2 ));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[0] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[0]),
        .Q(cnt_pwron_r_reg__0[0]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[1] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[1]),
        .Q(cnt_pwron_r_reg__0[1]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[2] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[2]),
        .Q(cnt_pwron_r_reg__0[2]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[3] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[3]),
        .Q(cnt_pwron_r_reg__0[3]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[4] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[4]),
        .Q(cnt_pwron_r_reg__0[4]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[5] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(\n_0_cnt_pwron_r[5]_i_1 ),
        .Q(cnt_pwron_r_reg__0[5]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[6] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[6]),
        .Q(cnt_pwron_r_reg__0[6]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[7] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[7]),
        .Q(cnt_pwron_r_reg__0[7]),
        .R(I103));
(* counter = "62" *) 
   FDRE \cnt_pwron_r_reg[8] 
       (.C(CLK),
        .CE(pwron_ce_r),
        .D(p_0_in__3[8]),
        .Q(cnt_pwron_r_reg__0[8]),
        .R(I103));
LUT6 #(
    .INIT(64'hAAAAFFEFAAAA0020)) 
     ddr2_pre_flag_r_i_1
       (.I0(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(n_0_ddr2_pre_flag_r_i_2),
        .I3(n_0_ddr2_pre_flag_r_i_3),
        .I4(n_0_ddr2_pre_flag_r_i_4),
        .I5(n_0_ddr2_pre_flag_r_reg),
        .O(n_0_ddr2_pre_flag_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT2 #(
    .INIT(4'h1)) 
     ddr2_pre_flag_r_i_2
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .O(n_0_ddr2_pre_flag_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT2 #(
    .INIT(4'hE)) 
     ddr2_pre_flag_r_i_3
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .O(n_0_ddr2_pre_flag_r_i_3));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     ddr2_pre_flag_r_i_4
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(n_0_cnt_init_mr_done_r_reg),
        .I2(ddr2_refresh_flag_r),
        .I3(\n_0_wrcal_reads[7]_i_4 ),
        .I4(n_0_mem_init_done_r_i_2),
        .I5(cnt_cmd_done_r),
        .O(n_0_ddr2_pre_flag_r_i_4));
FDRE ddr2_pre_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ddr2_pre_flag_r_i_1),
        .Q(n_0_ddr2_pre_flag_r_reg),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0C5D5D5D0C0C0C0C)) 
     ddr2_refresh_flag_r_i_1
       (.I0(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I1(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I2(mem_init_done_r),
        .I3(cnt_cmd_done_r),
        .I4(mem_init_done_r0),
        .I5(ddr2_refresh_flag_r),
        .O(n_0_ddr2_refresh_flag_r_i_1));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     ddr2_refresh_flag_r_i_2
       (.I0(n_0_mem_init_done_r_i_2),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(ddr2_refresh_flag_r),
        .I4(n_0_cnt_init_mr_done_r_reg),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(mem_init_done_r0));
FDRE ddr2_refresh_flag_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_ddr2_refresh_flag_r_i_1),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h02)) 
     detect_pi_found_dqs_i_1
       (.I0(\n_0_cnt_cmd_r[6]_i_3 ),
        .I1(O6),
        .I2(cnt_cmd_r[6]),
        .O(detect_pi_found_dqs0));
FDRE detect_pi_found_dqs_reg
       (.C(CLK),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(I7));
LUT6 #(
    .INIT(64'h0000000055555554)) 
     \en_cnt_div4.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[4]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(I102),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000099999998)) 
     \en_cnt_div4.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(enable_wrlvl_cnt[3]),
        .I5(I102),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFE1E1E1E0)) 
     \en_cnt_div4.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(enable_wrlvl_cnt[3]),
        .I5(O21),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFEFE0100)) 
     \en_cnt_div4.enable_wrlvl_cnt[3]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(enable_wrlvl_cnt[3]),
        .I5(O21),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT5 #(
    .INIT(32'h44444F44)) 
     \en_cnt_div4.enable_wrlvl_cnt[3]_i_2 
       (.I0(\n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3 ),
        .I1(wrlvl_odt),
        .I2(n_0_wrlvl_final_if_rst_i_3),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .O(O21));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \en_cnt_div4.enable_wrlvl_cnt[3]_i_3 
       (.I0(enable_wrlvl_cnt[3]),
        .I1(enable_wrlvl_cnt[4]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[1]),
        .I4(enable_wrlvl_cnt[0]),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_3 ));
LUT6 #(
    .INIT(64'h00000000FF00FE00)) 
     \en_cnt_div4.enable_wrlvl_cnt[4]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[2]),
        .I3(enable_wrlvl_cnt[4]),
        .I4(enable_wrlvl_cnt[3]),
        .I5(I102),
        .O(\n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1 ));
FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.enable_wrlvl_cnt[0]_i_1 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(1'b0));
FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.enable_wrlvl_cnt[1]_i_1 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.enable_wrlvl_cnt[2]_i_1 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(I7));
FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.enable_wrlvl_cnt[3]_i_1 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(I7));
FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.enable_wrlvl_cnt[4]_i_1 ),
        .Q(enable_wrlvl_cnt[4]),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     \en_cnt_div4.wrlvl_odt_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[4]),
        .I3(enable_wrlvl_cnt[0]),
        .I4(enable_wrlvl_cnt[1]),
        .I5(wrlvl_odt),
        .O(\n_0_en_cnt_div4.wrlvl_odt_i_1 ));
FDRE \en_cnt_div4.wrlvl_odt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_en_cnt_div4.wrlvl_odt_i_1 ),
        .Q(wrlvl_odt),
        .R(I7));
LUT6 #(
    .INIT(64'hBFFBA5FAAFBB8DF9)) 
     \even_cwl.phy_cas_n[0]_i_1 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_even_cwl.phy_cas_n[0]_i_1 ));
FDRE \even_cwl.phy_cas_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_cas_n[0]_i_1 ),
        .Q(phy_cas_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'hED3FFFE9DF77FFCD)) 
     \even_cwl.phy_ras_n[0]_i_1 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_even_cwl.phy_ras_n[0]_i_1 ));
FDRE \even_cwl.phy_ras_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_ras_n[0]_i_1 ),
        .Q(phy_ras_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'hBFFBB7FAB7F8EFFB)) 
     \even_cwl.phy_we_n[0]_i_1 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_even_cwl.phy_we_n[0]_i_1 ));
FDRE \even_cwl.phy_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_even_cwl.phy_we_n[0]_i_1 ),
        .Q(phy_we_n),
        .R(1'b0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
     first_rdlvl_pat_r_i_1
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(n_0_wrlvl_final_if_rst_i_3),
        .I3(first_rdlvl_pat_r),
        .I4(prbs_last_byte_done),
        .I5(I75),
        .O(n_0_first_rdlvl_pat_r_i_1));
FDRE first_rdlvl_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_first_rdlvl_pat_r_i_1),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hFFFF444F)) 
     first_wrcal_pat_r_i_1
       (.I0(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .I1(first_wrcal_pat_r),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(n_0_first_wrcal_pat_r_i_2),
        .I4(I75),
        .O(n_0_first_wrcal_pat_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFB)) 
     first_wrcal_pat_r_i_2
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .O(n_0_first_wrcal_pat_r_i_2));
FDRE first_wrcal_pat_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_first_wrcal_pat_r_i_1),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I1(phy_address[39]),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ));
LUT6 #(
    .INIT(64'hABAAAAAAABABAAAB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ),
        .I1(n_0_wrlvl_final_if_rst_i_3),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\gen_rnk[0].mr2_r_reg[0]_1 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ));
LUT6 #(
    .INIT(64'h0041000100000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT3 #(
    .INIT(8'hD3)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(cnt_init_mr_r[0]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 ));
LUT6 #(
    .INIT(64'h0002001000000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair338" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I1(phy_address[40]),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFAB00A8FFAB0FAB)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair286" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 ));
LUT6 #(
    .INIT(64'h5555555555555755)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(phy_address[41]),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 ));
LUT4 #(
    .INIT(16'h444F)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ),
        .I1(n_0_burst_addr_r_reg),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I3(phy_address[42]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFDFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT4 #(
    .INIT(16'h0014)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I1(phy_address[43]),
        .I2(phy_address[42]),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ));
LUT4 #(
    .INIT(16'h2820)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\n_0_cnt_init_mr_r[1]_i_2 ),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[0]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair305" *) 
   LUT5 #(
    .INIT(32'h00001444)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I1(phy_address[44]),
        .I2(phy_address[42]),
        .I3(phy_address[43]),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000E00)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ),
        .I1(p_0_in14_in),
        .I2(oclk_wr_cnt_reg__0[3]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .I4(oclk_wr_cnt_reg__0[0]),
        .I5(oclk_wr_cnt_reg__0[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000800)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 ));
LUT5 #(
    .INIT(32'h444440FF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ));
LUT6 #(
    .INIT(64'hFFF6FFF6FFF6FFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair295" *) 
   LUT5 #(
    .INIT(32'h000000D0)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(cnt_init_mr_r[0]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[1]),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT4 #(
    .INIT(16'hFF4F)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(phy_address[41]),
        .I3(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT5 #(
    .INIT(32'hEAAABFFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I1(phy_address[42]),
        .I2(phy_address[43]),
        .I3(phy_address[44]),
        .I4(phy_address[45]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 ));
LUT5 #(
    .INIT(32'hAAAAAABF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ),
        .I4(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000FF08)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_r[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(n_0_wrlvl_final_if_rst_i_3),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT5 #(
    .INIT(32'h00200220)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(I2),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ));
LUT6 #(
    .INIT(64'h0000040800000010)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT5 #(
    .INIT(32'hD0FFFFD0)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I3(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ),
        .I4(phy_address[46]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair292" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(phy_address[44]),
        .I1(phy_address[43]),
        .I2(phy_address[42]),
        .I3(phy_address[45]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 ));
LUT6 #(
    .INIT(64'h0101010101F1F101)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I3(cnt_init_mr_r[0]),
        .I4(ddr2_refresh_flag_r),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ));
LUT6 #(
    .INIT(64'h9555555555555555)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(phy_address[47]),
        .I1(phy_address[44]),
        .I2(phy_address[43]),
        .I3(phy_address[42]),
        .I4(phy_address[45]),
        .I5(phy_address[46]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAAABBBBAAA)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ),
        .I3(phy_address[47]),
        .I4(phy_address[48]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ));
LUT6 #(
    .INIT(64'h0000020000000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(cnt_init_mr_r[1]),
        .I4(cnt_init_mr_r[0]),
        .I5(ddr2_refresh_flag_r),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 ));
LUT6 #(
    .INIT(64'h0320000000000322)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(phy_address[46]),
        .I1(phy_address[45]),
        .I2(phy_address[42]),
        .I3(phy_address[43]),
        .I4(phy_address[44]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 ));
LUT6 #(
    .INIT(64'h0000000055555755)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .I4(wrcal_wr_cnt_reg__0[3]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair315" *) 
   LUT5 #(
    .INIT(32'h00000020)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFF4FF44444444)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 ),
        .I1(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ),
        .I3(oclk_wr_cnt_reg__0[2]),
        .I4(oclk_wr_cnt_reg__0[3]),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 ));
LUT6 #(
    .INIT(64'h0810000000000000)) 
     \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 ));
FDSE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 ),
        .Q(phy_address[39]),
        .S(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 ),
        .Q(phy_address[49]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 ),
        .Q(phy_address[51]),
        .R(1'b0));
FDSE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 ),
        .Q(phy_address[40]),
        .S(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 ),
        .Q(phy_address[41]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 ),
        .Q(phy_address[42]),
        .R(1'b0));
FDSE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 ),
        .Q(phy_address[43]),
        .S(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDSE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 ),
        .Q(phy_address[44]),
        .S(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 ),
        .Q(phy_address[45]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 ),
        .Q(phy_address[46]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 ),
        .Q(phy_address[47]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 ),
        .Q(phy_address[48]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\n_0_cnt_dllk_zqinit_r[7]_i_1 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ));
LUT6 #(
    .INIT(64'hFF3FFFFB3FFFFCFB)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair318" *) 
   LUT4 #(
    .INIT(16'h0451)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(cnt_init_mr_r[0]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair336" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\n_0_cnt_dllk_zqinit_r[7]_i_1 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ));
LUT6 #(
    .INIT(64'hFF7D7FFDFF7D7FFF)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 ),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 ));
LUT2 #(
    .INIT(4'h1)) 
     \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_r[1]),
        .O(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_3 ));
FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 ),
        .Q(phy_bank[9]),
        .R(1'b0));
FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 ),
        .Q(phy_bank[10]),
        .R(1'b0));
FDRE \gen_rnk[0].mr2_r_reg[0][1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr2_r_reg[0]_1 ),
        .R(I8));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(init_complete_r1_timing),
        .O(O1));
FDRE init_calib_complete_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(O2),
        .R(I7));
FDRE init_complete_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r),
        .Q(init_complete_r1),
        .R(I7));
(* keep = "yes" *) 
   FDRE init_complete_r1_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(I7));
FDRE init_complete_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
     init_complete_r_i_1
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(n_0_init_complete_r_timing_i_2),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(init_complete_r),
        .O(n_0_init_complete_r_i_1));
FDRE init_complete_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_complete_r_i_1),
        .Q(init_complete_r),
        .R(I7));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
     init_complete_r_timing_i_1
       (.I0(init_complete_r_timing),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(n_0_init_complete_r_timing_i_2),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(n_0_init_complete_r_timing_i_1));
LUT2 #(
    .INIT(4'h2)) 
     init_complete_r_timing_i_2
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .O(n_0_init_complete_r_timing_i_2));
(* keep = "yes" *) 
   FDRE init_complete_r_timing_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_init_complete_r_timing_i_1),
        .Q(init_complete_r_timing),
        .R(I7));
LUT6 #(
    .INIT(64'hBBBBBBBBBBBB888B)) 
     \init_state_r[0]_i_1 
       (.I0(\n_0_init_state_r[0]_i_2 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r[0]_i_3 ),
        .I3(\n_0_init_state_r[0]_i_4 ),
        .I4(\n_0_init_state_r[0]_i_5 ),
        .I5(\n_0_init_state_r[0]_i_6 ),
        .O(init_next_state[0]));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \init_state_r[0]_i_10 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[0]_i_10 ));
LUT6 #(
    .INIT(64'h00FF00FF00FE00FF)) 
     \init_state_r[0]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00F0CC44)) 
     \init_state_r[0]_i_3 
       (.I0(n_0_ddr2_pre_flag_r_reg),
        .I1(\n_0_init_state_r[4]_i_9 ),
        .I2(\n_0_init_state_r[0]_i_7 ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair354" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \init_state_r[0]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[0]_i_4 ));
LUT6 #(
    .INIT(64'h08030B0F0800080C)) 
     \init_state_r[0]_i_5 
       (.I0(\n_0_init_state_r[0]_i_8 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r[0]_i_9 ),
        .O(\n_0_init_state_r[0]_i_5 ));
LUT6 #(
    .INIT(64'h22A222A22AA222A2)) 
     \init_state_r[0]_i_6 
       (.I0(\n_0_init_state_r[0]_i_10 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(pi_calib_done),
        .I5(I16),
        .O(\n_0_init_state_r[0]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \init_state_r[0]_i_7 
       (.I0(reg_ctrl_cnt_r_reg__0[1]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[3]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(\n_0_init_state_r[0]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT4 #(
    .INIT(16'h1555)) 
     \init_state_r[0]_i_8 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(I2),
        .I3(I1),
        .O(\n_0_init_state_r[0]_i_8 ));
LUT6 #(
    .INIT(64'h00707070FFFFFFFF)) 
     \init_state_r[0]_i_9 
       (.I0(mem_init_done_r),
        .I1(ddr2_refresh_flag_r),
        .I2(n_0_cnt_init_mr_done_r_reg),
        .I3(I2),
        .I4(I1),
        .I5(\n_0_num_refresh[3]_i_4 ),
        .O(\n_0_init_state_r[0]_i_9 ));
LUT6 #(
    .INIT(64'h0040004000C00000)) 
     \init_state_r[1]_i_10 
       (.I0(rdlvl_last_byte_done),
        .I1(I1),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(I2),
        .I5(\n_0_init_state_r[1]_i_12 ),
        .O(\n_0_init_state_r[1]_i_10 ));
LUT6 #(
    .INIT(64'h8888800080008000)) 
     \init_state_r[1]_i_11 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(I2),
        .I3(I1),
        .I4(ddr2_refresh_flag_r),
        .I5(n_0_cnt_init_mr_done_r_reg),
        .O(\n_0_init_state_r[1]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT4 #(
    .INIT(16'h0015)) 
     \init_state_r[1]_i_12 
       (.I0(stg1_wr_done),
        .I1(rdlvl_last_byte_done),
        .I2(prbs_last_byte_done),
        .I3(I2),
        .O(\n_0_init_state_r[1]_i_12 ));
LUT6 #(
    .INIT(64'h082AFFFF082A082A)) 
     \init_state_r[1]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r[1]_i_4 ),
        .I3(\n_0_init_state_r[1]_i_5 ),
        .I4(\n_0_init_state_r[1]_i_6 ),
        .I5(\n_0_init_state_r[1]_i_7 ),
        .O(\n_0_init_state_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h33DC77DD33DC2288)) 
     \init_state_r[1]_i_3 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r[1]_i_8 ),
        .O(\n_0_init_state_r[1]_i_3 ));
LUT6 #(
    .INIT(64'hC5C4C5C4C1C0C5C4)) 
     \init_state_r[1]_i_4 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(n_0_ddr2_pre_flag_r_reg),
        .I4(cnt_init_af_done_r),
        .I5(mem_init_done_r),
        .O(\n_0_init_state_r[1]_i_4 ));
LUT6 #(
    .INIT(64'hF0FFF0F07F007F00)) 
     \init_state_r[1]_i_5 
       (.I0(I2),
        .I1(I1),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(I18),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[1]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
     \init_state_r[1]_i_6 
       (.I0(\n_0_init_state_r[1]_i_9 ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[1]_i_6 ));
LUT6 #(
    .INIT(64'hAEFFFFFFBEFFFFFF)) 
     \init_state_r[1]_i_7 
       (.I0(\n_0_init_state_r[1]_i_10 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(pi_calib_done),
        .O(\n_0_init_state_r[1]_i_7 ));
LUT6 #(
    .INIT(64'h323232323F3F3C3F)) 
     \init_state_r[1]_i_8 
       (.I0(I14),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(cnt_cmd_done_r),
        .I4(wrcal_prech_req),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[1]_i_8 ));
LUT6 #(
    .INIT(64'h00000000E2E2EF2F)) 
     \init_state_r[1]_i_9 
       (.I0(\n_0_init_state_r[1]_i_11 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(mem_init_done_r),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[1]_i_9 ));
LUT6 #(
    .INIT(64'h00035555FFFF5555)) 
     \init_state_r[2]_i_1 
       (.I0(\n_0_init_state_r[2]_i_2 ),
        .I1(\n_0_init_state_r[2]_i_3 ),
        .I2(\n_0_init_state_r[4]_i_2 ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r[2]_i_4 ),
        .O(init_next_state[2]));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \init_state_r[2]_i_2 
       (.I0(\n_0_init_state_r[2]_i_5 ),
        .I1(\n_0_init_state_r[2]_i_6 ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r[2]_i_7 ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r[2]_i_8 ),
        .O(\n_0_init_state_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT4 #(
    .INIT(16'h07FF)) 
     \init_state_r[2]_i_3 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[2]_i_3 ));
LUT6 #(
    .INIT(64'h5F5FFFD75F5FFFD3)) 
     \init_state_r[2]_i_4 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(I14),
        .O(\n_0_init_state_r[2]_i_4 ));
LUT6 #(
    .INIT(64'hFF0000FF004FFFFF)) 
     \init_state_r[2]_i_5 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .I2(\n_0_init_state_r[4]_i_12 ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[2]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair299" *) 
   LUT5 #(
    .INIT(32'hF07F0F0F)) 
     \init_state_r[2]_i_6 
       (.I0(I1),
        .I1(I2),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT5 #(
    .INIT(32'hF800FFFF)) 
     \init_state_r[2]_i_7 
       (.I0(I17),
        .I1(pi_calib_done),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[2]_i_7 ));
LUT6 #(
    .INIT(64'hF0F01F1F00F00F0F)) 
     \init_state_r[2]_i_8 
       (.I0(n_0_cnt_init_mr_done_r_reg),
        .I1(I19),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(mem_init_done_r),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[2]_i_8 ));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \init_state_r[3]_i_1 
       (.I0(\n_0_init_state_r[3]_i_2 ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r[3]_i_3 ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r[3]_i_4 ),
        .I5(\n_0_init_state_r[3]_i_5 ),
        .O(init_next_state[3]));
LUT6 #(
    .INIT(64'h1455400010554000)) 
     \init_state_r[3]_i_2 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h707C707C707C404C)) 
     \init_state_r[3]_i_3 
       (.I0(\n_0_init_state_r[3]_i_6 ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r[3]_i_7 ),
        .I4(\n_0_init_state_r[3]_i_8 ),
        .I5(\n_0_num_refresh[3]_i_4 ),
        .O(\n_0_init_state_r[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFCF0F0F4F4F0F0)) 
     \init_state_r[3]_i_4 
       (.I0(\n_0_init_state_r[3]_i_9 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(mem_init_done_r),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFD0000000000000)) 
     \init_state_r[3]_i_5 
       (.I0(pi_calib_done),
        .I1(I17),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[3]_i_5 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00000100)) 
     \init_state_r[3]_i_6 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .I3(reg_ctrl_cnt_r_reg__0[3]),
        .I4(reg_ctrl_cnt_r_reg__0[2]),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[3]_i_6 ));
LUT5 #(
    .INIT(32'h0000220F)) 
     \init_state_r[3]_i_7 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(n_0_ddr2_pre_flag_r_reg),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[3]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT3 #(
    .INIT(8'h2A)) 
     \init_state_r[3]_i_8 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(I1),
        .I2(I2),
        .O(\n_0_init_state_r[3]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair326" *) 
   LUT4 #(
    .INIT(16'h8FFF)) 
     \init_state_r[3]_i_9 
       (.I0(I1),
        .I1(I2),
        .I2(n_0_cnt_init_mr_done_r_reg),
        .I3(ddr2_refresh_flag_r),
        .O(\n_0_init_state_r[3]_i_9 ));
LUT6 #(
    .INIT(64'h00000000FFFFFDDD)) 
     \init_state_r[4]_i_1 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r[4]_i_2 ),
        .I4(\n_0_init_state_r[4]_i_3 ),
        .I5(\n_0_init_state_r[4]_i_4 ),
        .O(init_next_state[4]));
LUT6 #(
    .INIT(64'h40000040FFFFFFFF)) 
     \init_state_r[4]_i_10 
       (.I0(\n_0_init_state_r[4]_i_13 ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[4]_i_10 ));
LUT6 #(
    .INIT(64'hD5D5FFD5FFD5FFD5)) 
     \init_state_r[4]_i_11 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(I2),
        .I2(I1),
        .I3(n_0_cnt_init_mr_done_r_reg),
        .I4(ddr2_refresh_flag_r),
        .I5(mem_init_done_r),
        .O(\n_0_init_state_r[4]_i_11 ));
LUT6 #(
    .INIT(64'h88888888888B8888)) 
     \init_state_r[4]_i_12 
       (.I0(mem_init_done_r),
        .I1(I19),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[0]),
        .I4(num_refresh_reg__0[3]),
        .I5(num_refresh_reg__0[2]),
        .O(\n_0_init_state_r[4]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT5 #(
    .INIT(32'h55555545)) 
     \init_state_r[4]_i_13 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(reg_ctrl_cnt_r_reg__0[2]),
        .I2(reg_ctrl_cnt_r_reg__0[3]),
        .I3(reg_ctrl_cnt_r_reg__0[0]),
        .I4(reg_ctrl_cnt_r_reg__0[1]),
        .O(\n_0_init_state_r[4]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair324" *) 
   LUT4 #(
    .INIT(16'h82A2)) 
     \init_state_r[4]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(cnt_cmd_done_r),
        .O(\n_0_init_state_r[4]_i_2 ));
LUT6 #(
    .INIT(64'h4444544455445544)) 
     \init_state_r[4]_i_3 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r[4]_i_5 ),
        .I2(wrcal_prech_req),
        .I3(\n_0_init_state_r[4]_i_6 ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[4]_i_3 ));
LUT6 #(
    .INIT(64'h00000000EEEEE000)) 
     \init_state_r[4]_i_4 
       (.I0(\n_0_init_state_r[4]_i_7 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r[4]_i_8 ),
        .I3(\n_0_init_state_r[4]_i_9 ),
        .I4(\n_0_init_state_r[4]_i_10 ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_init_state_r[4]_i_4 ));
LUT6 #(
    .INIT(64'h4444444444444440)) 
     \init_state_r[4]_i_5 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(wrlvl_byte_redo),
        .I3(I15),
        .I4(prech_req_posedge_r),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair293" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \init_state_r[4]_i_6 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[4]_i_6 ));
LUT6 #(
    .INIT(64'h57F05FFF57FF5FFF)) 
     \init_state_r[4]_i_7 
       (.I0(\n_0_init_state_r[2]_i_7 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r[4]_i_11 ),
        .O(\n_0_init_state_r[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair289" *) 
   LUT5 #(
    .INIT(32'h00002202)) 
     \init_state_r[4]_i_8 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(n_0_ddr2_pre_flag_r_reg),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .O(\n_0_init_state_r[4]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT4 #(
    .INIT(16'hBBFB)) 
     \init_state_r[4]_i_9 
       (.I0(\n_0_init_state_r[4]_i_12 ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(cnt_init_af_done_r),
        .I3(mem_init_done_r),
        .O(\n_0_init_state_r[4]_i_9 ));
LUT6 #(
    .INIT(64'hFFF0FCFCF0F0FDFD)) 
     \init_state_r[5]_i_1 
       (.I0(\n_0_init_state_r[5]_i_3 ),
        .I1(\n_0_init_state_r[5]_i_4 ),
        .I2(\n_0_init_state_r[5]_i_5 ),
        .I3(\n_0_init_state_r[5]_i_6 ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(\n_0_init_state_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT4 #(
    .INIT(16'hEFFF)) 
     \init_state_r[5]_i_10 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .O(\n_0_init_state_r[5]_i_10 ));
LUT6 #(
    .INIT(64'h0000000000002FFF)) 
     \init_state_r[5]_i_11 
       (.I0(I18),
        .I1(cnt_cmd_done_r),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r[5]_i_21 ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[5]_i_11 ));
LUT6 #(
    .INIT(64'hAAAAAA00A000A002)) 
     \init_state_r[5]_i_12 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r[5]_i_22 ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_init_state_r[5]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair327" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \init_state_r[5]_i_13 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[5]_i_13 ));
LUT6 #(
    .INIT(64'hAAAAAAAAA0A20002)) 
     \init_state_r[5]_i_15 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r[5]_i_23 ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r[5]_i_24 ),
        .O(\n_0_init_state_r[5]_i_15 ));
LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
     \init_state_r[5]_i_17 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[2]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[1]),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(n_0_burst_addr_r_reg),
        .O(\n_0_init_state_r[5]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \init_state_r[5]_i_19 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[5]_i_19 ));
LUT6 #(
    .INIT(64'h4440444444404440)) 
     \init_state_r[5]_i_21 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(prech_req_posedge_r),
        .I3(prbs_last_byte_done),
        .I4(prbs_rdlvl_done_r1),
        .I5(I2),
        .O(\n_0_init_state_r[5]_i_21 ));
LUT4 #(
    .INIT(16'h000D)) 
     \init_state_r[5]_i_22 
       (.I0(cnt_cmd_done_r),
        .I1(wrcal_prech_req),
        .I2(I15),
        .I3(prech_req_posedge_r),
        .O(\n_0_init_state_r[5]_i_22 ));
(* SOFT_HLUTNM = "soft_lutpair314" *) 
   LUT5 #(
    .INIT(32'h77777747)) 
     \init_state_r[5]_i_23 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(cnt_init_pre_wait_done_r),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[5]_i_23 ));
LUT6 #(
    .INIT(64'h4444040000000400)) 
     \init_state_r[5]_i_24 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(num_reads[1]),
        .I3(num_reads[0]),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[5]_i_24 ));
LUT6 #(
    .INIT(64'h337C337F7F7F7F7F)) 
     \init_state_r[5]_i_25 
       (.I0(cnt_cmd_done_r),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(n_0_cnt_dllk_zqinit_done_r_reg),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[5]_i_25 ));
LUT6 #(
    .INIT(64'h00BA00BAFFF0FFFF)) 
     \init_state_r[5]_i_26 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(init_next_state023_out),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(cnt_cmd_done_r),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[5]_i_26 ));
LUT6 #(
    .INIT(64'h5F5F5F5E5F5F5F5F)) 
     \init_state_r[5]_i_27 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .I4(wrcal_wr_cnt_reg__0[3]),
        .I5(wrcal_wr_cnt_reg__0[0]),
        .O(\n_0_init_state_r[5]_i_27 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFFFBFF)) 
     \init_state_r[5]_i_28 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r[5]_i_29 ),
        .I2(\n_0_wrcal_reads_reg[1] ),
        .I3(\n_0_wrcal_reads_reg[0] ),
        .I4(\n_0_init_state_r[5]_i_30 ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[5]_i_28 ));
LUT4 #(
    .INIT(16'h0001)) 
     \init_state_r[5]_i_29 
       (.I0(\n_0_wrcal_reads_reg[5] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads_reg[6] ),
        .I3(\n_0_wrcal_reads_reg[7] ),
        .O(\n_0_init_state_r[5]_i_29 ));
LUT6 #(
    .INIT(64'hEAAAEAAAEAAA0000)) 
     \init_state_r[5]_i_3 
       (.I0(\n_0_init_state_r[5]_i_9 ),
        .I1(\n_0_init_state_r[5]_i_10 ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[2] ),
        .I4(\n_0_init_state_r[5]_i_11 ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(\n_0_init_state_r[5]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \init_state_r[5]_i_30 
       (.I0(\n_0_wrcal_reads_reg[2] ),
        .I1(\n_0_wrcal_reads_reg[3] ),
        .O(\n_0_init_state_r[5]_i_30 ));
LUT6 #(
    .INIT(64'hFAFAAAAEAAAAAAAE)) 
     \init_state_r[5]_i_4 
       (.I0(\n_0_init_state_r[5]_i_12 ),
        .I1(cnt_cmd_done_r),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r[5]_i_13 ),
        .I5(I14),
        .O(\n_0_init_state_r[5]_i_4 ));
LUT6 #(
    .INIT(64'hFFFBBBBBBBBBBBBB)) 
     \init_state_r[5]_i_5 
       (.I0(\n_0_init_state_r[5]_i_15 ),
        .I1(\n_0_init_state_r_reg[5]_i_16 ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(cnt_cmd_done_r),
        .O(\n_0_init_state_r[5]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT5 #(
    .INIT(32'h7654FFFF)) 
     \init_state_r[5]_i_6 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r[5]_i_17 ),
        .I4(\n_0_init_state_r_reg[5]_i_18 ),
        .O(\n_0_init_state_r[5]_i_6 ));
LUT6 #(
    .INIT(64'h8804000000000000)) 
     \init_state_r[5]_i_7 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(pi_calib_done),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_init_state_r[5]_i_7 ));
LUT6 #(
    .INIT(64'h11111011DCDDDCDD)) 
     \init_state_r[5]_i_8 
       (.I0(\n_0_init_state_r[4]_i_3 ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r[5]_i_19 ),
        .I4(cnt_cmd_done_r),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_init_state_r[5]_i_8 ));
LUT6 #(
    .INIT(64'hBFFFFFFFAAAAAAAA)) 
     \init_state_r[5]_i_9 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(I20),
        .I2(I21),
        .I3(phy_mc_go),
        .I4(O4),
        .I5(\n_0_init_state_r[5]_i_13 ),
        .O(\n_0_init_state_r[5]_i_9 ));
FDRE \init_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[0]),
        .Q(\n_0_init_state_r_reg[0] ),
        .R(I8));
FDRE \init_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[1]),
        .Q(\n_0_init_state_r_reg[1] ),
        .R(I8));
MUXF7 \init_state_r_reg[1]_i_1 
       (.I0(\n_0_init_state_r[1]_i_2 ),
        .I1(\n_0_init_state_r[1]_i_3 ),
        .O(init_next_state[1]),
        .S(\n_0_init_state_r_reg[5] ));
FDRE \init_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[2]),
        .Q(\n_0_init_state_r_reg[2] ),
        .R(I8));
FDRE \init_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[3]),
        .Q(\n_0_init_state_r_reg[3] ),
        .R(I8));
FDRE \init_state_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[4]),
        .Q(\n_0_init_state_r_reg[4] ),
        .R(I8));
FDRE \init_state_r_reg[5] 
       (.C(CLK),
        .CE(\n_0_init_state_r[5]_i_1 ),
        .D(init_next_state[5]),
        .Q(\n_0_init_state_r_reg[5] ),
        .R(I8));
MUXF7 \init_state_r_reg[5]_i_16 
       (.I0(\n_0_init_state_r[5]_i_25 ),
        .I1(\n_0_init_state_r[5]_i_26 ),
        .O(\n_0_init_state_r_reg[5]_i_16 ),
        .S(\n_0_init_state_r_reg[1] ));
MUXF7 \init_state_r_reg[5]_i_18 
       (.I0(\n_0_init_state_r[5]_i_27 ),
        .I1(\n_0_init_state_r[5]_i_28 ),
        .O(\n_0_init_state_r_reg[5]_i_18 ),
        .S(\n_0_init_state_r_reg[2] ));
MUXF7 \init_state_r_reg[5]_i_2 
       (.I0(\n_0_init_state_r[5]_i_7 ),
        .I1(\n_0_init_state_r[5]_i_8 ),
        .O(init_next_state[5]),
        .S(\n_0_init_state_r_reg[5] ));
LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
     mem_init_done_r_i_1
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(n_0_cnt_init_mr_done_r_reg),
        .I2(ddr2_refresh_flag_r),
        .I3(\n_0_wrcal_reads[7]_i_4 ),
        .I4(n_0_mem_init_done_r_i_2),
        .I5(mem_init_done_r),
        .O(n_0_mem_init_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair321" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     mem_init_done_r_i_2
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .O(n_0_mem_init_done_r_i_2));
FDRE mem_init_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mem_init_done_r_i_1),
        .Q(mem_init_done_r),
        .R(I7));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_2
       (.I0(I84[15]),
        .I1(I11),
        .I2(phy_wrdata[29]),
        .O(phy_dout[1]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_2__0
       (.I0(I83[22]),
        .I1(I12),
        .I2(phy_address[51]),
        .O(O19[1]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_3
       (.I0(I84[6]),
        .I1(I11),
        .I2(phy_wrdata[13]),
        .O(phy_dout[0]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_3__0
       (.I0(I86),
        .I1(I12),
        .I2(phy_address[51]),
        .O(O19[0]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_4
       (.I0(I84[38]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[2]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_0_5_i_4__0
       (.I0(I12),
        .I1(phy_address[51]),
        .O(O19[3]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_5
       (.I0(I83[34]),
        .I1(I12),
        .I2(phy_address[51]),
        .O(O19[2]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_0_5_i_6
       (.I0(I84[58]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[3]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_1
       (.I0(I83[19]),
        .I1(I10),
        .I2(phy_address[47]),
        .O(O18[1]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_1__0
       (.I0(I84[54]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[10]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_1__1
       (.I0(I83[14]),
        .I1(I12),
        .I2(phy_address[42]),
        .O(O19[9]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_1__2
       (.I0(I84[50]),
        .I1(I13),
        .I2(phy_wrdata[127]),
        .O(O20[2]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_2
       (.I0(I83[8]),
        .I1(I10),
        .I2(phy_address[47]),
        .O(O18[0]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_2__0
       (.I0(I84[44]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[9]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_2__1
       (.I0(I83[3]),
        .I1(I12),
        .I2(phy_address[42]),
        .O(O19[8]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_3
       (.I0(I84[77]),
        .I1(I13),
        .I2(phy_wrdata[122]),
        .O(O20[4]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_4
       (.I0(I84[68]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[11]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_12_17_i_4__0
       (.I0(I84[62]),
        .I1(I13),
        .I2(phy_wrdata[127]),
        .O(O20[3]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_18_23_i_1
       (.I0(I10),
        .I1(phy_address[47]),
        .O(O18[3]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_1__0
       (.I0(I84[39]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[13]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_18_23_i_1__1
       (.I0(I12),
        .I1(phy_address[42]),
        .O(O19[11]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_2
       (.I0(I83[31]),
        .I1(I10),
        .I2(phy_address[47]),
        .O(O18[2]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_2__0
       (.I0(I84[27]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[12]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_2__1
       (.I0(I83[26]),
        .I1(I12),
        .I2(phy_address[42]),
        .O(O19[10]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_4
       (.I0(I84[47]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[14]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_5
       (.I0(I84[87]),
        .I1(I11),
        .I2(phy_wrdata[127]),
        .O(phy_dout[16]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_18_23_i_6
       (.I0(I84[75]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[15]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_24_29_i_1__1
       (.I0(I84[8]),
        .I1(I13),
        .I2(phy_wrdata[24]),
        .O(O20[5]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_24_29_i_3__1
       (.I0(I84[28]),
        .I1(I13),
        .I2(phy_wrdata[125]),
        .O(O20[7]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_24_29_i_4
       (.I0(I84[16]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[6]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_24_29_i_5
       (.I0(I84[48]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[9]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_24_29_i_6
       (.I0(I84[40]),
        .I1(I13),
        .I2(phy_wrdata[125]),
        .O(O20[8]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_1
       (.I0(I83[17]),
        .I1(I10),
        .I2(phy_address[45]),
        .O(O18[5]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_1__0
       (.I0(I84[14]),
        .I1(I11),
        .I2(phy_wrdata[24]),
        .O(phy_dout[17]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_2
       (.I0(I83[6]),
        .I1(I10),
        .I2(phy_address[45]),
        .O(O18[4]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_2__0
       (.I0(I86),
        .I1(I12),
        .I2(phy_ras_n),
        .O(O19[12]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_2__1
       (.I0(I84[60]),
        .I1(I13),
        .I2(phy_wrdata[93]),
        .O(O20[10]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_30_35_i_3
       (.I0(I10),
        .I1(phy_address[45]),
        .O(O18[7]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_3__0
       (.I0(I84[37]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[19]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_4
       (.I0(I83[29]),
        .I1(I10),
        .I2(phy_address[45]),
        .O(O18[6]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_4__0
       (.I0(I84[25]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[18]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_4__1
       (.I0(I84[3]),
        .I1(I13),
        .I2(phy_wrdata[125]),
        .O(O20[11]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_30_35_i_6
       (.I0(I84[20]),
        .I1(I13),
        .I2(phy_wrdata[24]),
        .O(O20[12]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_1
       (.I0(mc_odt),
        .I1(I10),
        .I2(calib_odt),
        .O(O18[8]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_1__0
       (.I0(I84[57]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[21]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_1__1
       (.I0(I83[11]),
        .I1(I12),
        .I2(phy_address[39]),
        .O(O19[14]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_1__2
       (.I0(I84[53]),
        .I1(I13),
        .I2(phy_wrdata[127]),
        .O(O20[13]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_2
       (.I0(I84[46]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[20]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_2__0
       (.I0(I83[0]),
        .I1(I12),
        .I2(phy_address[39]),
        .O(O19[13]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_3
       (.I0(I84[80]),
        .I1(I13),
        .I2(phy_wrdata[122]),
        .O(O20[15]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_4
       (.I0(I84[72]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[22]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_4__0
       (.I0(I84[66]),
        .I1(I13),
        .I2(phy_wrdata[127]),
        .O(O20[14]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_36_41_i_6
       (.I0(I84[5]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[23]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_1
       (.I0(I83[18]),
        .I1(I10),
        .I2(phy_address[46]),
        .O(O18[10]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_42_47_i_1__0
       (.I0(I12),
        .I1(phy_address[39]),
        .O(O19[16]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_1__1
       (.I0(I84[30]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[17]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_2
       (.I0(I83[7]),
        .I1(I10),
        .I2(phy_address[46]),
        .O(O18[9]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_2__0
       (.I0(I84[23]),
        .I1(I11),
        .I2(phy_wrdata[24]),
        .O(phy_dout[24]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_2__1
       (.I0(I83[23]),
        .I1(I12),
        .I2(phy_address[39]),
        .O(O19[15]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_2__2
       (.I0(I84[18]),
        .I1(I13),
        .I2(phy_wrdata[93]),
        .O(O20[16]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_42_47_i_3
       (.I0(I10),
        .I1(phy_address[46]),
        .O(O18[12]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_3__0
       (.I0(I84[56]),
        .I1(I11),
        .I2(phy_wrdata[127]),
        .O(phy_dout[25]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_3__1
       (.I0(I83[21]),
        .I1(I12),
        .I2(phy_address[49]),
        .O(O19[18]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_4
       (.I0(I83[30]),
        .I1(I10),
        .I2(phy_address[46]),
        .O(O18[11]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_4__0
       (.I0(I83[10]),
        .I1(I12),
        .I2(phy_address[49]),
        .O(O19[17]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_4__1
       (.I0(I84[41]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[18]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_5
       (.I0(I84[83]),
        .I1(I11),
        .I2(phy_wrdata[122]),
        .O(phy_dout[27]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_42_47_i_5__0
       (.I0(I12),
        .I1(phy_address[49]),
        .O(O19[20]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_5__1
       (.I0(I84[78]),
        .I1(I13),
        .I2(phy_wrdata[127]),
        .O(O20[20]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_6
       (.I0(I84[70]),
        .I1(I11),
        .I2(phy_wrdata[127]),
        .O(phy_dout[26]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_6__0
       (.I0(I83[33]),
        .I1(I12),
        .I2(phy_address[49]),
        .O(O19[19]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_42_47_i_6__1
       (.I0(I84[63]),
        .I1(I13),
        .I2(phy_wrdata[93]),
        .O(O20[19]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_1
       (.I0(I83[15]),
        .I1(I10),
        .I2(phy_address[43]),
        .O(O18[14]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_1__0
       (.I0(I84[13]),
        .I1(I11),
        .I2(phy_wrdata[29]),
        .O(phy_dout[29]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_1__1
       (.I0(I85[3]),
        .I1(I12),
        .I2(phy_bank[10]),
        .O(O19[22]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_1__2
       (.I0(I84[9]),
        .I1(I13),
        .I2(phy_wrdata[29]),
        .O(O20[22]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_2
       (.I0(I83[4]),
        .I1(I10),
        .I2(phy_address[43]),
        .O(O18[13]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_2__0
       (.I0(I84[4]),
        .I1(I11),
        .I2(phy_wrdata[13]),
        .O(phy_dout[28]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_2__1
       (.I0(I85[1]),
        .I1(I12),
        .I2(phy_bank[10]),
        .O(O19[21]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_2__2
       (.I0(I84[0]),
        .I1(I13),
        .I2(phy_wrdata[13]),
        .O(O20[21]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_48_53_i_3
       (.I0(I10),
        .I1(phy_address[43]),
        .O(O18[16]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_3__0
       (.I0(I84[35]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[30]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_48_53_i_3__1
       (.I0(I12),
        .I1(phy_bank[10]),
        .O(O19[24]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_3__2
       (.I0(I84[29]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[23]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_4
       (.I0(I83[27]),
        .I1(I10),
        .I2(phy_address[43]),
        .O(O18[15]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_4__0
       (.I0(I85[5]),
        .I1(I12),
        .I2(phy_bank[10]),
        .O(O19[23]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_5__0
       (.I0(I84[55]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[31]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_5__1
       (.I0(I85[2]),
        .I1(I12),
        .I2(phy_bank[9]),
        .O(O19[26]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_5__2
       (.I0(I84[49]),
        .I1(I13),
        .I2(phy_wrdata[93]),
        .O(O20[24]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_6
       (.I0(I82),
        .I1(I10),
        .I2(phy_we_n),
        .O(O18[17]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_48_53_i_6__0
       (.I0(I85[0]),
        .I1(I12),
        .I2(phy_bank[9]),
        .O(O19[25]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_1__0
       (.I0(I84[82]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[33]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_54_59_i_1__1
       (.I0(I11),
        .I1(phy_bank[9]),
        .O(O19[28]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_1__2
       (.I0(I84[76]),
        .I1(I13),
        .I2(phy_wrdata[125]),
        .O(O20[26]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_2__0
       (.I0(I84[69]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[32]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_2__1
       (.I0(I85[4]),
        .I1(I12),
        .I2(phy_bank[9]),
        .O(O19[27]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_2__2
       (.I0(I84[61]),
        .I1(I13),
        .I2(phy_wrdata[109]),
        .O(O20[25]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_3
       (.I0(I80),
        .I1(I10),
        .I2(phy_cs_n),
        .O(O18[18]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_3__0
       (.I0(I83[12]),
        .I1(I11),
        .I2(phy_address[40]),
        .O(O19[30]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_3__1
       (.I0(I84[10]),
        .I1(I12),
        .I2(phy_wrdata[24]),
        .O(O20[27]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_4
       (.I0(I83[1]),
        .I1(I11),
        .I2(phy_address[40]),
        .O(O19[29]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_5
       (.I0(I84[36]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[35]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_54_59_i_5__0
       (.I0(I11),
        .I1(phy_address[40]),
        .O(O19[32]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_5__1
       (.I0(I84[31]),
        .I1(I12),
        .I2(phy_wrdata[125]),
        .O(O20[29]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_6
       (.I0(I84[24]),
        .I1(I11),
        .I2(phy_wrdata[93]),
        .O(phy_dout[34]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_6__0
       (.I0(I83[24]),
        .I1(I11),
        .I2(phy_address[40]),
        .O(O19[31]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_54_59_i_6__1
       (.I0(I84[19]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[28]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_1
       (.I0(I81[1]),
        .I1(I10),
        .I2(calib_cke),
        .O(O18[20]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_1__0
       (.I0(I83[16]),
        .I1(I11),
        .I2(phy_address[44]),
        .O(O19[34]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_1__1
       (.I0(I84[51]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[31]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_2
       (.I0(I81[0]),
        .I1(I10),
        .I2(calib_cke),
        .O(O18[19]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_2__0
       (.I0(I84[45]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[36]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_2__1
       (.I0(I83[5]),
        .I1(I11),
        .I2(phy_address[44]),
        .O(O19[33]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_2__2
       (.I0(I84[42]),
        .I1(I12),
        .I2(phy_wrdata[125]),
        .O(O20[30]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_3
       (.I0(I84[84]),
        .I1(I10),
        .I2(phy_wrdata[127]),
        .O(phy_dout[38]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_4
       (.I0(I84[71]),
        .I1(I10),
        .I2(phy_wrdata[93]),
        .O(phy_dout[37]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_4__0
       (.I0(I84[64]),
        .I1(I12),
        .I2(phy_wrdata[93]),
        .O(O20[32]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_60_65_i_6
       (.I0(I84[7]),
        .I1(I10),
        .I2(phy_wrdata[125]),
        .O(phy_dout[39]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_66_71_i_1
       (.I0(I11),
        .I1(phy_address[44]),
        .O(O19[36]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_1__0
       (.I0(I84[33]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[34]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_2
       (.I0(I84[26]),
        .I1(I10),
        .I2(phy_wrdata[24]),
        .O(phy_dout[40]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_2__0
       (.I0(I83[28]),
        .I1(I11),
        .I2(phy_address[44]),
        .O(O19[35]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_2__1
       (.I0(I84[21]),
        .I1(I12),
        .I2(phy_wrdata[93]),
        .O(O20[33]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_3
       (.I0(I84[59]),
        .I1(I10),
        .I2(phy_wrdata[127]),
        .O(phy_dout[41]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_4
       (.I0(I84[43]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[35]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_5
       (.I0(I84[86]),
        .I1(I10),
        .I2(phy_wrdata[122]),
        .O(phy_dout[43]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_5__0
       (.I0(I84[81]),
        .I1(I12),
        .I2(phy_wrdata[127]),
        .O(O20[37]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_6
       (.I0(I84[74]),
        .I1(I10),
        .I2(phy_wrdata[127]),
        .O(phy_dout[42]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_66_71_i_6__0
       (.I0(I84[67]),
        .I1(I12),
        .I2(phy_wrdata[93]),
        .O(O20[36]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_1__0
       (.I0(I84[85]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[5]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_1__1
       (.I0(I83[13]),
        .I1(I12),
        .I2(phy_address[41]),
        .O(O19[5]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_2
       (.I0(I84[73]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[4]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_2__0
       (.I0(I83[2]),
        .I1(I12),
        .I2(phy_address[41]),
        .O(O19[4]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_2__1
       (.I0(I84[1]),
        .I1(I13),
        .I2(phy_wrdata[125]),
        .O(O20[0]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_3
       (.I0(I84[12]),
        .I1(I11),
        .I2(phy_wrdata[24]),
        .O(phy_dout[6]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_6_11_i_3__0
       (.I0(I12),
        .I1(phy_address[41]),
        .O(O19[7]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_4
       (.I0(I83[25]),
        .I1(I12),
        .I2(phy_address[41]),
        .O(O19[6]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_4__0
       (.I0(I84[17]),
        .I1(I13),
        .I2(phy_wrdata[24]),
        .O(O20[1]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_5
       (.I0(I84[34]),
        .I1(I11),
        .I2(phy_wrdata[125]),
        .O(phy_dout[8]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_6_11_i_6
       (.I0(I84[22]),
        .I1(I11),
        .I2(phy_wrdata[109]),
        .O(phy_dout[7]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_1__1
       (.I0(I83[20]),
        .I1(I11),
        .I2(phy_address[48]),
        .O(O19[38]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_1__2
       (.I0(I84[11]),
        .I1(I12),
        .I2(phy_wrdata[29]),
        .O(O20[39]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_2
       (.I0(I80),
        .I1(I10),
        .I2(phy_cas_n),
        .O(O18[21]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_2__1
       (.I0(I83[9]),
        .I1(I11),
        .I2(phy_address[48]),
        .O(O19[37]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_2__2
       (.I0(I84[2]),
        .I1(I12),
        .I2(phy_wrdata[13]),
        .O(O20[38]));
LUT2 #(
    .INIT(4'hE)) 
     mem_reg_0_15_72_77_i_3__1
       (.I0(I11),
        .I1(phy_address[48]),
        .O(O19[40]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_3__2
       (.I0(I84[32]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[40]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_4__0
       (.I0(I83[32]),
        .I1(I11),
        .I2(phy_address[48]),
        .O(O19[39]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_72_77_i_5__0
       (.I0(I84[52]),
        .I1(I12),
        .I2(phy_wrdata[93]),
        .O(O20[41]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_78_79_i_1__0
       (.I0(I84[79]),
        .I1(I12),
        .I2(phy_wrdata[125]),
        .O(O20[43]));
LUT3 #(
    .INIT(8'hB8)) 
     mem_reg_0_15_78_79_i_2__0
       (.I0(I84[65]),
        .I1(I12),
        .I2(phy_wrdata[109]),
        .O(O20[42]));
LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
     mpr_rdlvl_start_i_1
       (.I0(I1),
        .I1(n_0_wrlvl_final_if_rst_i_2),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(n_0_mpr_rdlvl_start_i_2),
        .I5(O11),
        .O(n_0_mpr_rdlvl_start_i_1));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT2 #(
    .INIT(4'h7)) 
     mpr_rdlvl_start_i_2
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(n_0_mpr_rdlvl_start_i_2));
FDRE mpr_rdlvl_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_mpr_rdlvl_start_i_1),
        .Q(O11),
        .R(I7));
LUT3 #(
    .INIT(8'hB8)) 
     \my_empty[7]_i_2__0 
       (.I0(mc_wrdata_en),
        .I1(I10),
        .I2(calib_wrdata_en),
        .O(mux_wrdata_en));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \my_full[3]_i_3__2 
       (.I0(I10),
        .I1(O3),
        .O(O17));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \num_refresh[0]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair353" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \num_refresh[1]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .I1(num_refresh_reg__0[1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \num_refresh[2]_i_1 
       (.I0(num_refresh_reg__0[2]),
        .I1(num_refresh_reg__0[1]),
        .I2(num_refresh_reg__0[0]),
        .O(p_0_in__1[2]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2000)) 
     \num_refresh[3]_i_1 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_num_refresh[3]_i_4 ),
        .I3(n_0_init_complete_r_timing_i_2),
        .I4(\n_0_num_refresh[3]_i_5 ),
        .I5(I75),
        .O(\n_0_num_refresh[3]_i_1 ));
LUT3 #(
    .INIT(8'h2A)) 
     \num_refresh[3]_i_2 
       (.I0(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I1(I1),
        .I2(I2),
        .O(num_refresh0));
(* SOFT_HLUTNM = "soft_lutpair331" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \num_refresh[3]_i_3 
       (.I0(num_refresh_reg__0[3]),
        .I1(num_refresh_reg__0[0]),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[2]),
        .O(p_0_in__1[3]));
(* SOFT_HLUTNM = "soft_lutpair301" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \num_refresh[3]_i_4 
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_num_refresh[3]_i_4 ));
LUT6 #(
    .INIT(64'h0000009000000000)) 
     \num_refresh[3]_i_5 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_num_refresh[3]_i_5 ));
(* counter = "57" *) 
   FDRE \num_refresh_reg[0] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__1[0]),
        .Q(num_refresh_reg__0[0]),
        .R(\n_0_num_refresh[3]_i_1 ));
(* counter = "57" *) 
   FDRE \num_refresh_reg[1] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__1[1]),
        .Q(num_refresh_reg__0[1]),
        .R(\n_0_num_refresh[3]_i_1 ));
(* counter = "57" *) 
   FDRE \num_refresh_reg[2] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__1[2]),
        .Q(num_refresh_reg__0[2]),
        .R(\n_0_num_refresh[3]_i_1 ));
(* counter = "57" *) 
   FDRE \num_refresh_reg[3] 
       (.C(CLK),
        .CE(num_refresh0),
        .D(p_0_in__1[3]),
        .Q(num_refresh_reg__0[3]),
        .R(\n_0_num_refresh[3]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg__0[0]),
        .O(\n_0_oclk_wr_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .O(\n_0_oclk_wr_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair345" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg__0[2]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[1]),
        .O(\n_0_oclk_wr_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
     \oclk_wr_cnt[3]_i_1 
       (.I0(\n_0_oclk_wr_cnt[3]_i_4 ),
        .I1(oclk_wr_cnt_reg__0[3]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[0]),
        .I4(oclk_wr_cnt_reg__0[1]),
        .I5(I75),
        .O(\n_0_oclk_wr_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0800000000000000)) 
     \oclk_wr_cnt[3]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[3] ),
        .O(p_0_in14_in));
(* SOFT_HLUTNM = "soft_lutpair330" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .O(oclk_wr_cnt0));
LUT6 #(
    .INIT(64'h0000000000000400)) 
     \oclk_wr_cnt[3]_i_4 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_oclk_wr_cnt[3]_i_4 ));
(* counter = "55" *) 
   FDRE \oclk_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(p_0_in14_in),
        .D(\n_0_oclk_wr_cnt[0]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[0]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
(* counter = "55" *) 
   FDRE \oclk_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(p_0_in14_in),
        .D(\n_0_oclk_wr_cnt[1]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[1]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
(* counter = "55" *) 
   FDSE \oclk_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(p_0_in14_in),
        .D(\n_0_oclk_wr_cnt[2]_i_1 ),
        .Q(oclk_wr_cnt_reg__0[2]),
        .S(\n_0_oclk_wr_cnt[3]_i_1 ));
(* counter = "55" *) 
   FDRE \oclk_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(p_0_in14_in),
        .D(oclk_wr_cnt0),
        .Q(oclk_wr_cnt_reg__0[3]),
        .R(\n_0_oclk_wr_cnt[3]_i_1 ));
LUT4 #(
    .INIT(16'h000E)) 
     \one_rank.stg1_wr_done_i_1 
       (.I0(stg1_wr_done),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I2(\n_0_reg_ctrl_cnt_r[3]_i_1 ),
        .I3(rdlvl_last_byte_done),
        .O(\n_0_one_rank.stg1_wr_done_i_1 ));
FDRE \one_rank.stg1_wr_done_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_one_rank.stg1_wr_done_i_1 ),
        .Q(stg1_wr_done),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_10
       (.I0(I84[77]),
        .I1(I25),
        .I2(phy_wrdata[122]),
        .I3(I98),
        .I4(I99[4]),
        .O(O40[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_11
       (.I0(I84[62]),
        .I1(I25),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[3]),
        .O(O40[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_11__0
       (.I0(I84[68]),
        .I1(I22),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[11]),
        .O(O48[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_12
       (.I0(I84[50]),
        .I1(I25),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[2]),
        .O(O40[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_12__0
       (.I0(I84[54]),
        .I1(I22),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[10]),
        .O(O48[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_13__0
       (.I0(I84[44]),
        .I1(I22),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[9]),
        .O(O48[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_14__0
       (.I0(I84[34]),
        .I1(I22),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[8]),
        .O(O48[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_14__1
       (.I0(I23),
        .I1(phy_address[41]),
        .I2(I94),
        .I3(mem_out[7]),
        .O(D1[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_15
       (.I0(I84[17]),
        .I1(I25),
        .I2(phy_wrdata[24]),
        .I3(I98),
        .I4(I99[1]),
        .O(O40[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_15__0
       (.I0(I84[22]),
        .I1(I22),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[7]),
        .O(O48[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_15__1
       (.I0(I83[25]),
        .I1(I23),
        .I2(phy_address[41]),
        .I3(I94),
        .I4(mem_out[6]),
        .O(D1[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_16__0
       (.I0(I84[12]),
        .I1(I22),
        .I2(phy_wrdata[24]),
        .I3(I100),
        .I4(I101[6]),
        .O(O48[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_16__1
       (.I0(I83[13]),
        .I1(I23),
        .I2(phy_address[41]),
        .I3(I94),
        .I4(mem_out[5]),
        .O(D1[1]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_16__2
       (.I0(I4),
        .I1(phy_address[47]),
        .I2(I96),
        .I3(I97[3]),
        .O(O31[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_17
       (.I0(I84[1]),
        .I1(I25),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[0]),
        .O(O40[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_17__1
       (.I0(I83[2]),
        .I1(I23),
        .I2(phy_address[41]),
        .I3(I94),
        .I4(mem_out[4]),
        .O(D1[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_17__2
       (.I0(I83[31]),
        .I1(I4),
        .I2(phy_address[47]),
        .I3(I96),
        .I4(I97[2]),
        .O(O31[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_18__0
       (.I0(I84[87]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[16]),
        .O(O47[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_18__2
       (.I0(I83[19]),
        .I1(I4),
        .I2(phy_address[47]),
        .I3(I96),
        .I4(I97[1]),
        .O(O31[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_19__0
       (.I0(I84[75]),
        .I1(I26),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[15]),
        .O(O47[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_19__2
       (.I0(I83[8]),
        .I1(I4),
        .I2(phy_address[47]),
        .I3(I96),
        .I4(I97[0]),
        .O(O31[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_21__0
       (.I0(I84[47]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[14]),
        .O(O47[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_22__0
       (.I0(I84[39]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[13]),
        .O(O47[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_22__1
       (.I0(I23),
        .I1(phy_address[42]),
        .I2(I94),
        .I3(mem_out[11]),
        .O(D2[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_23__0
       (.I0(I84[27]),
        .I1(I22),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[12]),
        .O(O47[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_23__1
       (.I0(I83[26]),
        .I1(I23),
        .I2(phy_address[42]),
        .I3(I94),
        .I4(mem_out[10]),
        .O(D2[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_24__1
       (.I0(I83[14]),
        .I1(I23),
        .I2(phy_address[42]),
        .I3(I94),
        .I4(mem_out[9]),
        .O(D2[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_25__1
       (.I0(I83[3]),
        .I1(I23),
        .I2(phy_address[42]),
        .I3(I94),
        .I4(mem_out[8]),
        .O(D2[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_27
       (.I0(I84[60]),
        .I1(I25),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[10]),
        .O(O38[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_28
       (.I0(I84[48]),
        .I1(I25),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[9]),
        .O(O38[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_29
       (.I0(I84[40]),
        .I1(I25),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[8]),
        .O(O38[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_2__0
       (.I0(I84[85]),
        .I1(I22),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[5]),
        .O(O49[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_30
       (.I0(I84[28]),
        .I1(I25),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[7]),
        .O(O38[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_31
       (.I0(I84[16]),
        .I1(I25),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[6]),
        .O(O38[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_32
       (.I0(I84[8]),
        .I1(I25),
        .I2(phy_wrdata[24]),
        .I3(I98),
        .I4(I99[5]),
        .O(O38[0]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_32__2
       (.I0(I23),
        .I1(phy_address[45]),
        .I2(I96),
        .I3(I97[7]),
        .O(O29[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_33__2
       (.I0(I83[29]),
        .I1(I23),
        .I2(phy_address[45]),
        .I3(I96),
        .I4(I97[6]),
        .O(O29[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_34
       (.I0(I84[80]),
        .I1(I25),
        .I2(phy_wrdata[122]),
        .I3(I98),
        .I4(I99[15]),
        .O(O37[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_34__2
       (.I0(I83[17]),
        .I1(I23),
        .I2(phy_address[45]),
        .I3(I96),
        .I4(I97[5]),
        .O(O29[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_35
       (.I0(I84[66]),
        .I1(I25),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[14]),
        .O(O37[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_35__0
       (.I0(I84[72]),
        .I1(I26),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[22]),
        .O(O46[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_35__2
       (.I0(I83[6]),
        .I1(I4),
        .I2(phy_address[45]),
        .I3(I96),
        .I4(I97[4]),
        .O(O29[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_36
       (.I0(I84[53]),
        .I1(I25),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[13]),
        .O(O37[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_36__0
       (.I0(I84[57]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[21]),
        .O(O46[4]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_36__2
       (.I0(I23),
        .I1(phy_address[46]),
        .I2(I96),
        .I3(I97[15]),
        .O(O28[7]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_37__0
       (.I0(I84[46]),
        .I1(I26),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[20]),
        .O(O46[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_37__2
       (.I0(I83[30]),
        .I1(I23),
        .I2(phy_address[46]),
        .I3(I96),
        .I4(I97[14]),
        .O(O28[6]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_38__0
       (.I0(I84[37]),
        .I1(I26),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[19]),
        .O(O46[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_38__1
       (.I0(I83[18]),
        .I1(I23),
        .I2(phy_address[46]),
        .I3(I96),
        .I4(I97[13]),
        .O(O28[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_39
       (.I0(I84[20]),
        .I1(I25),
        .I2(phy_wrdata[24]),
        .I3(I98),
        .I4(I99[12]),
        .O(O37[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_39__0
       (.I0(I84[25]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[18]),
        .O(O46[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_39__2
       (.I0(I83[7]),
        .I1(I23),
        .I2(phy_address[46]),
        .I3(I96),
        .I4(I97[12]),
        .O(O28[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_3__0
       (.I0(I84[73]),
        .I1(I22),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[4]),
        .O(O49[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_40__0
       (.I0(I84[14]),
        .I1(I26),
        .I2(phy_wrdata[24]),
        .I3(I100),
        .I4(I101[17]),
        .O(O46[0]));
LUT5 #(
    .INIT(32'hE2EEE222)) 
     out_fifo_i_40__2
       (.I0(I97[11]),
        .I1(I96),
        .I2(mc_odt),
        .I3(I23),
        .I4(calib_odt),
        .O(O28[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_41
       (.I0(I84[3]),
        .I1(I25),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[11]),
        .O(O37[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_41__1
       (.I0(I86),
        .I1(I23),
        .I2(phy_ras_n),
        .I3(I94),
        .I4(mem_out[12]),
        .O(D4));
LUT5 #(
    .INIT(32'hE2EEE222)) 
     out_fifo_i_41__2
       (.I0(I97[10]),
        .I1(I96),
        .I2(mc_odt),
        .I3(I23),
        .I4(calib_odt),
        .O(O28[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_42
       (.I0(I84[78]),
        .I1(I25),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[20]),
        .O(O36[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_42__0
       (.I0(I84[83]),
        .I1(I26),
        .I2(phy_wrdata[122]),
        .I3(I100),
        .I4(I101[27]),
        .O(O45[4]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_42__1
       (.I0(I22),
        .I1(phy_address[49]),
        .I2(I94),
        .I3(mem_out[20]),
        .O(D5[7]));
LUT5 #(
    .INIT(32'hE2EEE222)) 
     out_fifo_i_42__2
       (.I0(I97[9]),
        .I1(I96),
        .I2(mc_odt),
        .I3(I23),
        .I4(calib_odt),
        .O(O28[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_43
       (.I0(I84[63]),
        .I1(I25),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[19]),
        .O(O36[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_43__0
       (.I0(I84[70]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[26]),
        .O(O45[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_43__1
       (.I0(I83[33]),
        .I1(I22),
        .I2(phy_address[49]),
        .I3(I94),
        .I4(mem_out[19]),
        .O(D5[6]));
LUT5 #(
    .INIT(32'hE2EEE222)) 
     out_fifo_i_43__2
       (.I0(I97[8]),
        .I1(I96),
        .I2(mc_odt),
        .I3(I23),
        .I4(calib_odt),
        .O(O28[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_44__0
       (.I0(I84[56]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[25]),
        .O(O45[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_44__1
       (.I0(I83[21]),
        .I1(I22),
        .I2(phy_address[49]),
        .I3(I94),
        .I4(mem_out[18]),
        .O(D5[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_45
       (.I0(I84[41]),
        .I1(I25),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[18]),
        .O(O36[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_45__1
       (.I0(I83[10]),
        .I1(I22),
        .I2(phy_address[49]),
        .I3(I94),
        .I4(mem_out[17]),
        .O(D5[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_46
       (.I0(I84[30]),
        .I1(I25),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[17]),
        .O(O36[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_46__1
       (.I0(I22),
        .I1(phy_address[39]),
        .I2(I94),
        .I3(mem_out[16]),
        .O(D5[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_47
       (.I0(I84[18]),
        .I1(I25),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[16]),
        .O(O36[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_47__0
       (.I0(I84[23]),
        .I1(I26),
        .I2(phy_wrdata[24]),
        .I3(I100),
        .I4(I101[24]),
        .O(O45[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_47__1
       (.I0(I83[23]),
        .I1(I22),
        .I2(phy_address[39]),
        .I3(I94),
        .I4(mem_out[15]),
        .O(D5[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_47__2
       (.I0(I82),
        .I1(I23),
        .I2(phy_we_n),
        .I3(I96),
        .I4(I97[20]),
        .O(O27[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_48__1
       (.I0(I83[11]),
        .I1(I22),
        .I2(phy_address[39]),
        .I3(I94),
        .I4(mem_out[14]),
        .O(D5[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_48__2
       (.I0(I23),
        .I1(phy_address[43]),
        .I2(I96),
        .I3(I97[19]),
        .O(O27[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_49__0
       (.I0(I84[5]),
        .I1(I26),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[23]),
        .O(O45[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_49__1
       (.I0(I83[0]),
        .I1(I22),
        .I2(phy_address[39]),
        .I3(I94),
        .I4(mem_out[13]),
        .O(D5[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_49__2
       (.I0(I83[27]),
        .I1(I23),
        .I2(phy_address[43]),
        .I3(I96),
        .I4(I97[18]),
        .O(O27[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_4__0
       (.I0(I84[58]),
        .I1(I22),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[3]),
        .O(O49[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_50
       (.I0(I84[76]),
        .I1(I24),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[26]),
        .O(O35[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_50__0
       (.I0(I84[82]),
        .I1(I26),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[33]),
        .O(O44[5]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_50__1
       (.I0(I22),
        .I1(phy_bank[9]),
        .I2(I94),
        .I3(mem_out[28]),
        .O(D6[7]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_50__2
       (.I0(I83[15]),
        .I1(I23),
        .I2(phy_address[43]),
        .I3(I96),
        .I4(I97[17]),
        .O(O27[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_51
       (.I0(I84[61]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[25]),
        .O(O35[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_51__0
       (.I0(I84[69]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[32]),
        .O(O44[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_51__1
       (.I0(I85[4]),
        .I1(I22),
        .I2(phy_bank[9]),
        .I3(I94),
        .I4(mem_out[27]),
        .O(D6[6]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_51__2
       (.I0(I83[4]),
        .I1(I23),
        .I2(phy_address[43]),
        .I3(I96),
        .I4(I97[16]),
        .O(O27[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_52
       (.I0(I84[49]),
        .I1(I24),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[24]),
        .O(O35[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_52__0
       (.I0(I84[55]),
        .I1(I26),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[31]),
        .O(O44[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_52__1
       (.I0(I85[2]),
        .I1(I22),
        .I2(phy_bank[9]),
        .I3(I94),
        .I4(mem_out[26]),
        .O(D6[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_53__1
       (.I0(I85[0]),
        .I1(I22),
        .I2(phy_bank[9]),
        .I3(I94),
        .I4(mem_out[25]),
        .O(D6[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_54
       (.I0(I84[29]),
        .I1(I25),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[23]),
        .O(O35[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_54__0
       (.I0(I84[35]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[30]),
        .O(O44[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_54__1
       (.I0(I22),
        .I1(phy_bank[10]),
        .I2(I94),
        .I3(mem_out[24]),
        .O(D6[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_55__1
       (.I0(I85[5]),
        .I1(I22),
        .I2(phy_bank[10]),
        .I3(I94),
        .I4(mem_out[23]),
        .O(D6[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_56
       (.I0(I84[9]),
        .I1(I25),
        .I2(phy_wrdata[29]),
        .I3(I98),
        .I4(I99[22]),
        .O(O35[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_56__0
       (.I0(I84[13]),
        .I1(I26),
        .I2(phy_wrdata[29]),
        .I3(I100),
        .I4(I101[29]),
        .O(O44[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_56__1
       (.I0(I85[3]),
        .I1(I22),
        .I2(phy_bank[10]),
        .I3(I94),
        .I4(mem_out[22]),
        .O(D6[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_57
       (.I0(I84[0]),
        .I1(I25),
        .I2(phy_wrdata[13]),
        .I3(I98),
        .I4(I99[21]),
        .O(O35[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_57__0
       (.I0(I84[4]),
        .I1(I26),
        .I2(phy_wrdata[13]),
        .I3(I100),
        .I4(I101[28]),
        .O(O44[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_57__1
       (.I0(I85[1]),
        .I1(I22),
        .I2(phy_bank[10]),
        .I3(I94),
        .I4(mem_out[21]),
        .O(D6[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_58__0
       (.I0(I84[84]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[38]),
        .O(O43[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_59
       (.I0(I84[64]),
        .I1(I24),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[32]),
        .O(O34[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_59__0
       (.I0(I84[71]),
        .I1(I26),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[37]),
        .O(O43[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_59__2
       (.I0(I80),
        .I1(I23),
        .I2(phy_cs_n),
        .I3(I96),
        .I4(I97[21]),
        .O(O26));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_60
       (.I0(I84[51]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[31]),
        .O(O34[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_61
       (.I0(I84[42]),
        .I1(I24),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[30]),
        .O(O34[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_61__0
       (.I0(I84[45]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[36]),
        .O(O43[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_62
       (.I0(I84[31]),
        .I1(I24),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[29]),
        .O(O34[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_62__0
       (.I0(I84[36]),
        .I1(I26),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[35]),
        .O(O43[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_62__1
       (.I0(I22),
        .I1(phy_address[40]),
        .I2(I94),
        .I3(mem_out[32]),
        .O(D7[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_63
       (.I0(I84[19]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[28]),
        .O(O34[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_63__0
       (.I0(I84[24]),
        .I1(I26),
        .I2(phy_wrdata[93]),
        .I3(I100),
        .I4(I101[34]),
        .O(O43[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_63__1
       (.I0(I83[24]),
        .I1(I22),
        .I2(phy_address[40]),
        .I3(I94),
        .I4(mem_out[31]),
        .O(D7[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_64
       (.I0(I84[10]),
        .I1(I24),
        .I2(phy_wrdata[24]),
        .I3(I98),
        .I4(I99[27]),
        .O(O34[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_64__1
       (.I0(I83[12]),
        .I1(I22),
        .I2(phy_address[40]),
        .I3(I94),
        .I4(mem_out[30]),
        .O(D7[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_64__2
       (.I0(I81[1]),
        .I1(I23),
        .I2(calib_cke),
        .I3(I96),
        .I4(I97[25]),
        .O(O25[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_65__1
       (.I0(I83[1]),
        .I1(I22),
        .I2(phy_address[40]),
        .I3(I94),
        .I4(mem_out[29]),
        .O(D7[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_65__2
       (.I0(I81[1]),
        .I1(I23),
        .I2(calib_cke),
        .I3(I96),
        .I4(I97[24]),
        .O(O25[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_66
       (.I0(I84[81]),
        .I1(I24),
        .I2(phy_wrdata[127]),
        .I3(I98),
        .I4(I99[37]),
        .O(O33[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_66__0
       (.I0(I84[86]),
        .I1(I26),
        .I2(phy_wrdata[122]),
        .I3(I100),
        .I4(I101[43]),
        .O(O42[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_66__2
       (.I0(I81[1]),
        .I1(I23),
        .I2(calib_cke),
        .I3(I96),
        .I4(I97[23]),
        .O(O25[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_67
       (.I0(I84[67]),
        .I1(I24),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[36]),
        .O(O33[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_67__0
       (.I0(I84[74]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[42]),
        .O(O42[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_67__2
       (.I0(I81[0]),
        .I1(I23),
        .I2(calib_cke),
        .I3(I96),
        .I4(I97[22]),
        .O(O25[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_68__0
       (.I0(I84[59]),
        .I1(I26),
        .I2(phy_wrdata[127]),
        .I3(I100),
        .I4(I101[41]),
        .O(O42[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_69
       (.I0(I84[43]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[35]),
        .O(O33[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_6__0
       (.I0(I84[38]),
        .I1(I22),
        .I2(phy_wrdata[109]),
        .I3(I100),
        .I4(I101[2]),
        .O(O49[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_6__1
       (.I0(I23),
        .I1(phy_address[51]),
        .I2(I94),
        .I3(mem_out[3]),
        .O(D0[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_70
       (.I0(I84[33]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[34]),
        .O(O33[1]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_70__1
       (.I0(I22),
        .I1(phy_address[44]),
        .I2(I94),
        .I3(mem_out[36]),
        .O(D8[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_71
       (.I0(I84[21]),
        .I1(I24),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[33]),
        .O(O33[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_71__0
       (.I0(I84[26]),
        .I1(I26),
        .I2(phy_wrdata[24]),
        .I3(I100),
        .I4(I101[40]),
        .O(O42[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_71__1
       (.I0(I83[28]),
        .I1(I22),
        .I2(phy_address[44]),
        .I3(I94),
        .I4(mem_out[35]),
        .O(D8[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_72__1
       (.I0(I83[16]),
        .I1(I22),
        .I2(phy_address[44]),
        .I3(I94),
        .I4(mem_out[34]),
        .O(D8[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_73__0
       (.I0(I84[7]),
        .I1(I26),
        .I2(phy_wrdata[125]),
        .I3(I100),
        .I4(I101[39]),
        .O(O42[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_73__1
       (.I0(I83[5]),
        .I1(I22),
        .I2(phy_address[44]),
        .I3(I94),
        .I4(mem_out[33]),
        .O(D8[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_73__2
       (.I0(I80),
        .I1(I23),
        .I2(phy_cas_n),
        .I3(I96),
        .I4(I97[26]),
        .O(O24));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_74
       (.I0(I84[79]),
        .I1(I24),
        .I2(phy_wrdata[125]),
        .I3(I98),
        .I4(I99[43]),
        .O(O32[5]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_75
       (.I0(I84[65]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[42]),
        .O(O32[4]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_76
       (.I0(I84[52]),
        .I1(I24),
        .I2(phy_wrdata[93]),
        .I3(I98),
        .I4(I99[41]),
        .O(O32[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_78
       (.I0(I84[32]),
        .I1(I24),
        .I2(phy_wrdata[109]),
        .I3(I98),
        .I4(I99[40]),
        .O(O32[2]));
LUT4 #(
    .INIT(16'hEFE0)) 
     out_fifo_i_78__1
       (.I0(I22),
        .I1(phy_address[48]),
        .I2(I94),
        .I3(mem_out[40]),
        .O(D9[3]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_79__1
       (.I0(I83[32]),
        .I1(I22),
        .I2(phy_address[48]),
        .I3(I94),
        .I4(mem_out[39]),
        .O(D9[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_7__1
       (.I0(I83[34]),
        .I1(I23),
        .I2(phy_address[51]),
        .I3(I94),
        .I4(mem_out[2]),
        .O(D0[2]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_80
       (.I0(I84[11]),
        .I1(I24),
        .I2(phy_wrdata[29]),
        .I3(I98),
        .I4(I99[39]),
        .O(O32[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_80__1
       (.I0(I83[20]),
        .I1(I22),
        .I2(phy_address[48]),
        .I3(I94),
        .I4(mem_out[38]),
        .O(D9[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_81
       (.I0(I84[2]),
        .I1(I24),
        .I2(phy_wrdata[13]),
        .I3(I98),
        .I4(I99[38]),
        .O(O32[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_81__1
       (.I0(I83[9]),
        .I1(I22),
        .I2(phy_address[48]),
        .I3(I94),
        .I4(mem_out[37]),
        .O(D9[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_8__0
       (.I0(I84[15]),
        .I1(I22),
        .I2(phy_wrdata[29]),
        .I3(I100),
        .I4(I101[1]),
        .O(O49[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_8__1
       (.I0(I83[22]),
        .I1(I23),
        .I2(phy_address[51]),
        .I3(I94),
        .I4(mem_out[1]),
        .O(D0[1]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_9__0
       (.I0(I84[6]),
        .I1(I22),
        .I2(phy_wrdata[13]),
        .I3(I100),
        .I4(I101[0]),
        .O(O49[0]));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     out_fifo_i_9__1
       (.I0(I86),
        .I1(I23),
        .I2(phy_address[51]),
        .I3(I94),
        .I4(mem_out[0]),
        .O(D0[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[0]_i_1 
       (.I0(sent_col_r1),
        .I1(I13),
        .I2(calib_cmd[0]),
        .O(D[0]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[17]_i_1 
       (.I0(I92),
        .I1(I13),
        .I2(calib_data_offset_0[0]),
        .O(D[3]));
(* SOFT_HLUTNM = "soft_lutpair347" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[18]_i_1 
       (.I0(I91),
        .I1(I13),
        .I2(calib_data_offset_0[1]),
        .O(D[4]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[19]_i_1 
       (.I0(I90),
        .I1(I13),
        .I2(calib_data_offset_0[2]),
        .O(D[5]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[1]_i_1 
       (.I0(I93),
        .I1(I13),
        .I2(calib_cmd[1]),
        .O(D[1]));
(* SOFT_HLUTNM = "soft_lutpair344" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[20]_i_1 
       (.I0(I89),
        .I1(I13),
        .I2(calib_data_offset_0[3]),
        .O(D[6]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[21]_i_1 
       (.I0(I88),
        .I1(I13),
        .I2(calib_data_offset_0[4]),
        .O(D[7]));
(* SOFT_HLUTNM = "soft_lutpair342" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[22]_i_1 
       (.I0(I87),
        .I1(I13),
        .I2(calib_data_offset_0[5]),
        .O(D[8]));
(* SOFT_HLUTNM = "soft_lutpair350" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \phy_ctl_wd_i1[2]_i_1 
       (.I0(I80),
        .I1(I13),
        .I2(calib_cmd[2]),
        .O(D[2]));
(* SOFT_HLUTNM = "soft_lutpair323" *) 
   LUT2 #(
    .INIT(4'hE)) 
     phy_ctl_wr_i1_i_1
       (.I0(O3),
        .I1(I4),
        .O(mux_cmd_wren));
FDRE pi_calib_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
LUT2 #(
    .INIT(4'hE)) 
     pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(n_0_pi_calib_done_r_i_1));
FDRE pi_calib_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pi_calib_done_r_i_1),
        .Q(pi_calib_done_r),
        .R(I7));
LUT2 #(
    .INIT(4'h2)) 
     pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state023_out));
FDRE pi_calib_rank_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(init_next_state023_out),
        .Q(pi_calib_rank_done_r),
        .R(I7));
FDRE pi_dqs_found_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pi_dqs_found_done_r1),
        .R(I7));
LUT5 #(
    .INIT(32'h000000AE)) 
     pi_dqs_found_start_i_1
       (.I0(O10),
        .I1(\n_0_back_to_back_reads_4_1.num_reads[1]_i_2 ),
        .I2(I1),
        .I3(wrlvl_byte_redo),
        .I4(I75),
        .O(n_0_pi_dqs_found_start_i_1));
FDRE pi_dqs_found_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pi_dqs_found_start_i_1),
        .Q(O10),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE pi_phase_locked_all_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I5),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE pi_phase_locked_all_r2_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE pi_phase_locked_all_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE pi_phase_locked_all_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
FDRE prbs_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prbs_last_byte_done),
        .Q(prbs_last_byte_done_r),
        .R(1'b0));
FDRE prbs_rdlvl_done_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(prbs_rdlvl_done_r1),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
   SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(prech_done_pre),
        .Q(\n_0_prech_done_dly_r_reg[15]_srl16 ));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(n_0_prech_pending_r_i_2),
        .I1(prech_req_posedge_r),
        .O(prech_done_pre));
FDRE prech_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_prech_done_dly_r_reg[15]_srl16 ),
        .Q(prech_done),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair317" *) 
   LUT4 #(
    .INIT(16'h0D0C)) 
     prech_pending_r_i_1
       (.I0(n_0_prech_pending_r_i_2),
        .I1(prech_req_posedge_r),
        .I2(I75),
        .I3(n_0_prech_pending_r_reg),
        .O(n_0_prech_pending_r_i_1));
LUT6 #(
    .INIT(64'hAAAAA888AAAAAAAA)) 
     prech_pending_r_i_2
       (.I0(n_0_prech_pending_r_reg),
        .I1(n_0_prech_pending_r_i_3),
        .I2(dqs_found_prech_req),
        .I3(n_0_prech_pending_r_i_4),
        .I4(n_0_rdlvl_stg1_start_i_2),
        .I5(n_0_prech_pending_r_i_5),
        .O(n_0_prech_pending_r_i_2));
LUT6 #(
    .INIT(64'h0000400000000000)) 
     prech_pending_r_i_3
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[2] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[4] ),
        .I5(\n_0_init_state_r_reg[5] ),
        .O(n_0_prech_pending_r_i_3));
LUT6 #(
    .INIT(64'h0000002000000000)) 
     prech_pending_r_i_4
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_prech_pending_r_i_4));
LUT5 #(
    .INIT(32'h5700FFFF)) 
     prech_pending_r_i_5
       (.I0(n_0_prech_pending_r_i_4),
        .I1(prbs_last_byte_done_r),
        .I2(rdlvl_last_byte_done_r),
        .I3(n_0_prech_pending_r_i_6),
        .I4(cnt_cmd_done_r),
        .O(n_0_prech_pending_r_i_5));
LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFEF)) 
     prech_pending_r_i_6
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_prech_pending_r_i_6));
FDRE prech_pending_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_prech_pending_r_i_1),
        .Q(n_0_prech_pending_r_reg),
        .R(1'b0));
LUT5 #(
    .INIT(32'h54545554)) 
     prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(wrcal_prech_req),
        .I2(rdlvl_prech_req),
        .I3(dqs_found_prech_req),
        .I4(O6),
        .O(prech_req_posedge_r0));
FDRE prech_req_posedge_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_req_posedge_r),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
     prech_req_r_i_2
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[3] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(O6));
FDRE prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(I7));
LUT5 #(
    .INIT(32'h08000000)) 
     pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(n_0_pwron_ce_r_i_2),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(n_0_pwron_ce_r_i_1));
LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
     pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg__0[4]),
        .I1(cnt_pwron_ce_r_reg__0[2]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[3]),
        .I5(cnt_pwron_ce_r_reg__0[5]),
        .O(n_0_pwron_ce_r_i_2));
FDRE pwron_ce_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_pwron_ce_r_i_1),
        .Q(pwron_ce_r),
        .R(I7));
FDRE rdlvl_last_byte_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
   SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(CLK),
        .D(rdlvl_start_pre),
        .Q(\n_0_rdlvl_start_dly0_r_reg[13]_srl14 ));
FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rdlvl_start_dly0_r_reg[13]_srl14 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT3 #(
    .INIT(8'hF8)) 
     rdlvl_start_pre_i_1
       (.I0(I1),
        .I1(n_0_rdlvl_stg1_start_i_2),
        .I2(rdlvl_start_pre),
        .O(n_0_rdlvl_start_pre_i_1));
FDRE rdlvl_start_pre_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rdlvl_start_pre_i_1),
        .Q(rdlvl_start_pre),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair316" *) 
   LUT4 #(
    .INIT(16'hBF80)) 
     rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(n_0_rdlvl_stg1_start_i_2),
        .I2(I1),
        .I3(O5),
        .O(n_0_rdlvl_stg1_start_i_1));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     rdlvl_stg1_start_i_2
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(n_0_rdlvl_stg1_start_i_2));
FDRE rdlvl_stg1_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rdlvl_stg1_start_i_1),
        .Q(O5),
        .R(I7));
LUT6 #(
    .INIT(64'h000000000000AABA)) 
     read_calib_i_1
       (.I0(phy_read_calib),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[2] ),
        .I3(n_0_read_calib_i_2),
        .I4(pi_calib_done),
        .I5(I75),
        .O(n_0_read_calib_i_1));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'hFFDF)) 
     read_calib_i_2
       (.I0(\n_0_init_state_r_reg[1] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .O(n_0_read_calib_i_2));
FDRE read_calib_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_read_calib_i_1),
        .Q(phy_read_calib),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair357" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair319" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[2]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__0[2]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[3] ),
        .I4(\n_0_init_state_r_reg[2] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000800000)) 
     \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_reg_ctrl_cnt_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair294" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg__0[3]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[1]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(p_0_in__0[3]));
(* counter = "56" *) 
   FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__0[0]),
        .Q(reg_ctrl_cnt_r_reg__0[0]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
(* counter = "56" *) 
   FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__0[1]),
        .Q(reg_ctrl_cnt_r_reg__0[1]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
(* counter = "56" *) 
   FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__0[2]),
        .Q(reg_ctrl_cnt_r_reg__0[2]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
(* counter = "56" *) 
   FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_reg_ctrl_cnt_r[3]_i_2 ),
        .D(p_0_in__0[3]),
        .Q(reg_ctrl_cnt_r_reg__0[3]),
        .R(\n_0_reg_ctrl_cnt_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT5 #(
    .INIT(32'h000000AE)) 
     reset_if_i_1
       (.I0(reset_if),
        .I1(I2),
        .I2(prbs_rdlvl_done_r1),
        .I3(I75),
        .I4(reset_if_r9),
        .O(O7));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \stable_pass_cnt[4]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(p_1_in25_in),
        .O(O8));
(* SOFT_HLUTNM = "soft_lutpair358" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \stable_pass_cnt[5]_i_1 
       (.I0(detect_pi_found_dqs),
        .I1(I27),
        .O(E));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair298" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .O(stg1_wr_rd_cnt02_in[0]));
LUT2 #(
    .INIT(4'h9)) 
     \stg1_wr_rd_cnt[1]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .O(\n_0_stg1_wr_rd_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF22222212)) 
     \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(stg1_wr_rd_cnt1),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I5(stg1_wr_rd_cnt16_out),
        .O(\n_0_stg1_wr_rd_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \stg1_wr_rd_cnt[3]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .O(stg1_wr_rd_cnt02_in[3]));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \stg1_wr_rd_cnt[4]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(stg1_wr_rd_cnt02_in[4]));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(stg1_wr_rd_cnt02_in[5]));
LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I4(\n_0_stg1_wr_rd_cnt[6]_i_2 ),
        .O(stg1_wr_rd_cnt02_in[6]));
(* SOFT_HLUTNM = "soft_lutpair333" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .O(\n_0_stg1_wr_rd_cnt[6]_i_2 ));
LUT6 #(
    .INIT(64'h00000000EEDEEEEE)) 
     \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I1(stg1_wr_rd_cnt1),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I4(\n_0_stg1_wr_rd_cnt[7]_i_2 ),
        .I5(stg1_wr_rd_cnt16_out),
        .O(\n_0_stg1_wr_rd_cnt[7]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \stg1_wr_rd_cnt[7]_i_2 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .O(\n_0_stg1_wr_rd_cnt[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \stg1_wr_rd_cnt[7]_i_3 
       (.I0(I75),
        .I1(I2),
        .I2(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .O(stg1_wr_rd_cnt16_out));
LUT4 #(
    .INIT(16'hFFAE)) 
     \stg1_wr_rd_cnt[8]_i_1 
       (.I0(stg1_wr_rd_cnt1),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_5 ),
        .I2(I2),
        .I3(I75),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
LUT6 #(
    .INIT(64'h0030000000000200)) 
     \stg1_wr_rd_cnt[8]_i_2 
       (.I0(I2),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_6 ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_2 ));
LUT5 #(
    .INIT(32'hAAAAA9AA)) 
     \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I3(\n_0_stg1_wr_rd_cnt[8]_i_7 ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .O(stg1_wr_rd_cnt02_in[8]));
(* SOFT_HLUTNM = "soft_lutpair288" *) 
   LUT5 #(
    .INIT(32'hAAAAAAEA)) 
     \stg1_wr_rd_cnt[8]_i_4 
       (.I0(rdlvl_last_byte_done),
        .I1(\n_0_stg1_wr_rd_cnt[8]_i_8 ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(stg1_wr_rd_cnt1));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     \stg1_wr_rd_cnt[8]_i_5 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair356" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\n_0_init_state_r_reg[5] ),
        .I1(\n_0_init_state_r_reg[0] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair287" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \stg1_wr_rd_cnt[8]_i_7 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_7 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \stg1_wr_rd_cnt[8]_i_8 
       (.I0(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .I1(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .I2(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .I3(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .I4(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .I5(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .O(\n_0_stg1_wr_rd_cnt[8]_i_8 ));
FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[0]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[0] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(\n_0_stg1_wr_rd_cnt[1]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[1] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_stg1_wr_rd_cnt[2]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[2] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[3]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[3] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[4]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[4] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[5]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[5] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[6]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[6] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_stg1_wr_rd_cnt[7]_i_1 ),
        .Q(\n_0_stg1_wr_rd_cnt_reg[7] ),
        .R(1'b0));
FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(CLK),
        .CE(\n_0_stg1_wr_rd_cnt[8]_i_2 ),
        .D(stg1_wr_rd_cnt02_in[8]),
        .Q(\n_0_stg1_wr_rd_cnt_reg[8] ),
        .R(\n_0_stg1_wr_rd_cnt[8]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT3 #(
    .INIT(8'h54)) 
     wr_en_inferred__0_i_1
       (.I0(I77),
        .I1(O3),
        .I2(I4),
        .O(wr_en));
(* SOFT_HLUTNM = "soft_lutpair340" *) 
   LUT3 #(
    .INIT(8'h54)) 
     wr_en_inferred__0_i_1__0
       (.I0(I78),
        .I1(O3),
        .I2(I4),
        .O(wr_en_0));
(* SOFT_HLUTNM = "soft_lutpair337" *) 
   LUT3 #(
    .INIT(8'h54)) 
     wr_en_inferred__0_i_1__1
       (.I0(I79),
        .I1(O3),
        .I2(I10),
        .O(wr_en_1));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     wrcal_rd_wait_i_1
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_init_state_r_reg[5] ),
        .I5(\n_0_init_state_r_reg[0] ),
        .O(n_0_wrcal_rd_wait_i_1));
FDRE wrcal_rd_wait_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrcal_rd_wait_i_1),
        .Q(wrcal_rd_wait),
        .R(I9));
LUT2 #(
    .INIT(4'hB)) 
     \wrcal_reads[0]_i_1 
       (.I0(\n_0_wrcal_reads[7]_i_6 ),
        .I1(\n_0_wrcal_reads_reg[0] ),
        .O(\n_0_wrcal_reads[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT3 #(
    .INIT(8'hF9)) 
     \wrcal_reads[1]_i_1 
       (.I0(\n_0_wrcal_reads_reg[1] ),
        .I1(\n_0_wrcal_reads_reg[0] ),
        .I2(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair335" *) 
   LUT4 #(
    .INIT(16'hFFE1)) 
     \wrcal_reads[2]_i_1 
       (.I0(\n_0_wrcal_reads_reg[0] ),
        .I1(\n_0_wrcal_reads_reg[1] ),
        .I2(\n_0_wrcal_reads_reg[2] ),
        .I3(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT5 #(
    .INIT(32'hFFFFFE01)) 
     \wrcal_reads[3]_i_1 
       (.I0(\n_0_wrcal_reads_reg[1] ),
        .I1(\n_0_wrcal_reads_reg[0] ),
        .I2(\n_0_wrcal_reads_reg[2] ),
        .I3(\n_0_wrcal_reads_reg[3] ),
        .I4(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \wrcal_reads[4]_i_1 
       (.I0(\n_0_wrcal_reads_reg[3] ),
        .I1(\n_0_wrcal_reads_reg[2] ),
        .I2(\n_0_wrcal_reads_reg[1] ),
        .I3(\n_0_wrcal_reads_reg[0] ),
        .I4(\n_0_wrcal_reads_reg[4] ),
        .I5(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT4 #(
    .INIT(16'hFFE1)) 
     \wrcal_reads[5]_i_1 
       (.I0(\n_0_wrcal_reads_reg[4] ),
        .I1(\n_0_wrcal_reads[7]_i_5 ),
        .I2(\n_0_wrcal_reads_reg[5] ),
        .I3(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair303" *) 
   LUT5 #(
    .INIT(32'hFFFFFE01)) 
     \wrcal_reads[6]_i_1 
       (.I0(\n_0_wrcal_reads_reg[5] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads[7]_i_5 ),
        .I3(\n_0_wrcal_reads_reg[6] ),
        .I4(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[6]_i_1 ));
LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
     \wrcal_reads[7]_i_1 
       (.I0(I75),
        .I1(\n_0_init_state_r_reg[0] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[1] ),
        .I4(\n_0_wrcal_reads[7]_i_4 ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(wrcal_reads02_out));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \wrcal_reads[7]_i_2 
       (.I0(\n_0_wrcal_reads_reg[5] ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads_reg[6] ),
        .I3(\n_0_wrcal_reads_reg[7] ),
        .I4(\n_0_wrcal_reads[7]_i_5 ),
        .I5(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[7]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
     \wrcal_reads[7]_i_3 
       (.I0(\n_0_wrcal_reads[7]_i_5 ),
        .I1(\n_0_wrcal_reads_reg[4] ),
        .I2(\n_0_wrcal_reads_reg[5] ),
        .I3(\n_0_wrcal_reads_reg[6] ),
        .I4(\n_0_wrcal_reads_reg[7] ),
        .I5(\n_0_wrcal_reads[7]_i_6 ),
        .O(\n_0_wrcal_reads[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair297" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \wrcal_reads[7]_i_4 
       (.I0(\n_0_init_state_r_reg[3] ),
        .I1(\n_0_init_state_r_reg[4] ),
        .O(\n_0_wrcal_reads[7]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair302" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \wrcal_reads[7]_i_5 
       (.I0(\n_0_wrcal_reads_reg[3] ),
        .I1(\n_0_wrcal_reads_reg[2] ),
        .I2(\n_0_wrcal_reads_reg[1] ),
        .I3(\n_0_wrcal_reads_reg[0] ),
        .O(\n_0_wrcal_reads[7]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \wrcal_reads[7]_i_6 
       (.I0(\n_0_wrcal_reads[7]_i_7 ),
        .I1(\n_0_wrcal_reads_reg[5] ),
        .I2(\n_0_wrcal_reads_reg[4] ),
        .I3(\n_0_wrcal_reads_reg[6] ),
        .I4(\n_0_wrcal_reads_reg[7] ),
        .I5(\n_0_wrcal_reads[7]_i_5 ),
        .O(\n_0_wrcal_reads[7]_i_6 ));
LUT6 #(
    .INIT(64'h0000000000002000)) 
     \wrcal_reads[7]_i_7 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_wrcal_reads[7]_i_7 ));
FDRE \wrcal_reads_reg[0] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[0]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[0] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[1] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[1]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[1] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[2] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[2]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[2] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[3] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[3]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[3] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[4] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[4]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[4] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[5] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[5]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[5] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[6] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[6]_i_1 ),
        .Q(\n_0_wrcal_reads_reg[6] ),
        .R(wrcal_reads02_out));
FDRE \wrcal_reads_reg[7] 
       (.C(CLK),
        .CE(\n_0_wrcal_reads[7]_i_2 ),
        .D(\n_0_wrcal_reads[7]_i_3 ),
        .Q(\n_0_wrcal_reads_reg[7] ),
        .R(wrcal_reads02_out));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
   SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(wrcal_start_pre),
        .Q(\n_0_wrcal_start_dly_r_reg[4]_srl5 ));
LUT6 #(
    .INIT(64'h0000100010000000)) 
     \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\n_0_init_state_r_reg[4] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[5] ),
        .I3(\n_0_init_state_r_reg[0] ),
        .I4(\n_0_init_state_r_reg[1] ),
        .I5(\n_0_init_state_r_reg[2] ),
        .O(wrcal_start_pre));
FDRE \wrcal_start_dly_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_start_dly_r_reg[4]_srl5 ),
        .Q(\n_0_wrcal_start_dly_r_reg[5] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h000E)) 
     wrcal_start_i_1
       (.I0(O9),
        .I1(\n_0_wrcal_start_dly_r_reg[5] ),
        .I2(wrlvl_byte_redo),
        .I3(I75),
        .O(n_0_wrcal_start_i_1));
FDRE wrcal_start_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrcal_start_i_1),
        .Q(O9),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .O(wrcal_wr_cnt0[0]));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .O(\n_0_wrcal_wr_cnt[1]_i_1 ));
LUT3 #(
    .INIT(8'hA9)) 
     \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[2]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .O(\n_0_wrcal_wr_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
     \wrcal_wr_cnt[3]_i_1 
       (.I0(\n_0_wrcal_wr_cnt[3]_i_4 ),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .I3(wrcal_wr_cnt_reg__0[3]),
        .I4(wrcal_wr_cnt_reg__0[2]),
        .I5(I75),
        .O(\n_0_wrcal_wr_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \wrcal_wr_cnt[3]_i_2 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[1] ),
        .I2(\n_0_init_state_r_reg[0] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[3] ),
        .I5(\n_0_init_state_r_reg[4] ),
        .O(\n_0_wrcal_wr_cnt[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair329" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .O(wrcal_wr_cnt0[3]));
LUT6 #(
    .INIT(64'h0000010000000000)) 
     \wrcal_wr_cnt[3]_i_4 
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .I2(\n_0_init_state_r_reg[4] ),
        .I3(\n_0_init_state_r_reg[5] ),
        .I4(\n_0_init_state_r_reg[0] ),
        .I5(\n_0_init_state_r_reg[1] ),
        .O(\n_0_wrcal_wr_cnt[3]_i_4 ));
(* counter = "54" *) 
   FDRE \wrcal_wr_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(wrcal_wr_cnt0[0]),
        .Q(wrcal_wr_cnt_reg__0[0]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
(* counter = "54" *) 
   FDRE \wrcal_wr_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(\n_0_wrcal_wr_cnt[1]_i_1 ),
        .Q(wrcal_wr_cnt_reg__0[1]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
(* counter = "54" *) 
   FDSE \wrcal_wr_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(\n_0_wrcal_wr_cnt[2]_i_1 ),
        .Q(wrcal_wr_cnt_reg__0[2]),
        .S(\n_0_wrcal_wr_cnt[3]_i_1 ));
(* counter = "54" *) 
   FDRE \wrcal_wr_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .D(wrcal_wr_cnt0[3]),
        .Q(wrcal_wr_cnt_reg__0[3]),
        .R(\n_0_wrcal_wr_cnt[3]_i_1 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair304" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1 
       (.I0(I2),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair320" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1 
       (.I0(first_wrcal_pat_r),
        .I1(I2),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1 
       (.I0(I2),
        .I1(first_wrcal_pat_r),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair351" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2 
       (.I0(I2),
        .I1(first_wrcal_pat_r),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(I2),
        .I1(first_rdlvl_pat_r),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair355" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1 
       (.I0(first_wrcal_pat_r),
        .I1(I2),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair359" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(first_rdlvl_pat_r),
        .I1(I2),
        .O(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1 ));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1 ),
        .Q(phy_wrdata[109]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[122] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[122]_i_1 ),
        .Q(phy_wrdata[122]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[125] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1 ),
        .Q(phy_wrdata[125]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2 ),
        .Q(phy_wrdata[127]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1 ),
        .Q(phy_wrdata[13]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[24] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[24]_i_1 ),
        .Q(phy_wrdata[24]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(CLK),
        .CE(I33),
        .D(\n_0_wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1 ),
        .Q(phy_wrdata[29]),
        .R(1'b0));
FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[93] 
       (.C(CLK),
        .CE(I33),
        .D(I2),
        .Q(phy_wrdata[93]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h00000000000000AB)) 
     wrlvl_final_if_rst_i_1
       (.I0(wrlvl_final_if_rst),
        .I1(n_0_wrlvl_final_if_rst_i_2),
        .I2(n_0_wrlvl_final_if_rst_i_3),
        .I3(I75),
        .I4(\n_0_cnt_init_mr_r[1]_i_3 ),
        .I5(\n_0_wrcal_wr_cnt[3]_i_2 ),
        .O(n_0_wrlvl_final_if_rst_i_1));
(* SOFT_HLUTNM = "soft_lutpair290" *) 
   LUT2 #(
    .INIT(4'hB)) 
     wrlvl_final_if_rst_i_2
       (.I0(\n_0_init_state_r_reg[2] ),
        .I1(\n_0_init_state_r_reg[3] ),
        .O(n_0_wrlvl_final_if_rst_i_2));
(* SOFT_HLUTNM = "soft_lutpair325" *) 
   LUT4 #(
    .INIT(16'hFFEF)) 
     wrlvl_final_if_rst_i_3
       (.I0(\n_0_init_state_r_reg[0] ),
        .I1(\n_0_init_state_r_reg[5] ),
        .I2(\n_0_init_state_r_reg[1] ),
        .I3(\n_0_init_state_r_reg[4] ),
        .O(n_0_wrlvl_final_if_rst_i_3));
FDRE wrlvl_final_if_rst_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrlvl_final_if_rst_i_1),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
endmodule

(* use_dsp48 = "no" *) (* TCQ = "100" *) (* nCK_PER_CLK = "4" *) 
(* CLK_PERIOD = "20000" *) (* DQ_WIDTH = "16" *) (* DQS_CNT_WIDTH = "1" *) 
(* DQS_WIDTH = "2" *) (* DRAM_WIDTH = "8" *) (* RANKS = "1" *) 
(* PER_BIT_DESKEW = "OFF" *) (* SIM_CAL_OPTION = "NONE" *) (* DEBUG_PORT = "OFF" *) 
(* DRAM_TYPE = "DDR2" *) (* OCAL_EN = "OFF" *) (* MIN_EYE_SIZE = "16" *) 
(* CAL_PAT_LEN = "8" *) (* RD_SHIFT_LEN = "1" *) (* RD_SHIFT_COMP_DELAY = "5" *) 
(* SR_VALID_DELAY = "8" *) (* PIPE_WAIT_CNT = "16" *) (* DETECT_EDGE_SAMPLE_CNT0 = "12'b000000000001" *) 
(* DETECT_EDGE_SAMPLE_CNT1 = "12'b000000000001" *) (* CAL1_IDLE = "6'b000000" *) (* CAL1_NEW_DQS_WAIT = "6'b000001" *) 
(* CAL1_STORE_FIRST_WAIT = "6'b000010" *) (* CAL1_PAT_DETECT = "6'b000011" *) (* CAL1_DQ_IDEL_TAP_INC = "6'b000100" *) 
(* CAL1_DQ_IDEL_TAP_INC_WAIT = "6'b000101" *) (* CAL1_DQ_IDEL_TAP_DEC = "6'b000110" *) (* CAL1_DQ_IDEL_TAP_DEC_WAIT = "6'b000111" *) 
(* CAL1_DETECT_EDGE = "6'b001000" *) (* CAL1_IDEL_INC_CPT = "6'b001001" *) (* CAL1_IDEL_INC_CPT_WAIT = "6'b001010" *) 
(* CAL1_CALC_IDEL = "6'b001011" *) (* CAL1_IDEL_DEC_CPT = "6'b001100" *) (* CAL1_IDEL_DEC_CPT_WAIT = "6'b001101" *) 
(* CAL1_NEXT_DQS = "6'b001110" *) (* CAL1_DONE = "6'b001111" *) (* CAL1_PB_STORE_FIRST_WAIT = "6'b010000" *) 
(* CAL1_PB_DETECT_EDGE = "6'b010001" *) (* CAL1_PB_INC_CPT = "6'b010010" *) (* CAL1_PB_INC_CPT_WAIT = "6'b010011" *) 
(* CAL1_PB_DEC_CPT_LEFT = "6'b010100" *) (* CAL1_PB_DEC_CPT_LEFT_WAIT = "6'b010101" *) (* CAL1_PB_DETECT_EDGE_DQ = "6'b010110" *) 
(* CAL1_PB_INC_DQ = "6'b010111" *) (* CAL1_PB_INC_DQ_WAIT = "6'b011000" *) (* CAL1_PB_DEC_CPT = "6'b011001" *) 
(* CAL1_PB_DEC_CPT_WAIT = "6'b011010" *) (* CAL1_REGL_LOAD = "6'b011011" *) (* CAL1_RDLVL_ERR = "6'b011100" *) 
(* CAL1_MPR_NEW_DQS_WAIT = "6'b011101" *) (* CAL1_VALID_WAIT = "6'b011110" *) (* CAL1_MPR_PAT_DETECT = "6'b011111" *) 
(* CAL1_NEW_DQS_PREWAIT = "6'b100000" *) (* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_rdlvl" *) 
module migmig_7series_v2_0_ddr_phy_rdlvl
   (clk,
    rst,
    mpr_rdlvl_start,
    mpr_rdlvl_done,
    mpr_last_byte_done,
    mpr_rnk_done,
    rdlvl_stg1_start,
    rdlvl_stg1_done,
    rdlvl_stg1_rnk_done,
    rdlvl_stg1_err,
    mpr_rdlvl_err,
    rdlvl_err,
    rdlvl_prech_req,
    rdlvl_last_byte_done,
    rdlvl_assrt_common,
    prech_done,
    phy_if_empty,
    idelaye2_init_val,
    rd_data,
    dqs_po_dec_done,
    pi_counter_read_val,
    pi_fine_dly_dec_done,
    pi_en_stg2_f,
    pi_stg2_f_incdec,
    pi_stg2_load,
    pi_stg2_reg_l,
    pi_stg2_rdlvl_cnt,
    idelay_ce,
    idelay_inc,
    idelay_ld,
    wrcal_cnt,
    dlyval_dq,
    dbg_cpt_first_edge_cnt,
    dbg_cpt_second_edge_cnt,
    dbg_cpt_tap_cnt,
    dbg_dq_idelay_tap_cnt,
    dbg_idel_up_all,
    dbg_idel_down_all,
    dbg_idel_up_cpt,
    dbg_idel_down_cpt,
    dbg_sel_idel_cpt,
    dbg_sel_all_idel_cpt,
    dbg_phy_rdlvl);
  input clk;
  input rst;
  input mpr_rdlvl_start;
  output mpr_rdlvl_done;
  output mpr_last_byte_done;
  output mpr_rnk_done;
  input rdlvl_stg1_start;
  (* syn_maxfan = "30" *) output rdlvl_stg1_done;
  output rdlvl_stg1_rnk_done;
  output rdlvl_stg1_err;
  output mpr_rdlvl_err;
  output rdlvl_err;
  output rdlvl_prech_req;
  output rdlvl_last_byte_done;
  output rdlvl_assrt_common;
  input prech_done;
  input phy_if_empty;
  input [4:0]idelaye2_init_val;
  input [127:0]rd_data;
  input dqs_po_dec_done;
  input [5:0]pi_counter_read_val;
  output pi_fine_dly_dec_done;
  output pi_en_stg2_f;
  output pi_stg2_f_incdec;
  output pi_stg2_load;
  output [5:0]pi_stg2_reg_l;
  output [1:0]pi_stg2_rdlvl_cnt;
  output idelay_ce;
  output idelay_inc;
  input idelay_ld;
  input [1:0]wrcal_cnt;
  output [79:0]dlyval_dq;
  output [11:0]dbg_cpt_first_edge_cnt;
  output [11:0]dbg_cpt_second_edge_cnt;
  output [11:0]dbg_cpt_tap_cnt;
  output [9:0]dbg_dq_idelay_tap_cnt;
  input dbg_idel_up_all;
  input dbg_idel_down_all;
  input dbg_idel_up_cpt;
  input dbg_idel_down_cpt;
  input [0:0]dbg_sel_idel_cpt;
  input dbg_sel_all_idel_cpt;
  output [255:0]dbg_phy_rdlvl;

  wire \<const0> ;
  wire cal1_prech_req_r;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire [4:0]cal1_wait_cnt_r_reg__0;
  wire cal1_wait_r;
  wire clk;
  wire [3:0]cnt_shift_r;
  wire cnt_shift_r0;
  wire cnt_shift_r1548_out;
  wire detect_edge_done_r;
  wire done_cnt1;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r2;
  wire found_edge_all_r;
  wire found_stable_eye_last_r;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7] ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg ;
  wire \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 ;
  wire \gen_track_left_edge[0].pb_found_edge_last_r_reg ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0;
  wire idel_pat0_match_fall0_and_r;
  wire [7:1]idel_pat0_match_fall0_r;
  wire idel_pat0_match_fall1_and_r;
  wire [7:0]idel_pat0_match_fall1_r;
  wire idel_pat0_match_fall2_and_r;
  wire [7:1]idel_pat0_match_fall2_r;
  wire idel_pat0_match_fall3_and_r;
  wire [7:0]idel_pat0_match_fall3_r;
  wire idel_pat0_match_rise0_and_r;
  wire [6:0]idel_pat0_match_rise0_r;
  wire idel_pat0_match_rise1_and_r;
  wire [7:0]idel_pat0_match_rise1_r;
  wire idel_pat0_match_rise2_and_r;
  wire [6:0]idel_pat0_match_rise2_r;
  wire idel_pat0_match_rise3_and_r;
  wire [7:0]idel_pat0_match_rise3_r;
  wire idel_pat1_data_match_r0;
  wire idel_pat1_match_fall0_and_r;
  wire [7:0]idel_pat1_match_fall0_r;
  wire idel_pat1_match_fall1_and_r;
  wire [7:0]idel_pat1_match_fall1_r;
  wire idel_pat1_match_fall2_and_r;
  wire [7:0]idel_pat1_match_fall2_r;
  wire idel_pat1_match_fall3_and_r;
  wire [7:0]idel_pat1_match_fall3_r;
  wire idel_pat1_match_rise0_and_r;
  wire [7:0]idel_pat1_match_rise0_r;
  wire idel_pat1_match_rise1_and_r;
  wire [7:0]idel_pat1_match_rise1_r;
  wire idel_pat1_match_rise2_and_r;
  wire [7:0]idel_pat1_match_rise2_r;
  wire idel_pat1_match_rise3_and_r;
  wire [7:0]idel_pat1_match_rise3_r;
  wire idel_pat_detect_valid_r;
  wire [4:0]idel_tap_cnt_dq_pb_r_reg__0;
  wire idelay_ce;
  wire idelay_inc;
  wire idelay_ld;
  wire [4:0]idelay_tap_cnt_r;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r0;
  wire inhibit_edge_detect_r;
  wire inhibit_edge_detect_r0;
  wire mpr_dec_cpt_r;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_fall2_prev_r;
  wire mpr_rd_fall3_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rd_rise2_prev_r;
  wire mpr_rd_rise3_prev_r;
  wire mpr_rdlvl_start;
  wire mpr_rdlvl_start_r;
  wire \n_0_cal1_cnt_cpt_r[0]_i_1 ;
  wire \n_0_cal1_cnt_cpt_r[0]_i_2 ;
  wire \n_0_cal1_cnt_cpt_r_reg[0] ;
  wire n_0_cal1_dlyce_cpt_r_i_1;
  wire n_0_cal1_dlyce_cpt_r_i_2;
  wire n_0_cal1_dlyce_cpt_r_i_3;
  wire n_0_cal1_dlyce_cpt_r_i_4;
  wire n_0_cal1_dlyce_cpt_r_reg;
  wire n_0_cal1_dlyce_dq_r_i_1;
  wire n_0_cal1_dlyce_dq_r_i_2;
  wire n_0_cal1_dlyce_dq_r_i_3;
  wire n_0_cal1_dlyce_dq_r_reg;
  wire n_0_cal1_dlyinc_cpt_r_i_1;
  wire n_0_cal1_dlyinc_cpt_r_i_2;
  wire n_0_cal1_dlyinc_cpt_r_reg;
  wire n_0_cal1_dq_idel_ce_i_1;
  wire n_0_cal1_dq_idel_inc_i_1;
  wire n_0_cal1_prech_req_r_i_1;
  wire \n_0_cal1_state_r1_reg[0] ;
  wire \n_0_cal1_state_r1_reg[1] ;
  wire \n_0_cal1_state_r1_reg[2] ;
  wire \n_0_cal1_state_r1_reg[3] ;
  wire \n_0_cal1_state_r1_reg[4] ;
  wire \n_0_cal1_state_r1_reg[5] ;
  wire \n_0_cal1_state_r[0]_i_1 ;
  wire \n_0_cal1_state_r[0]_i_2 ;
  wire \n_0_cal1_state_r[0]_i_3 ;
  wire \n_0_cal1_state_r[0]_i_4 ;
  wire \n_0_cal1_state_r[0]_i_5 ;
  wire \n_0_cal1_state_r[0]_i_6 ;
  wire \n_0_cal1_state_r[1]_i_1 ;
  wire \n_0_cal1_state_r[1]_i_2 ;
  wire \n_0_cal1_state_r[1]_i_3 ;
  wire \n_0_cal1_state_r[1]_i_4 ;
  wire \n_0_cal1_state_r[1]_i_5 ;
  wire \n_0_cal1_state_r[1]_i_6 ;
  wire \n_0_cal1_state_r[1]_i_7 ;
  wire \n_0_cal1_state_r[1]_i_8 ;
  wire \n_0_cal1_state_r[2]_i_1 ;
  wire \n_0_cal1_state_r[2]_i_10 ;
  wire \n_0_cal1_state_r[2]_i_11 ;
  wire \n_0_cal1_state_r[2]_i_2 ;
  wire \n_0_cal1_state_r[2]_i_3 ;
  wire \n_0_cal1_state_r[2]_i_4 ;
  wire \n_0_cal1_state_r[2]_i_5 ;
  wire \n_0_cal1_state_r[2]_i_6 ;
  wire \n_0_cal1_state_r[2]_i_7 ;
  wire \n_0_cal1_state_r[2]_i_8 ;
  wire \n_0_cal1_state_r[2]_i_9 ;
  wire \n_0_cal1_state_r[3]_i_1 ;
  wire \n_0_cal1_state_r[3]_i_10 ;
  wire \n_0_cal1_state_r[3]_i_11 ;
  wire \n_0_cal1_state_r[3]_i_2 ;
  wire \n_0_cal1_state_r[3]_i_3 ;
  wire \n_0_cal1_state_r[3]_i_4 ;
  wire \n_0_cal1_state_r[3]_i_5 ;
  wire \n_0_cal1_state_r[3]_i_6 ;
  wire \n_0_cal1_state_r[3]_i_7 ;
  wire \n_0_cal1_state_r[3]_i_8 ;
  wire \n_0_cal1_state_r[3]_i_9 ;
  wire \n_0_cal1_state_r[4]_i_1 ;
  wire \n_0_cal1_state_r[4]_i_2 ;
  wire \n_0_cal1_state_r[4]_i_3 ;
  wire \n_0_cal1_state_r[4]_i_4 ;
  wire \n_0_cal1_state_r[4]_i_5 ;
  wire \n_0_cal1_state_r[4]_i_6 ;
  wire \n_0_cal1_state_r[4]_i_7 ;
  wire \n_0_cal1_state_r[4]_i_8 ;
  wire \n_0_cal1_state_r[5]_i_10 ;
  wire \n_0_cal1_state_r[5]_i_11 ;
  wire \n_0_cal1_state_r[5]_i_12 ;
  wire \n_0_cal1_state_r[5]_i_2 ;
  wire \n_0_cal1_state_r[5]_i_3 ;
  wire \n_0_cal1_state_r[5]_i_4 ;
  wire \n_0_cal1_state_r[5]_i_5 ;
  wire \n_0_cal1_state_r[5]_i_6 ;
  wire \n_0_cal1_state_r[5]_i_7 ;
  wire \n_0_cal1_state_r[5]_i_8 ;
  wire \n_0_cal1_state_r[5]_i_9 ;
  wire \n_0_cal1_state_r_reg[0] ;
  wire \n_0_cal1_state_r_reg[1] ;
  wire \n_0_cal1_state_r_reg[2] ;
  wire \n_0_cal1_state_r_reg[3] ;
  wire \n_0_cal1_state_r_reg[4] ;
  wire \n_0_cal1_state_r_reg[5] ;
  wire \n_0_cal1_state_r_reg[5]_i_1 ;
  wire \n_0_cal1_wait_cnt_r[4]_i_1 ;
  wire n_0_cal1_wait_r_i_1;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[0]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[1]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r[2]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r[3]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_11 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_12 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r[4]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_1 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_10 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_11 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_12 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_13 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_14 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_15 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_16 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_17 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_18 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_19 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_2 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_20 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_21 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_22 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_23 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_24 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_25 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_26 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_27 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_28 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_3 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_31 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_32 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_33 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_34 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_35 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_36 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_37 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_38 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_39 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_4 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_6 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_7 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_8 ;
  wire \n_0_cnt_idel_dec_cpt_r[5]_i_9 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[0] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[1] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[2] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[3] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[4] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[5] ;
  wire \n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_0_cnt_shift_r_reg[0] ;
  wire \n_0_cnt_shift_r_reg[1] ;
  wire \n_0_cnt_shift_r_reg[2] ;
  wire \n_0_cnt_shift_r_reg[3] ;
  wire n_0_detect_edge_done_r_i_1;
  wire n_0_detect_edge_done_r_i_2;
  wire \n_0_done_cnt[0]_i_1 ;
  wire \n_0_done_cnt[1]_i_1 ;
  wire \n_0_done_cnt[2]_i_1 ;
  wire \n_0_done_cnt[3]_i_1 ;
  wire \n_0_done_cnt[3]_i_3 ;
  wire \n_0_done_cnt[3]_i_4 ;
  wire \n_0_done_cnt_reg[0] ;
  wire \n_0_done_cnt_reg[1] ;
  wire \n_0_done_cnt_reg[2] ;
  wire \n_0_done_cnt_reg[3] ;
  wire n_0_fine_dly_dec_done_r1_i_1;
  wire n_0_fine_dly_dec_done_r1_i_2;
  wire \n_0_first_edge_taps_r[5]_i_1 ;
  wire \n_0_first_edge_taps_r[5]_i_2 ;
  wire \n_0_first_edge_taps_r[5]_i_3 ;
  wire \n_0_first_edge_taps_r[5]_i_4 ;
  wire \n_0_first_edge_taps_r_reg[0] ;
  wire \n_0_first_edge_taps_r_reg[1] ;
  wire \n_0_first_edge_taps_r_reg[2] ;
  wire \n_0_first_edge_taps_r_reg[3] ;
  wire \n_0_first_edge_taps_r_reg[4] ;
  wire \n_0_first_edge_taps_r_reg[5] ;
  wire n_0_found_edge_all_r_i_1;
  wire n_0_found_edge_all_r_i_2;
  wire n_0_found_edge_r_i_1;
  wire n_0_found_edge_r_i_2;
  wire n_0_found_edge_r_reg;
  wire n_0_found_first_edge_r_i_1;
  wire n_0_found_first_edge_r_reg;
  wire n_0_found_second_edge_r_i_1;
  wire n_0_found_second_edge_r_reg;
  wire n_0_found_stable_eye_last_r_i_1;
  wire n_0_found_stable_eye_r_i_1;
  wire n_0_found_stable_eye_r_i_2;
  wire n_0_found_stable_eye_r_reg;
  wire \n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 ;
  wire \n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 ;
  wire \n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 ;
  wire \n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1 ;
  wire \n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 ;
  wire \n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 ;
  wire \n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 ;
  wire \n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1 ;
  wire \n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_data_match_r_reg ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_data_match_r_reg ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2 ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7] ;
  wire \n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7] ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ;
  wire \n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 ;
  wire \n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3 ;
  wire \n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ;
  wire \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ;
  wire \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ;
  wire \n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ;
  wire \n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 ;
  wire \n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2 ;
  wire \n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3 ;
  wire \n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4 ;
  wire \n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ;
  wire \n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 ;
  wire \n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2 ;
  wire \n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2 ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3 ;
  wire \n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ;
  wire \n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ;
  wire \n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 ;
  wire \n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2 ;
  wire \n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2 ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3 ;
  wire \n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ;
  wire \n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ;
  wire \n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 ;
  wire \n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2 ;
  wire \n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2 ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3 ;
  wire \n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ;
  wire \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ;
  wire \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ;
  wire \n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ;
  wire \n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 ;
  wire \n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2 ;
  wire \n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2 ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3 ;
  wire \n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ;
  wire \n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ;
  wire \n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 ;
  wire \n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2 ;
  wire \n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2 ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3 ;
  wire \n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ;
  wire \n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ;
  wire \n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 ;
  wire \n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2 ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3 ;
  wire \n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ;
  wire \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ;
  wire \n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ;
  wire \n_0_idel_dec_cnt[0]_i_1 ;
  wire \n_0_idel_dec_cnt[1]_i_1 ;
  wire \n_0_idel_dec_cnt[2]_i_1 ;
  wire \n_0_idel_dec_cnt[3]_i_1 ;
  wire \n_0_idel_dec_cnt[3]_i_2 ;
  wire \n_0_idel_dec_cnt[4]_i_1 ;
  wire \n_0_idel_dec_cnt[4]_i_10 ;
  wire \n_0_idel_dec_cnt[4]_i_11 ;
  wire \n_0_idel_dec_cnt[4]_i_2 ;
  wire \n_0_idel_dec_cnt[4]_i_3 ;
  wire \n_0_idel_dec_cnt[4]_i_4 ;
  wire \n_0_idel_dec_cnt[4]_i_5 ;
  wire \n_0_idel_dec_cnt[4]_i_6 ;
  wire \n_0_idel_dec_cnt[4]_i_7 ;
  wire \n_0_idel_dec_cnt[4]_i_8 ;
  wire \n_0_idel_dec_cnt[4]_i_9 ;
  wire \n_0_idel_dec_cnt_reg[0] ;
  wire \n_0_idel_dec_cnt_reg[1] ;
  wire \n_0_idel_dec_cnt_reg[2] ;
  wire \n_0_idel_dec_cnt_reg[3] ;
  wire \n_0_idel_dec_cnt_reg[4] ;
  wire n_0_idel_pat_detect_valid_r_i_1;
  wire n_0_idel_pat_detect_valid_r_i_2;
  wire \n_0_idel_tap_cnt_dq_pb_r[0]_i_1 ;
  wire \n_0_idel_tap_cnt_dq_pb_r[1]_i_1 ;
  wire \n_0_idel_tap_cnt_dq_pb_r[2]_i_1 ;
  wire \n_0_idel_tap_cnt_dq_pb_r[3]_i_1 ;
  wire \n_0_idel_tap_cnt_dq_pb_r[4]_i_1 ;
  wire n_0_idel_tap_limit_dq_pb_r_i_1;
  wire n_0_idel_tap_limit_dq_pb_r_i_2;
  wire n_0_idel_tap_limit_dq_pb_r_reg;
  wire \n_0_idelay_tap_cnt_r[0][0][0]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][1]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][2]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][3]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][3]_i_2 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_1 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_2 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_3 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_4 ;
  wire \n_0_idelay_tap_cnt_r[0][0][4]_i_5 ;
  wire \n_0_idelay_tap_cnt_r[0][1][4]_i_1 ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][0] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][1] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][2] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][3] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][0][4] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][0] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][1] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][2] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][3] ;
  wire \n_0_idelay_tap_cnt_r_reg[0][1][4] ;
  wire n_0_idelay_tap_limit_r_i_1;
  wire n_0_idelay_tap_limit_r_i_2;
  wire n_0_idelay_tap_limit_r_i_3;
  wire n_0_idelay_tap_limit_r_reg;
  wire \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1 ;
  wire \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2 ;
  wire \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3 ;
  wire \n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_1 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_2 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_3 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_4 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_6 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_7 ;
  wire \n_0_mpr_4to1.inhibit_edge_detect_r_i_8 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[0]_i_1 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[1]_i_1 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[2]_i_1 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[2]_i_4 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[2]_i_5 ;
  wire \n_0_mpr_4to1.stable_idel_cnt[2]_i_6 ;
  wire \n_0_mpr_4to1.stable_idel_cnt_reg[0] ;
  wire \n_0_mpr_4to1.stable_idel_cnt_reg[1] ;
  wire \n_0_mpr_4to1.stable_idel_cnt_reg[2] ;
  wire n_0_mpr_dec_cpt_r_i_1;
  wire n_0_mpr_dec_cpt_r_i_2;
  wire n_0_mpr_dec_cpt_r_i_3;
  wire n_0_mpr_rd_rise1_prev_r_i_2;
  wire n_0_mux_rd_valid_r_i_1;
  wire n_0_mux_rd_valid_r_reg;
  wire n_0_new_cnt_cpt_r_i_1;
  wire n_0_new_cnt_cpt_r_i_2;
  wire n_0_new_cnt_cpt_r_i_3;
  wire n_0_new_cnt_cpt_r_reg;
  wire n_0_pi_cnt_dec_i_1;
  wire n_0_pi_cnt_dec_i_2;
  wire n_0_pi_en_stg2_f_timing_i_1;
  wire \n_0_pi_rdval_cnt[3]_i_2 ;
  wire \n_0_pi_rdval_cnt[3]_i_3 ;
  wire \n_0_pi_rdval_cnt[5]_i_1 ;
  wire \n_0_pi_rdval_cnt[5]_i_3 ;
  wire \n_0_pi_rdval_cnt[5]_i_4 ;
  wire n_0_pi_stg2_load_timing_i_1;
  wire \n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1 ;
  wire \n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[0]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[1]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[2]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[3]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[4]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[5]_i_1 ;
  wire \n_0_pi_stg2_reg_l_timing[5]_i_2 ;
  wire \n_0_rd_mux_sel_r_reg[0] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ;
  wire \n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ;
  wire n_0_rdlvl_last_byte_done_i_1;
  wire n_0_rdlvl_last_byte_done_i_2;
  wire n_0_rdlvl_last_byte_done_i_3;
  wire n_0_rdlvl_rank_done_r_i_1;
  wire n_0_rdlvl_rank_done_r_i_2;
  wire n_0_rdlvl_rank_done_r_i_3;
  wire n_0_rdlvl_rank_done_r_i_4;
  wire n_0_rdlvl_stg1_done_i_1;
  wire \n_0_regl_dqs_cnt[0]_i_1 ;
  wire \n_0_regl_dqs_cnt[1]_i_1 ;
  wire \n_0_regl_dqs_cnt[1]_i_2 ;
  wire \n_0_regl_dqs_cnt[1]_i_3 ;
  wire \n_0_right_edge_taps_r[5]_i_1 ;
  wire \n_0_right_edge_taps_r[5]_i_2 ;
  wire \n_0_rnk_cnt_r[0]_i_1 ;
  wire \n_0_rnk_cnt_r[1]_i_1 ;
  wire \n_0_rnk_cnt_r_reg[0] ;
  wire \n_0_rnk_cnt_r_reg[1] ;
  wire n_0_samp_cnt_done_r_i_1;
  wire n_0_samp_cnt_done_r_i_2;
  wire n_0_samp_cnt_done_r_i_3;
  wire \n_0_samp_edge_cnt0_r[0]_i_1 ;
  wire \n_0_samp_edge_cnt0_r[0]_i_3 ;
  wire \n_0_samp_edge_cnt0_r[0]_i_4 ;
  wire \n_0_samp_edge_cnt0_r[0]_i_5 ;
  wire \n_0_samp_edge_cnt0_r[0]_i_6 ;
  wire \n_0_samp_edge_cnt0_r[4]_i_2 ;
  wire \n_0_samp_edge_cnt0_r[4]_i_3 ;
  wire \n_0_samp_edge_cnt0_r[4]_i_4 ;
  wire \n_0_samp_edge_cnt0_r[4]_i_5 ;
  wire \n_0_samp_edge_cnt0_r[8]_i_2 ;
  wire \n_0_samp_edge_cnt0_r[8]_i_3 ;
  wire \n_0_samp_edge_cnt0_r[8]_i_4 ;
  wire \n_0_samp_edge_cnt0_r[8]_i_5 ;
  wire \n_0_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_0_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire n_0_samp_edge_cnt1_en_r_i_2;
  wire n_0_samp_edge_cnt1_en_r_i_3;
  wire \n_0_samp_edge_cnt1_r[0]_i_2 ;
  wire \n_0_samp_edge_cnt1_r[0]_i_3 ;
  wire \n_0_samp_edge_cnt1_r[0]_i_4 ;
  wire \n_0_samp_edge_cnt1_r[0]_i_5 ;
  wire \n_0_samp_edge_cnt1_r[4]_i_2 ;
  wire \n_0_samp_edge_cnt1_r[4]_i_3 ;
  wire \n_0_samp_edge_cnt1_r[4]_i_4 ;
  wire \n_0_samp_edge_cnt1_r[4]_i_5 ;
  wire \n_0_samp_edge_cnt1_r[8]_i_2 ;
  wire \n_0_samp_edge_cnt1_r[8]_i_3 ;
  wire \n_0_samp_edge_cnt1_r[8]_i_4 ;
  wire \n_0_samp_edge_cnt1_r[8]_i_5 ;
  wire \n_0_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_0_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_0_second_edge_taps_r[0]_i_1 ;
  wire \n_0_second_edge_taps_r[1]_i_1 ;
  wire \n_0_second_edge_taps_r[2]_i_1 ;
  wire \n_0_second_edge_taps_r[3]_i_1 ;
  wire \n_0_second_edge_taps_r[4]_i_1 ;
  wire \n_0_second_edge_taps_r[5]_i_1 ;
  wire \n_0_second_edge_taps_r[5]_i_2 ;
  wire \n_0_second_edge_taps_r[5]_i_3 ;
  wire \n_0_second_edge_taps_r_reg[0] ;
  wire \n_0_second_edge_taps_r_reg[1] ;
  wire \n_0_second_edge_taps_r_reg[2] ;
  wire \n_0_second_edge_taps_r_reg[3] ;
  wire \n_0_second_edge_taps_r_reg[4] ;
  wire \n_0_second_edge_taps_r_reg[5] ;
  wire n_0_sr_valid_r_i_1;
  wire n_0_sr_valid_r_i_2;
  wire n_0_sr_valid_r_reg;
  wire n_0_store_sr_r_i_1;
  wire n_0_store_sr_r_reg;
  wire n_0_store_sr_req_pulsed_r_i_1;
  wire n_0_store_sr_req_r_i_1;
  wire n_0_store_sr_req_r_i_2;
  wire n_0_store_sr_req_r_i_3;
  wire \n_0_tap_cnt_cpt_r[1]_i_1 ;
  wire \n_0_tap_cnt_cpt_r[5]_i_2 ;
  wire \n_0_tap_cnt_cpt_r[5]_i_4 ;
  wire \n_0_tap_cnt_cpt_r[5]_i_5 ;
  wire \n_0_tap_cnt_cpt_r_reg[0] ;
  wire \n_0_tap_cnt_cpt_r_reg[1] ;
  wire \n_0_tap_cnt_cpt_r_reg[2] ;
  wire \n_0_tap_cnt_cpt_r_reg[3] ;
  wire \n_0_tap_cnt_cpt_r_reg[4] ;
  wire \n_0_tap_cnt_cpt_r_reg[5] ;
  wire n_0_tap_limit_cpt_r_i_1;
  wire n_0_tap_limit_cpt_r_i_2;
  wire n_0_tap_limit_cpt_r_i_3;
  wire \n_0_wait_cnt_r[1]_i_1 ;
  wire \n_0_wait_cnt_r[3]_i_1 ;
  wire \n_1_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_1_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_1_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_1_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_1_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_1_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_1_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_1_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[5]_i_29 ;
  wire \n_2_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_2_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_2_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_2_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_2_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_2_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_2_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[4]_i_10 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[5]_i_29 ;
  wire \n_3_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_3_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_3_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_3_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_3_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_3_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_3_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_4_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_4_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_4_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_4_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_4_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_4_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_4_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_4_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_5_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_5_cnt_idel_dec_cpt_r_reg[5]_i_29 ;
  wire \n_5_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_5_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_5_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_5_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_5_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_5_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_5_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[2]_i_5 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[4]_i_10 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[5]_i_29 ;
  wire \n_6_cnt_idel_dec_cpt_r_reg[5]_i_30 ;
  wire \n_6_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_6_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_6_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_6_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_6_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_6_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire \n_7_cnt_idel_dec_cpt_r_reg[4]_i_10 ;
  wire \n_7_cnt_idel_dec_cpt_r_reg[5]_i_29 ;
  wire \n_7_samp_edge_cnt0_r_reg[0]_i_2 ;
  wire \n_7_samp_edge_cnt0_r_reg[4]_i_1 ;
  wire \n_7_samp_edge_cnt0_r_reg[8]_i_1 ;
  wire \n_7_samp_edge_cnt1_r_reg[0]_i_1 ;
  wire \n_7_samp_edge_cnt1_r_reg[4]_i_1 ;
  wire \n_7_samp_edge_cnt1_r_reg[8]_i_1 ;
  wire [5:2]p_0_in;
  wire p_0_in102_in;
  wire p_0_in105_in;
  wire p_0_in10_in;
  wire p_0_in13_in;
  wire p_0_in16_in;
  wire p_0_in1_in;
  wire p_0_in4_in;
  wire p_0_in7_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire [5:0]p_0_in__9;
  wire p_144_out;
  wire p_146_out;
  wire p_148_out;
  wire p_150_out;
  wire p_152_out;
  wire p_154_out;
  wire p_156_out;
  wire p_158_out;
  wire p_160_out;
  wire p_169_out;
  wire p_171_out;
  wire p_173_out;
  wire p_175_out;
  wire p_177_out;
  wire p_179_out;
  wire p_181_out;
  wire p_183_out;
  wire p_185_out;
  wire p_194_out;
  wire p_196_out;
  wire p_198_out;
  wire p_200_out;
  wire p_202_out;
  wire p_204_out;
  wire p_206_out;
  wire p_208_out;
  wire p_210_out;
  wire p_219_out;
  wire p_221_out;
  wire p_223_out;
  wire p_225_out;
  wire p_227_out;
  wire p_229_out;
  wire p_231_out;
  wire p_233_out;
  wire p_235_out;
  wire p_244_out;
  wire p_246_out;
  wire p_248_out;
  wire p_250_out;
  wire p_252_out;
  wire p_254_out;
  wire p_256_out;
  wire p_258_out;
  wire p_260_out;
  wire p_269_out;
  wire p_271_out;
  wire p_273_out;
  wire p_275_out;
  wire p_277_out;
  wire p_279_out;
  wire p_281_out;
  wire p_283_out;
  wire p_285_out;
  wire p_294_out;
  wire p_296_out;
  wire p_298_out;
  wire p_300_out;
  wire p_302_out;
  wire p_304_out;
  wire p_306_out;
  wire p_308_out;
  wire p_310_out;
  wire p_319_out;
  wire p_321_out;
  wire p_323_out;
  wire p_325_out;
  wire p_327_out;
  wire p_329_out;
  wire p_331_out;
  wire p_333_out;
  wire p_335_out;
  wire p_344_out;
  wire p_346_out;
  wire p_348_out;
  wire p_350_out;
  wire p_352_out;
  wire p_354_out;
  wire p_356_out;
  wire p_358_out;
  wire p_360_out;
  wire p_369_out;
  wire p_371_out;
  wire p_373_out;
  wire p_375_out;
  wire p_377_out;
  wire p_379_out;
  wire p_381_out;
  wire p_383_out;
  wire p_385_out;
  wire p_394_out;
  wire p_396_out;
  wire p_398_out;
  wire p_400_out;
  wire p_402_out;
  wire p_404_out;
  wire p_406_out;
  wire p_408_out;
  wire p_410_out;
  wire p_419_out;
  wire p_421_out;
  wire p_423_out;
  wire p_425_out;
  wire p_427_out;
  wire p_429_out;
  wire p_431_out;
  wire p_433_out;
  wire p_435_out;
  wire p_444_out;
  wire p_446_out;
  wire p_448_out;
  wire p_450_out;
  wire p_452_out;
  wire p_454_out;
  wire p_456_out;
  wire p_458_out;
  wire p_460_out;
  wire p_469_out;
  wire p_471_out;
  wire p_473_out;
  wire p_475_out;
  wire p_477_out;
  wire p_479_out;
  wire p_481_out;
  wire p_483_out;
  wire p_485_out;
  wire p_494_out;
  wire p_496_out;
  wire p_498_out;
  wire p_500_out;
  wire p_502_out;
  wire p_504_out;
  wire p_506_out;
  wire p_508_out;
  wire p_510_out;
  wire p_519_out;
  wire p_521_out;
  wire p_523_out;
  wire p_525_out;
  wire p_527_out;
  wire p_529_out;
  wire p_531_out;
  wire p_533_out;
  wire p_537_out;
  wire pat0_data_match_r0;
  wire pat0_match_fall0_and_r;
  wire [4:0]pat0_match_fall0_r;
  wire pat0_match_fall1_and_r;
  wire [6:2]pat0_match_fall1_r;
  wire pat0_match_fall2_and_r;
  wire pat0_match_fall3_and_r;
  wire pat0_match_rise0_and_r;
  wire [5:1]pat0_match_rise0_r;
  wire pat0_match_rise1_and_r;
  wire [5:1]pat0_match_rise1_r;
  wire pat0_match_rise2_and_r;
  wire [7:3]pat0_match_rise2_r;
  wire pat0_match_rise3_and_r;
  wire pat1_data_match_r0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_fall2_and_r;
  wire [4:0]pat1_match_fall2_r;
  wire pat1_match_fall3_and_r;
  wire [6:1]pat1_match_fall3_r;
  wire pat1_match_rise0_and_r;
  wire [7:3]pat1_match_rise0_r;
  wire pat1_match_rise1_and_r;
  wire pat1_match_rise2_and_r;
  wire pat1_match_rise3_and_r;
  wire [5:1]pat1_match_rise3_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire pb_detect_edge_setup;
  wire [7:0]pb_found_stable_eye_r;
  wire phy_if_empty;
  wire pi_cnt_dec;
  wire [5:0]pi_counter_read_val;
  wire pi_en_stg2_f;
  wire pi_en_stg2_f_timing;
  wire pi_fine_dly_dec_done;
  wire [5:0]pi_rdval_cnt_reg__0;
  wire pi_stg2_f_incdec;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing0;
  wire pi_stg2_load;
  wire pi_stg2_load_timing;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire [5:0]pi_stg2_reg_l;
  wire [5:0]pi_stg2_reg_l_timing;
  wire prech_done;
  wire [127:0]rd_data;
  wire rdlvl_last_byte_done;
  wire rdlvl_prech_req;
  wire rdlvl_stg1_done;
  wire rdlvl_stg1_rnk_done;
  wire rdlvl_stg1_start;
  wire rdlvl_stg1_start_r;
  wire [1:0]regl_dqs_cnt;
  wire [1:0]regl_dqs_cnt_r;
  wire [5:0]right_edge_taps_r;
  wire rst;
  wire samp_cnt_done_r;
  wire samp_edge_cnt0_en_r;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire store_sr_r0;
  wire store_sr_req_pulsed_r;
  wire store_sr_req_r;
  wire [0:0]tap_cnt_cpt_r0;
  wire tap_limit_cpt_r;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire [3:0]wait_cnt_r_reg__0;
  wire [1:0]wrcal_cnt;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_CO_UNCONNECTED ;
  wire [3:3]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_30_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  assign dbg_cpt_first_edge_cnt[11] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[10] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[9] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[8] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[7] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[6] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[5] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[4] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[3] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[2] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[1] = \<const0> ;
  assign dbg_cpt_first_edge_cnt[0] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[11] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[10] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[9] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[8] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[7] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[6] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[5] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[4] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[3] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[2] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[1] = \<const0> ;
  assign dbg_cpt_second_edge_cnt[0] = \<const0> ;
  assign dbg_cpt_tap_cnt[11] = \<const0> ;
  assign dbg_cpt_tap_cnt[10] = \<const0> ;
  assign dbg_cpt_tap_cnt[9] = \<const0> ;
  assign dbg_cpt_tap_cnt[8] = \<const0> ;
  assign dbg_cpt_tap_cnt[7] = \<const0> ;
  assign dbg_cpt_tap_cnt[6] = \<const0> ;
  assign dbg_cpt_tap_cnt[5] = \<const0> ;
  assign dbg_cpt_tap_cnt[4] = \<const0> ;
  assign dbg_cpt_tap_cnt[3] = \<const0> ;
  assign dbg_cpt_tap_cnt[2] = \<const0> ;
  assign dbg_cpt_tap_cnt[1] = \<const0> ;
  assign dbg_cpt_tap_cnt[0] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[9] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[8] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[7] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[6] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[5] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[4] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[3] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[2] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[1] = \<const0> ;
  assign dbg_dq_idelay_tap_cnt[0] = \<const0> ;
  assign dbg_phy_rdlvl[255] = \<const0> ;
  assign dbg_phy_rdlvl[254] = \<const0> ;
  assign dbg_phy_rdlvl[253] = \<const0> ;
  assign dbg_phy_rdlvl[252] = \<const0> ;
  assign dbg_phy_rdlvl[251] = \<const0> ;
  assign dbg_phy_rdlvl[250] = \<const0> ;
  assign dbg_phy_rdlvl[249] = \<const0> ;
  assign dbg_phy_rdlvl[248] = \<const0> ;
  assign dbg_phy_rdlvl[247] = \<const0> ;
  assign dbg_phy_rdlvl[246] = \<const0> ;
  assign dbg_phy_rdlvl[245] = \<const0> ;
  assign dbg_phy_rdlvl[244] = \<const0> ;
  assign dbg_phy_rdlvl[243] = \<const0> ;
  assign dbg_phy_rdlvl[242] = \<const0> ;
  assign dbg_phy_rdlvl[241] = \<const0> ;
  assign dbg_phy_rdlvl[240] = \<const0> ;
  assign dbg_phy_rdlvl[239] = \<const0> ;
  assign dbg_phy_rdlvl[238] = \<const0> ;
  assign dbg_phy_rdlvl[237] = \<const0> ;
  assign dbg_phy_rdlvl[236] = \<const0> ;
  assign dbg_phy_rdlvl[235] = \<const0> ;
  assign dbg_phy_rdlvl[234] = \<const0> ;
  assign dbg_phy_rdlvl[233] = \<const0> ;
  assign dbg_phy_rdlvl[232] = \<const0> ;
  assign dbg_phy_rdlvl[231] = \<const0> ;
  assign dbg_phy_rdlvl[230] = \<const0> ;
  assign dbg_phy_rdlvl[229] = \<const0> ;
  assign dbg_phy_rdlvl[228] = \<const0> ;
  assign dbg_phy_rdlvl[227] = \<const0> ;
  assign dbg_phy_rdlvl[226] = \<const0> ;
  assign dbg_phy_rdlvl[225] = \<const0> ;
  assign dbg_phy_rdlvl[224] = \<const0> ;
  assign dbg_phy_rdlvl[223] = \<const0> ;
  assign dbg_phy_rdlvl[222] = \<const0> ;
  assign dbg_phy_rdlvl[221] = \<const0> ;
  assign dbg_phy_rdlvl[220] = \<const0> ;
  assign dbg_phy_rdlvl[219] = \<const0> ;
  assign dbg_phy_rdlvl[218] = \<const0> ;
  assign dbg_phy_rdlvl[217] = \<const0> ;
  assign dbg_phy_rdlvl[216] = \<const0> ;
  assign dbg_phy_rdlvl[215] = \<const0> ;
  assign dbg_phy_rdlvl[214] = \<const0> ;
  assign dbg_phy_rdlvl[213] = \<const0> ;
  assign dbg_phy_rdlvl[212] = \<const0> ;
  assign dbg_phy_rdlvl[211] = \<const0> ;
  assign dbg_phy_rdlvl[210] = \<const0> ;
  assign dbg_phy_rdlvl[209] = \<const0> ;
  assign dbg_phy_rdlvl[208] = \<const0> ;
  assign dbg_phy_rdlvl[207] = \<const0> ;
  assign dbg_phy_rdlvl[206] = \<const0> ;
  assign dbg_phy_rdlvl[205] = \<const0> ;
  assign dbg_phy_rdlvl[204] = \<const0> ;
  assign dbg_phy_rdlvl[203] = \<const0> ;
  assign dbg_phy_rdlvl[202] = \<const0> ;
  assign dbg_phy_rdlvl[201] = \<const0> ;
  assign dbg_phy_rdlvl[200] = \<const0> ;
  assign dbg_phy_rdlvl[199] = \<const0> ;
  assign dbg_phy_rdlvl[198] = \<const0> ;
  assign dbg_phy_rdlvl[197] = \<const0> ;
  assign dbg_phy_rdlvl[196] = \<const0> ;
  assign dbg_phy_rdlvl[195] = \<const0> ;
  assign dbg_phy_rdlvl[194] = \<const0> ;
  assign dbg_phy_rdlvl[193] = \<const0> ;
  assign dbg_phy_rdlvl[192] = \<const0> ;
  assign dbg_phy_rdlvl[191] = \<const0> ;
  assign dbg_phy_rdlvl[190] = \<const0> ;
  assign dbg_phy_rdlvl[189] = \<const0> ;
  assign dbg_phy_rdlvl[188] = \<const0> ;
  assign dbg_phy_rdlvl[187] = \<const0> ;
  assign dbg_phy_rdlvl[186] = \<const0> ;
  assign dbg_phy_rdlvl[185] = \<const0> ;
  assign dbg_phy_rdlvl[184] = \<const0> ;
  assign dbg_phy_rdlvl[183] = \<const0> ;
  assign dbg_phy_rdlvl[182] = \<const0> ;
  assign dbg_phy_rdlvl[181] = \<const0> ;
  assign dbg_phy_rdlvl[180] = \<const0> ;
  assign dbg_phy_rdlvl[179] = \<const0> ;
  assign dbg_phy_rdlvl[178] = \<const0> ;
  assign dbg_phy_rdlvl[177] = \<const0> ;
  assign dbg_phy_rdlvl[176] = \<const0> ;
  assign dbg_phy_rdlvl[175] = \<const0> ;
  assign dbg_phy_rdlvl[174] = \<const0> ;
  assign dbg_phy_rdlvl[173] = \<const0> ;
  assign dbg_phy_rdlvl[172] = \<const0> ;
  assign dbg_phy_rdlvl[171] = \<const0> ;
  assign dbg_phy_rdlvl[170] = \<const0> ;
  assign dbg_phy_rdlvl[169] = \<const0> ;
  assign dbg_phy_rdlvl[168] = \<const0> ;
  assign dbg_phy_rdlvl[167] = \<const0> ;
  assign dbg_phy_rdlvl[166] = \<const0> ;
  assign dbg_phy_rdlvl[165] = \<const0> ;
  assign dbg_phy_rdlvl[164] = \<const0> ;
  assign dbg_phy_rdlvl[163] = \<const0> ;
  assign dbg_phy_rdlvl[162] = \<const0> ;
  assign dbg_phy_rdlvl[161] = \<const0> ;
  assign dbg_phy_rdlvl[160] = \<const0> ;
  assign dbg_phy_rdlvl[159] = \<const0> ;
  assign dbg_phy_rdlvl[158] = \<const0> ;
  assign dbg_phy_rdlvl[157] = \<const0> ;
  assign dbg_phy_rdlvl[156] = \<const0> ;
  assign dbg_phy_rdlvl[155] = \<const0> ;
  assign dbg_phy_rdlvl[154] = \<const0> ;
  assign dbg_phy_rdlvl[153] = \<const0> ;
  assign dbg_phy_rdlvl[152] = \<const0> ;
  assign dbg_phy_rdlvl[151] = \<const0> ;
  assign dbg_phy_rdlvl[150] = \<const0> ;
  assign dbg_phy_rdlvl[149] = \<const0> ;
  assign dbg_phy_rdlvl[148] = \<const0> ;
  assign dbg_phy_rdlvl[147] = \<const0> ;
  assign dbg_phy_rdlvl[146] = \<const0> ;
  assign dbg_phy_rdlvl[145] = \<const0> ;
  assign dbg_phy_rdlvl[144] = \<const0> ;
  assign dbg_phy_rdlvl[143] = \<const0> ;
  assign dbg_phy_rdlvl[142] = \<const0> ;
  assign dbg_phy_rdlvl[141] = \<const0> ;
  assign dbg_phy_rdlvl[140] = \<const0> ;
  assign dbg_phy_rdlvl[139] = \<const0> ;
  assign dbg_phy_rdlvl[138] = \<const0> ;
  assign dbg_phy_rdlvl[137] = \<const0> ;
  assign dbg_phy_rdlvl[136] = \<const0> ;
  assign dbg_phy_rdlvl[135] = \<const0> ;
  assign dbg_phy_rdlvl[134] = \<const0> ;
  assign dbg_phy_rdlvl[133] = \<const0> ;
  assign dbg_phy_rdlvl[132] = \<const0> ;
  assign dbg_phy_rdlvl[131] = \<const0> ;
  assign dbg_phy_rdlvl[130] = \<const0> ;
  assign dbg_phy_rdlvl[129] = \<const0> ;
  assign dbg_phy_rdlvl[128] = \<const0> ;
  assign dbg_phy_rdlvl[127] = \<const0> ;
  assign dbg_phy_rdlvl[126] = \<const0> ;
  assign dbg_phy_rdlvl[125] = \<const0> ;
  assign dbg_phy_rdlvl[124] = \<const0> ;
  assign dbg_phy_rdlvl[123] = \<const0> ;
  assign dbg_phy_rdlvl[122] = \<const0> ;
  assign dbg_phy_rdlvl[121] = \<const0> ;
  assign dbg_phy_rdlvl[120] = \<const0> ;
  assign dbg_phy_rdlvl[119] = \<const0> ;
  assign dbg_phy_rdlvl[118] = \<const0> ;
  assign dbg_phy_rdlvl[117] = \<const0> ;
  assign dbg_phy_rdlvl[116] = \<const0> ;
  assign dbg_phy_rdlvl[115] = \<const0> ;
  assign dbg_phy_rdlvl[114] = \<const0> ;
  assign dbg_phy_rdlvl[113] = \<const0> ;
  assign dbg_phy_rdlvl[112] = \<const0> ;
  assign dbg_phy_rdlvl[111] = \<const0> ;
  assign dbg_phy_rdlvl[110] = \<const0> ;
  assign dbg_phy_rdlvl[109] = \<const0> ;
  assign dbg_phy_rdlvl[108] = \<const0> ;
  assign dbg_phy_rdlvl[107] = \<const0> ;
  assign dbg_phy_rdlvl[106] = \<const0> ;
  assign dbg_phy_rdlvl[105] = \<const0> ;
  assign dbg_phy_rdlvl[104] = \<const0> ;
  assign dbg_phy_rdlvl[103] = \<const0> ;
  assign dbg_phy_rdlvl[102] = \<const0> ;
  assign dbg_phy_rdlvl[101] = \<const0> ;
  assign dbg_phy_rdlvl[100] = \<const0> ;
  assign dbg_phy_rdlvl[99] = \<const0> ;
  assign dbg_phy_rdlvl[98] = \<const0> ;
  assign dbg_phy_rdlvl[97] = \<const0> ;
  assign dbg_phy_rdlvl[96] = \<const0> ;
  assign dbg_phy_rdlvl[95] = \<const0> ;
  assign dbg_phy_rdlvl[94] = \<const0> ;
  assign dbg_phy_rdlvl[93] = \<const0> ;
  assign dbg_phy_rdlvl[92] = \<const0> ;
  assign dbg_phy_rdlvl[91] = \<const0> ;
  assign dbg_phy_rdlvl[90] = \<const0> ;
  assign dbg_phy_rdlvl[89] = \<const0> ;
  assign dbg_phy_rdlvl[88] = \<const0> ;
  assign dbg_phy_rdlvl[87] = \<const0> ;
  assign dbg_phy_rdlvl[86] = \<const0> ;
  assign dbg_phy_rdlvl[85] = \<const0> ;
  assign dbg_phy_rdlvl[84] = \<const0> ;
  assign dbg_phy_rdlvl[83] = \<const0> ;
  assign dbg_phy_rdlvl[82] = \<const0> ;
  assign dbg_phy_rdlvl[81] = \<const0> ;
  assign dbg_phy_rdlvl[80] = \<const0> ;
  assign dbg_phy_rdlvl[79] = \<const0> ;
  assign dbg_phy_rdlvl[78] = \<const0> ;
  assign dbg_phy_rdlvl[77] = \<const0> ;
  assign dbg_phy_rdlvl[76] = \<const0> ;
  assign dbg_phy_rdlvl[75] = \<const0> ;
  assign dbg_phy_rdlvl[74] = \<const0> ;
  assign dbg_phy_rdlvl[73] = \<const0> ;
  assign dbg_phy_rdlvl[72] = \<const0> ;
  assign dbg_phy_rdlvl[71] = \<const0> ;
  assign dbg_phy_rdlvl[70] = \<const0> ;
  assign dbg_phy_rdlvl[69] = \<const0> ;
  assign dbg_phy_rdlvl[68] = \<const0> ;
  assign dbg_phy_rdlvl[67] = \<const0> ;
  assign dbg_phy_rdlvl[66] = \<const0> ;
  assign dbg_phy_rdlvl[65] = \<const0> ;
  assign dbg_phy_rdlvl[64] = \<const0> ;
  assign dbg_phy_rdlvl[63] = \<const0> ;
  assign dbg_phy_rdlvl[62] = \<const0> ;
  assign dbg_phy_rdlvl[61] = \<const0> ;
  assign dbg_phy_rdlvl[60] = \<const0> ;
  assign dbg_phy_rdlvl[59] = \<const0> ;
  assign dbg_phy_rdlvl[58] = \<const0> ;
  assign dbg_phy_rdlvl[57] = \<const0> ;
  assign dbg_phy_rdlvl[56] = \<const0> ;
  assign dbg_phy_rdlvl[55] = \<const0> ;
  assign dbg_phy_rdlvl[54] = \<const0> ;
  assign dbg_phy_rdlvl[53] = \<const0> ;
  assign dbg_phy_rdlvl[52] = \<const0> ;
  assign dbg_phy_rdlvl[51] = \<const0> ;
  assign dbg_phy_rdlvl[50] = \<const0> ;
  assign dbg_phy_rdlvl[49] = \<const0> ;
  assign dbg_phy_rdlvl[48] = \<const0> ;
  assign dbg_phy_rdlvl[47] = \<const0> ;
  assign dbg_phy_rdlvl[46] = \<const0> ;
  assign dbg_phy_rdlvl[45] = \<const0> ;
  assign dbg_phy_rdlvl[44] = \<const0> ;
  assign dbg_phy_rdlvl[43] = \<const0> ;
  assign dbg_phy_rdlvl[42] = \<const0> ;
  assign dbg_phy_rdlvl[41] = \<const0> ;
  assign dbg_phy_rdlvl[40] = \<const0> ;
  assign dbg_phy_rdlvl[39] = \<const0> ;
  assign dbg_phy_rdlvl[38] = \<const0> ;
  assign dbg_phy_rdlvl[37] = \<const0> ;
  assign dbg_phy_rdlvl[36] = \<const0> ;
  assign dbg_phy_rdlvl[35] = \<const0> ;
  assign dbg_phy_rdlvl[34] = \<const0> ;
  assign dbg_phy_rdlvl[33] = \<const0> ;
  assign dbg_phy_rdlvl[32] = \<const0> ;
  assign dbg_phy_rdlvl[31] = \<const0> ;
  assign dbg_phy_rdlvl[30] = \<const0> ;
  assign dbg_phy_rdlvl[29] = \<const0> ;
  assign dbg_phy_rdlvl[28] = \<const0> ;
  assign dbg_phy_rdlvl[27] = \<const0> ;
  assign dbg_phy_rdlvl[26] = \<const0> ;
  assign dbg_phy_rdlvl[25] = \<const0> ;
  assign dbg_phy_rdlvl[24] = \<const0> ;
  assign dbg_phy_rdlvl[23] = \<const0> ;
  assign dbg_phy_rdlvl[22] = \<const0> ;
  assign dbg_phy_rdlvl[21] = \<const0> ;
  assign dbg_phy_rdlvl[20] = \<const0> ;
  assign dbg_phy_rdlvl[19] = \<const0> ;
  assign dbg_phy_rdlvl[18] = \<const0> ;
  assign dbg_phy_rdlvl[17] = \<const0> ;
  assign dbg_phy_rdlvl[16] = \<const0> ;
  assign dbg_phy_rdlvl[15] = \<const0> ;
  assign dbg_phy_rdlvl[14] = \<const0> ;
  assign dbg_phy_rdlvl[13] = \<const0> ;
  assign dbg_phy_rdlvl[12] = \<const0> ;
  assign dbg_phy_rdlvl[11] = \<const0> ;
  assign dbg_phy_rdlvl[10] = \<const0> ;
  assign dbg_phy_rdlvl[9] = \<const0> ;
  assign dbg_phy_rdlvl[8] = \<const0> ;
  assign dbg_phy_rdlvl[7] = \<const0> ;
  assign dbg_phy_rdlvl[6] = \<const0> ;
  assign dbg_phy_rdlvl[5] = \<const0> ;
  assign dbg_phy_rdlvl[4] = \<const0> ;
  assign dbg_phy_rdlvl[3] = \<const0> ;
  assign dbg_phy_rdlvl[2] = \<const0> ;
  assign dbg_phy_rdlvl[1] = \<const0> ;
  assign dbg_phy_rdlvl[0] = \<const0> ;
  assign dlyval_dq[79] = \<const0> ;
  assign dlyval_dq[78] = \<const0> ;
  assign dlyval_dq[77] = \<const0> ;
  assign dlyval_dq[76] = \<const0> ;
  assign dlyval_dq[75] = \<const0> ;
  assign dlyval_dq[74] = \<const0> ;
  assign dlyval_dq[73] = \<const0> ;
  assign dlyval_dq[72] = \<const0> ;
  assign dlyval_dq[71] = \<const0> ;
  assign dlyval_dq[70] = \<const0> ;
  assign dlyval_dq[69] = \<const0> ;
  assign dlyval_dq[68] = \<const0> ;
  assign dlyval_dq[67] = \<const0> ;
  assign dlyval_dq[66] = \<const0> ;
  assign dlyval_dq[65] = \<const0> ;
  assign dlyval_dq[64] = \<const0> ;
  assign dlyval_dq[63] = \<const0> ;
  assign dlyval_dq[62] = \<const0> ;
  assign dlyval_dq[61] = \<const0> ;
  assign dlyval_dq[60] = \<const0> ;
  assign dlyval_dq[59] = \<const0> ;
  assign dlyval_dq[58] = \<const0> ;
  assign dlyval_dq[57] = \<const0> ;
  assign dlyval_dq[56] = \<const0> ;
  assign dlyval_dq[55] = \<const0> ;
  assign dlyval_dq[54] = \<const0> ;
  assign dlyval_dq[53] = \<const0> ;
  assign dlyval_dq[52] = \<const0> ;
  assign dlyval_dq[51] = \<const0> ;
  assign dlyval_dq[50] = \<const0> ;
  assign dlyval_dq[49] = \<const0> ;
  assign dlyval_dq[48] = \<const0> ;
  assign dlyval_dq[47] = \<const0> ;
  assign dlyval_dq[46] = \<const0> ;
  assign dlyval_dq[45] = \<const0> ;
  assign dlyval_dq[44] = \<const0> ;
  assign dlyval_dq[43] = \<const0> ;
  assign dlyval_dq[42] = \<const0> ;
  assign dlyval_dq[41] = \<const0> ;
  assign dlyval_dq[40] = \<const0> ;
  assign dlyval_dq[39] = \<const0> ;
  assign dlyval_dq[38] = \<const0> ;
  assign dlyval_dq[37] = \<const0> ;
  assign dlyval_dq[36] = \<const0> ;
  assign dlyval_dq[35] = \<const0> ;
  assign dlyval_dq[34] = \<const0> ;
  assign dlyval_dq[33] = \<const0> ;
  assign dlyval_dq[32] = \<const0> ;
  assign dlyval_dq[31] = \<const0> ;
  assign dlyval_dq[30] = \<const0> ;
  assign dlyval_dq[29] = \<const0> ;
  assign dlyval_dq[28] = \<const0> ;
  assign dlyval_dq[27] = \<const0> ;
  assign dlyval_dq[26] = \<const0> ;
  assign dlyval_dq[25] = \<const0> ;
  assign dlyval_dq[24] = \<const0> ;
  assign dlyval_dq[23] = \<const0> ;
  assign dlyval_dq[22] = \<const0> ;
  assign dlyval_dq[21] = \<const0> ;
  assign dlyval_dq[20] = \<const0> ;
  assign dlyval_dq[19] = \<const0> ;
  assign dlyval_dq[18] = \<const0> ;
  assign dlyval_dq[17] = \<const0> ;
  assign dlyval_dq[16] = \<const0> ;
  assign dlyval_dq[15] = \<const0> ;
  assign dlyval_dq[14] = \<const0> ;
  assign dlyval_dq[13] = \<const0> ;
  assign dlyval_dq[12] = \<const0> ;
  assign dlyval_dq[11] = \<const0> ;
  assign dlyval_dq[10] = \<const0> ;
  assign dlyval_dq[9] = \<const0> ;
  assign dlyval_dq[8] = \<const0> ;
  assign dlyval_dq[7] = \<const0> ;
  assign dlyval_dq[6] = \<const0> ;
  assign dlyval_dq[5] = \<const0> ;
  assign dlyval_dq[4] = \<const0> ;
  assign dlyval_dq[3] = \<const0> ;
  assign dlyval_dq[2] = \<const0> ;
  assign dlyval_dq[1] = \<const0> ;
  assign dlyval_dq[0] = \<const0> ;
  assign mpr_last_byte_done = \<const0> ;
  assign mpr_rdlvl_done = \<const0> ;
  assign mpr_rdlvl_err = \<const0> ;
  assign mpr_rnk_done = \<const0> ;
  assign rdlvl_assrt_common = \<const0> ;
  assign rdlvl_err = \<const0> ;
  assign rdlvl_stg1_err = \<const0> ;
GND GND
       (.G(\<const0> ));
LUT6 #(
    .INIT(64'h777700007FFF8080)) 
     \cal1_cnt_cpt_r[0]_i_1 
       (.I0(\n_0_cal1_cnt_cpt_r[0]_i_2 ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(prech_done),
        .I3(\n_0_idelay_tap_cnt_r[0][0][4]_i_3 ),
        .I4(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_cnt_cpt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT5 #(
    .INIT(32'h04000040)) 
     \cal1_cnt_cpt_r[0]_i_2 
       (.I0(\n_0_cal1_state_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cal1_cnt_cpt_r[0]_i_2 ));
FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_cnt_cpt_r[0]_i_1 ),
        .Q(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .R(rst));
LUT5 #(
    .INIT(32'hBBABAAAB)) 
     cal1_dlyce_cpt_r_i_1
       (.I0(n_0_cal1_dlyce_cpt_r_i_2),
        .I1(n_0_cal1_dlyce_cpt_r_i_3),
        .I2(tap_limit_cpt_r),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(n_0_cal1_dlyce_cpt_r_i_4),
        .O(n_0_cal1_dlyce_cpt_r_i_1));
LUT6 #(
    .INIT(64'h000038000C000000)) 
     cal1_dlyce_cpt_r_i_2
       (.I0(n_0_cal1_dlyce_cpt_r_i_4),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_new_cnt_cpt_r_i_3),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_cal1_dlyce_cpt_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT5 #(
    .INIT(32'hFFFFEFFF)) 
     cal1_dlyce_cpt_r_i_3
       (.I0(\n_0_cal1_state_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .O(n_0_cal1_dlyce_cpt_r_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     cal1_dlyce_cpt_r_i_4
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .I3(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .I5(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .O(n_0_cal1_dlyce_cpt_r_i_4));
FDRE cal1_dlyce_cpt_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_dlyce_cpt_r_i_1),
        .Q(n_0_cal1_dlyce_cpt_r_reg),
        .R(rst));
LUT6 #(
    .INIT(64'hFFFFFDFF00000100)) 
     cal1_dlyce_dq_r_i_1
       (.I0(\gen_track_left_edge[0].pb_found_edge_last_r_reg ),
        .I1(rst),
        .I2(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ),
        .I3(n_0_cal1_dlyce_dq_r_i_2),
        .I4(n_0_cal1_dlyce_dq_r_i_3),
        .I5(n_0_cal1_dlyce_dq_r_reg),
        .O(n_0_cal1_dlyce_dq_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT2 #(
    .INIT(4'h8)) 
     cal1_dlyce_dq_r_i_2
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_cal1_dlyce_dq_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT2 #(
    .INIT(4'hE)) 
     cal1_dlyce_dq_r_i_3
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .O(n_0_cal1_dlyce_dq_r_i_3));
FDRE cal1_dlyce_dq_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_dlyce_dq_r_i_1),
        .Q(n_0_cal1_dlyce_dq_r_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000A01000000)) 
     cal1_dlyinc_cpt_r_i_1
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(tap_limit_cpt_r),
        .I2(n_0_cal1_dlyinc_cpt_r_i_2),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(n_0_cal1_dlyinc_cpt_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT2 #(
    .INIT(4'hE)) 
     cal1_dlyinc_cpt_r_i_2
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .O(n_0_cal1_dlyinc_cpt_r_i_2));
FDRE cal1_dlyinc_cpt_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_dlyinc_cpt_r_i_1),
        .Q(n_0_cal1_dlyinc_cpt_r_reg),
        .R(rst));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT5 #(
    .INIT(32'h00010000)) 
     cal1_dq_idel_ce_i_1
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .O(n_0_cal1_dq_idel_ce_i_1));
FDRE cal1_dq_idel_ce_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_dq_idel_ce_i_1),
        .Q(idelay_ce),
        .R(rst));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     cal1_dq_idel_inc_i_1
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(n_0_cal1_dq_idel_inc_i_1));
FDRE cal1_dq_idel_inc_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_dq_idel_inc_i_1),
        .Q(idelay_inc),
        .R(rst));
LUT6 #(
    .INIT(64'h0000000000000080)) 
     cal1_prech_req_r_i_1
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[5] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_cal1_prech_req_r_i_1));
FDRE cal1_prech_req_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_prech_req_r_i_1),
        .Q(cal1_prech_req_r),
        .R(rst));
FDRE \cal1_state_r1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[0] ),
        .Q(\n_0_cal1_state_r1_reg[0] ),
        .R(\<const0> ));
FDRE \cal1_state_r1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[1] ),
        .Q(\n_0_cal1_state_r1_reg[1] ),
        .R(\<const0> ));
FDRE \cal1_state_r1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[2] ),
        .Q(\n_0_cal1_state_r1_reg[2] ),
        .R(\<const0> ));
FDRE \cal1_state_r1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[3] ),
        .Q(\n_0_cal1_state_r1_reg[3] ),
        .R(\<const0> ));
FDRE \cal1_state_r1_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[4] ),
        .Q(\n_0_cal1_state_r1_reg[4] ),
        .R(\<const0> ));
FDRE \cal1_state_r1_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_state_r_reg[5] ),
        .Q(\n_0_cal1_state_r1_reg[5] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FF90)) 
     \cal1_state_r[0]_i_1 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r[0]_i_2 ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_0_cal1_state_r[0]_i_3 ),
        .O(\n_0_cal1_state_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h1111101111111111)) 
     \cal1_state_r[0]_i_2 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r[0]_i_4 ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .I5(\n_0_cal1_state_r[0]_i_5 ),
        .O(\n_0_cal1_state_r[0]_i_2 ));
LUT6 #(
    .INIT(64'hAEAEFAAAAAAAAAAA)) 
     \cal1_state_r[0]_i_3 
       (.I0(\n_0_cal1_state_r[0]_i_6 ),
        .I1(\n_0_cal1_state_r[4]_i_8 ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_cal1_state_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \cal1_state_r[0]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .O(\n_0_cal1_state_r[0]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \cal1_state_r[0]_i_5 
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .O(\n_0_cal1_state_r[0]_i_5 ));
LUT6 #(
    .INIT(64'h00000400F000FFFF)) 
     \cal1_state_r[0]_i_6 
       (.I0(n_0_found_stable_eye_r_reg),
        .I1(tap_limit_cpt_r),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cal1_state_r[0]_i_6 ));
LUT6 #(
    .INIT(64'hF0F0FDFDF0FFFDFD)) 
     \cal1_state_r[1]_i_1 
       (.I0(\n_0_cal1_state_r[1]_i_2 ),
        .I1(\n_0_cal1_state_r[1]_i_3 ),
        .I2(\n_0_cal1_state_r[1]_i_4 ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_0_cal1_state_r[1]_i_5 ),
        .O(\n_0_cal1_state_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0D3D0D3D0000FFFF)) 
     \cal1_state_r[1]_i_2 
       (.I0(n_0_mpr_dec_cpt_r_i_2),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r[1]_i_6 ),
        .I4(\n_0_cal1_state_r[1]_i_7 ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cal1_state_r[1]_i_2 ));
LUT6 #(
    .INIT(64'h0000F0F0FFF80000)) 
     \cal1_state_r[1]_i_3 
       (.I0(\n_0_cal1_state_r[1]_i_8 ),
        .I1(n_0_found_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(tap_limit_cpt_r),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[2] ),
        .O(\n_0_cal1_state_r[1]_i_3 ));
LUT6 #(
    .INIT(64'h40C0C0C043C0C0C0)) 
     \cal1_state_r[1]_i_4 
       (.I0(idel_pat_detect_valid_r),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r[3]_i_3 ),
        .O(\n_0_cal1_state_r[1]_i_4 ));
LUT6 #(
    .INIT(64'h77777777C0C0C000)) 
     \cal1_state_r[1]_i_5 
       (.I0(\n_0_cal1_state_r[4]_i_8 ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(found_edge_all_r),
        .I4(n_0_idel_tap_limit_dq_pb_r_reg),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[1]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \cal1_state_r[1]_i_6 
       (.I0(tap_limit_cpt_r),
        .I1(n_0_found_stable_eye_r_reg),
        .O(\n_0_cal1_state_r[1]_i_6 ));
LUT6 #(
    .INIT(64'h0008000000000000)) 
     \cal1_state_r[1]_i_7 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_12 ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .I3(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[1]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \cal1_state_r[1]_i_8 
       (.I0(found_stable_eye_last_r),
        .I1(n_0_found_first_edge_r_reg),
        .O(\n_0_cal1_state_r[1]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFD0D0DFD0)) 
     \cal1_state_r[2]_i_1 
       (.I0(\n_0_cal1_state_r[2]_i_2 ),
        .I1(\n_0_cal1_state_r[2]_i_3 ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r[2]_i_4 ),
        .I5(\n_0_cal1_state_r[2]_i_5 ),
        .O(\n_0_cal1_state_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \cal1_state_r[2]_i_10 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .I2(mpr_rdlvl_start),
        .I3(mpr_rdlvl_start_r),
        .O(\n_0_cal1_state_r[2]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT5 #(
    .INIT(32'hFFFACCFA)) 
     \cal1_state_r[2]_i_11 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I3(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .O(\n_0_cal1_state_r[2]_i_11 ));
LUT6 #(
    .INIT(64'hFCFFFCFC23232323)) 
     \cal1_state_r[2]_i_2 
       (.I0(\n_0_cal1_state_r[2]_i_6 ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_idel_dec_cnt[4]_i_7 ),
        .I4(\n_0_pi_rdval_cnt[5]_i_3 ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_cal1_state_r[2]_i_2 ));
LUT6 #(
    .INIT(64'h7F007F00FFFFF000)) 
     \cal1_state_r[2]_i_3 
       (.I0(idel_mpr_pat_detect_r),
        .I1(idel_pat_detect_valid_r),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r[2]_i_7 ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cal1_state_r[2]_i_3 ));
LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
     \cal1_state_r[2]_i_4 
       (.I0(\n_0_cal1_state_r[2]_i_8 ),
        .I1(\n_0_cal1_state_r[2]_i_9 ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(regl_dqs_cnt[0]),
        .I5(regl_dqs_cnt[1]),
        .O(\n_0_cal1_state_r[2]_i_4 ));
LUT6 #(
    .INIT(64'h300800CF300800C0)) 
     \cal1_state_r[2]_i_5 
       (.I0(n_0_found_stable_eye_r_reg),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r[2]_i_10 ),
        .O(\n_0_cal1_state_r[2]_i_5 ));
LUT6 #(
    .INIT(64'h0000000000000151)) 
     \cal1_state_r[2]_i_6 
       (.I0(\n_0_mpr_4to1.inhibit_edge_detect_r_i_6 ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .I2(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I4(\n_0_cal1_state_r[3]_i_11 ),
        .I5(\n_0_cal1_state_r[2]_i_11 ),
        .O(\n_0_cal1_state_r[2]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT4 #(
    .INIT(16'h0155)) 
     \cal1_state_r[2]_i_7 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(n_0_idel_tap_limit_dq_pb_r_reg),
        .I2(found_edge_all_r),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_state_r[2]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFEFEFEFE0)) 
     \cal1_state_r[2]_i_8 
       (.I0(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_mpr_dec_cpt_r_i_2),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_state_r[2]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \cal1_state_r[2]_i_9 
       (.I0(\n_0_done_cnt_reg[1] ),
        .I1(\n_0_done_cnt_reg[0] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[3] ),
        .O(\n_0_cal1_state_r[2]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF540000)) 
     \cal1_state_r[3]_i_1 
       (.I0(\n_0_cal1_state_r[3]_i_2 ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r[3]_i_3 ),
        .I3(\n_0_cal1_state_r[3]_i_4 ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_0_cal1_state_r[3]_i_5 ),
        .O(\n_0_cal1_state_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h202FFFFF202F0000)) 
     \cal1_state_r[3]_i_10 
       (.I0(tap_limit_cpt_r),
        .I1(n_0_found_stable_eye_r_reg),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(n_0_mpr_dec_cpt_r_i_2),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r[2]_i_10 ),
        .O(\n_0_cal1_state_r[3]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair50" *) 
   LUT5 #(
    .INIT(32'hFFFFFF7F)) 
     \cal1_state_r[3]_i_11 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_12 ),
        .I1(mpr_dec_cpt_r),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .I3(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .O(\n_0_cal1_state_r[3]_i_11 ));
LUT6 #(
    .INIT(64'hFFFF0057FFFFFFFF)) 
     \cal1_state_r[3]_i_2 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(found_edge_all_r),
        .I2(n_0_idel_tap_limit_dq_pb_r_reg),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[2] ),
        .O(\n_0_cal1_state_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h0000000200000000)) 
     \cal1_state_r[3]_i_3 
       (.I0(\n_0_idel_dec_cnt[4]_i_9 ),
        .I1(mpr_dec_cpt_r),
        .I2(\n_0_idel_dec_cnt_reg[4] ),
        .I3(pi_rdval_cnt_reg__0[2]),
        .I4(pi_rdval_cnt_reg__0[0]),
        .I5(n_0_fine_dly_dec_done_r1_i_2),
        .O(\n_0_cal1_state_r[3]_i_3 ));
LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
     \cal1_state_r[3]_i_4 
       (.I0(\n_0_idelay_tap_cnt_r[0][0][4]_i_3 ),
        .I1(n_0_rdlvl_rank_done_r_i_2),
        .I2(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I3(\n_0_cal1_state_r[3]_i_6 ),
        .I4(n_0_idelay_tap_limit_r_reg),
        .I5(\n_0_cal1_state_r[3]_i_7 ),
        .O(\n_0_cal1_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFFAAEAFABA)) 
     \cal1_state_r[3]_i_5 
       (.I0(\n_0_cal1_state_r[3]_i_8 ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r[3]_i_9 ),
        .O(\n_0_cal1_state_r[3]_i_5 ));
LUT2 #(
    .INIT(4'h1)) 
     \cal1_state_r[3]_i_6 
       (.I0(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg ),
        .O(\n_0_cal1_state_r[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair38" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \cal1_state_r[3]_i_7 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .O(\n_0_cal1_state_r[3]_i_7 ));
LUT6 #(
    .INIT(64'h5454540404040404)) 
     \cal1_state_r[3]_i_8 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r[3]_i_10 ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r[3]_i_11 ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[3]_i_8 ));
LUT6 #(
    .INIT(64'h8080808080008080)) 
     \cal1_state_r[3]_i_9 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(n_0_idelay_tap_limit_r_reg),
        .I4(idel_pat_detect_valid_r),
        .I5(idel_mpr_pat_detect_r),
        .O(\n_0_cal1_state_r[3]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000FF08)) 
     \cal1_state_r[4]_i_1 
       (.I0(\n_0_cal1_state_r[4]_i_2 ),
        .I1(\n_0_cal1_state_r[4]_i_3 ),
        .I2(\n_0_cal1_state_r[4]_i_4 ),
        .I3(\n_0_cal1_state_r[4]_i_5 ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r[4]_i_6 ),
        .O(\n_0_cal1_state_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair16" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \cal1_state_r[4]_i_2 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .O(\n_0_cal1_state_r[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair197" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \cal1_state_r[4]_i_3 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[4]_i_3 ));
LUT2 #(
    .INIT(4'hB)) 
     \cal1_state_r[4]_i_4 
       (.I0(mpr_rdlvl_start_r),
        .I1(mpr_rdlvl_start),
        .O(\n_0_cal1_state_r[4]_i_4 ));
LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
     \cal1_state_r[4]_i_5 
       (.I0(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg ),
        .I2(n_0_idelay_tap_limit_r_reg),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(n_0_rdlvl_last_byte_done_i_3),
        .I5(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ),
        .O(\n_0_cal1_state_r[4]_i_5 ));
LUT6 #(
    .INIT(64'hF7778000F7770000)) 
     \cal1_state_r[4]_i_6 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r[4]_i_7 ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(\n_0_cal1_state_r[4]_i_8 ),
        .O(\n_0_cal1_state_r[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT4 #(
    .INIT(16'h4FFF)) 
     \cal1_state_r[4]_i_7 
       (.I0(idel_mpr_pat_detect_r),
        .I1(n_0_idelay_tap_limit_r_reg),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(idel_pat_detect_valid_r),
        .O(\n_0_cal1_state_r[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \cal1_state_r[4]_i_8 
       (.I0(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I1(\n_0_rnk_cnt_r_reg[0] ),
        .I2(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_cal1_state_r[4]_i_8 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0060)) 
     \cal1_state_r[5]_i_10 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r[5]_i_12 ),
        .O(\n_0_cal1_state_r[5]_i_10 ));
LUT6 #(
    .INIT(64'hDDDF555555775577)) 
     \cal1_state_r[5]_i_11 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(cal1_wait_r),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_state_r[5]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT5 #(
    .INIT(32'h0055F344)) 
     \cal1_state_r[5]_i_12 
       (.I0(cal1_wait_r),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(prech_done),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_state_r[5]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT5 #(
    .INIT(32'h00000080)) 
     \cal1_state_r[5]_i_2 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .O(\n_0_cal1_state_r[5]_i_2 ));
LUT6 #(
    .INIT(64'hFBFBFBFBAAAAFBAA)) 
     \cal1_state_r[5]_i_3 
       (.I0(\n_0_cal1_state_r[5]_i_5 ),
        .I1(\n_0_cal1_state_r[5]_i_6 ),
        .I2(\n_0_cal1_state_r[5]_i_7 ),
        .I3(\n_0_cal1_state_r[5]_i_8 ),
        .I4(\n_0_cal1_state_r[5]_i_9 ),
        .I5(\n_0_cal1_state_r[5]_i_10 ),
        .O(\n_0_cal1_state_r[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cal1_state_r[5]_i_4 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(cal1_wait_r),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[5]_i_4 ));
LUT6 #(
    .INIT(64'h2205B21022001210)) 
     \cal1_state_r[5]_i_5 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(cal1_wait_r),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(detect_edge_done_r),
        .O(\n_0_cal1_state_r[5]_i_5 ));
LUT6 #(
    .INIT(64'hEEEEEEEEFEFFFFFF)) 
     \cal1_state_r[5]_i_6 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(detect_edge_done_r),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[5]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000008B)) 
     \cal1_state_r[5]_i_7 
       (.I0(detect_edge_done_r),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(n_0_mpr_dec_cpt_r_i_2),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(\n_0_cal1_state_r[5]_i_11 ),
        .O(\n_0_cal1_state_r[5]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \cal1_state_r[5]_i_8 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cal1_state_r[5]_i_8 ));
LUT6 #(
    .INIT(64'hDDDDDDDDD000D0D0)) 
     \cal1_state_r[5]_i_9 
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(n_0_cal1_dlyce_cpt_r_i_4),
        .I2(\n_0_cal1_state_r[4]_i_4 ),
        .I3(rdlvl_stg1_start_r),
        .I4(rdlvl_stg1_start),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cal1_state_r[5]_i_9 ));
FDRE \cal1_state_r_reg[0] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[0]_i_1 ),
        .Q(\n_0_cal1_state_r_reg[0] ),
        .R(rst));
FDRE \cal1_state_r_reg[1] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[1]_i_1 ),
        .Q(\n_0_cal1_state_r_reg[1] ),
        .R(rst));
FDRE \cal1_state_r_reg[2] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[2]_i_1 ),
        .Q(\n_0_cal1_state_r_reg[2] ),
        .R(rst));
FDRE \cal1_state_r_reg[3] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[3]_i_1 ),
        .Q(\n_0_cal1_state_r_reg[3] ),
        .R(rst));
FDRE \cal1_state_r_reg[4] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[4]_i_1 ),
        .Q(\n_0_cal1_state_r_reg[4] ),
        .R(rst));
FDRE \cal1_state_r_reg[5] 
       (.C(clk),
        .CE(\n_0_cal1_state_r_reg[5]_i_1 ),
        .D(\n_0_cal1_state_r[5]_i_2 ),
        .Q(\n_0_cal1_state_r_reg[5] ),
        .R(rst));
MUXF7 \cal1_state_r_reg[5]_i_1 
       (.I0(\n_0_cal1_state_r[5]_i_3 ),
        .I1(\n_0_cal1_state_r[5]_i_4 ),
        .O(\n_0_cal1_state_r_reg[5]_i_1 ),
        .S(\n_0_cal1_state_r_reg[5] ));
LUT6 #(
    .INIT(64'h05080700000E0916)) 
     cal1_wait_cnt_en_r_i_1
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[2] ),
        .O(cal1_wait_cnt_en_r0));
FDRE cal1_wait_cnt_en_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \cal1_wait_cnt_r[0]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \cal1_wait_cnt_r[1]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[0]),
        .I1(cal1_wait_cnt_r_reg__0[1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair151" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cal1_wait_cnt_r[2]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[2]),
        .I1(cal1_wait_cnt_r_reg__0[1]),
        .I2(cal1_wait_cnt_r_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cal1_wait_cnt_r[3]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[0]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[2]),
        .O(p_0_in__0[3]));
LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
     \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[4]),
        .I1(cal1_wait_cnt_r_reg__0[3]),
        .I2(cal1_wait_cnt_r_reg__0[0]),
        .I3(cal1_wait_cnt_r_reg__0[1]),
        .I4(cal1_wait_cnt_r_reg__0[2]),
        .I5(cal1_wait_cnt_en_r),
        .O(\n_0_cal1_wait_cnt_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair41" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \cal1_wait_cnt_r[4]_i_2 
       (.I0(cal1_wait_cnt_r_reg__0[4]),
        .I1(cal1_wait_cnt_r_reg__0[2]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[0]),
        .I4(cal1_wait_cnt_r_reg__0[3]),
        .O(p_0_in__0[4]));
(* counter = "77" *) 
   FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cal1_wait_cnt_r_reg__0[0]),
        .R(\n_0_cal1_wait_cnt_r[4]_i_1 ));
(* counter = "77" *) 
   FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cal1_wait_cnt_r_reg__0[1]),
        .R(\n_0_cal1_wait_cnt_r[4]_i_1 ));
(* counter = "77" *) 
   FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cal1_wait_cnt_r_reg__0[2]),
        .R(\n_0_cal1_wait_cnt_r[4]_i_1 ));
(* counter = "77" *) 
   FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cal1_wait_cnt_r_reg__0[3]),
        .R(\n_0_cal1_wait_cnt_r[4]_i_1 ));
(* counter = "77" *) 
   FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cal1_wait_cnt_r_reg__0[4]),
        .R(\n_0_cal1_wait_cnt_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
     cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_r_reg__0[4]),
        .I1(cal1_wait_cnt_r_reg__0[3]),
        .I2(cal1_wait_cnt_r_reg__0[0]),
        .I3(cal1_wait_cnt_r_reg__0[1]),
        .I4(cal1_wait_cnt_r_reg__0[2]),
        .I5(cal1_wait_cnt_en_r),
        .O(n_0_cal1_wait_r_i_1));
FDRE cal1_wait_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_cal1_wait_r_i_1),
        .Q(cal1_wait_r),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000AA0ABB0BBB0B)) 
     \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[0]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[0]_i_3 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[0]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(pi_counter_read_val[0]),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I4(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(\n_6_cnt_idel_dec_cpt_r_reg[2]_i_5 ),
        .I1(n_0_found_first_edge_r_reg),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'hA9AA59AA)) 
     \cnt_idel_dec_cpt_r[0]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .I1(right_edge_taps_r[1]),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[0]_i_4 ));
LUT5 #(
    .INIT(32'h000A0B0B)) 
     \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[1]_i_3 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[1]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(pi_counter_read_val[1]),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_8 ),
        .I3(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_2 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I2(n_0_found_first_edge_r_reg),
        .I3(\n_5_cnt_idel_dec_cpt_r_reg[2]_i_5 ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_3 ));
LUT6 #(
    .INIT(64'h0000BFB3FFFF404C)) 
     \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(right_edge_taps_r[1]),
        .I4(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT5 #(
    .INIT(32'hACFFAC00)) 
     \cnt_idel_dec_cpt_r[1]_i_5 
       (.I0(\n_6_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ));
LUT5 #(
    .INIT(32'h00000ABB)) 
     \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[2]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[2]_i_3 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[2]_i_2 
       (.I0(pi_counter_read_val[2]),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_8 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I4(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_2 ));
LUT4 #(
    .INIT(16'h6996)) 
     \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_26 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_18 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I2(n_0_found_first_edge_r_reg),
        .I3(\n_4_cnt_idel_dec_cpt_r_reg[2]_i_5 ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_4 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I1(\n_0_first_edge_taps_r_reg[3] ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_6 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_7 
       (.I0(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I1(\n_0_first_edge_taps_r_reg[2] ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_7 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I1(\n_0_first_edge_taps_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_8 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I1(\n_0_first_edge_taps_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[2]_i_9 ));
LUT6 #(
    .INIT(64'h0000DD0C00000CDD)) 
     \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[3]_i_3 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_5 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[3]_i_6 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[3]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h595959A9A959A9A9)) 
     \cnt_idel_dec_cpt_r[3]_i_10 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_found_second_edge_r_reg),
        .I4(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I5(\n_5_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT3 #(
    .INIT(8'h54)) 
     \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(pi_counter_read_val[3]),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cnt_idel_dec_cpt_r[3]_i_8 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I4(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_28 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h55555556)) 
     \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(n_0_found_second_edge_r_reg),
        .I4(right_edge_taps_r[4]),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_5 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \cnt_idel_dec_cpt_r[3]_i_6 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I2(n_0_found_first_edge_r_reg),
        .I3(\n_7_cnt_idel_dec_cpt_r_reg[4]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hD4D4D442)) 
     \cnt_idel_dec_cpt_r[3]_i_7 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_18 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_9 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT4 #(
    .INIT(16'h0444)) 
     \cnt_idel_dec_cpt_r[3]_i_8 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(n_0_found_stable_eye_r_reg),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair23" *) 
   LUT5 #(
    .INIT(32'hABAAFBAA)) 
     \cnt_idel_dec_cpt_r[3]_i_9 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .I1(right_edge_taps_r[1]),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[3]_i_9 ));
LUT4 #(
    .INIT(16'h000E)) 
     \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[4]_i_2 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[4]_i_4 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_5 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_1 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[4]_i_11 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(\n_0_first_edge_taps_r_reg[5] ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_11 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[4]_i_12 
       (.I0(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I1(\n_0_first_edge_taps_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFE0E0E0)) 
     \cnt_idel_dec_cpt_r[4]_i_2 
       (.I0(pi_counter_read_val[4]),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ),
        .I4(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_2 ));
LUT6 #(
    .INIT(64'h004F00B000B0004F)) 
     \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(\n_0_cnt_idel_dec_cpt_r[4]_i_8 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_9 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_2 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_3 ));
LUT4 #(
    .INIT(16'h02A2)) 
     \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I2(n_0_found_first_edge_r_reg),
        .I3(\n_6_cnt_idel_dec_cpt_r_reg[4]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_4 ));
LUT6 #(
    .INIT(64'hB04F4FB000000000)) 
     \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(\n_0_cnt_idel_dec_cpt_r[4]_i_8 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[4]_i_9 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[3]_i_4 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair194" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT3 #(
    .INIT(8'h40)) 
     \cnt_idel_dec_cpt_r[4]_i_7 
       (.I0(n_0_found_second_edge_r_reg),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_7 ));
(* SOFT_HLUTNM = "soft_lutpair8" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \cnt_idel_dec_cpt_r[4]_i_8 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_18 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[3]_i_9 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair31" *) 
   LUT5 #(
    .INIT(32'h0000FFFE)) 
     \cnt_idel_dec_cpt_r[4]_i_9 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(right_edge_taps_r[4]),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .O(\n_0_cnt_idel_dec_cpt_r[4]_i_9 ));
LUT6 #(
    .INIT(64'hFFFFFFFF000000D0)) 
     \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_3 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[5] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_5 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ));
LUT3 #(
    .INIT(8'h74)) 
     \cnt_idel_dec_cpt_r[5]_i_10 
       (.I0(n_0_found_stable_eye_r_reg),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(pi_counter_read_val[5]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_10 ));
(* SOFT_HLUTNM = "soft_lutpair72" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \cnt_idel_dec_cpt_r[5]_i_11 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_28 ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_found_second_edge_r_reg),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair158" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \cnt_idel_dec_cpt_r[5]_i_12 
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_12 ));
(* SOFT_HLUTNM = "soft_lutpair45" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_idel_dec_cpt_r[5]_i_13 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_13 ));
LUT6 #(
    .INIT(64'h0000FC00FFFFAAAA)) 
     \cnt_idel_dec_cpt_r[5]_i_14 
       (.I0(n_0_cal1_dlyce_cpt_r_i_4),
        .I1(found_edge_all_r),
        .I2(n_0_idel_tap_limit_dq_pb_r_reg),
        .I3(detect_edge_done_r),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_14 ));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     \cnt_idel_dec_cpt_r[5]_i_15 
       (.I0(\n_6_cnt_idel_dec_cpt_r_reg[5]_i_29 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \cnt_idel_dec_cpt_r[5]_i_16 
       (.I0(right_edge_taps_r[5]),
        .I1(n_0_found_second_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ));
LUT6 #(
    .INIT(64'h11DD11DD1D1DE2E2)) 
     \cnt_idel_dec_cpt_r[5]_i_17 
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I3(\n_5_cnt_idel_dec_cpt_r_reg[5]_i_29 ),
        .I4(n_0_mpr_dec_cpt_r_i_3),
        .I5(n_0_found_second_edge_r_reg),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_17 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_18 
       (.I0(right_edge_taps_r[3]),
        .I1(n_0_found_second_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_18 ));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     \cnt_idel_dec_cpt_r[5]_i_19 
       (.I0(\n_4_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_6 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_8 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_10 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_11 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFF322223F332222)) 
     \cnt_idel_dec_cpt_r[5]_i_20 
       (.I0(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_5_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ));
LUT4 #(
    .INIT(16'hFFF6)) 
     \cnt_idel_dec_cpt_r[5]_i_21 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_32 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_33 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ));
(* SOFT_HLUTNM = "soft_lutpair111" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_22 
       (.I0(right_edge_taps_r[4]),
        .I1(n_0_found_second_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_22 ));
LUT5 #(
    .INIT(32'hACFFAC00)) 
     \cnt_idel_dec_cpt_r[5]_i_23 
       (.I0(\n_7_cnt_idel_dec_cpt_r_reg[5]_i_29 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ));
LUT6 #(
    .INIT(64'h080808FBFBFBFB08)) 
     \cnt_idel_dec_cpt_r[5]_i_24 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_17 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_24 ));
LUT6 #(
    .INIT(64'h00000000FFFEFFFC)) 
     \cnt_idel_dec_cpt_r[5]_i_25 
       (.I0(right_edge_taps_r[3]),
        .I1(n_0_found_second_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(right_edge_taps_r[4]),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_25 ));
LUT6 #(
    .INIT(64'h0000000054550455)) 
     \cnt_idel_dec_cpt_r[5]_i_26 
       (.I0(\n_0_cnt_idel_dec_cpt_r[1]_i_5 ),
        .I1(right_edge_taps_r[1]),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cnt_idel_dec_cpt_r[3]_i_10 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_26 ));
LUT6 #(
    .INIT(64'hFB08080808FBFBFB)) 
     \cnt_idel_dec_cpt_r[5]_i_27 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_17 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_27 ));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \cnt_idel_dec_cpt_r[5]_i_28 
       (.I0(right_edge_taps_r[0]),
        .I1(right_edge_taps_r[4]),
        .I2(right_edge_taps_r[2]),
        .I3(right_edge_taps_r[5]),
        .I4(right_edge_taps_r[3]),
        .I5(right_edge_taps_r[1]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_28 ));
LUT6 #(
    .INIT(64'hFFFC0FFAFFFF0FFA)) 
     \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(n_0_mpr_dec_cpt_r_i_2),
        .I1(\n_0_cal1_state_r[1]_i_6 ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(detect_edge_done_r),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair108" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \cnt_idel_dec_cpt_r[5]_i_31 
       (.I0(right_edge_taps_r[2]),
        .I1(n_0_found_second_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_31 ));
LUT5 #(
    .INIT(32'hAC00ACFF)) 
     \cnt_idel_dec_cpt_r[5]_i_32 
       (.I0(\n_5_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .I1(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_32 ));
(* SOFT_HLUTNM = "soft_lutpair90" *) 
   LUT4 #(
    .INIT(16'h404C)) 
     \cnt_idel_dec_cpt_r[5]_i_33 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(n_0_found_second_edge_r_reg),
        .I3(right_edge_taps_r[1]),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_33 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_34 
       (.I0(\n_0_second_edge_taps_r_reg[5] ),
        .I1(\n_0_first_edge_taps_r_reg[5] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_34 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_35 
       (.I0(\n_0_second_edge_taps_r_reg[4] ),
        .I1(\n_0_first_edge_taps_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_35 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_36 
       (.I0(\n_0_second_edge_taps_r_reg[3] ),
        .I1(\n_0_first_edge_taps_r_reg[3] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_36 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_37 
       (.I0(\n_0_second_edge_taps_r_reg[2] ),
        .I1(\n_0_first_edge_taps_r_reg[2] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_37 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_38 
       (.I0(\n_0_second_edge_taps_r_reg[1] ),
        .I1(\n_0_first_edge_taps_r_reg[1] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_38 ));
LUT2 #(
    .INIT(4'h9)) 
     \cnt_idel_dec_cpt_r[5]_i_39 
       (.I0(\n_0_second_edge_taps_r_reg[0] ),
        .I1(\n_0_first_edge_taps_r_reg[0] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_39 ));
LUT6 #(
    .INIT(64'hFFFD000000000000)) 
     \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_12 ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .I3(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_13 ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000000880)) 
     \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_14 ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r_reg[5] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_5 ));
LUT6 #(
    .INIT(64'hFBFBFB08080808FB)) 
     \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_15 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_16 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_17 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_6 ));
LUT6 #(
    .INIT(64'h2BBF0002FFFF2BBF)) 
     \cnt_idel_dec_cpt_r[5]_i_7 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_18 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_19 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_21 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_22 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
     \cnt_idel_dec_cpt_r[5]_i_8 
       (.I0(\n_0_cnt_idel_dec_cpt_r[5]_i_24 ),
        .I1(\n_0_cnt_idel_dec_cpt_r[5]_i_23 ),
        .I2(\n_0_cnt_idel_dec_cpt_r[5]_i_25 ),
        .I3(\n_0_cnt_idel_dec_cpt_r[5]_i_26 ),
        .I4(\n_0_cnt_idel_dec_cpt_r[5]_i_20 ),
        .I5(\n_0_cnt_idel_dec_cpt_r[5]_i_27 ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cnt_idel_dec_cpt_r[5]_i_9 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_cnt_idel_dec_cpt_r[5]_i_9 ));
FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[0]_i_1 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .R(\<const0> ));
FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[1]_i_1 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .R(\<const0> ));
FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[2]_i_1 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .R(\<const0> ));
CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_5 
       (.CI(\<const0> ),
        .CO({\n_0_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\n_1_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\n_2_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\n_3_cnt_idel_dec_cpt_r_reg[2]_i_5 }),
        .CYINIT(1'b1),
        .DI({\n_0_tap_cnt_cpt_r_reg[3] ,\n_0_tap_cnt_cpt_r_reg[2] ,\n_0_tap_cnt_cpt_r_reg[1] ,\n_0_tap_cnt_cpt_r_reg[0] }),
        .O({\n_4_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\n_5_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\n_6_cnt_idel_dec_cpt_r_reg[2]_i_5 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_5_O_UNCONNECTED [0]}),
        .S({\n_0_cnt_idel_dec_cpt_r[2]_i_6 ,\n_0_cnt_idel_dec_cpt_r[2]_i_7 ,\n_0_cnt_idel_dec_cpt_r[2]_i_8 ,\n_0_cnt_idel_dec_cpt_r[2]_i_9 }));
FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[3]_i_1 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .R(\<const0> ));
FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[4]_i_1 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .R(\<const0> ));
CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_10 
       (.CI(\n_0_cnt_idel_dec_cpt_r_reg[2]_i_5 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_CO_UNCONNECTED [3:1],\n_3_cnt_idel_dec_cpt_r_reg[4]_i_10 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\n_0_tap_cnt_cpt_r_reg[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_10_O_UNCONNECTED [3:2],\n_6_cnt_idel_dec_cpt_r_reg[4]_i_10 ,\n_7_cnt_idel_dec_cpt_r_reg[4]_i_10 }),
        .S({\<const0> ,\<const0> ,\n_0_cnt_idel_dec_cpt_r[4]_i_11 ,\n_0_cnt_idel_dec_cpt_r[4]_i_12 }));
FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(clk),
        .CE(\n_0_cnt_idel_dec_cpt_r[5]_i_1 ),
        .D(\n_0_cnt_idel_dec_cpt_r[5]_i_2 ),
        .Q(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .R(\<const0> ));
CARRY4 \cnt_idel_dec_cpt_r_reg[5]_i_29 
       (.CI(\n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_CO_UNCONNECTED [3:2],\n_2_cnt_idel_dec_cpt_r_reg[5]_i_29 ,\n_3_cnt_idel_dec_cpt_r_reg[5]_i_29 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\n_0_second_edge_taps_r_reg[5] ,\n_0_second_edge_taps_r_reg[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_29_O_UNCONNECTED [3],\n_5_cnt_idel_dec_cpt_r_reg[5]_i_29 ,\n_6_cnt_idel_dec_cpt_r_reg[5]_i_29 ,\n_7_cnt_idel_dec_cpt_r_reg[5]_i_29 }),
        .S({\<const0> ,1'b1,\n_0_cnt_idel_dec_cpt_r[5]_i_34 ,\n_0_cnt_idel_dec_cpt_r[5]_i_35 }));
CARRY4 \cnt_idel_dec_cpt_r_reg[5]_i_30 
       (.CI(\<const0> ),
        .CO({\n_0_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\n_1_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\n_2_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\n_3_cnt_idel_dec_cpt_r_reg[5]_i_30 }),
        .CYINIT(1'b1),
        .DI({\n_0_second_edge_taps_r_reg[3] ,\n_0_second_edge_taps_r_reg[2] ,\n_0_second_edge_taps_r_reg[1] ,\n_0_second_edge_taps_r_reg[0] }),
        .O({\n_4_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\n_5_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\n_6_cnt_idel_dec_cpt_r_reg[5]_i_30 ,\NLW_cnt_idel_dec_cpt_r_reg[5]_i_30_O_UNCONNECTED [0]}),
        .S({\n_0_cnt_idel_dec_cpt_r[5]_i_36 ,\n_0_cnt_idel_dec_cpt_r[5]_i_37 ,\n_0_cnt_idel_dec_cpt_r[5]_i_38 ,\n_0_cnt_idel_dec_cpt_r[5]_i_39 }));
LUT6 #(
    .INIT(64'h3332333333333333)) 
     \cnt_shift_r[0]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[1] ),
        .I1(\n_0_cnt_shift_r_reg[0] ),
        .I2(\n_0_cnt_shift_r_reg[3] ),
        .I3(\n_0_cnt_shift_r_reg[2] ),
        .I4(n_0_mux_rd_valid_r_reg),
        .I5(rdlvl_stg1_start),
        .O(cnt_shift_r[0]));
LUT2 #(
    .INIT(4'h6)) 
     \cnt_shift_r[1]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[0] ),
        .I1(\n_0_cnt_shift_r_reg[1] ),
        .O(cnt_shift_r[1]));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \cnt_shift_r[2]_i_1 
       (.I0(\n_0_cnt_shift_r_reg[2] ),
        .I1(\n_0_cnt_shift_r_reg[1] ),
        .I2(\n_0_cnt_shift_r_reg[0] ),
        .O(cnt_shift_r[2]));
LUT2 #(
    .INIT(4'hB)) 
     \cnt_shift_r[3]_i_1 
       (.I0(rst),
        .I1(rdlvl_stg1_start),
        .O(cnt_shift_r0));
LUT2 #(
    .INIT(4'h8)) 
     \cnt_shift_r[3]_i_2 
       (.I0(n_0_mux_rd_valid_r_reg),
        .I1(rdlvl_stg1_start),
        .O(cnt_shift_r1548_out));
(* SOFT_HLUTNM = "soft_lutpair82" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \cnt_shift_r[3]_i_3 
       (.I0(\n_0_cnt_shift_r_reg[3] ),
        .I1(\n_0_cnt_shift_r_reg[0] ),
        .I2(\n_0_cnt_shift_r_reg[1] ),
        .I3(\n_0_cnt_shift_r_reg[2] ),
        .O(cnt_shift_r[3]));
FDSE \cnt_shift_r_reg[0] 
       (.C(clk),
        .CE(cnt_shift_r1548_out),
        .D(cnt_shift_r[0]),
        .Q(\n_0_cnt_shift_r_reg[0] ),
        .S(cnt_shift_r0));
FDRE \cnt_shift_r_reg[1] 
       (.C(clk),
        .CE(cnt_shift_r1548_out),
        .D(cnt_shift_r[1]),
        .Q(\n_0_cnt_shift_r_reg[1] ),
        .R(cnt_shift_r0));
FDRE \cnt_shift_r_reg[2] 
       (.C(clk),
        .CE(cnt_shift_r1548_out),
        .D(cnt_shift_r[2]),
        .Q(\n_0_cnt_shift_r_reg[2] ),
        .R(cnt_shift_r0));
FDRE \cnt_shift_r_reg[3] 
       (.C(clk),
        .CE(cnt_shift_r1548_out),
        .D(cnt_shift_r[3]),
        .Q(\n_0_cnt_shift_r_reg[3] ),
        .R(cnt_shift_r0));
LUT3 #(
    .INIT(8'h80)) 
     detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[1]),
        .I1(pb_detect_edge_done_r[0]),
        .I2(n_0_detect_edge_done_r_i_2),
        .O(n_0_detect_edge_done_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[3]),
        .I1(pb_detect_edge_done_r[2]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(pb_detect_edge_done_r[4]),
        .I5(pb_detect_edge_done_r[5]),
        .O(n_0_detect_edge_done_r_i_2));
FDRE detect_edge_done_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_detect_edge_done_r_i_1),
        .Q(detect_edge_done_r),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000005554)) 
     \done_cnt[0]_i_1 
       (.I0(\n_0_done_cnt_reg[0] ),
        .I1(\n_0_done_cnt_reg[3] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[1] ),
        .I4(done_cnt1),
        .I5(rst),
        .O(\n_0_done_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT5 #(
    .INIT(32'hFFAAAAFE)) 
     \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(\n_0_done_cnt_reg[3] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[1] ),
        .I4(\n_0_done_cnt_reg[0] ),
        .O(\n_0_done_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h000000000000E1E0)) 
     \done_cnt[2]_i_1 
       (.I0(\n_0_done_cnt_reg[0] ),
        .I1(\n_0_done_cnt_reg[1] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[3] ),
        .I4(done_cnt1),
        .I5(rst),
        .O(\n_0_done_cnt[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair21" *) 
   LUT5 #(
    .INIT(32'hEEEEEEEA)) 
     \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(\n_0_done_cnt_reg[3] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[1] ),
        .I4(\n_0_done_cnt_reg[0] ),
        .O(\n_0_done_cnt[3]_i_1 ));
LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
     \done_cnt[3]_i_2 
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .I2(\n_0_done_cnt[3]_i_3 ),
        .I3(\n_0_cal1_state_r[2]_i_9 ),
        .I4(\n_0_done_cnt[3]_i_4 ),
        .I5(\n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1 ),
        .O(done_cnt1));
(* SOFT_HLUTNM = "soft_lutpair34" *) 
   LUT4 #(
    .INIT(16'h7FFF)) 
     \done_cnt[3]_i_3 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .O(\n_0_done_cnt[3]_i_3 ));
LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
     \done_cnt[3]_i_4 
       (.I0(\n_0_cal1_state_r1_reg[4] ),
        .I1(\n_0_cal1_state_r1_reg[5] ),
        .I2(\n_0_cal1_state_r1_reg[0] ),
        .I3(\n_0_cal1_state_r1_reg[1] ),
        .I4(\n_0_cal1_state_r1_reg[3] ),
        .I5(\n_0_cal1_state_r1_reg[2] ),
        .O(\n_0_done_cnt[3]_i_4 ));
FDRE \done_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_done_cnt[0]_i_1 ),
        .Q(\n_0_done_cnt_reg[0] ),
        .R(\<const0> ));
FDRE \done_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_done_cnt[1]_i_1 ),
        .Q(\n_0_done_cnt_reg[1] ),
        .R(rst));
FDRE \done_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_done_cnt[2]_i_1 ),
        .Q(\n_0_done_cnt_reg[2] ),
        .R(\<const0> ));
FDRE \done_cnt_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_done_cnt[3]_i_1 ),
        .Q(\n_0_done_cnt_reg[3] ),
        .R(rst));
FDRE dqs_po_dec_done_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(dqs_po_dec_done),
        .Q(dqs_po_dec_done_r1),
        .R(\<const0> ));
FDRE dqs_po_dec_done_r2_reg
       (.C(clk),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFFFFFF00E20000)) 
     fine_dly_dec_done_r1_i_1
       (.I0(dqs_po_dec_done_r2),
        .I1(pi_rdval_cnt_reg__0[0]),
        .I2(pi_cnt_dec),
        .I3(pi_rdval_cnt_reg__0[2]),
        .I4(n_0_fine_dly_dec_done_r1_i_2),
        .I5(fine_dly_dec_done_r1),
        .O(n_0_fine_dly_dec_done_r1_i_1));
LUT4 #(
    .INIT(16'h0001)) 
     fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt_reg__0[5]),
        .I1(pi_rdval_cnt_reg__0[3]),
        .I2(pi_rdval_cnt_reg__0[4]),
        .I3(pi_rdval_cnt_reg__0[1]),
        .O(n_0_fine_dly_dec_done_r1_i_2));
FDRE fine_dly_dec_done_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_fine_dly_dec_done_r1_i_1),
        .Q(fine_dly_dec_done_r1),
        .R(rst));
FDRE fine_dly_dec_done_r2_reg
       (.C(clk),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hCCCC0888)) 
     \first_edge_taps_r[5]_i_1 
       (.I0(\n_0_first_edge_taps_r[5]_i_3 ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(n_0_found_first_edge_r_reg),
        .I3(found_stable_eye_last_r),
        .I4(n_0_cal1_prech_req_r_i_1),
        .O(\n_0_first_edge_taps_r[5]_i_1 ));
LUT4 #(
    .INIT(16'h8AAA)) 
     \first_edge_taps_r[5]_i_2 
       (.I0(\n_0_first_edge_taps_r[5]_i_4 ),
        .I1(n_0_cal1_prech_req_r_i_1),
        .I2(found_stable_eye_last_r),
        .I3(n_0_found_first_edge_r_reg),
        .O(\n_0_first_edge_taps_r[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT4 #(
    .INIT(16'h0080)) 
     \first_edge_taps_r[5]_i_3 
       (.I0(n_0_store_sr_req_pulsed_r_i_1),
        .I1(detect_edge_done_r),
        .I2(n_0_found_edge_r_reg),
        .I3(tap_limit_cpt_r),
        .O(\n_0_first_edge_taps_r[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair9" *) 
   LUT5 #(
    .INIT(32'hBAAAAAAA)) 
     \first_edge_taps_r[5]_i_4 
       (.I0(n_0_cal1_prech_req_r_i_1),
        .I1(tap_limit_cpt_r),
        .I2(n_0_found_edge_r_reg),
        .I3(detect_edge_done_r),
        .I4(n_0_store_sr_req_pulsed_r_i_1),
        .O(\n_0_first_edge_taps_r[5]_i_4 ));
FDRE \first_edge_taps_r_reg[0] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[0] ),
        .Q(\n_0_first_edge_taps_r_reg[0] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
FDRE \first_edge_taps_r_reg[1] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[1] ),
        .Q(\n_0_first_edge_taps_r_reg[1] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
FDRE \first_edge_taps_r_reg[2] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[2] ),
        .Q(\n_0_first_edge_taps_r_reg[2] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
FDRE \first_edge_taps_r_reg[3] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[3] ),
        .Q(\n_0_first_edge_taps_r_reg[3] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
FDRE \first_edge_taps_r_reg[4] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[4] ),
        .Q(\n_0_first_edge_taps_r_reg[4] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
FDRE \first_edge_taps_r_reg[5] 
       (.C(clk),
        .CE(\n_0_first_edge_taps_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r_reg[5] ),
        .Q(\n_0_first_edge_taps_r_reg[5] ),
        .R(\n_0_first_edge_taps_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'h80)) 
     found_edge_all_r_i_1
       (.I0(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .I1(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .I2(n_0_found_edge_all_r_i_2),
        .O(n_0_found_edge_all_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     found_edge_all_r_i_2
       (.I0(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .I1(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .I2(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .I3(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .I4(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .I5(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .O(n_0_found_edge_all_r_i_2));
FDRE found_edge_all_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_edge_all_r_i_1),
        .Q(found_edge_all_r),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair196" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     found_edge_r_i_1
       (.I0(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .I1(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .I2(n_0_found_edge_r_i_2),
        .O(n_0_found_edge_r_i_1));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     found_edge_r_i_2
       (.I0(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .I1(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .I2(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .I3(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .I4(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .I5(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .O(n_0_found_edge_r_i_2));
FDRE found_edge_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_edge_r_i_1),
        .Q(n_0_found_edge_r_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h2F20)) 
     found_first_edge_r_i_1
       (.I0(n_0_found_edge_r_reg),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_first_edge_taps_r[5]_i_4 ),
        .I3(n_0_found_first_edge_r_reg),
        .O(n_0_found_first_edge_r_i_1));
FDRE found_first_edge_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_first_edge_r_i_1),
        .Q(n_0_found_first_edge_r_reg),
        .R(rst));
(* SOFT_HLUTNM = "soft_lutpair11" *) 
   LUT5 #(
    .INIT(32'h08FF0800)) 
     found_second_edge_r_i_1
       (.I0(n_0_found_first_edge_r_reg),
        .I1(found_stable_eye_last_r),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_second_edge_taps_r[5]_i_2 ),
        .I4(n_0_found_second_edge_r_reg),
        .O(n_0_found_second_edge_r_i_1));
FDRE found_second_edge_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_second_edge_r_i_1),
        .Q(n_0_found_second_edge_r_reg),
        .R(rst));
(* SOFT_HLUTNM = "soft_lutpair165" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     found_stable_eye_last_r_i_1
       (.I0(n_0_found_stable_eye_r_reg),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(n_0_found_stable_eye_last_r_i_1));
FDRE found_stable_eye_last_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_stable_eye_last_r_i_1),
        .Q(found_stable_eye_last_r),
        .R(pb_detect_edge_setup));
LUT3 #(
    .INIT(8'h80)) 
     found_stable_eye_r_i_1
       (.I0(n_0_found_stable_eye_r_i_2),
        .I1(pb_found_stable_eye_r[4]),
        .I2(pb_found_stable_eye_r[5]),
        .O(n_0_found_stable_eye_r_i_1));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     found_stable_eye_r_i_2
       (.I0(pb_found_stable_eye_r[6]),
        .I1(pb_found_stable_eye_r[7]),
        .I2(pb_found_stable_eye_r[1]),
        .I3(pb_found_stable_eye_r[0]),
        .I4(pb_found_stable_eye_r[3]),
        .I5(pb_found_stable_eye_r[2]),
        .O(n_0_found_stable_eye_r_i_2));
FDRE found_stable_eye_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_found_stable_eye_r_i_1),
        .Q(n_0_found_stable_eye_r_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(rd_data[24]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[16]),
        .O(\n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(rd_data[56]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[48]),
        .O(\n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 
       (.I0(rd_data[88]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[80]),
        .O(\n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_fall2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 
       (.I0(rd_data[120]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[112]),
        .O(\n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_fall3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(rd_data[8]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[0]),
        .O(\n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(rd_data[40]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[32]),
        .O(\n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise2_r[0]_i_1 
       (.I0(rd_data[72]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[64]),
        .O(\n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_rise2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise2_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 
       (.I0(rd_data[104]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[96]),
        .O(\n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 ));
FDRE \gen_mux_rd[0].mux_rd_rise3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 ),
        .Q(\n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(rd_data[25]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[17]),
        .O(\n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(rd_data[57]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[49]),
        .O(\n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 
       (.I0(rd_data[89]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[81]),
        .O(\n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_fall2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 
       (.I0(rd_data[121]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[113]),
        .O(\n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_fall3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(rd_data[9]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[1]),
        .O(\n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(rd_data[41]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[33]),
        .O(\n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 
       (.I0(rd_data[73]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[65]),
        .O(\n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_rise2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 
       (.I0(rd_data[105]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[97]),
        .O(\n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 ));
FDRE \gen_mux_rd[1].mux_rd_rise3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 ),
        .Q(\n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(rd_data[26]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[18]),
        .O(\n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(rd_data[58]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[50]),
        .O(\n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 
       (.I0(rd_data[90]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[82]),
        .O(\n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_fall2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 
       (.I0(rd_data[122]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[114]),
        .O(\n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_fall3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(rd_data[10]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[2]),
        .O(\n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(rd_data[42]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[34]),
        .O(\n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 
       (.I0(rd_data[74]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[66]),
        .O(\n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_rise2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 
       (.I0(rd_data[106]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[98]),
        .O(\n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 ));
FDRE \gen_mux_rd[2].mux_rd_rise3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 ),
        .Q(\n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(rd_data[27]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[19]),
        .O(\n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(rd_data[59]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[51]),
        .O(\n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 
       (.I0(rd_data[91]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[83]),
        .O(\n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_fall2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 
       (.I0(rd_data[123]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[115]),
        .O(\n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_fall3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(rd_data[11]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[3]),
        .O(\n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(rd_data[43]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[35]),
        .O(\n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 
       (.I0(rd_data[75]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[67]),
        .O(\n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_rise2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[3].mux_rd_rise3_r[3]_i_1 
       (.I0(rd_data[107]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[99]),
        .O(\n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1 ));
FDRE \gen_mux_rd[3].mux_rd_rise3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise3_r[3]_i_1 ),
        .Q(\n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair179" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(rd_data[28]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[20]),
        .O(\n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair188" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(rd_data[60]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[52]),
        .O(\n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair171" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 
       (.I0(rd_data[92]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[84]),
        .O(\n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_fall2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair172" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 
       (.I0(rd_data[124]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[116]),
        .O(\n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_fall3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair163" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(rd_data[12]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[4]),
        .O(\n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair187" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(rd_data[44]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[36]),
        .O(\n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair180" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise2_r[4]_i_1 
       (.I0(rd_data[76]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[68]),
        .O(\n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_rise2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise2_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair162" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 
       (.I0(rd_data[108]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[100]),
        .O(\n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 ));
FDRE \gen_mux_rd[4].mux_rd_rise3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 ),
        .Q(\n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair178" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(rd_data[29]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[21]),
        .O(\n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair189" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(rd_data[61]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[53]),
        .O(\n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair170" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 
       (.I0(rd_data[93]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[85]),
        .O(\n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_fall2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair173" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 
       (.I0(rd_data[125]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[117]),
        .O(\n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_fall3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair164" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(rd_data[13]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[5]),
        .O(\n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair186" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(rd_data[45]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[37]),
        .O(\n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair181" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 
       (.I0(rd_data[77]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[69]),
        .O(\n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_rise2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair161" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 
       (.I0(rd_data[109]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[101]),
        .O(\n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 ));
FDRE \gen_mux_rd[5].mux_rd_rise3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 ),
        .Q(\n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair177" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(rd_data[30]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[22]),
        .O(\n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair190" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(rd_data[62]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[54]),
        .O(\n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair169" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 
       (.I0(rd_data[94]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[86]),
        .O(\n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_fall2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair174" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 
       (.I0(rd_data[126]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[118]),
        .O(\n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_fall3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair166" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(rd_data[14]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[6]),
        .O(\n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair185" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(rd_data[46]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[38]),
        .O(\n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair182" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 
       (.I0(rd_data[78]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[70]),
        .O(\n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_rise2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair160" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 
       (.I0(rd_data[110]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[102]),
        .O(\n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 ));
FDRE \gen_mux_rd[6].mux_rd_rise3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 ),
        .Q(\n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair176" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(rd_data[31]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[23]),
        .O(\n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair191" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(rd_data[63]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[55]),
        .O(\n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair168" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 
       (.I0(rd_data[95]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[87]),
        .O(\n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_fall2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair175" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 
       (.I0(rd_data[127]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[119]),
        .O(\n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_fall3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair167" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(rd_data[15]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[7]),
        .O(\n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair184" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(rd_data[47]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[39]),
        .O(\n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair183" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 
       (.I0(rd_data[79]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[71]),
        .O(\n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_rise2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair159" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \gen_mux_rd[7].mux_rd_rise3_r[7]_i_1 
       (.I0(rd_data[111]),
        .I1(\n_0_rd_mux_sel_r_reg[0] ),
        .I2(rd_data[103]),
        .O(\n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1 ));
FDRE \gen_mux_rd[7].mux_rd_rise3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise3_r[7]_i_1 ),
        .Q(\n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0] ),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'h8)) 
     \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r[0][0]_i_1 
       (.I0(n_0_sr_valid_r_reg),
        .I1(n_0_store_sr_r_reg),
        .O(store_sr_r0));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7][0] 
       (.C(clk),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_sr_valid_r_reg),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .Q(idel_pat1_match_fall0_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 ),
        .Q(idel_pat0_match_fall1_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1 ),
        .Q(idel_pat1_match_fall2_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .Q(idel_pat0_match_fall3_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .Q(idel_pat0_match_rise0_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 ),
        .Q(idel_pat0_match_rise1_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .Q(idel_pat0_match_rise2_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1 ),
        .Q(idel_pat0_match_rise3_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .Q(idel_pat1_match_fall1_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1 ),
        .Q(idel_pat1_match_fall3_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 ),
        .Q(idel_pat1_match_rise0_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .Q(idel_pat1_match_rise1_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1 ),
        .Q(idel_pat1_match_rise2_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .Q(idel_pat1_match_rise3_r[0]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 ),
        .Q(pat0_match_fall0_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .Q(pat1_match_fall2_r[0]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .Q(idel_pat0_match_fall0_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 ),
        .Q(idel_pat0_match_fall1_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .Q(idel_pat0_match_fall2_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .Q(idel_pat1_match_fall3_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 ),
        .Q(idel_pat1_match_rise0_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .Q(idel_pat1_match_rise1_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1 ),
        .Q(idel_pat0_match_rise2_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1 ),
        .Q(idel_pat1_match_rise3_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 ),
        .Q(idel_pat1_match_fall0_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .Q(idel_pat1_match_fall1_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1 ),
        .Q(idel_pat1_match_fall2_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .Q(idel_pat1_match_rise2_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1 ),
        .Q(pat1_match_fall3_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .Q(pat0_match_rise0_r[1]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 ),
        .Q(pat0_match_rise1_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .Q(pat1_match_rise3_r[1]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .Q(idel_pat0_match_fall0_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .Q(idel_pat1_match_fall1_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1 ),
        .Q(idel_pat0_match_fall2_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1 ),
        .Q(idel_pat1_match_fall3_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 ),
        .Q(idel_pat0_match_rise0_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .Q(idel_pat0_match_rise1_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1 ),
        .Q(idel_pat0_match_rise2_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .Q(idel_pat0_match_rise3_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 ),
        .Q(idel_pat1_match_fall0_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .Q(idel_pat1_match_fall2_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .Q(idel_pat1_match_rise0_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 ),
        .Q(idel_pat1_match_rise1_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .Q(idel_pat1_match_rise2_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1 ),
        .Q(idel_pat1_match_rise3_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 ),
        .Q(pat0_match_fall1_r[2]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .Q(pat1_match_fall3_r[2]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 ),
        .Q(idel_pat0_match_fall0_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .Q(idel_pat0_match_fall1_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1 ),
        .Q(idel_pat0_match_fall2_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .Q(idel_pat0_match_fall3_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 ),
        .Q(idel_pat1_match_rise0_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .Q(idel_pat0_match_rise1_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .Q(idel_pat1_match_rise2_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1 ),
        .Q(idel_pat0_match_rise3_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .Q(idel_pat1_match_fall0_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 ),
        .Q(idel_pat1_match_fall1_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .Q(idel_pat1_match_fall2_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1 ),
        .Q(idel_pat1_match_fall3_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 ),
        .Q(idel_pat1_match_rise1_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .Q(idel_pat1_match_rise3_r[3]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1 ),
        .Q(pat0_match_rise2_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .Q(pat1_match_rise0_r[3]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .Q(idel_pat1_match_fall0_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 ),
        .Q(idel_pat0_match_fall1_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1 ),
        .Q(idel_pat1_match_fall2_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .Q(idel_pat0_match_fall3_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .Q(idel_pat0_match_rise0_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 ),
        .Q(idel_pat0_match_rise1_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .Q(idel_pat0_match_rise2_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1 ),
        .Q(idel_pat0_match_rise3_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .Q(idel_pat1_match_fall1_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1 ),
        .Q(idel_pat1_match_fall3_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 ),
        .Q(idel_pat1_match_rise0_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .Q(idel_pat1_match_rise1_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1 ),
        .Q(idel_pat1_match_rise2_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .Q(idel_pat1_match_rise3_r[4]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 ),
        .Q(pat0_match_fall0_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .Q(pat1_match_fall2_r[4]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .Q(idel_pat0_match_fall0_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 ),
        .Q(idel_pat0_match_fall1_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .Q(idel_pat0_match_fall2_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .Q(idel_pat1_match_fall3_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 ),
        .Q(idel_pat1_match_rise0_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .Q(idel_pat1_match_rise1_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1 ),
        .Q(idel_pat0_match_rise2_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1 ),
        .Q(idel_pat1_match_rise3_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 ),
        .Q(idel_pat1_match_fall0_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .Q(idel_pat1_match_fall1_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1 ),
        .Q(idel_pat1_match_fall2_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .Q(idel_pat1_match_rise2_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1 ),
        .Q(pat1_match_fall3_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .Q(pat0_match_rise0_r[5]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 ),
        .Q(pat0_match_rise1_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .Q(pat1_match_rise3_r[5]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .Q(idel_pat0_match_fall0_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .Q(idel_pat1_match_fall1_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1 ),
        .Q(idel_pat0_match_fall2_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1 ),
        .Q(idel_pat1_match_fall3_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 ),
        .Q(idel_pat0_match_rise0_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .Q(idel_pat0_match_rise1_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1 ),
        .Q(idel_pat0_match_rise2_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .Q(idel_pat0_match_rise3_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 ),
        .Q(idel_pat1_match_fall0_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .Q(idel_pat1_match_fall2_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .Q(idel_pat1_match_rise0_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 ),
        .Q(idel_pat1_match_rise1_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .Q(idel_pat1_match_rise2_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1 ),
        .Q(idel_pat1_match_rise3_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 ),
        .Q(pat0_match_fall1_r[6]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .Q(pat1_match_fall3_r[6]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 ),
        .Q(idel_pat0_match_fall0_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .Q(idel_pat0_match_fall1_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1 ),
        .Q(idel_pat0_match_fall2_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .Q(idel_pat0_match_fall3_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 ),
        .Q(idel_pat1_match_rise0_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .Q(idel_pat0_match_rise1_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .Q(idel_pat1_match_rise2_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1 ),
        .Q(idel_pat0_match_rise3_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .Q(idel_pat1_match_fall0_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 ),
        .Q(idel_pat1_match_fall1_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .Q(idel_pat1_match_fall2_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1 ),
        .Q(idel_pat1_match_fall3_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 ),
        .Q(idel_pat1_match_rise1_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .Q(idel_pat1_match_rise3_r[7]),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1 ),
        .Q(pat0_match_rise2_r[7]),
        .R(\<const0> ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .Q(pat1_match_rise0_r[7]),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat0_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2 ),
        .I1(idel_pat0_match_rise2_and_r),
        .I2(idel_pat0_match_fall2_and_r),
        .O(idel_pat0_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat0_data_match_r_i_2 
       (.I0(idel_pat0_match_rise3_and_r),
        .I1(idel_pat0_match_fall1_and_r),
        .I2(idel_pat0_match_fall0_and_r),
        .I3(idel_pat0_match_rise1_and_r),
        .I4(idel_pat0_match_fall3_and_r),
        .I5(idel_pat0_match_rise0_and_r),
        .O(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat0_data_match_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0),
        .Q(\n_0_gen_pat_match_div4.idel_pat0_data_match_r_reg ),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2 ),
        .I1(idel_pat0_match_fall0_r[2]),
        .I2(idel_pat0_match_fall0_r[6]),
        .I3(idel_pat0_match_fall0_r[3]),
        .I4(idel_pat0_match_fall0_r[7]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat0_match_fall0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2 ),
        .I1(idel_pat0_match_fall1_r[1]),
        .I2(idel_pat0_match_fall1_r[5]),
        .I3(idel_pat0_match_fall1_r[0]),
        .I4(idel_pat0_match_fall1_r[4]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat0_match_fall1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1 
       (.I0(idel_pat0_match_fall2_r[5]),
        .I1(idel_pat0_match_fall2_r[1]),
        .I2(\n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2 
       (.I0(idel_pat0_match_fall2_r[6]),
        .I1(idel_pat0_match_fall2_r[2]),
        .I2(idel_pat0_match_fall2_r[3]),
        .I3(idel_pat0_match_fall2_r[7]),
        .I4(idel_pat1_match_fall2_r[0]),
        .I5(idel_pat1_match_fall2_r[4]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat0_match_fall2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1 ),
        .Q(idel_pat0_match_fall2_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1 
       (.I0(idel_pat0_match_fall3_r[3]),
        .I1(idel_pat1_match_fall3_r[1]),
        .I2(\n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2 
       (.I0(idel_pat0_match_fall3_r[7]),
        .I1(idel_pat1_match_fall3_r[5]),
        .I2(idel_pat0_match_fall3_r[0]),
        .I3(idel_pat0_match_fall3_r[4]),
        .I4(idel_pat1_match_fall3_r[2]),
        .I5(idel_pat1_match_fall3_r[6]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat0_match_fall3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1 ),
        .Q(idel_pat0_match_fall3_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2 ),
        .I1(idel_pat0_match_rise0_r[2]),
        .I2(idel_pat0_match_rise0_r[6]),
        .I3(idel_pat1_match_rise0_r[3]),
        .I4(idel_pat1_match_rise0_r[7]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat0_match_rise0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2 ),
        .I1(idel_pat1_match_rise1_r[1]),
        .I2(idel_pat1_match_rise1_r[5]),
        .I3(idel_pat0_match_rise1_r[0]),
        .I4(idel_pat0_match_rise1_r[4]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat0_match_rise1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1 
       (.I0(idel_pat0_match_rise2_r[0]),
        .I1(idel_pat0_match_rise2_r[4]),
        .I2(idel_pat0_match_rise2_r[2]),
        .I3(idel_pat0_match_rise2_r[6]),
        .I4(\n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2 
       (.I0(idel_pat1_match_rise2_r[7]),
        .I1(idel_pat1_match_rise2_r[3]),
        .I2(idel_pat0_match_rise2_r[5]),
        .I3(idel_pat0_match_rise2_r[1]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat0_match_rise2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1 ),
        .Q(idel_pat0_match_rise2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2 ),
        .I1(idel_pat0_match_rise3_r[2]),
        .I2(idel_pat0_match_rise3_r[6]),
        .I3(idel_pat1_match_rise3_r[1]),
        .I4(idel_pat1_match_rise3_r[5]),
        .O(\n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat0_match_rise3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1 ),
        .Q(idel_pat0_match_rise3_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat1_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2 ),
        .I1(idel_pat1_match_fall3_and_r),
        .I2(idel_pat1_match_rise0_and_r),
        .O(idel_pat1_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat1_data_match_r_i_2 
       (.I0(idel_pat1_match_fall2_and_r),
        .I1(idel_pat1_match_rise2_and_r),
        .I2(idel_pat1_match_rise1_and_r),
        .I3(idel_pat1_match_fall1_and_r),
        .I4(idel_pat1_match_rise3_and_r),
        .I5(idel_pat1_match_fall0_and_r),
        .O(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat1_data_match_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0),
        .Q(\n_0_gen_pat_match_div4.idel_pat1_data_match_r_reg ),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2 ),
        .I1(idel_pat1_match_fall0_r[6]),
        .I2(idel_pat1_match_fall0_r[2]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2 
       (.I0(idel_pat1_match_fall0_r[0]),
        .I1(idel_pat1_match_fall0_r[7]),
        .I2(idel_pat1_match_fall0_r[5]),
        .I3(idel_pat1_match_fall0_r[1]),
        .I4(idel_pat1_match_fall0_r[3]),
        .I5(idel_pat1_match_fall0_r[4]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat1_match_fall0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2 ),
        .I1(idel_pat1_match_fall1_r[5]),
        .I2(idel_pat1_match_fall1_r[1]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2 
       (.I0(idel_pat1_match_fall1_r[2]),
        .I1(idel_pat1_match_fall1_r[4]),
        .I2(idel_pat1_match_fall1_r[7]),
        .I3(idel_pat1_match_fall1_r[3]),
        .I4(idel_pat1_match_fall1_r[0]),
        .I5(idel_pat1_match_fall1_r[6]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div4.idel_pat1_match_fall1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2 ),
        .I1(idel_pat1_match_fall2_r[3]),
        .I2(idel_pat1_match_fall2_r[7]),
        .I3(idel_pat1_match_fall2_r[2]),
        .I4(idel_pat1_match_fall2_r[6]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_fall2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1 ),
        .Q(idel_pat1_match_fall2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2 ),
        .I1(idel_pat1_match_fall3_r[4]),
        .I2(idel_pat1_match_fall3_r[1]),
        .I3(idel_pat1_match_fall3_r[0]),
        .I4(idel_pat1_match_fall3_r[5]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_fall3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1 ),
        .Q(idel_pat1_match_fall3_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2 ),
        .I1(idel_pat1_match_rise0_r[0]),
        .I2(idel_pat1_match_rise0_r[4]),
        .I3(idel_pat1_match_rise0_r[1]),
        .I4(idel_pat1_match_rise0_r[5]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_rise0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2 ),
        .I1(idel_pat1_match_rise1_r[2]),
        .I2(idel_pat1_match_rise1_r[6]),
        .I3(idel_pat1_match_rise1_r[3]),
        .I4(idel_pat1_match_rise1_r[7]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_rise1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1 
       (.I0(idel_pat1_match_rise2_r[0]),
        .I1(idel_pat1_match_rise2_r[4]),
        .I2(idel_pat1_match_rise2_r[1]),
        .I3(idel_pat1_match_rise2_r[5]),
        .I4(\n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_rise2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1 ),
        .Q(idel_pat1_match_rise2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2 ),
        .I1(idel_pat1_match_rise3_r[1]),
        .I2(idel_pat1_match_rise3_r[5]),
        .I3(idel_pat1_match_rise3_r[0]),
        .I4(idel_pat1_match_rise3_r[4]),
        .O(\n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1 ));
FDRE \gen_pat_match_div4.idel_pat1_match_rise3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1 ),
        .Q(idel_pat1_match_rise3_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat0_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_data_match_r_i_2 ),
        .I1(pat0_match_fall3_and_r),
        .I2(pat0_match_rise0_and_r),
        .O(pat0_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat0_data_match_r_i_2 
       (.I0(pat0_match_fall1_and_r),
        .I1(pat0_match_rise2_and_r),
        .I2(pat0_match_fall0_and_r),
        .I3(pat0_match_rise1_and_r),
        .I4(pat0_match_rise3_and_r),
        .I5(pat0_match_fall2_and_r),
        .O(\n_0_gen_pat_match_div4.pat0_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_data_match_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(pat0_data_match_r0),
        .Q(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat0_match_fall0_and_r_i_1 
       (.I0(idel_pat0_match_fall0_r[2]),
        .I1(idel_pat0_match_fall0_r[1]),
        .I2(\n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat0_match_fall0_and_r_i_2 
       (.I0(idel_pat0_match_fall0_r[5]),
        .I1(idel_pat1_match_fall0_r[3]),
        .I2(pat0_match_fall0_r[0]),
        .I3(pat0_match_fall0_r[4]),
        .I4(idel_pat1_match_fall0_r[7]),
        .I5(idel_pat0_match_fall0_r[6]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_fall0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_fall0_and_r_i_1 ),
        .Q(pat0_match_fall0_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat0_match_fall1_and_r_i_1 
       (.I0(idel_pat1_match_fall1_r[0]),
        .I1(idel_pat0_match_fall1_r[3]),
        .I2(\n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat0_match_fall1_and_r_i_2 
       (.I0(idel_pat0_match_fall1_r[7]),
        .I1(idel_pat0_match_fall1_r[1]),
        .I2(pat0_match_fall1_r[2]),
        .I3(pat0_match_fall1_r[6]),
        .I4(idel_pat1_match_fall1_r[4]),
        .I5(idel_pat0_match_fall1_r[5]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_fall1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_fall1_and_r_i_1 ),
        .Q(pat0_match_fall1_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_fall2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2 ),
        .I1(idel_pat0_match_fall2_r[7]),
        .I2(idel_pat0_match_fall2_r[3]),
        .I3(idel_pat1_match_fall2_r[2]),
        .I4(idel_pat1_match_fall2_r[6]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_fall2_and_r_i_2 
       (.I0(idel_pat1_match_fall2_r[0]),
        .I1(idel_pat1_match_fall2_r[1]),
        .I2(idel_pat1_match_fall2_r[4]),
        .I3(idel_pat1_match_fall2_r[5]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_fall2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_fall2_and_r_i_1 ),
        .Q(pat0_match_fall2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_fall3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2 ),
        .I1(pat1_match_fall3_r[5]),
        .I2(idel_pat0_match_fall3_r[4]),
        .I3(pat1_match_fall3_r[1]),
        .I4(idel_pat0_match_fall3_r[0]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_fall3_and_r_i_2 
       (.I0(idel_pat1_match_fall3_r[2]),
        .I1(idel_pat1_match_fall3_r[3]),
        .I2(idel_pat1_match_fall3_r[7]),
        .I3(idel_pat1_match_fall3_r[6]),
        .O(\n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_fall3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_fall3_and_r_i_1 ),
        .Q(pat0_match_fall3_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2 ),
        .I1(pat0_match_rise0_r[1]),
        .I2(pat0_match_rise0_r[5]),
        .I3(idel_pat0_match_rise0_r[0]),
        .I4(idel_pat0_match_rise0_r[4]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_rise0_and_r_i_2 
       (.I0(idel_pat1_match_rise0_r[6]),
        .I1(idel_pat1_match_rise0_r[2]),
        .I2(idel_pat1_match_rise0_r[7]),
        .I3(idel_pat1_match_rise0_r[3]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_rise0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_rise0_and_r_i_1 ),
        .Q(pat0_match_rise0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2 ),
        .I1(pat0_match_rise1_r[1]),
        .I2(pat0_match_rise1_r[5]),
        .I3(idel_pat0_match_rise1_r[0]),
        .I4(idel_pat0_match_rise1_r[4]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_rise1_and_r_i_2 
       (.I0(idel_pat0_match_rise1_r[7]),
        .I1(idel_pat0_match_rise1_r[3]),
        .I2(idel_pat0_match_rise1_r[6]),
        .I3(idel_pat0_match_rise1_r[2]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_rise1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_rise1_and_r_i_1 ),
        .Q(pat0_match_rise1_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_rise2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2 ),
        .I1(pat0_match_rise2_r[3]),
        .I2(pat0_match_rise2_r[7]),
        .I3(idel_pat0_match_rise2_r[2]),
        .I4(idel_pat0_match_rise2_r[6]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair42" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_rise2_and_r_i_2 
       (.I0(idel_pat1_match_rise2_r[5]),
        .I1(idel_pat1_match_rise2_r[1]),
        .I2(idel_pat1_match_rise2_r[4]),
        .I3(idel_pat1_match_rise2_r[0]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_rise2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_rise2_and_r_i_1 ),
        .Q(pat0_match_rise2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat0_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2 ),
        .I1(pat1_match_rise3_r[1]),
        .I2(pat1_match_rise3_r[5]),
        .I3(idel_pat1_match_rise3_r[0]),
        .I4(idel_pat1_match_rise3_r[4]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat0_match_rise3_and_r_i_2 
       (.I0(idel_pat1_match_rise3_r[7]),
        .I1(idel_pat1_match_rise3_r[3]),
        .I2(idel_pat1_match_rise3_r[6]),
        .I3(idel_pat1_match_rise3_r[2]),
        .O(\n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat0_match_rise3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat0_match_rise3_and_r_i_1 ),
        .Q(pat0_match_rise3_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat1_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_i_2 ),
        .I1(pat1_match_rise2_and_r),
        .I2(pat1_match_rise0_and_r),
        .O(pat1_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat1_data_match_r_i_2 
       (.I0(pat1_match_rise1_and_r),
        .I1(pat1_match_fall1_and_r),
        .I2(pat1_match_fall3_and_r),
        .I3(pat1_match_fall0_and_r),
        .I4(pat1_match_rise3_and_r),
        .I5(pat1_match_fall2_and_r),
        .O(\n_0_gen_pat_match_div4.pat1_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_data_match_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(pat1_data_match_r0),
        .Q(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat1_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2 ),
        .I1(idel_pat1_match_fall0_r[2]),
        .I2(idel_pat1_match_fall0_r[6]),
        .I3(idel_pat0_match_fall0_r[3]),
        .I4(idel_pat0_match_fall0_r[7]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat1_match_fall0_and_r_i_2 
       (.I0(idel_pat1_match_fall0_r[0]),
        .I1(idel_pat0_match_fall0_r[1]),
        .I2(idel_pat1_match_fall0_r[4]),
        .I3(idel_pat0_match_fall0_r[5]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_fall0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_fall0_and_r_i_1 ),
        .Q(pat1_match_fall0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat1_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2 ),
        .I1(idel_pat1_match_fall1_r[1]),
        .I2(idel_pat1_match_fall1_r[5]),
        .I3(idel_pat0_match_fall1_r[0]),
        .I4(idel_pat0_match_fall1_r[4]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat1_match_fall1_and_r_i_2 
       (.I0(idel_pat1_match_fall1_r[2]),
        .I1(idel_pat0_match_fall1_r[3]),
        .I2(idel_pat0_match_fall1_r[7]),
        .I3(idel_pat1_match_fall1_r[6]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_fall1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_fall1_and_r_i_1 ),
        .Q(pat1_match_fall1_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat1_match_fall2_and_r_i_1 
       (.I0(idel_pat1_match_fall2_r[3]),
        .I1(pat1_match_fall2_r[0]),
        .I2(\n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat1_match_fall2_and_r_i_2 
       (.I0(pat1_match_fall2_r[4]),
        .I1(idel_pat0_match_fall2_r[2]),
        .I2(idel_pat1_match_fall2_r[1]),
        .I3(idel_pat1_match_fall2_r[5]),
        .I4(idel_pat0_match_fall2_r[6]),
        .I5(idel_pat1_match_fall2_r[7]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_fall2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_fall2_and_r_i_1 ),
        .Q(pat1_match_fall2_and_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat1_match_fall3_and_r_i_1 
       (.I0(pat1_match_fall3_r[2]),
        .I1(idel_pat1_match_fall3_r[0]),
        .I2(\n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat1_match_fall3_and_r_i_2 
       (.I0(pat1_match_fall3_r[6]),
        .I1(idel_pat1_match_fall3_r[4]),
        .I2(pat1_match_fall3_r[1]),
        .I3(pat1_match_fall3_r[5]),
        .I4(idel_pat1_match_fall3_r[3]),
        .I5(idel_pat1_match_fall3_r[7]),
        .O(\n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_fall3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_fall3_and_r_i_1 ),
        .Q(pat1_match_fall3_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat1_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2 ),
        .I1(pat1_match_rise0_r[3]),
        .I2(pat1_match_rise0_r[7]),
        .I3(idel_pat0_match_rise0_r[2]),
        .I4(idel_pat0_match_rise0_r[6]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat1_match_rise0_and_r_i_2 
       (.I0(idel_pat0_match_rise0_r[4]),
        .I1(idel_pat0_match_rise0_r[0]),
        .I2(idel_pat1_match_rise0_r[5]),
        .I3(idel_pat1_match_rise0_r[1]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_rise0_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_rise0_and_r_i_1 ),
        .Q(pat1_match_rise0_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat1_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2 ),
        .I1(idel_pat1_match_rise1_r[3]),
        .I2(idel_pat1_match_rise1_r[7]),
        .I3(idel_pat0_match_rise1_r[2]),
        .I4(idel_pat0_match_rise1_r[6]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat1_match_rise1_and_r_i_2 
       (.I0(idel_pat1_match_rise1_r[4]),
        .I1(idel_pat1_match_rise1_r[0]),
        .I2(idel_pat1_match_rise1_r[5]),
        .I3(idel_pat1_match_rise1_r[1]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_rise1_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_rise1_and_r_i_1 ),
        .Q(pat1_match_rise1_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.pat1_match_rise2_and_r_i_1 
       (.I0(idel_pat0_match_rise2_r[1]),
        .I1(idel_pat0_match_rise2_r[5]),
        .I2(idel_pat1_match_rise2_r[0]),
        .I3(idel_pat1_match_rise2_r[4]),
        .I4(\n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div4.pat1_match_rise2_and_r_i_2 
       (.I0(idel_pat1_match_rise2_r[7]),
        .I1(idel_pat1_match_rise2_r[3]),
        .I2(idel_pat1_match_rise2_r[6]),
        .I3(idel_pat1_match_rise2_r[2]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_rise2_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_rise2_and_r_i_1 ),
        .Q(pat1_match_rise2_and_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat1_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2 ),
        .I1(pat1_match_rise3_r[1]),
        .I2(pat1_match_rise3_r[5]),
        .I3(idel_pat1_match_rise3_r[2]),
        .I4(idel_pat1_match_rise3_r[6]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.pat1_match_rise3_and_r_i_2 
       (.I0(idel_pat0_match_rise3_r[0]),
        .I1(idel_pat0_match_rise3_r[3]),
        .I2(idel_pat0_match_rise3_r[4]),
        .I3(idel_pat0_match_rise3_r[7]),
        .O(\n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_2 ));
FDRE \gen_pat_match_div4.pat1_match_rise3_and_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat1_match_rise3_and_r_i_1 ),
        .Q(pat1_match_rise3_and_r),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .R(\<const0> ));
FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7][0] 
       (.C(clk),
        .CE(n_0_mux_rd_valid_r_reg),
        .D(\n_0_gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r[0]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0] ),
        .O(p_494_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_494_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0] ),
        .O(p_537_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_537_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0] ),
        .O(p_533_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_533_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0] ),
        .O(p_527_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_527_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0] ),
        .O(p_525_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_525_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0] ),
        .O(p_531_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_531_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0] ),
        .O(p_529_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_529_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0] ),
        .O(p_523_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_523_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0] ),
        .O(p_521_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_521_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_2 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] ),
        .O(p_519_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_519_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair98" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0] ),
        .O(p_510_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_510_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair66" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0] ),
        .O(p_508_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_508_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair75" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0] ),
        .O(p_502_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_502_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair78" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0] ),
        .O(p_500_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_500_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair83" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0] ),
        .O(p_506_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_506_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair69" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0] ),
        .O(p_504_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_504_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair62" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0] ),
        .O(p_498_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_498_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair92" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0] ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0] ),
        .O(p_496_out));
FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_496_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r[1]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1] ),
        .O(p_444_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_444_out),
        .Q(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1] ),
        .O(p_485_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_485_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1] ),
        .O(p_483_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_483_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1] ),
        .O(p_477_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_477_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1] ),
        .O(p_475_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_475_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1] ),
        .O(p_481_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_481_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1] ),
        .O(p_479_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_479_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1] ),
        .O(p_473_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_473_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1] ),
        .O(p_471_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_471_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r[1]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1] ),
        .O(p_469_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_469_out),
        .Q(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair133" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1] ),
        .O(p_460_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_460_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair118" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1] ),
        .O(p_458_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_458_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair138" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1] ),
        .O(p_452_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_452_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair106" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1] ),
        .O(p_450_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_450_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair110" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1] ),
        .O(p_456_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_456_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair114" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1] ),
        .O(p_454_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_454_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair122" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1] ),
        .O(p_448_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_448_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair126" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1] ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1] ),
        .O(p_446_out));
FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_446_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r[2]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2] ),
        .O(p_394_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_394_out),
        .Q(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2] ),
        .O(p_435_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_435_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2] ),
        .O(p_433_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_433_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2] ),
        .O(p_427_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_427_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2] ),
        .O(p_425_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_425_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2] ),
        .O(p_431_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_431_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2] ),
        .O(p_429_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_429_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2] ),
        .O(p_423_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_423_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2] ),
        .O(p_421_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_421_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r[2]_i_1 ),
        .Q(p_0_in90_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2] ),
        .O(p_419_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_419_out),
        .Q(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair96" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2] ),
        .O(p_410_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_410_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair91" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2] ),
        .O(p_408_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_408_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair79" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2] ),
        .O(p_402_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_402_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair53" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2] ),
        .O(p_400_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_400_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair84" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2] ),
        .O(p_406_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_406_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair68" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2] ),
        .O(p_404_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_404_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair87" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2] ),
        .O(p_398_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_398_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair99" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2] ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2] ),
        .O(p_396_out));
FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_396_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r[3]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3] ),
        .O(p_344_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_344_out),
        .Q(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3] ),
        .O(p_385_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_385_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3] ),
        .O(p_383_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_383_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3] ),
        .O(p_377_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_377_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3] ),
        .O(p_375_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_375_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3] ),
        .O(p_381_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_381_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3] ),
        .O(p_379_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_379_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3] ),
        .O(p_373_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_373_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3] ),
        .O(p_371_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_371_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r[3]_i_1 ),
        .Q(p_0_in93_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3] ),
        .O(p_369_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_369_out),
        .Q(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair134" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3] ),
        .O(p_360_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_360_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair119" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3] ),
        .O(p_358_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_358_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair139" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3] ),
        .O(p_352_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_352_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair105" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3] ),
        .O(p_350_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_350_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair130" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3] ),
        .O(p_356_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_356_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair115" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3] ),
        .O(p_354_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_354_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair123" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3] ),
        .O(p_348_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_348_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair127" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3] ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3] ),
        .O(p_346_out));
FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_346_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r[4]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4] ),
        .O(p_294_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_294_out),
        .Q(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4] ),
        .O(p_335_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_335_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4] ),
        .O(p_333_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_333_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4] ),
        .O(p_327_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_327_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4] ),
        .O(p_325_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_325_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4] ),
        .O(p_331_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_331_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4] ),
        .O(p_329_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_329_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4] ),
        .O(p_323_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_323_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4] ),
        .O(p_321_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_321_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r[4]_i_1 ),
        .Q(p_0_in96_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] ),
        .O(p_319_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_319_out),
        .Q(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair95" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4] ),
        .O(p_310_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_310_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair81" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4] ),
        .O(p_308_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_308_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair77" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4] ),
        .O(p_302_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_302_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair70" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4] ),
        .O(p_300_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_300_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair86" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4] ),
        .O(p_306_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_306_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair93" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4] ),
        .O(p_304_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_304_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair61" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4] ),
        .O(p_298_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_298_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair100" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4] ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4] ),
        .O(p_296_out));
FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_296_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r[5]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5] ),
        .O(p_244_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_244_out),
        .Q(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5] ),
        .O(p_285_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_285_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5] ),
        .O(p_283_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_283_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5] ),
        .O(p_277_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_277_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5] ),
        .O(p_275_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_275_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5] ),
        .O(p_281_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_281_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5] ),
        .O(p_279_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_279_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5] ),
        .O(p_273_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_273_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5] ),
        .O(p_271_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_271_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r[5]_i_1 ),
        .Q(p_0_in99_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] ),
        .O(p_269_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_269_out),
        .Q(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair135" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5] ),
        .O(p_260_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_260_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair120" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5] ),
        .O(p_258_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_258_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair140" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5] ),
        .O(p_252_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_252_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair137" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5] ),
        .O(p_250_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_250_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair131" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5] ),
        .O(p_256_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_256_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair116" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5] ),
        .O(p_254_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_254_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair124" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5] ),
        .O(p_248_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_248_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair128" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5] ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5] ),
        .O(p_246_out));
FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_246_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r[6]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6] ),
        .O(p_194_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_194_out),
        .Q(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6] ),
        .O(p_235_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_235_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6] ),
        .O(p_233_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_233_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6] ),
        .O(p_227_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_227_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6] ),
        .O(p_225_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_225_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6] ),
        .O(p_231_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_231_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6] ),
        .O(p_229_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_229_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6] ),
        .O(p_223_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_223_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6] ),
        .O(p_221_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_221_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r[6]_i_1 ),
        .Q(p_0_in102_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] ),
        .O(p_219_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_219_out),
        .Q(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair94" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6] ),
        .O(p_210_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_210_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair89" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6] ),
        .O(p_208_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_208_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair76" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6] ),
        .O(p_202_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_202_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair71" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6] ),
        .O(p_200_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_200_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair88" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6] ),
        .O(p_206_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_206_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair67" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6] ),
        .O(p_204_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_204_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair59" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6] ),
        .O(p_198_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_198_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair104" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6] ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6] ),
        .O(p_196_out));
FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_196_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r[7]_i_1 ),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] ),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7] ),
        .O(p_144_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_144_out),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7] ),
        .O(p_185_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_185_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7] ),
        .O(p_183_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_183_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7] ),
        .O(p_177_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_177_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7] ),
        .O(p_175_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_175_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7] ),
        .O(p_181_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_181_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7] ),
        .O(p_179_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_179_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7] ),
        .O(p_173_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_173_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7] ),
        .O(p_171_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_171_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7] ),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1 ));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r[7]_i_1 ),
        .Q(p_0_in105_in),
        .R(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_1 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2 ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] ),
        .O(p_169_out));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7] ),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7] ),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] ),
        .I5(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] ),
        .O(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_i_2 ));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_169_out),
        .Q(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair136" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7] ),
        .O(p_160_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_160_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair121" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7] ),
        .O(p_158_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_158_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair141" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7] ),
        .O(p_152_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_152_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair109" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7] ),
        .O(p_150_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_150_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair132" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7] ),
        .O(p_156_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_156_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair117" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7] ),
        .O(p_154_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_154_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair125" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7] ),
        .O(p_148_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_148_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair129" *) 
   LUT4 #(
    .INIT(16'hE00E)) 
     \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat1_data_match_r_reg ),
        .I1(\n_0_gen_pat_match_div4.pat0_data_match_r_reg ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7] ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7] ),
        .O(p_146_out));
FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(p_146_out),
        .Q(\n_0_gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7] ),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[0]));
(* SOFT_HLUTNM = "soft_lutpair198" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair80" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(p_0_in__1[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 ),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I5(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .O(p_0_in__1[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] ),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .I5(pb_detect_edge_done_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 ));
(* counter = "78" *) 
   FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
(* counter = "78" *) 
   FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
(* counter = "78" *) 
   FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
(* counter = "78" *) 
   FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
(* counter = "78" *) 
   FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 ),
        .D(p_0_in__1[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .R(\n_0_gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair147" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .I2(pb_detect_edge_done_r[0]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ));
FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(pb_detect_edge_setup));
LUT3 #(
    .INIT(8'hB8)) 
     \gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_found_edge_last_r_reg ),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .O(\n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1 ));
FDRE \gen_track_left_edge[0].pb_found_edge_last_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_found_edge_last_r[0]_i_1 ),
        .Q(\gen_track_left_edge[0].pb_found_edge_last_r_reg ),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[0]),
        .I2(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .I5(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .O(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] ),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .O(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_2 ));
FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_found_edge_r[0]_i_1 ),
        .Q(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3 ),
        .I4(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ),
        .I5(pb_found_stable_eye_r[0]),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .I2(\n_0_gen_track_left_edge[0].pb_found_edge_r_reg[0] ),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair13" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair28" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] ),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .O(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_4 ));
FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 ),
        .Q(pb_found_stable_eye_r[0]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAAA0AE)) 
     \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] ),
        .I2(pb_detect_edge_done_r[0]),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hFFFEFFDFFFFDFFFB)) 
     \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[5] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ));
FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 ),
        .Q(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] ),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair199" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair73" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(p_0_in__2[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 ),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I5(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .O(p_0_in__2[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] ),
        .I4(p_0_in16_in),
        .I5(pb_detect_edge_done_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 ));
(* counter = "79" *) 
   FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
(* counter = "79" *) 
   FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
(* counter = "79" *) 
   FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
(* counter = "79" *) 
   FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
(* counter = "79" *) 
   FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 ),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .R(\n_0_gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair112" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .I2(pb_detect_edge_done_r[1]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ));
FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[1]),
        .I2(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in16_in),
        .I5(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .O(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] ),
        .I3(p_0_in16_in),
        .O(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_2 ));
FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[1].pb_found_edge_r[1]_i_1 ),
        .Q(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3 ),
        .I4(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4 ),
        .I5(pb_found_stable_eye_r[1]),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in16_in),
        .I2(\n_0_gen_track_left_edge[1].pb_found_edge_r_reg[1] ),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair14" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair10" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(p_0_in16_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] ),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .O(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_4 ));
FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 ),
        .Q(pb_found_stable_eye_r[1]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAAA0AE)) 
     \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(\n_0_gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] ),
        .I2(pb_detect_edge_done_r[1]),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ));
FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 ),
        .Q(p_0_in16_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair200" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair65" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(p_0_in__3[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 ),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I5(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .O(p_0_in__3[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .I1(p_0_in90_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] ),
        .I4(p_0_in13_in),
        .I5(pb_detect_edge_done_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 ));
(* counter = "80" *) 
   FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
(* counter = "80" *) 
   FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
(* counter = "80" *) 
   FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
(* counter = "80" *) 
   FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
(* counter = "80" *) 
   FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .R(\n_0_gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair113" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in90_in),
        .I2(pb_detect_edge_done_r[2]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ));
FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[2]),
        .I2(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in13_in),
        .I5(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .O(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(p_0_in90_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] ),
        .I3(p_0_in13_in),
        .O(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_2 ));
FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[2].pb_found_edge_r[2]_i_1 ),
        .Q(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3 ),
        .I4(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ),
        .I5(pb_found_stable_eye_r[2]),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in13_in),
        .I2(\n_0_gen_track_left_edge[2].pb_found_edge_r_reg[2] ),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair17" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair15" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(p_0_in13_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in90_in),
        .O(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_4 ));
FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 ),
        .Q(pb_found_stable_eye_r[2]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAAA0AE)) 
     \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(p_0_in90_in),
        .I2(pb_detect_edge_done_r[2]),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ));
FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 ),
        .Q(p_0_in13_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair201" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__4[2]));
(* SOFT_HLUTNM = "soft_lutpair58" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(p_0_in__4[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 ),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I5(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .O(p_0_in__4[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .I1(p_0_in93_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] ),
        .I4(p_0_in10_in),
        .I5(pb_detect_edge_done_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 ));
(* counter = "81" *) 
   FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
(* counter = "81" *) 
   FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
(* counter = "81" *) 
   FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
(* counter = "81" *) 
   FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
(* counter = "81" *) 
   FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .R(\n_0_gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair143" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in93_in),
        .I2(pb_detect_edge_done_r[3]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ));
FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[3]),
        .I2(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in10_in),
        .I5(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .O(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(p_0_in93_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] ),
        .I3(p_0_in10_in),
        .O(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_2 ));
FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[3].pb_found_edge_r[3]_i_1 ),
        .Q(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3 ),
        .I4(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ),
        .I5(pb_found_stable_eye_r[3]),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair156" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in10_in),
        .I2(\n_0_gen_track_left_edge[3].pb_found_edge_r_reg[3] ),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair22" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair19" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(p_0_in10_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in93_in),
        .O(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_4 ));
FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 ),
        .Q(pb_found_stable_eye_r[3]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAAA0AE)) 
     \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(p_0_in93_in),
        .I2(pb_detect_edge_done_r[3]),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ));
FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 ),
        .Q(p_0_in10_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[0]));
(* SOFT_HLUTNM = "soft_lutpair202" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .O(p_0_in__5[1]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__5[2]));
(* SOFT_HLUTNM = "soft_lutpair56" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(p_0_in__5[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 ),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I5(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .O(p_0_in__5[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .I1(p_0_in96_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] ),
        .I4(p_0_in7_in),
        .I5(pb_detect_edge_done_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 ));
(* counter = "82" *) 
   FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
(* counter = "82" *) 
   FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
(* counter = "82" *) 
   FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
(* counter = "82" *) 
   FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
(* counter = "82" *) 
   FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .R(\n_0_gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair144" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in96_in),
        .I2(pb_detect_edge_done_r[4]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ));
FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[4]),
        .I2(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in7_in),
        .I5(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .O(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(p_0_in96_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] ),
        .I3(p_0_in7_in),
        .O(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_2 ));
FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[4].pb_found_edge_r[4]_i_1 ),
        .Q(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3 ),
        .I4(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ),
        .I5(pb_found_stable_eye_r[4]),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair154" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in7_in),
        .I2(\n_0_gen_track_left_edge[4].pb_found_edge_r_reg[4] ),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair26" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair24" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(p_0_in7_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in96_in),
        .O(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_4 ));
FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 ),
        .Q(pb_found_stable_eye_r[4]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAEAA00)) 
     \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_0_in96_in),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(pb_detect_edge_done_r[4]),
        .I4(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hFFFBFEFFFEFFFFFD)) 
     \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ));
LUT2 #(
    .INIT(4'hB)) 
     \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 
       (.I0(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .I1(samp_cnt_done_r),
        .O(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ));
FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 ),
        .Q(p_0_in7_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[0]));
(* SOFT_HLUTNM = "soft_lutpair203" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .O(p_0_in__6[1]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__6[2]));
(* SOFT_HLUTNM = "soft_lutpair54" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(p_0_in__6[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 ),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I5(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .O(p_0_in__6[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .I1(p_0_in99_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] ),
        .I4(p_0_in4_in),
        .I5(pb_detect_edge_done_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 ));
(* counter = "83" *) 
   FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
(* counter = "83" *) 
   FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
(* counter = "83" *) 
   FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
(* counter = "83" *) 
   FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
(* counter = "83" *) 
   FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .R(\n_0_gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair145" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in99_in),
        .I2(pb_detect_edge_done_r[5]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ));
FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[5]),
        .I2(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in4_in),
        .I5(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .O(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(p_0_in99_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] ),
        .I3(p_0_in4_in),
        .O(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_2 ));
FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[5].pb_found_edge_r[5]_i_1 ),
        .Q(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3 ),
        .I4(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ),
        .I5(pb_found_stable_eye_r[5]),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair152" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in4_in),
        .I2(\n_0_gen_track_left_edge[5].pb_found_edge_r_reg[5] ),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair29" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair27" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(p_0_in4_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in99_in),
        .O(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_4 ));
FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 ),
        .Q(pb_found_stable_eye_r[5]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAEAA00)) 
     \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(p_0_in99_in),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(pb_detect_edge_done_r[5]),
        .I4(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ));
FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 ),
        .Q(p_0_in4_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[0]));
(* SOFT_HLUTNM = "soft_lutpair204" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .O(p_0_in__7[1]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__7[2]));
(* SOFT_HLUTNM = "soft_lutpair60" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(p_0_in__7[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 ),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I5(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .O(p_0_in__7[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .I1(p_0_in102_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] ),
        .I4(p_0_in1_in),
        .I5(pb_detect_edge_done_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 ));
(* counter = "84" *) 
   FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
(* counter = "84" *) 
   FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
(* counter = "84" *) 
   FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
(* counter = "84" *) 
   FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
(* counter = "84" *) 
   FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .R(\n_0_gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair146" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in102_in),
        .I2(pb_detect_edge_done_r[6]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ));
FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[6]),
        .I2(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in1_in),
        .I5(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .O(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(p_0_in102_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] ),
        .I3(p_0_in1_in),
        .O(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_2 ));
FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[6].pb_found_edge_r[6]_i_1 ),
        .Q(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3 ),
        .I4(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ),
        .I5(pb_found_stable_eye_r[6]),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in1_in),
        .I2(\n_0_gen_track_left_edge[6].pb_found_edge_r_reg[6] ),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair32" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair30" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(p_0_in1_in),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in102_in),
        .O(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_4 ));
FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 ),
        .Q(pb_found_stable_eye_r[6]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAEAA00)) 
     \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in102_in),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(pb_detect_edge_done_r[6]),
        .I4(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ));
FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 ),
        .Q(p_0_in1_in),
        .R(\<const0> ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[0]));
(* SOFT_HLUTNM = "soft_lutpair205" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .O(p_0_in__8[1]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__8[2]));
(* SOFT_HLUTNM = "soft_lutpair63" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(p_0_in__8[3]));
LUT3 #(
    .INIT(8'hBA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I2(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
LUT6 #(
    .INIT(64'h8AAAAAAAAAAAAAAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 ),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I5(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .O(p_0_in__8[4]));
LUT6 #(
    .INIT(64'h00000000FFFFAFAC)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .I1(p_0_in105_in),
        .I2(samp_cnt_done_r),
        .I3(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] ),
        .I4(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .I5(pb_detect_edge_done_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 ));
(* counter = "85" *) 
   FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
(* counter = "85" *) 
   FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
(* counter = "85" *) 
   FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
(* counter = "85" *) 
   FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
(* counter = "85" *) 
   FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(clk),
        .CE(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .R(\n_0_gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 ));
LUT6 #(
    .INIT(64'h0000040000000006)) 
     \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[2] ),
        .O(pb_detect_edge_setup));
(* SOFT_HLUTNM = "soft_lutpair148" *) 
   LUT4 #(
    .INIT(16'h00FE)) 
     \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(p_0_in105_in),
        .I2(pb_detect_edge_done_r[7]),
        .I3(\n_0_gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 ),
        .O(\n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ));
FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(pb_detect_edge_setup));
LUT6 #(
    .INIT(64'h5555555501010001)) 
     \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I1(pb_detect_edge_done_r[7]),
        .I2(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2 ),
        .I3(samp_cnt_done_r),
        .I4(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .I5(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .O(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(p_0_in105_in),
        .I1(samp_cnt_done_r),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] ),
        .I3(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .O(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_2 ));
FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[7].pb_found_edge_r[7]_i_1 ),
        .Q(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h3333323200000200)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2 ),
        .I1(pb_detect_edge_setup),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3 ),
        .I4(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ),
        .I5(pb_found_stable_eye_r[7]),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair157" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2 
       (.I0(samp_cnt_done_r),
        .I1(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .I2(\n_0_gen_track_left_edge[7].pb_found_edge_r_reg[7] ),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair35" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair33" *) 
   LUT5 #(
    .INIT(32'hAAAAAAAB)) 
     \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .I2(\n_0_gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] ),
        .I3(samp_cnt_done_r),
        .I4(p_0_in105_in),
        .O(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_4 ));
FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 ),
        .Q(pb_found_stable_eye_r[7]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000AAAEAA00)) 
     \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .I1(p_0_in105_in),
        .I2(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_2 ),
        .I3(pb_detect_edge_done_r[7]),
        .I4(\n_0_gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_3 ),
        .I5(pb_detect_edge_setup),
        .O(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ));
FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 ),
        .Q(\n_0_gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h00000000CFC05555)) 
     \idel_dec_cnt[0]_i_1 
       (.I0(\n_0_idel_dec_cnt_reg[0] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I2(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT5 #(
    .INIT(32'h0000F099)) 
     \idel_dec_cnt[1]_i_1 
       (.I0(\n_0_idel_dec_cnt_reg[0] ),
        .I1(\n_0_idel_dec_cnt_reg[1] ),
        .I2(idelay_tap_cnt_r[1]),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF00A9A9)) 
     \idel_dec_cnt[2]_i_1 
       (.I0(\n_0_idel_dec_cnt_reg[2] ),
        .I1(\n_0_idel_dec_cnt_reg[1] ),
        .I2(\n_0_idel_dec_cnt_reg[0] ),
        .I3(idelay_tap_cnt_r[2]),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h00000000FF00A9A9)) 
     \idel_dec_cnt[3]_i_1 
       (.I0(\n_0_idel_dec_cnt_reg[3] ),
        .I1(\n_0_idel_dec_cnt_reg[2] ),
        .I2(\n_0_idel_dec_cnt[3]_i_2 ),
        .I3(idelay_tap_cnt_r[3]),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair48" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \idel_dec_cnt[3]_i_2 
       (.I0(\n_0_idel_dec_cnt_reg[1] ),
        .I1(\n_0_idel_dec_cnt_reg[0] ),
        .O(\n_0_idel_dec_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'hFF08FF08FFFFFF08)) 
     \idel_dec_cnt[4]_i_1 
       (.I0(\n_0_idel_dec_cnt[4]_i_3 ),
        .I1(\n_0_idel_dec_cnt[4]_i_4 ),
        .I2(\n_0_idel_dec_cnt[4]_i_5 ),
        .I3(\n_0_idel_dec_cnt[4]_i_6 ),
        .I4(\n_0_idel_dec_cnt[4]_i_7 ),
        .I5(\n_0_idel_dec_cnt[4]_i_8 ),
        .O(\n_0_idel_dec_cnt[4]_i_1 ));
LUT6 #(
    .INIT(64'h0000000000080000)) 
     \idel_dec_cnt[4]_i_10 
       (.I0(mpr_dec_cpt_r),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cnt_idel_dec_cpt_r_reg[4] ),
        .O(\n_0_idel_dec_cnt[4]_i_10 ));
LUT6 #(
    .INIT(64'hF7FFFFFFF7F7F7F7)) 
     \idel_dec_cnt[4]_i_11 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(idel_pat_detect_valid_r),
        .I4(idel_mpr_pat_detect_r),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_idel_dec_cnt[4]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair46" *) 
   LUT5 #(
    .INIT(32'h0000F066)) 
     \idel_dec_cnt[4]_i_2 
       (.I0(\n_0_idel_dec_cnt_reg[4] ),
        .I1(\n_0_idel_dec_cnt[4]_i_9 ),
        .I2(idelay_tap_cnt_r[4]),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[4]_i_2 ));
LUT6 #(
    .INIT(64'h0000000000000002)) 
     \idel_dec_cnt[4]_i_3 
       (.I0(\n_0_idel_dec_cnt[4]_i_10 ),
        .I1(\n_0_cnt_idel_dec_cpt_r_reg[1] ),
        .I2(\n_0_cnt_idel_dec_cpt_r_reg[2] ),
        .I3(\n_0_cnt_idel_dec_cpt_r_reg[5] ),
        .I4(\n_0_cnt_idel_dec_cpt_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[5] ),
        .O(\n_0_idel_dec_cnt[4]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair85" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \idel_dec_cnt[4]_i_4 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[4]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT4 #(
    .INIT(16'h001D)) 
     \idel_dec_cnt[4]_i_5 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I3(\n_0_mpr_4to1.inhibit_edge_detect_r_i_2 ),
        .O(\n_0_idel_dec_cnt[4]_i_5 ));
LUT6 #(
    .INIT(64'h0F00000000000002)) 
     \idel_dec_cnt[4]_i_6 
       (.I0(detect_edge_done_r),
        .I1(\n_0_cal1_state_r[3]_i_6 ),
        .I2(\n_0_idel_dec_cnt[4]_i_11 ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_idel_dec_cnt[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \idel_dec_cnt[4]_i_7 
       (.I0(\n_0_idel_dec_cnt_reg[4] ),
        .I1(\n_0_idel_dec_cnt_reg[1] ),
        .I2(\n_0_idel_dec_cnt_reg[0] ),
        .I3(\n_0_idel_dec_cnt_reg[2] ),
        .I4(\n_0_idel_dec_cnt_reg[3] ),
        .O(\n_0_idel_dec_cnt[4]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \idel_dec_cnt[4]_i_8 
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_idel_dec_cnt[4]_i_8 ));
(* SOFT_HLUTNM = "soft_lutpair39" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \idel_dec_cnt[4]_i_9 
       (.I0(\n_0_idel_dec_cnt_reg[3] ),
        .I1(\n_0_idel_dec_cnt_reg[2] ),
        .I2(\n_0_idel_dec_cnt_reg[0] ),
        .I3(\n_0_idel_dec_cnt_reg[1] ),
        .O(\n_0_idel_dec_cnt[4]_i_9 ));
FDRE \idel_dec_cnt_reg[0] 
       (.C(clk),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[0]_i_1 ),
        .Q(\n_0_idel_dec_cnt_reg[0] ),
        .R(rst));
FDRE \idel_dec_cnt_reg[1] 
       (.C(clk),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[1]_i_1 ),
        .Q(\n_0_idel_dec_cnt_reg[1] ),
        .R(rst));
FDRE \idel_dec_cnt_reg[2] 
       (.C(clk),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[2]_i_1 ),
        .Q(\n_0_idel_dec_cnt_reg[2] ),
        .R(rst));
FDRE \idel_dec_cnt_reg[3] 
       (.C(clk),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[3]_i_1 ),
        .Q(\n_0_idel_dec_cnt_reg[3] ),
        .R(rst));
FDRE \idel_dec_cnt_reg[4] 
       (.C(clk),
        .CE(\n_0_idel_dec_cnt[4]_i_1 ),
        .D(\n_0_idel_dec_cnt[4]_i_2 ),
        .Q(\n_0_idel_dec_cnt_reg[4] ),
        .R(rst));
LUT6 #(
    .INIT(64'hFF00FF00EA2AEAAA)) 
     idel_pat_detect_valid_r_i_1
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(idel_pat_detect_valid_r),
        .I4(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ),
        .I5(n_0_idel_pat_detect_valid_r_i_2),
        .O(n_0_idel_pat_detect_valid_r_i_1));
LUT6 #(
    .INIT(64'hFFFF7FF7FFFFFFF9)) 
     idel_pat_detect_valid_r_i_2
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[5] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_idel_pat_detect_valid_r_i_2));
FDRE idel_pat_detect_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_idel_pat_detect_valid_r_i_1),
        .Q(idel_pat_detect_valid_r),
        .R(rst));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \idel_tap_cnt_dq_pb_r[0]_i_1 
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .O(\n_0_idel_tap_cnt_dq_pb_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair206" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \idel_tap_cnt_dq_pb_r[1]_i_1 
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .O(\n_0_idel_tap_cnt_dq_pb_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \idel_tap_cnt_dq_pb_r[2]_i_1 
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[2]),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .I2(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .O(\n_0_idel_tap_cnt_dq_pb_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \idel_tap_cnt_dq_pb_r[3]_i_1 
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[3]),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .I2(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .I3(idel_tap_cnt_dq_pb_r_reg__0[2]),
        .O(\n_0_idel_tap_cnt_dq_pb_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair49" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \idel_tap_cnt_dq_pb_r[4]_i_1 
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[4]),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[2]),
        .I2(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .I3(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .I4(idel_tap_cnt_dq_pb_r_reg__0[3]),
        .O(\n_0_idel_tap_cnt_dq_pb_r[4]_i_1 ));
(* counter = "86" *) 
   FDRE \idel_tap_cnt_dq_pb_r_reg[0] 
       (.C(clk),
        .CE(n_0_cal1_dlyce_dq_r_reg),
        .D(\n_0_idel_tap_cnt_dq_pb_r[0]_i_1 ),
        .Q(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .R(idelay_tap_limit_r0));
(* counter = "86" *) 
   FDRE \idel_tap_cnt_dq_pb_r_reg[1] 
       (.C(clk),
        .CE(n_0_cal1_dlyce_dq_r_reg),
        .D(\n_0_idel_tap_cnt_dq_pb_r[1]_i_1 ),
        .Q(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .R(idelay_tap_limit_r0));
(* counter = "86" *) 
   FDRE \idel_tap_cnt_dq_pb_r_reg[2] 
       (.C(clk),
        .CE(n_0_cal1_dlyce_dq_r_reg),
        .D(\n_0_idel_tap_cnt_dq_pb_r[2]_i_1 ),
        .Q(idel_tap_cnt_dq_pb_r_reg__0[2]),
        .R(idelay_tap_limit_r0));
(* counter = "86" *) 
   FDRE \idel_tap_cnt_dq_pb_r_reg[3] 
       (.C(clk),
        .CE(n_0_cal1_dlyce_dq_r_reg),
        .D(\n_0_idel_tap_cnt_dq_pb_r[3]_i_1 ),
        .Q(idel_tap_cnt_dq_pb_r_reg__0[3]),
        .R(idelay_tap_limit_r0));
(* counter = "86" *) 
   FDRE \idel_tap_cnt_dq_pb_r_reg[4] 
       (.C(clk),
        .CE(n_0_cal1_dlyce_dq_r_reg),
        .D(\n_0_idel_tap_cnt_dq_pb_r[4]_i_1 ),
        .Q(idel_tap_cnt_dq_pb_r_reg__0[4]),
        .R(idelay_tap_limit_r0));
LUT6 #(
    .INIT(64'h0000008F00000080)) 
     idel_tap_limit_dq_pb_r_i_1
       (.I0(n_0_idel_tap_limit_dq_pb_r_i_2),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[4]),
        .I2(n_0_cal1_dlyce_dq_r_reg),
        .I3(n_0_new_cnt_cpt_r_reg),
        .I4(rst),
        .I5(n_0_idel_tap_limit_dq_pb_r_reg),
        .O(n_0_idel_tap_limit_dq_pb_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair74" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     idel_tap_limit_dq_pb_r_i_2
       (.I0(idel_tap_cnt_dq_pb_r_reg__0[3]),
        .I1(idel_tap_cnt_dq_pb_r_reg__0[0]),
        .I2(idel_tap_cnt_dq_pb_r_reg__0[1]),
        .I3(idel_tap_cnt_dq_pb_r_reg__0[2]),
        .O(n_0_idel_tap_limit_dq_pb_r_i_2));
FDRE idel_tap_limit_dq_pb_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_idel_tap_limit_dq_pb_r_i_1),
        .Q(n_0_idel_tap_limit_dq_pb_r_reg),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT3 #(
    .INIT(8'h04)) 
     \idelay_tap_cnt_r[0][0][0]_i_1 
       (.I0(rst),
        .I1(idelay_ce),
        .I2(idelay_tap_cnt_slice_r[0]),
        .O(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair18" *) 
   LUT5 #(
    .INIT(32'h04404004)) 
     \idelay_tap_cnt_r[0][0][1]_i_1 
       (.I0(rst),
        .I1(idelay_ce),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_tap_cnt_slice_r[1]),
        .I4(idelay_inc),
        .O(\n_0_idelay_tap_cnt_r[0][0][1]_i_1 ));
LUT6 #(
    .INIT(64'h0444400044400004)) 
     \idelay_tap_cnt_r[0][0][2]_i_1 
       (.I0(rst),
        .I1(idelay_ce),
        .I2(idelay_inc),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\n_0_idelay_tap_cnt_r[0][0][2]_i_1 ));
LUT6 #(
    .INIT(64'h2888888888888882)) 
     \idelay_tap_cnt_r[0][0][3]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r[0][0][3]_i_2 ),
        .I1(idelay_tap_cnt_slice_r[3]),
        .I2(idelay_tap_cnt_slice_r[2]),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_inc),
        .I5(idelay_tap_cnt_slice_r[1]),
        .O(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \idelay_tap_cnt_r[0][0][3]_i_2 
       (.I0(idelay_ce),
        .I1(rst),
        .O(\n_0_idelay_tap_cnt_r[0][0][3]_i_2 ));
LUT6 #(
    .INIT(64'hAABAAABAAABAFFFF)) 
     \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(rst),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(idelay_ce),
        .I3(\n_0_idelay_tap_cnt_r[0][0][4]_i_3 ),
        .I4(wrcal_cnt[0]),
        .I5(\n_0_idelay_tap_cnt_r[0][0][4]_i_4 ),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ));
LUT6 #(
    .INIT(64'h4004404040400440)) 
     \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(rst),
        .I1(idelay_ce),
        .I2(idelay_tap_cnt_slice_r[4]),
        .I3(\n_0_idelay_tap_cnt_r[0][0][4]_i_5 ),
        .I4(idelay_tap_cnt_slice_r[2]),
        .I5(idelay_tap_cnt_slice_r[3]),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \idelay_tap_cnt_r[0][0][4]_i_3 
       (.I0(\n_0_rnk_cnt_r_reg[1] ),
        .I1(\n_0_rnk_cnt_r_reg[0] ),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_3 ));
LUT3 #(
    .INIT(8'hFB)) 
     \idelay_tap_cnt_r[0][0][4]_i_4 
       (.I0(wrcal_cnt[1]),
        .I1(idelay_ld),
        .I2(idelay_ce),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_4 ));
LUT4 #(
    .INIT(16'h2AAB)) 
     \idelay_tap_cnt_r[0][0][4]_i_5 
       (.I0(idelay_tap_cnt_slice_r[2]),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc),
        .I3(idelay_tap_cnt_slice_r[1]),
        .O(\n_0_idelay_tap_cnt_r[0][0][4]_i_5 ));
LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
     \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(rst),
        .I1(wrcal_cnt[0]),
        .I2(\n_0_idelay_tap_cnt_r[0][0][4]_i_4 ),
        .I3(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I4(idelay_ce),
        .I5(\n_0_idelay_tap_cnt_r[0][0][4]_i_3 ),
        .O(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ));
FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][1]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][2]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][0][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][4]_i_2 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][0]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][1]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][2]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][3]_i_1 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .R(\<const0> ));
FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(clk),
        .CE(\n_0_idelay_tap_cnt_r[0][1][4]_i_1 ),
        .D(\n_0_idelay_tap_cnt_r[0][0][4]_i_2 ),
        .Q(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair101" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .O(idelay_tap_cnt_r[0]));
(* SOFT_HLUTNM = "soft_lutpair192" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .O(idelay_tap_cnt_r[3]));
(* SOFT_HLUTNM = "soft_lutpair44" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(idelay_tap_cnt_slice_r[0]),
        .R(rst));
FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(idelay_tap_cnt_slice_r[1]),
        .R(rst));
FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(idelay_tap_cnt_slice_r[2]),
        .R(rst));
FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(idelay_tap_cnt_slice_r[3]),
        .R(rst));
FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(idelay_tap_cnt_slice_r[4]),
        .R(rst));
LUT5 #(
    .INIT(32'h000000FE)) 
     idelay_tap_limit_r_i_1
       (.I0(n_0_idelay_tap_limit_r_reg),
        .I1(n_0_idelay_tap_limit_r_i_2),
        .I2(n_0_idelay_tap_limit_r_i_3),
        .I3(rst),
        .I4(n_0_new_cnt_cpt_r_reg),
        .O(n_0_idelay_tap_limit_r_i_1));
LUT6 #(
    .INIT(64'h4000000000000000)) 
     idelay_tap_limit_r_i_2
       (.I0(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .I5(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .O(n_0_idelay_tap_limit_r_i_2));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     idelay_tap_limit_r_i_3
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I5(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .O(n_0_idelay_tap_limit_r_i_3));
FDRE idelay_tap_limit_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_idelay_tap_limit_r_i_1),
        .Q(n_0_idelay_tap_limit_r_reg),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h00000002)) 
     \mpr_4to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2 ),
        .I1(inhibit_edge_detect_r0),
        .I2(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3 ),
        .I3(inhibit_edge_detect_r),
        .I4(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4 ),
        .O(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
     \mpr_4to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\n_0_mpr_4to1.inhibit_edge_detect_r_i_3 ),
        .I1(\n_0_mpr_4to1.stable_idel_cnt_reg[0] ),
        .I2(\n_0_mpr_4to1.stable_idel_cnt_reg[1] ),
        .I3(\n_0_mpr_4to1.stable_idel_cnt_reg[2] ),
        .I4(\n_0_mpr_4to1.stable_idel_cnt[2]_i_4 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_2 ));
LUT6 #(
    .INIT(64'h0000008000000000)) 
     \mpr_4to1.idel_mpr_pat_detect_r_i_3 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[5] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_3 ));
LUT6 #(
    .INIT(64'h0000000000001000)) 
     \mpr_4to1.idel_mpr_pat_detect_r_i_4 
       (.I0(\n_0_done_cnt[3]_i_3 ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(idel_pat_detect_valid_r),
        .I4(\n_0_mpr_4to1.stable_idel_cnt_reg[2] ),
        .I5(\n_0_mpr_4to1.stable_idel_cnt_reg[1] ),
        .O(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4 ));
FDRE \mpr_4to1.idel_mpr_pat_detect_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_1 ),
        .Q(idel_mpr_pat_detect_r),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'hFFFFFD00)) 
     \mpr_4to1.inhibit_edge_detect_r_i_1 
       (.I0(\n_0_mpr_4to1.inhibit_edge_detect_r_i_2 ),
        .I1(\n_0_mpr_4to1.inhibit_edge_detect_r_i_3 ),
        .I2(\n_0_mpr_4to1.inhibit_edge_detect_r_i_4 ),
        .I3(inhibit_edge_detect_r),
        .I4(inhibit_edge_detect_r0),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
     \mpr_4to1.inhibit_edge_detect_r_i_2 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][1][3] ),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][3] ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][4] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][0][4] ),
        .I5(\n_0_mpr_4to1.inhibit_edge_detect_r_i_6 ),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT3 #(
    .INIT(8'hFD)) 
     \mpr_4to1.inhibit_edge_detect_r_i_3 
       (.I0(mpr_rd_fall3_prev_r),
        .I1(mpr_rd_rise0_prev_r),
        .I2(\n_0_mpr_4to1.inhibit_edge_detect_r_i_7 ),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_3 ));
LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
     \mpr_4to1.inhibit_edge_detect_r_i_4 
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[5] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair51" *) 
   LUT4 #(
    .INIT(16'hAAEA)) 
     \mpr_4to1.inhibit_edge_detect_r_i_5 
       (.I0(rst),
        .I1(\n_0_mpr_4to1.inhibit_edge_detect_r_i_8 ),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_fall3_prev_r),
        .O(inhibit_edge_detect_r0));
(* SOFT_HLUTNM = "soft_lutpair40" *) 
   LUT5 #(
    .INIT(32'hFFFACCFA)) 
     \mpr_4to1.inhibit_edge_detect_r_i_6 
       (.I0(\n_0_idelay_tap_cnt_r_reg[0][0][2] ),
        .I1(\n_0_idelay_tap_cnt_r_reg[0][1][2] ),
        .I2(\n_0_idelay_tap_cnt_r_reg[0][0][1] ),
        .I3(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I4(\n_0_idelay_tap_cnt_r_reg[0][1][1] ),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFDFFFFFFFFFF)) 
     \mpr_4to1.inhibit_edge_detect_r_i_7 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_rise2_prev_r),
        .I2(mpr_rd_rise3_prev_r),
        .I3(mpr_rd_fall2_prev_r),
        .I4(mpr_rd_rise1_prev_r),
        .I5(mpr_rd_fall1_prev_r),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_7 ));
LUT6 #(
    .INIT(64'h0000000000400000)) 
     \mpr_4to1.inhibit_edge_detect_r_i_8 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_rise2_prev_r),
        .I2(mpr_rd_rise3_prev_r),
        .I3(mpr_rd_fall2_prev_r),
        .I4(mpr_rd_rise1_prev_r),
        .I5(mpr_rd_fall1_prev_r),
        .O(\n_0_mpr_4to1.inhibit_edge_detect_r_i_8 ));
FDRE \mpr_4to1.inhibit_edge_detect_r_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_mpr_4to1.inhibit_edge_detect_r_i_1 ),
        .Q(inhibit_edge_detect_r),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h06)) 
     \mpr_4to1.stable_idel_cnt[0]_i_1 
       (.I0(\n_0_mpr_4to1.stable_idel_cnt_reg[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\n_0_mpr_4to1.stable_idel_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT4 #(
    .INIT(16'h006A)) 
     \mpr_4to1.stable_idel_cnt[1]_i_1 
       (.I0(\n_0_mpr_4to1.stable_idel_cnt_reg[1] ),
        .I1(stable_idel_cnt),
        .I2(\n_0_mpr_4to1.stable_idel_cnt_reg[0] ),
        .I3(stable_idel_cnt0),
        .O(\n_0_mpr_4to1.stable_idel_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair20" *) 
   LUT5 #(
    .INIT(32'h00006AAA)) 
     \mpr_4to1.stable_idel_cnt[2]_i_1 
       (.I0(\n_0_mpr_4to1.stable_idel_cnt_reg[2] ),
        .I1(stable_idel_cnt),
        .I2(\n_0_mpr_4to1.stable_idel_cnt_reg[1] ),
        .I3(\n_0_mpr_4to1.stable_idel_cnt_reg[0] ),
        .I4(stable_idel_cnt0),
        .O(\n_0_mpr_4to1.stable_idel_cnt[2]_i_1 ));
LUT6 #(
    .INIT(64'h4440444444404040)) 
     \mpr_4to1.stable_idel_cnt[2]_i_2 
       (.I0(\n_0_mpr_4to1.stable_idel_cnt[2]_i_4 ),
        .I1(\n_0_mpr_4to1.idel_mpr_pat_detect_r_i_4 ),
        .I2(\n_0_mpr_4to1.inhibit_edge_detect_r_i_2 ),
        .I3(\n_0_idelay_tap_cnt_r_reg[0][1][0] ),
        .I4(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I5(\n_0_idelay_tap_cnt_r_reg[0][0][0] ),
        .O(stable_idel_cnt));
LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
     \mpr_4to1.stable_idel_cnt[2]_i_3 
       (.I0(\n_0_mpr_4to1.stable_idel_cnt[2]_i_4 ),
        .I1(n_0_mpr_dec_cpt_r_i_3),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r[5]_i_8 ),
        .I4(\n_0_cal1_state_r_reg[5] ),
        .I5(rst),
        .O(stable_idel_cnt0));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
     \mpr_4to1.stable_idel_cnt[2]_i_4 
       (.I0(mpr_rd_fall3_prev_r),
        .I1(\n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .I2(mpr_rd_rise0_prev_r),
        .I3(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .I4(\n_0_mpr_4to1.stable_idel_cnt[2]_i_5 ),
        .I5(\n_0_mpr_4to1.stable_idel_cnt[2]_i_6 ),
        .O(\n_0_mpr_4to1.stable_idel_cnt[2]_i_4 ));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     \mpr_4to1.stable_idel_cnt[2]_i_5 
       (.I0(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .I1(mpr_rd_fall1_prev_r),
        .I2(mpr_rd_fall2_prev_r),
        .I3(\n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .I4(mpr_rd_rise3_prev_r),
        .I5(\n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .O(\n_0_mpr_4to1.stable_idel_cnt[2]_i_5 ));
LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
     \mpr_4to1.stable_idel_cnt[2]_i_6 
       (.I0(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .I1(mpr_rd_fall0_prev_r),
        .I2(mpr_rd_rise1_prev_r),
        .I3(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .I4(mpr_rd_rise2_prev_r),
        .I5(\n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .O(\n_0_mpr_4to1.stable_idel_cnt[2]_i_6 ));
FDRE \mpr_4to1.stable_idel_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_mpr_4to1.stable_idel_cnt[0]_i_1 ),
        .Q(\n_0_mpr_4to1.stable_idel_cnt_reg[0] ),
        .R(\<const0> ));
FDRE \mpr_4to1.stable_idel_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_mpr_4to1.stable_idel_cnt[1]_i_1 ),
        .Q(\n_0_mpr_4to1.stable_idel_cnt_reg[1] ),
        .R(\<const0> ));
FDRE \mpr_4to1.stable_idel_cnt_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_mpr_4to1.stable_idel_cnt[2]_i_1 ),
        .Q(\n_0_mpr_4to1.stable_idel_cnt_reg[2] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hFFFCFFFF00000100)) 
     mpr_dec_cpt_r_i_1
       (.I0(n_0_mpr_dec_cpt_r_i_2),
        .I1(n_0_mpr_dec_cpt_r_i_3),
        .I2(n_0_cal1_dlyce_dq_r_i_3),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(mpr_dec_cpt_r),
        .O(n_0_mpr_dec_cpt_r_i_1));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     mpr_dec_cpt_r_i_2
       (.I0(pi_counter_read_val[5]),
        .I1(pi_counter_read_val[0]),
        .I2(pi_counter_read_val[1]),
        .I3(pi_counter_read_val[2]),
        .I4(pi_counter_read_val[3]),
        .I5(pi_counter_read_val[4]),
        .O(n_0_mpr_dec_cpt_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair12" *) 
   LUT2 #(
    .INIT(4'hE)) 
     mpr_dec_cpt_r_i_3
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_mpr_dec_cpt_r_i_3));
FDRE mpr_dec_cpt_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_mpr_dec_cpt_r_i_1),
        .Q(mpr_dec_cpt_r),
        .R(rst));
FDRE mpr_rd_fall0_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_fall1_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_fall2_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .Q(mpr_rd_fall2_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_fall3_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .Q(mpr_rd_fall3_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_rise0_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h8080000000800000)) 
     mpr_rd_rise1_prev_r_i_1
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(n_0_mpr_rd_rise1_prev_r_i_2),
        .I5(idel_pat_detect_valid_r),
        .O(mpr_rd_rise0_prev_r0));
(* SOFT_HLUTNM = "soft_lutpair52" *) 
   LUT2 #(
    .INIT(4'h2)) 
     mpr_rd_rise1_prev_r_i_2
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .O(n_0_mpr_rd_rise1_prev_r_i_2));
FDRE mpr_rd_rise1_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_rise2_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .Q(mpr_rd_rise2_prev_r),
        .R(\<const0> ));
FDRE mpr_rd_rise3_prev_r_reg
       (.C(clk),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\n_0_gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .Q(mpr_rd_rise3_prev_r),
        .R(\<const0> ));
FDRE mpr_rdlvl_start_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(mpr_rdlvl_start),
        .Q(mpr_rdlvl_start_r),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     mux_rd_valid_r_i_1
       (.I0(phy_if_empty),
        .O(n_0_mux_rd_valid_r_i_1));
FDRE mux_rd_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_mux_rd_valid_r_i_1),
        .Q(n_0_mux_rd_valid_r_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000080020000)) 
     new_cnt_cpt_r_i_1
       (.I0(n_0_new_cnt_cpt_r_i_2),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(n_0_new_cnt_cpt_r_i_3),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_new_cnt_cpt_r_i_1));
LUT6 #(
    .INIT(64'h404F404040404040)) 
     new_cnt_cpt_r_i_2
       (.I0(\n_0_cal1_state_r[4]_i_8 ),
        .I1(prech_done),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(rdlvl_stg1_start_r),
        .I4(rdlvl_stg1_start),
        .I5(\n_0_cal1_state_r[4]_i_4 ),
        .O(n_0_new_cnt_cpt_r_i_2));
(* SOFT_HLUTNM = "soft_lutpair107" *) 
   LUT2 #(
    .INIT(4'h1)) 
     new_cnt_cpt_r_i_3
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[5] ),
        .O(n_0_new_cnt_cpt_r_i_3));
FDRE new_cnt_cpt_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_new_cnt_cpt_r_i_1),
        .Q(n_0_new_cnt_cpt_r_reg),
        .R(rst));
LUT2 #(
    .INIT(4'h2)) 
     pi_cnt_dec_i_1
       (.I0(n_0_pi_cnt_dec_i_2),
        .I1(\n_0_pi_rdval_cnt[5]_i_3 ),
        .O(n_0_pi_cnt_dec_i_1));
LUT6 #(
    .INIT(64'h0000000000040000)) 
     pi_cnt_dec_i_2
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[3]),
        .I3(rst),
        .I4(dqs_po_dec_done_r2),
        .I5(wait_cnt_r_reg__0[2]),
        .O(n_0_pi_cnt_dec_i_2));
FDRE pi_cnt_dec_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_pi_cnt_dec_i_1),
        .Q(pi_cnt_dec),
        .R(\<const0> ));
FDRE pi_en_stg2_f_reg
       (.C(clk),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(pi_en_stg2_f),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hE)) 
     pi_en_stg2_f_timing_i_1
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(pi_cnt_dec),
        .O(n_0_pi_en_stg2_f_timing_i_1));
FDRE pi_en_stg2_f_timing_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_pi_en_stg2_f_timing_i_1),
        .Q(pi_en_stg2_f_timing),
        .R(rst));
FDRE pi_fine_dly_dec_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done),
        .R(\<const0> ));
LUT5 #(
    .INIT(32'h080808FB)) 
     \pi_rdval_cnt[0]_i_1 
       (.I0(pi_counter_read_val[0]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[0]),
        .I4(\n_0_pi_rdval_cnt[5]_i_3 ),
        .O(p_0_in__9[0]));
LUT6 #(
    .INIT(64'hFB08FB08FB0808FB)) 
     \pi_rdval_cnt[1]_i_1 
       (.I0(pi_counter_read_val[1]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[1]),
        .I4(\n_0_pi_rdval_cnt[5]_i_3 ),
        .I5(pi_rdval_cnt_reg__0[0]),
        .O(p_0_in__9[1]));
LUT6 #(
    .INIT(64'hFB0808FBFB08FB08)) 
     \pi_rdval_cnt[2]_i_1 
       (.I0(pi_counter_read_val[2]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[2]),
        .I4(pi_rdval_cnt_reg__0[1]),
        .I5(\n_0_pi_rdval_cnt[3]_i_3 ),
        .O(p_0_in__9[2]));
LUT6 #(
    .INIT(64'hB8B8B8B8B88BB8B8)) 
     \pi_rdval_cnt[3]_i_1 
       (.I0(pi_counter_read_val[3]),
        .I1(\n_0_pi_rdval_cnt[3]_i_2 ),
        .I2(pi_rdval_cnt_reg__0[3]),
        .I3(pi_rdval_cnt_reg__0[2]),
        .I4(\n_0_pi_rdval_cnt[3]_i_3 ),
        .I5(pi_rdval_cnt_reg__0[1]),
        .O(p_0_in__9[3]));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \pi_rdval_cnt[3]_i_2 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\n_0_pi_rdval_cnt[3]_i_2 ));
LUT6 #(
    .INIT(64'h5555555555555554)) 
     \pi_rdval_cnt[3]_i_3 
       (.I0(pi_rdval_cnt_reg__0[0]),
        .I1(pi_rdval_cnt_reg__0[2]),
        .I2(pi_rdval_cnt_reg__0[5]),
        .I3(pi_rdval_cnt_reg__0[3]),
        .I4(pi_rdval_cnt_reg__0[4]),
        .I5(pi_rdval_cnt_reg__0[1]),
        .O(\n_0_pi_rdval_cnt[3]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair47" *) 
   LUT5 #(
    .INIT(32'h08FBFB08)) 
     \pi_rdval_cnt[4]_i_1 
       (.I0(pi_counter_read_val[4]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[4]),
        .I4(\n_0_pi_rdval_cnt[5]_i_4 ),
        .O(p_0_in__9[4]));
LUT4 #(
    .INIT(16'hFFAE)) 
     \pi_rdval_cnt[5]_i_1 
       (.I0(\n_0_pi_rdval_cnt[5]_i_3 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_cnt_dec),
        .O(\n_0_pi_rdval_cnt[5]_i_1 ));
LUT6 #(
    .INIT(64'hFB080808FB08FB08)) 
     \pi_rdval_cnt[5]_i_2 
       (.I0(pi_counter_read_val[5]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_rdval_cnt_reg__0[5]),
        .I4(pi_rdval_cnt_reg__0[4]),
        .I5(\n_0_pi_rdval_cnt[5]_i_4 ),
        .O(p_0_in__9[5]));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt_reg__0[1]),
        .I1(pi_rdval_cnt_reg__0[4]),
        .I2(pi_rdval_cnt_reg__0[3]),
        .I3(pi_rdval_cnt_reg__0[5]),
        .I4(pi_rdval_cnt_reg__0[2]),
        .I5(pi_rdval_cnt_reg__0[0]),
        .O(\n_0_pi_rdval_cnt[5]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000054)) 
     \pi_rdval_cnt[5]_i_4 
       (.I0(pi_rdval_cnt_reg__0[2]),
        .I1(pi_rdval_cnt_reg__0[4]),
        .I2(pi_rdval_cnt_reg__0[5]),
        .I3(pi_rdval_cnt_reg__0[0]),
        .I4(pi_rdval_cnt_reg__0[1]),
        .I5(pi_rdval_cnt_reg__0[3]),
        .O(\n_0_pi_rdval_cnt[5]_i_4 ));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[0] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[0]),
        .Q(pi_rdval_cnt_reg__0[0]),
        .R(rst));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[1] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[1]),
        .Q(pi_rdval_cnt_reg__0[1]),
        .R(rst));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[2] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[2]),
        .Q(pi_rdval_cnt_reg__0[2]),
        .R(rst));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[3] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[3]),
        .Q(pi_rdval_cnt_reg__0[3]),
        .R(rst));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[4] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[4]),
        .Q(pi_rdval_cnt_reg__0[4]),
        .R(rst));
(* counter = "87" *) 
   FDRE \pi_rdval_cnt_reg[5] 
       (.C(clk),
        .CE(\n_0_pi_rdval_cnt[5]_i_1 ),
        .D(p_0_in__9[5]),
        .Q(pi_rdval_cnt_reg__0[5]),
        .R(rst));
FDRE pi_stg2_f_incdec_reg
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(pi_stg2_f_incdec),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair57" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     pi_stg2_f_incdec_timing_i_1
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(n_0_cal1_dlyinc_cpt_r_reg),
        .I2(pi_cnt_dec),
        .I3(rst),
        .O(pi_stg2_f_incdec_timing0));
FDRE pi_stg2_f_incdec_timing_reg
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing0),
        .Q(pi_stg2_f_incdec_timing),
        .R(\<const0> ));
FDRE pi_stg2_load_reg
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_stg2_load),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     pi_stg2_load_timing_i_1
       (.I0(\n_0_regl_dqs_cnt[1]_i_3 ),
        .I1(regl_dqs_cnt[1]),
        .I2(\n_0_regl_dqs_cnt[1]_i_2 ),
        .O(n_0_pi_stg2_load_timing_i_1));
FDRE pi_stg2_load_timing_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_pi_stg2_load_timing_i_1),
        .Q(pi_stg2_load_timing),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair149" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_rdlvl_cnt[0]_INST_0 
       (.I0(regl_dqs_cnt_r[0]),
        .I1(\n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1 ),
        .I2(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .O(pi_stg2_rdlvl_cnt[0]));
LUT6 #(
    .INIT(64'h0000000020000000)) 
     \pi_stg2_rdlvl_cnt[0]_INST_0_i_1 
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[0] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(\n_0_cal1_state_r_reg[5] ),
        .O(\n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1 ));
LUT6 #(
    .INIT(64'h0010000000000000)) 
     \pi_stg2_rdlvl_cnt[1]_INST_0 
       (.I0(\n_0_cal1_state_r_reg[5] ),
        .I1(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(regl_dqs_cnt_r[1]),
        .O(pi_stg2_rdlvl_cnt[1]));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \pi_stg2_rdlvl_cnt[1]_INST_0_i_1 
       (.I0(\n_0_cal1_state_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .O(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ));
FDRE \pi_stg2_reg_l_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_stg2_reg_l[0]),
        .R(\<const0> ));
FDRE \pi_stg2_reg_l_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_stg2_reg_l[1]),
        .R(\<const0> ));
FDRE \pi_stg2_reg_l_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_stg2_reg_l[2]),
        .R(\<const0> ));
FDRE \pi_stg2_reg_l_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_stg2_reg_l[3]),
        .R(\<const0> ));
FDRE \pi_stg2_reg_l_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_stg2_reg_l[4]),
        .R(\<const0> ));
FDRE \pi_stg2_reg_l_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_stg2_reg_l[5]),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ),
        .O(\n_0_pi_stg2_reg_l_timing[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ),
        .O(\n_0_pi_stg2_reg_l_timing[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair195" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ),
        .O(\n_0_pi_stg2_reg_l_timing[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ),
        .O(\n_0_pi_stg2_reg_l_timing[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair193" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ),
        .O(\n_0_pi_stg2_reg_l_timing[4]_i_1 ));
LUT3 #(
    .INIT(8'hDF)) 
     \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(\n_0_regl_dqs_cnt[1]_i_2 ),
        .I1(regl_dqs_cnt[1]),
        .I2(\n_0_regl_dqs_cnt[1]_i_3 ),
        .O(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair150" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ),
        .I1(regl_dqs_cnt[0]),
        .I2(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ),
        .O(\n_0_pi_stg2_reg_l_timing[5]_i_2 ));
FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[0]_i_1 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[1]_i_1 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[2]_i_1 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[3]_i_1 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[4]_i_1 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_pi_stg2_reg_l_timing[5]_i_2 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\n_0_pi_stg2_reg_l_timing[5]_i_1 ));
FDRE \rd_mux_sel_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .Q(\n_0_rd_mux_sel_r_reg[0] ),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000004000)) 
     \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\n_0_cal1_state_r1_reg[0] ),
        .I1(\n_0_cal1_state_r1_reg[2] ),
        .I2(\n_0_cal1_state_r1_reg[3] ),
        .I3(\n_0_cal1_state_r1_reg[1] ),
        .I4(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ),
        .I5(\n_0_rd_mux_sel_r_reg[0] ),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair64" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\n_0_cal1_state_r1_reg[5] ),
        .I1(\n_0_cal1_state_r1_reg[4] ),
        .I2(\n_0_rnk_cnt_r_reg[0] ),
        .I3(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ));
LUT6 #(
    .INIT(64'h0000000040000000)) 
     \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\n_0_cal1_state_r1_reg[0] ),
        .I1(\n_0_cal1_state_r1_reg[2] ),
        .I2(\n_0_cal1_state_r1_reg[3] ),
        .I3(\n_0_cal1_state_r1_reg[1] ),
        .I4(\n_0_rd_mux_sel_r_reg[0] ),
        .I5(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 ),
        .O(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[0] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][0] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[1] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][1] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[2] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][2] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[3] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][3] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[4] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][4] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[5] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][0][5] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[0] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[1] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][1] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[2] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][2] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[3] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][3] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[4] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][4] ),
        .R(rst));
FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(clk),
        .CE(\n_0_rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[5] ),
        .Q(\n_0_rdlvl_dqs_tap_cnt_r_reg[0][1][5] ),
        .R(rst));
LUT6 #(
    .INIT(64'hFFFF22F200002202)) 
     rdlvl_last_byte_done_i_1
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_rdlvl_last_byte_done_i_2),
        .I4(n_0_rdlvl_rank_done_r_i_4),
        .I5(rdlvl_last_byte_done),
        .O(n_0_rdlvl_last_byte_done_i_1));
LUT6 #(
    .INIT(64'h0000000002C00000)) 
     rdlvl_last_byte_done_i_2
       (.I0(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(n_0_rdlvl_last_byte_done_i_3),
        .O(n_0_rdlvl_last_byte_done_i_2));
(* SOFT_HLUTNM = "soft_lutpair55" *) 
   LUT4 #(
    .INIT(16'h8AAA)) 
     rdlvl_last_byte_done_i_3
       (.I0(\n_0_cal1_state_r_reg[4] ),
        .I1(regl_dqs_cnt[1]),
        .I2(regl_dqs_cnt[0]),
        .I3(\n_0_cal1_state_r[2]_i_9 ),
        .O(n_0_rdlvl_last_byte_done_i_3));
FDRE rdlvl_last_byte_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_rdlvl_last_byte_done_i_1),
        .Q(rdlvl_last_byte_done),
        .R(rst));
FDRE rdlvl_prech_req_reg
       (.C(clk),
        .CE(1'b1),
        .D(cal1_prech_req_r),
        .Q(rdlvl_prech_req),
        .R(rst));
LUT6 #(
    .INIT(64'hFFFF88F800008808)) 
     rdlvl_rank_done_r_i_1
       (.I0(n_0_rdlvl_rank_done_r_i_2),
        .I1(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[1] ),
        .I3(n_0_rdlvl_rank_done_r_i_3),
        .I4(n_0_rdlvl_rank_done_r_i_4),
        .I5(rdlvl_stg1_rnk_done),
        .O(n_0_rdlvl_rank_done_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair142" *) 
   LUT2 #(
    .INIT(4'h2)) 
     rdlvl_rank_done_r_i_2
       (.I0(\n_0_cal1_state_r_reg[3] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_rdlvl_rank_done_r_i_2));
LUT6 #(
    .INIT(64'h0C0C000020000000)) 
     rdlvl_rank_done_r_i_3
       (.I0(\n_0_cal1_cnt_cpt_r_reg[0] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(prech_done),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_rdlvl_rank_done_r_i_3));
(* SOFT_HLUTNM = "soft_lutpair36" *) 
   LUT5 #(
    .INIT(32'hF5F5F5F4)) 
     rdlvl_rank_done_r_i_4
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_rdlvl_rank_done_r_i_4));
FDRE rdlvl_rank_done_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_rdlvl_rank_done_r_i_1),
        .Q(rdlvl_stg1_rnk_done),
        .R(rst));
LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
     rdlvl_stg1_done_i_1
       (.I0(\n_0_pi_stg2_rdlvl_cnt[1]_INST_0_i_1 ),
        .I1(\n_0_cal1_state_r_reg[3] ),
        .I2(\n_0_cal1_state_r_reg[2] ),
        .I3(\n_0_cal1_state_r_reg[5] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(rdlvl_stg1_done),
        .O(n_0_rdlvl_stg1_done_i_1));
FDRE rdlvl_stg1_done_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_rdlvl_stg1_done_i_1),
        .Q(rdlvl_stg1_done),
        .R(rst));
FDRE rdlvl_stg1_start_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(rdlvl_stg1_start),
        .Q(rdlvl_stg1_start_r),
        .R(\<const0> ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h70C0)) 
     \regl_dqs_cnt[0]_i_1 
       (.I0(regl_dqs_cnt[1]),
        .I1(\n_0_regl_dqs_cnt[1]_i_2 ),
        .I2(\n_0_regl_dqs_cnt[1]_i_3 ),
        .I3(regl_dqs_cnt[0]),
        .O(\n_0_regl_dqs_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair102" *) 
   LUT4 #(
    .INIT(16'h7000)) 
     \regl_dqs_cnt[1]_i_1 
       (.I0(regl_dqs_cnt[0]),
        .I1(\n_0_regl_dqs_cnt[1]_i_2 ),
        .I2(\n_0_regl_dqs_cnt[1]_i_3 ),
        .I3(regl_dqs_cnt[1]),
        .O(\n_0_regl_dqs_cnt[1]_i_1 ));
LUT5 #(
    .INIT(32'h00100000)) 
     \regl_dqs_cnt[1]_i_2 
       (.I0(\n_0_done_cnt_reg[3] ),
        .I1(\n_0_done_cnt_reg[2] ),
        .I2(\n_0_done_cnt_reg[0] ),
        .I3(\n_0_done_cnt_reg[1] ),
        .I4(\n_0_pi_stg2_rdlvl_cnt[0]_INST_0_i_1 ),
        .O(\n_0_regl_dqs_cnt[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair7" *) 
   LUT5 #(
    .INIT(32'h55555554)) 
     \regl_dqs_cnt[1]_i_3 
       (.I0(rst),
        .I1(\n_0_done_cnt_reg[3] ),
        .I2(\n_0_done_cnt_reg[2] ),
        .I3(\n_0_done_cnt_reg[1] ),
        .I4(\n_0_done_cnt_reg[0] ),
        .O(\n_0_regl_dqs_cnt[1]_i_3 ));
FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(regl_dqs_cnt[0]),
        .Q(regl_dqs_cnt_r[0]),
        .R(\<const0> ));
FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(regl_dqs_cnt[1]),
        .Q(regl_dqs_cnt_r[1]),
        .R(\<const0> ));
FDRE \regl_dqs_cnt_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_regl_dqs_cnt[0]_i_1 ),
        .Q(regl_dqs_cnt[0]),
        .R(\<const0> ));
FDRE \regl_dqs_cnt_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_regl_dqs_cnt[1]_i_1 ),
        .Q(regl_dqs_cnt[1]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000000020)) 
     \right_edge_taps_r[5]_i_1 
       (.I0(found_stable_eye_last_r),
        .I1(n_0_found_first_edge_r_reg),
        .I2(\n_0_cal1_state_r_reg[3] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[5] ),
        .I5(\n_0_right_edge_taps_r[5]_i_2 ),
        .O(\n_0_right_edge_taps_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
     \right_edge_taps_r[5]_i_2 
       (.I0(detect_edge_done_r),
        .I1(n_0_found_edge_r_reg),
        .I2(tap_limit_cpt_r),
        .I3(\n_0_cal1_state_r_reg[2] ),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(\n_0_cal1_state_r_reg[0] ),
        .O(\n_0_right_edge_taps_r[5]_i_2 ));
FDRE \right_edge_taps_r_reg[0] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[0] ),
        .Q(right_edge_taps_r[0]),
        .R(\<const0> ));
FDRE \right_edge_taps_r_reg[1] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[1] ),
        .Q(right_edge_taps_r[1]),
        .R(\<const0> ));
FDRE \right_edge_taps_r_reg[2] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[2] ),
        .Q(right_edge_taps_r[2]),
        .R(\<const0> ));
FDRE \right_edge_taps_r_reg[3] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[3] ),
        .Q(right_edge_taps_r[3]),
        .R(\<const0> ));
FDRE \right_edge_taps_r_reg[4] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[4] ),
        .Q(right_edge_taps_r[4]),
        .R(\<const0> ));
FDRE \right_edge_taps_r_reg[5] 
       (.C(clk),
        .CE(\n_0_right_edge_taps_r[5]_i_1 ),
        .D(\n_0_tap_cnt_cpt_r_reg[5] ),
        .Q(right_edge_taps_r[5]),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'hF7F70008F7F70000)) 
     \rnk_cnt_r[0]_i_1 
       (.I0(n_0_rdlvl_rank_done_r_i_3),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_rnk_cnt_r_reg[0] ),
        .I5(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rnk_cnt_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hF7F7F7FF00080000)) 
     \rnk_cnt_r[1]_i_1 
       (.I0(n_0_rdlvl_rank_done_r_i_3),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(\n_0_cal1_state_r_reg[5] ),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .I4(\n_0_rnk_cnt_r_reg[0] ),
        .I5(\n_0_rnk_cnt_r_reg[1] ),
        .O(\n_0_rnk_cnt_r[1]_i_1 ));
FDRE \rnk_cnt_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[0]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[0] ),
        .R(rst));
FDRE \rnk_cnt_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_rnk_cnt_r[1]_i_1 ),
        .Q(\n_0_rnk_cnt_r_reg[1] ),
        .R(rst));
LUT5 #(
    .INIT(32'h0000EA00)) 
     samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r),
        .I1(n_0_samp_cnt_done_r_i_2),
        .I2(n_0_samp_cnt_done_r_i_3),
        .I3(samp_edge_cnt0_en_r),
        .I4(rst),
        .O(n_0_samp_cnt_done_r_i_1));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[8]),
        .I1(samp_edge_cnt1_r_reg[6]),
        .I2(samp_edge_cnt1_r_reg[2]),
        .I3(samp_edge_cnt1_r_reg[4]),
        .I4(samp_edge_cnt1_r_reg[0]),
        .I5(samp_edge_cnt1_r_reg[1]),
        .O(n_0_samp_cnt_done_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[9]),
        .I1(samp_edge_cnt1_r_reg[7]),
        .I2(samp_edge_cnt1_r_reg[3]),
        .I3(samp_edge_cnt1_r_reg[11]),
        .I4(samp_edge_cnt1_r_reg[5]),
        .I5(samp_edge_cnt1_r_reg[10]),
        .O(n_0_samp_cnt_done_r_i_3));
FDRE samp_cnt_done_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_samp_cnt_done_r_i_1),
        .Q(samp_cnt_done_r),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000100080060)) 
     samp_edge_cnt0_en_r_i_1
       (.I0(\n_0_cal1_state_r_reg[1] ),
        .I1(\n_0_cal1_state_r_reg[4] ),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[5] ),
        .I4(\n_0_cal1_state_r_reg[2] ),
        .I5(\n_0_cal1_state_r_reg[3] ),
        .O(pb_detect_edge));
FDRE samp_edge_cnt0_en_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(\<const0> ));
LUT2 #(
    .INIT(4'hB)) 
     \samp_edge_cnt0_r[0]_i_1 
       (.I0(rst),
        .I1(samp_edge_cnt0_en_r),
        .O(\n_0_samp_edge_cnt0_r[0]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[3]),
        .O(\n_0_samp_edge_cnt0_r[0]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[0]_i_4 
       (.I0(samp_edge_cnt0_r_reg[2]),
        .O(\n_0_samp_edge_cnt0_r[0]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[0]_i_5 
       (.I0(samp_edge_cnt0_r_reg[1]),
        .O(\n_0_samp_edge_cnt0_r[0]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \samp_edge_cnt0_r[0]_i_6 
       (.I0(samp_edge_cnt0_r_reg[0]),
        .O(\n_0_samp_edge_cnt0_r[0]_i_6 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[4]_i_2 
       (.I0(samp_edge_cnt0_r_reg[7]),
        .O(\n_0_samp_edge_cnt0_r[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[4]_i_3 
       (.I0(samp_edge_cnt0_r_reg[6]),
        .O(\n_0_samp_edge_cnt0_r[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[4]_i_4 
       (.I0(samp_edge_cnt0_r_reg[5]),
        .O(\n_0_samp_edge_cnt0_r[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[4]_i_5 
       (.I0(samp_edge_cnt0_r_reg[4]),
        .O(\n_0_samp_edge_cnt0_r[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[8]_i_2 
       (.I0(samp_edge_cnt0_r_reg[11]),
        .O(\n_0_samp_edge_cnt0_r[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[8]_i_3 
       (.I0(samp_edge_cnt0_r_reg[10]),
        .O(\n_0_samp_edge_cnt0_r[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[8]_i_4 
       (.I0(samp_edge_cnt0_r_reg[9]),
        .O(\n_0_samp_edge_cnt0_r[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt0_r[8]_i_5 
       (.I0(samp_edge_cnt0_r_reg[8]),
        .O(\n_0_samp_edge_cnt0_r[8]_i_5 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_7_samp_edge_cnt0_r_reg[0]_i_2 ),
        .Q(samp_edge_cnt0_r_reg[0]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(\<const0> ),
        .CO({\n_0_samp_edge_cnt0_r_reg[0]_i_2 ,\n_1_samp_edge_cnt0_r_reg[0]_i_2 ,\n_2_samp_edge_cnt0_r_reg[0]_i_2 ,\n_3_samp_edge_cnt0_r_reg[0]_i_2 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,1'b1}),
        .O({\n_4_samp_edge_cnt0_r_reg[0]_i_2 ,\n_5_samp_edge_cnt0_r_reg[0]_i_2 ,\n_6_samp_edge_cnt0_r_reg[0]_i_2 ,\n_7_samp_edge_cnt0_r_reg[0]_i_2 }),
        .S({\n_0_samp_edge_cnt0_r[0]_i_3 ,\n_0_samp_edge_cnt0_r[0]_i_4 ,\n_0_samp_edge_cnt0_r[0]_i_5 ,\n_0_samp_edge_cnt0_r[0]_i_6 }));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_5_samp_edge_cnt0_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[10]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_4_samp_edge_cnt0_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[11]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_6_samp_edge_cnt0_r_reg[0]_i_2 ),
        .Q(samp_edge_cnt0_r_reg[1]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_5_samp_edge_cnt0_r_reg[0]_i_2 ),
        .Q(samp_edge_cnt0_r_reg[2]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_4_samp_edge_cnt0_r_reg[0]_i_2 ),
        .Q(samp_edge_cnt0_r_reg[3]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_7_samp_edge_cnt0_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[4]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\n_0_samp_edge_cnt0_r_reg[0]_i_2 ),
        .CO({\n_0_samp_edge_cnt0_r_reg[4]_i_1 ,\n_1_samp_edge_cnt0_r_reg[4]_i_1 ,\n_2_samp_edge_cnt0_r_reg[4]_i_1 ,\n_3_samp_edge_cnt0_r_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_samp_edge_cnt0_r_reg[4]_i_1 ,\n_5_samp_edge_cnt0_r_reg[4]_i_1 ,\n_6_samp_edge_cnt0_r_reg[4]_i_1 ,\n_7_samp_edge_cnt0_r_reg[4]_i_1 }),
        .S({\n_0_samp_edge_cnt0_r[4]_i_2 ,\n_0_samp_edge_cnt0_r[4]_i_3 ,\n_0_samp_edge_cnt0_r[4]_i_4 ,\n_0_samp_edge_cnt0_r[4]_i_5 }));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_6_samp_edge_cnt0_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[5]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_5_samp_edge_cnt0_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[6]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_4_samp_edge_cnt0_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[7]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_7_samp_edge_cnt0_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[8]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\n_0_samp_edge_cnt0_r_reg[4]_i_1 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\n_1_samp_edge_cnt0_r_reg[8]_i_1 ,\n_2_samp_edge_cnt0_r_reg[8]_i_1 ,\n_3_samp_edge_cnt0_r_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_samp_edge_cnt0_r_reg[8]_i_1 ,\n_5_samp_edge_cnt0_r_reg[8]_i_1 ,\n_6_samp_edge_cnt0_r_reg[8]_i_1 ,\n_7_samp_edge_cnt0_r_reg[8]_i_1 }),
        .S({\n_0_samp_edge_cnt0_r[8]_i_2 ,\n_0_samp_edge_cnt0_r[8]_i_3 ,\n_0_samp_edge_cnt0_r[8]_i_4 ,\n_0_samp_edge_cnt0_r[8]_i_5 }));
(* counter = "75" *) 
   FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(clk),
        .CE(sr_valid_r2),
        .D(\n_6_samp_edge_cnt0_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt0_r_reg[9]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
LUT3 #(
    .INIT(8'h80)) 
     samp_edge_cnt1_en_r_i_1
       (.I0(n_0_samp_edge_cnt1_en_r_i_2),
        .I1(sr_valid_r2),
        .I2(n_0_samp_edge_cnt1_en_r_i_3),
        .O(samp_edge_cnt1_en_r0));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[11]),
        .I1(samp_edge_cnt0_r_reg[2]),
        .I2(samp_edge_cnt0_r_reg[1]),
        .I3(samp_edge_cnt0_r_reg[4]),
        .I4(samp_edge_cnt0_r_reg[0]),
        .I5(samp_edge_cnt0_r_reg[6]),
        .O(n_0_samp_edge_cnt1_en_r_i_2));
LUT6 #(
    .INIT(64'h0000000000000001)) 
     samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[9]),
        .I1(samp_edge_cnt0_r_reg[7]),
        .I2(samp_edge_cnt0_r_reg[8]),
        .I3(samp_edge_cnt0_r_reg[3]),
        .I4(samp_edge_cnt0_r_reg[10]),
        .I5(samp_edge_cnt0_r_reg[5]),
        .O(n_0_samp_edge_cnt1_en_r_i_3));
FDRE samp_edge_cnt1_en_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(rst));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[3]),
        .O(\n_0_samp_edge_cnt1_r[0]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[0]_i_3 
       (.I0(samp_edge_cnt1_r_reg[2]),
        .O(\n_0_samp_edge_cnt1_r[0]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[0]_i_4 
       (.I0(samp_edge_cnt1_r_reg[1]),
        .O(\n_0_samp_edge_cnt1_r[0]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \samp_edge_cnt1_r[0]_i_5 
       (.I0(samp_edge_cnt1_r_reg[0]),
        .O(\n_0_samp_edge_cnt1_r[0]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[4]_i_2 
       (.I0(samp_edge_cnt1_r_reg[7]),
        .O(\n_0_samp_edge_cnt1_r[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[4]_i_3 
       (.I0(samp_edge_cnt1_r_reg[6]),
        .O(\n_0_samp_edge_cnt1_r[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[4]_i_4 
       (.I0(samp_edge_cnt1_r_reg[5]),
        .O(\n_0_samp_edge_cnt1_r[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[4]_i_5 
       (.I0(samp_edge_cnt1_r_reg[4]),
        .O(\n_0_samp_edge_cnt1_r[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[8]_i_2 
       (.I0(samp_edge_cnt1_r_reg[11]),
        .O(\n_0_samp_edge_cnt1_r[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[8]_i_3 
       (.I0(samp_edge_cnt1_r_reg[10]),
        .O(\n_0_samp_edge_cnt1_r[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[8]_i_4 
       (.I0(samp_edge_cnt1_r_reg[9]),
        .O(\n_0_samp_edge_cnt1_r[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \samp_edge_cnt1_r[8]_i_5 
       (.I0(samp_edge_cnt1_r_reg[8]),
        .O(\n_0_samp_edge_cnt1_r[8]_i_5 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_7_samp_edge_cnt1_r_reg[0]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[0]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(\<const0> ),
        .CO({\n_0_samp_edge_cnt1_r_reg[0]_i_1 ,\n_1_samp_edge_cnt1_r_reg[0]_i_1 ,\n_2_samp_edge_cnt1_r_reg[0]_i_1 ,\n_3_samp_edge_cnt1_r_reg[0]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,1'b1}),
        .O({\n_4_samp_edge_cnt1_r_reg[0]_i_1 ,\n_5_samp_edge_cnt1_r_reg[0]_i_1 ,\n_6_samp_edge_cnt1_r_reg[0]_i_1 ,\n_7_samp_edge_cnt1_r_reg[0]_i_1 }),
        .S({\n_0_samp_edge_cnt1_r[0]_i_2 ,\n_0_samp_edge_cnt1_r[0]_i_3 ,\n_0_samp_edge_cnt1_r[0]_i_4 ,\n_0_samp_edge_cnt1_r[0]_i_5 }));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_5_samp_edge_cnt1_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[10]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_4_samp_edge_cnt1_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[11]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_6_samp_edge_cnt1_r_reg[0]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[1]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_5_samp_edge_cnt1_r_reg[0]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[2]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_4_samp_edge_cnt1_r_reg[0]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[3]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_7_samp_edge_cnt1_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[4]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\n_0_samp_edge_cnt1_r_reg[0]_i_1 ),
        .CO({\n_0_samp_edge_cnt1_r_reg[4]_i_1 ,\n_1_samp_edge_cnt1_r_reg[4]_i_1 ,\n_2_samp_edge_cnt1_r_reg[4]_i_1 ,\n_3_samp_edge_cnt1_r_reg[4]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_samp_edge_cnt1_r_reg[4]_i_1 ,\n_5_samp_edge_cnt1_r_reg[4]_i_1 ,\n_6_samp_edge_cnt1_r_reg[4]_i_1 ,\n_7_samp_edge_cnt1_r_reg[4]_i_1 }),
        .S({\n_0_samp_edge_cnt1_r[4]_i_2 ,\n_0_samp_edge_cnt1_r[4]_i_3 ,\n_0_samp_edge_cnt1_r[4]_i_4 ,\n_0_samp_edge_cnt1_r[4]_i_5 }));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_6_samp_edge_cnt1_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[5]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_5_samp_edge_cnt1_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[6]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_4_samp_edge_cnt1_r_reg[4]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[7]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_7_samp_edge_cnt1_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[8]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\n_0_samp_edge_cnt1_r_reg[4]_i_1 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\n_1_samp_edge_cnt1_r_reg[8]_i_1 ,\n_2_samp_edge_cnt1_r_reg[8]_i_1 ,\n_3_samp_edge_cnt1_r_reg[8]_i_1 }),
        .CYINIT(\<const0> ),
        .DI({\<const0> ,\<const0> ,\<const0> ,\<const0> }),
        .O({\n_4_samp_edge_cnt1_r_reg[8]_i_1 ,\n_5_samp_edge_cnt1_r_reg[8]_i_1 ,\n_6_samp_edge_cnt1_r_reg[8]_i_1 ,\n_7_samp_edge_cnt1_r_reg[8]_i_1 }),
        .S({\n_0_samp_edge_cnt1_r[8]_i_2 ,\n_0_samp_edge_cnt1_r[8]_i_3 ,\n_0_samp_edge_cnt1_r[8]_i_4 ,\n_0_samp_edge_cnt1_r[8]_i_5 }));
(* counter = "76" *) 
   FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(clk),
        .CE(samp_edge_cnt1_en_r),
        .D(\n_6_samp_edge_cnt1_r_reg[8]_i_1 ),
        .Q(samp_edge_cnt1_r_reg[9]),
        .R(\n_0_samp_edge_cnt0_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair103" *) 
   LUT4 #(
    .INIT(16'h1F10)) 
     \second_edge_taps_r[0]_i_1 
       (.I0(\n_0_cal1_state_r_reg[2] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(\n_0_second_edge_taps_r[5]_i_2 ),
        .I3(\n_0_second_edge_taps_r_reg[0] ),
        .O(\n_0_second_edge_taps_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair155" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \second_edge_taps_r[1]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[1] ),
        .O(\n_0_second_edge_taps_r[1]_i_1 ));
LUT3 #(
    .INIT(8'hE1)) 
     \second_edge_taps_r[2]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[2] ),
        .O(\n_0_second_edge_taps_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \second_edge_taps_r[3]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[3] ),
        .O(\n_0_second_edge_taps_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair43" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \second_edge_taps_r[4]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[4] ),
        .O(\n_0_second_edge_taps_r[4]_i_1 ));
LUT5 #(
    .INIT(32'hC8C0C0C0)) 
     \second_edge_taps_r[5]_i_1 
       (.I0(\n_0_first_edge_taps_r[5]_i_3 ),
        .I1(\n_0_cal1_state_r_reg[2] ),
        .I2(n_0_cal1_prech_req_r_i_1),
        .I3(n_0_found_first_edge_r_reg),
        .I4(found_stable_eye_last_r),
        .O(\n_0_second_edge_taps_r[5]_i_1 ));
LUT4 #(
    .INIT(16'hAA80)) 
     \second_edge_taps_r[5]_i_2 
       (.I0(\n_0_first_edge_taps_r[5]_i_4 ),
        .I1(found_stable_eye_last_r),
        .I2(n_0_found_first_edge_r_reg),
        .I3(n_0_cal1_prech_req_r_i_1),
        .O(\n_0_second_edge_taps_r[5]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \second_edge_taps_r[5]_i_3 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I5(\n_0_tap_cnt_cpt_r_reg[5] ),
        .O(\n_0_second_edge_taps_r[5]_i_3 ));
FDRE \second_edge_taps_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\n_0_second_edge_taps_r[0]_i_1 ),
        .Q(\n_0_second_edge_taps_r_reg[0] ),
        .R(\<const0> ));
FDRE \second_edge_taps_r_reg[1] 
       (.C(clk),
        .CE(\n_0_second_edge_taps_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[1]_i_1 ),
        .Q(\n_0_second_edge_taps_r_reg[1] ),
        .R(\n_0_second_edge_taps_r[5]_i_1 ));
FDRE \second_edge_taps_r_reg[2] 
       (.C(clk),
        .CE(\n_0_second_edge_taps_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[2]_i_1 ),
        .Q(\n_0_second_edge_taps_r_reg[2] ),
        .R(\n_0_second_edge_taps_r[5]_i_1 ));
FDRE \second_edge_taps_r_reg[3] 
       (.C(clk),
        .CE(\n_0_second_edge_taps_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[3]_i_1 ),
        .Q(\n_0_second_edge_taps_r_reg[3] ),
        .R(\n_0_second_edge_taps_r[5]_i_1 ));
FDRE \second_edge_taps_r_reg[4] 
       (.C(clk),
        .CE(\n_0_second_edge_taps_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[4]_i_1 ),
        .Q(\n_0_second_edge_taps_r_reg[4] ),
        .R(\n_0_second_edge_taps_r[5]_i_1 ));
FDRE \second_edge_taps_r_reg[5] 
       (.C(clk),
        .CE(\n_0_second_edge_taps_r[5]_i_2 ),
        .D(\n_0_second_edge_taps_r[5]_i_3 ),
        .Q(\n_0_second_edge_taps_r_reg[5] ),
        .R(\n_0_second_edge_taps_r[5]_i_1 ));
FDRE sr_valid_r1_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_sr_valid_r_reg),
        .Q(sr_valid_r1),
        .R(\<const0> ));
FDRE sr_valid_r2_reg
       (.C(clk),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(\<const0> ));
LUT3 #(
    .INIT(8'h20)) 
     sr_valid_r_i_1
       (.I0(n_0_sr_valid_r_i_2),
        .I1(rst),
        .I2(rdlvl_stg1_start),
        .O(n_0_sr_valid_r_i_1));
LUT6 #(
    .INIT(64'h0000000000000008)) 
     sr_valid_r_i_2
       (.I0(rdlvl_stg1_start),
        .I1(n_0_mux_rd_valid_r_reg),
        .I2(\n_0_cnt_shift_r_reg[2] ),
        .I3(\n_0_cnt_shift_r_reg[3] ),
        .I4(\n_0_cnt_shift_r_reg[0] ),
        .I5(\n_0_cnt_shift_r_reg[1] ),
        .O(n_0_sr_valid_r_i_2));
FDRE sr_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_sr_valid_r_i_1),
        .Q(n_0_sr_valid_r_reg),
        .R(\<const0> ));
LUT4 #(
    .INIT(16'h00F2)) 
     store_sr_r_i_1
       (.I0(n_0_store_sr_r_reg),
        .I1(n_0_sr_valid_r_reg),
        .I2(store_sr_req_r),
        .I3(rst),
        .O(n_0_store_sr_r_i_1));
FDRE store_sr_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_store_sr_r_i_1),
        .Q(n_0_store_sr_r_reg),
        .R(\<const0> ));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     store_sr_req_pulsed_r_i_1
       (.I0(\n_0_cal1_state_r_reg[5] ),
        .I1(\n_0_cal1_state_r_reg[0] ),
        .I2(\n_0_cal1_state_r_reg[4] ),
        .I3(\n_0_cal1_state_r_reg[1] ),
        .I4(\n_0_cal1_state_r_reg[3] ),
        .I5(\n_0_cal1_state_r_reg[2] ),
        .O(n_0_store_sr_req_pulsed_r_i_1));
FDRE store_sr_req_pulsed_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_store_sr_req_pulsed_r_i_1),
        .Q(store_sr_req_pulsed_r),
        .R(rst));
LUT6 #(
    .INIT(64'h0200023002000200)) 
     store_sr_req_r_i_1
       (.I0(n_0_store_sr_req_r_i_2),
        .I1(n_0_cal1_dlyinc_cpt_r_i_2),
        .I2(\n_0_cal1_state_r_reg[0] ),
        .I3(\n_0_cal1_state_r_reg[3] ),
        .I4(\n_0_cal1_state_r_reg[1] ),
        .I5(n_0_store_sr_req_r_i_3),
        .O(n_0_store_sr_req_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair97" *) 
   LUT4 #(
    .INIT(16'h4403)) 
     store_sr_req_r_i_2
       (.I0(cal1_wait_r),
        .I1(\n_0_cal1_state_r_reg[1] ),
        .I2(store_sr_req_pulsed_r),
        .I3(\n_0_cal1_state_r_reg[4] ),
        .O(n_0_store_sr_req_r_i_2));
LUT6 #(
    .INIT(64'h020200FF02020000)) 
     store_sr_req_r_i_3
       (.I0(detect_edge_done_r),
        .I1(tap_limit_cpt_r),
        .I2(n_0_found_stable_eye_r_reg),
        .I3(cal1_wait_r),
        .I4(\n_0_cal1_state_r_reg[4] ),
        .I5(n_0_mpr_dec_cpt_r_i_2),
        .O(n_0_store_sr_req_r_i_3));
FDRE store_sr_req_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_store_sr_req_r_i_1),
        .Q(store_sr_req_r),
        .R(rst));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair25" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \tap_cnt_cpt_r[0]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .O(tap_cnt_cpt_r0));
LUT3 #(
    .INIT(8'h69)) 
     \tap_cnt_cpt_r[1]_i_1 
       (.I0(n_0_cal1_dlyinc_cpt_r_reg),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .O(\n_0_tap_cnt_cpt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT4 #(
    .INIT(16'h6CC9)) 
     \tap_cnt_cpt_r[2]_i_1 
       (.I0(n_0_cal1_dlyinc_cpt_r_reg),
        .I1(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[1] ),
        .O(p_0_in[2]));
(* SOFT_HLUTNM = "soft_lutpair37" *) 
   LUT5 #(
    .INIT(32'h6AAAAAA9)) 
     \tap_cnt_cpt_r[3]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I4(n_0_cal1_dlyinc_cpt_r_reg),
        .O(p_0_in[3]));
LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
     \tap_cnt_cpt_r[4]_i_1 
       (.I0(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I5(n_0_cal1_dlyinc_cpt_r_reg),
        .O(p_0_in[4]));
LUT2 #(
    .INIT(4'hE)) 
     \tap_cnt_cpt_r[5]_i_1 
       (.I0(n_0_new_cnt_cpt_r_reg),
        .I1(rst),
        .O(idelay_tap_limit_r0));
LUT4 #(
    .INIT(16'hAA8A)) 
     \tap_cnt_cpt_r[5]_i_2 
       (.I0(n_0_cal1_dlyce_cpt_r_reg),
        .I1(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I2(\n_0_tap_cnt_cpt_r[5]_i_4 ),
        .I3(n_0_cal1_dlyinc_cpt_r_reg),
        .O(\n_0_tap_cnt_cpt_r[5]_i_2 ));
LUT4 #(
    .INIT(16'h660F)) 
     \tap_cnt_cpt_r[5]_i_3 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(n_0_tap_limit_cpt_r_i_2),
        .I2(\n_0_tap_cnt_cpt_r[5]_i_5 ),
        .I3(n_0_cal1_dlyinc_cpt_r_reg),
        .O(p_0_in[5]));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \tap_cnt_cpt_r[5]_i_4 
       (.I0(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[4] ),
        .O(\n_0_tap_cnt_cpt_r[5]_i_4 ));
LUT6 #(
    .INIT(64'h5555555555555556)) 
     \tap_cnt_cpt_r[5]_i_5 
       (.I0(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[4] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I5(\n_0_tap_cnt_cpt_r_reg[0] ),
        .O(\n_0_tap_cnt_cpt_r[5]_i_5 ));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(tap_cnt_cpt_r0),
        .Q(\n_0_tap_cnt_cpt_r_reg[0] ),
        .R(idelay_tap_limit_r0));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(\n_0_tap_cnt_cpt_r[1]_i_1 ),
        .Q(\n_0_tap_cnt_cpt_r_reg[1] ),
        .R(idelay_tap_limit_r0));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[2]),
        .Q(\n_0_tap_cnt_cpt_r_reg[2] ),
        .R(idelay_tap_limit_r0));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[3]),
        .Q(\n_0_tap_cnt_cpt_r_reg[3] ),
        .R(idelay_tap_limit_r0));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[4]),
        .Q(\n_0_tap_cnt_cpt_r_reg[4] ),
        .R(idelay_tap_limit_r0));
(* counter = "74" *) 
   FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(clk),
        .CE(\n_0_tap_cnt_cpt_r[5]_i_2 ),
        .D(p_0_in[5]),
        .Q(\n_0_tap_cnt_cpt_r_reg[5] ),
        .R(idelay_tap_limit_r0));
LUT6 #(
    .INIT(64'h00000000000000EA)) 
     tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(n_0_tap_limit_cpt_r_i_2),
        .I2(\n_0_tap_cnt_cpt_r_reg[5] ),
        .I3(rst),
        .I4(n_0_new_cnt_cpt_r_reg),
        .I5(n_0_tap_limit_cpt_r_i_3),
        .O(n_0_tap_limit_cpt_r_i_1));
(* SOFT_HLUTNM = "soft_lutpair6" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     tap_limit_cpt_r_i_2
       (.I0(\n_0_tap_cnt_cpt_r_reg[3] ),
        .I1(\n_0_tap_cnt_cpt_r_reg[0] ),
        .I2(\n_0_tap_cnt_cpt_r_reg[1] ),
        .I3(\n_0_tap_cnt_cpt_r_reg[2] ),
        .I4(\n_0_tap_cnt_cpt_r_reg[4] ),
        .O(n_0_tap_limit_cpt_r_i_2));
LUT6 #(
    .INIT(64'h0000000000010000)) 
     tap_limit_cpt_r_i_3
       (.I0(\n_0_cal1_state_r1_reg[4] ),
        .I1(\n_0_cal1_state_r1_reg[5] ),
        .I2(\n_0_cal1_state_r1_reg[0] ),
        .I3(\n_0_cal1_state_r1_reg[3] ),
        .I4(\n_0_cal1_state_r1_reg[2] ),
        .I5(\n_0_cal1_state_r1_reg[1] ),
        .O(n_0_tap_limit_cpt_r_i_3));
FDRE tap_limit_cpt_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(n_0_tap_limit_cpt_r_i_1),
        .Q(tap_limit_cpt_r),
        .R(\<const0> ));
LUT1 #(
    .INIT(2'h1)) 
     \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[0]));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg__0[0]),
        .I1(wait_cnt_r_reg__0[1]),
        .O(\n_0_wait_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair153" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg__0[2]),
        .I1(wait_cnt_r_reg__0[1]),
        .I2(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[2]));
LUT2 #(
    .INIT(4'hE)) 
     \wait_cnt_r[3]_i_1 
       (.I0(rst),
        .I1(pi_cnt_dec),
        .O(\n_0_wait_cnt_r[3]_i_1 ));
LUT5 #(
    .INIT(32'hAAAAAAA8)) 
     \wait_cnt_r[3]_i_2 
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg__0[3]),
        .I2(wait_cnt_r_reg__0[1]),
        .I3(wait_cnt_r_reg__0[0]),
        .I4(wait_cnt_r_reg__0[2]),
        .O(wait_cnt_r0));
LUT4 #(
    .INIT(16'hAAA9)) 
     \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg__0[3]),
        .I1(wait_cnt_r_reg__0[2]),
        .I2(wait_cnt_r_reg__0[0]),
        .I3(wait_cnt_r_reg__0[1]),
        .O(wait_cnt_r0__0[3]));
(* counter = "88" *) 
   FDRE \wait_cnt_r_reg[0] 
       (.C(clk),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg__0[0]),
        .R(\n_0_wait_cnt_r[3]_i_1 ));
(* counter = "88" *) 
   FDRE \wait_cnt_r_reg[1] 
       (.C(clk),
        .CE(wait_cnt_r0),
        .D(\n_0_wait_cnt_r[1]_i_1 ),
        .Q(wait_cnt_r_reg__0[1]),
        .R(\n_0_wait_cnt_r[3]_i_1 ));
(* counter = "88" *) 
   FDRE \wait_cnt_r_reg[2] 
       (.C(clk),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg__0[2]),
        .R(\n_0_wait_cnt_r[3]_i_1 ));
(* counter = "88" *) 
   FDSE \wait_cnt_r_reg[3] 
       (.C(clk),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg__0[3]),
        .S(\n_0_wait_cnt_r[3]_i_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_tempmon" *) 
module migmig_7series_v2_0_ddr_phy_tempmon
   (O1,
    O2,
    O3,
    calib_sel0,
    O4,
    CLK,
    I10,
    tempmon_sample_en,
    I11,
    I8,
    I9,
    I1,
    I2,
    I3,
    I4,
    I5,
    I76,
    I104,
    I6);
  output O1;
  output O2;
  output O3;
  output calib_sel0;
  output O4;
  input CLK;
  input I10;
  input tempmon_sample_en;
  input [0:0]I11;
  input [0:0]I8;
  input I9;
  input I1;
  input I2;
  input I3;
  input I4;
  input I5;
  input I76;
  input [11:0]I104;
  input I6;

  wire CLK;
  wire I1;
  wire I10;
  wire [11:0]I104;
  wire [0:0]I11;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I76;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O2;
  wire O3;
  wire O4;
  wire calib_sel0;
  wire [11:0]device_temp_101;
  wire [11:0]device_temp_init;
  wire [11:0]four_dec_min_limit;
  wire [11:2]four_dec_min_limit_nxt;
  wire [11:1]four_inc_max_limit;
  wire [11:1]four_inc_max_limit_nxt;
  wire \n_0_four_dec_min_limit[11]_i_2 ;
  wire \n_0_four_dec_min_limit[11]_i_3 ;
  wire \n_0_four_dec_min_limit[5]_i_2 ;
  wire \n_0_four_dec_min_limit[5]_i_3 ;
  wire \n_0_four_dec_min_limit[5]_i_4 ;
  wire \n_0_four_dec_min_limit[5]_i_5 ;
  wire \n_0_four_dec_min_limit[9]_i_2 ;
  wire \n_0_four_dec_min_limit[9]_i_3 ;
  wire \n_0_four_dec_min_limit[9]_i_4 ;
  wire \n_0_four_dec_min_limit[9]_i_5 ;
  wire \n_0_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_four_inc_max_limit[11]_i_2 ;
  wire \n_0_four_inc_max_limit[11]_i_3 ;
  wire \n_0_four_inc_max_limit[11]_i_4 ;
  wire \n_0_four_inc_max_limit[4]_i_2 ;
  wire \n_0_four_inc_max_limit[4]_i_3 ;
  wire \n_0_four_inc_max_limit[4]_i_4 ;
  wire \n_0_four_inc_max_limit[4]_i_5 ;
  wire \n_0_four_inc_max_limit[8]_i_2 ;
  wire \n_0_four_inc_max_limit[8]_i_3 ;
  wire \n_0_four_inc_max_limit[8]_i_4 ;
  wire \n_0_four_inc_max_limit[8]_i_5 ;
  wire \n_0_four_inc_max_limit_reg[4]_i_1 ;
  wire \n_0_four_inc_max_limit_reg[8]_i_1 ;
  wire \n_0_neutral_max_limit[11]_i_2 ;
  wire \n_0_neutral_max_limit[11]_i_3 ;
  wire \n_0_neutral_max_limit[11]_i_4 ;
  wire \n_0_neutral_max_limit[4]_i_2 ;
  wire \n_0_neutral_max_limit[4]_i_3 ;
  wire \n_0_neutral_max_limit[4]_i_4 ;
  wire \n_0_neutral_max_limit[4]_i_5 ;
  wire \n_0_neutral_max_limit[8]_i_2 ;
  wire \n_0_neutral_max_limit[8]_i_3 ;
  wire \n_0_neutral_max_limit[8]_i_4 ;
  wire \n_0_neutral_max_limit[8]_i_5 ;
  wire \n_0_neutral_max_limit_reg[4]_i_1 ;
  wire \n_0_neutral_max_limit_reg[8]_i_1 ;
  wire \n_0_neutral_min_limit[11]_i_2 ;
  wire \n_0_neutral_min_limit[11]_i_3 ;
  wire \n_0_neutral_min_limit[5]_i_2 ;
  wire \n_0_neutral_min_limit[5]_i_3 ;
  wire \n_0_neutral_min_limit[5]_i_4 ;
  wire \n_0_neutral_min_limit[5]_i_5 ;
  wire \n_0_neutral_min_limit[9]_i_2 ;
  wire \n_0_neutral_min_limit[9]_i_3 ;
  wire \n_0_neutral_min_limit[9]_i_4 ;
  wire \n_0_neutral_min_limit[9]_i_5 ;
  wire \n_0_neutral_min_limit_reg[5]_i_1 ;
  wire \n_0_neutral_min_limit_reg[9]_i_1 ;
  wire \n_0_one_dec_max_limit[11]_i_2 ;
  wire \n_0_one_dec_max_limit[11]_i_3 ;
  wire \n_0_one_dec_max_limit[11]_i_4 ;
  wire \n_0_one_dec_max_limit[4]_i_2 ;
  wire \n_0_one_dec_max_limit[4]_i_3 ;
  wire \n_0_one_dec_max_limit[4]_i_4 ;
  wire \n_0_one_dec_max_limit[4]_i_5 ;
  wire \n_0_one_dec_max_limit[8]_i_2 ;
  wire \n_0_one_dec_max_limit[8]_i_3 ;
  wire \n_0_one_dec_max_limit[8]_i_4 ;
  wire \n_0_one_dec_max_limit[8]_i_5 ;
  wire \n_0_one_dec_max_limit_reg[4]_i_1 ;
  wire \n_0_one_dec_max_limit_reg[8]_i_1 ;
  wire \n_0_one_dec_min_limit[11]_i_2 ;
  wire \n_0_one_dec_min_limit[11]_i_3 ;
  wire \n_0_one_dec_min_limit[5]_i_2 ;
  wire \n_0_one_dec_min_limit[5]_i_3 ;
  wire \n_0_one_dec_min_limit[5]_i_4 ;
  wire \n_0_one_dec_min_limit[5]_i_5 ;
  wire \n_0_one_dec_min_limit[9]_i_2 ;
  wire \n_0_one_dec_min_limit[9]_i_3 ;
  wire \n_0_one_dec_min_limit[9]_i_4 ;
  wire \n_0_one_dec_min_limit[9]_i_5 ;
  wire \n_0_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_one_inc_max_limit[11]_i_2 ;
  wire \n_0_one_inc_max_limit[11]_i_3 ;
  wire \n_0_one_inc_max_limit[11]_i_4 ;
  wire \n_0_one_inc_max_limit[4]_i_2 ;
  wire \n_0_one_inc_max_limit[4]_i_3 ;
  wire \n_0_one_inc_max_limit[4]_i_4 ;
  wire \n_0_one_inc_max_limit[4]_i_5 ;
  wire \n_0_one_inc_max_limit[8]_i_2 ;
  wire \n_0_one_inc_max_limit[8]_i_3 ;
  wire \n_0_one_inc_max_limit[8]_i_4 ;
  wire \n_0_one_inc_max_limit[8]_i_5 ;
  wire \n_0_one_inc_max_limit_reg[4]_i_1 ;
  wire \n_0_one_inc_max_limit_reg[8]_i_1 ;
  wire \n_0_one_inc_min_limit[11]_i_2 ;
  wire \n_0_one_inc_min_limit[11]_i_3 ;
  wire \n_0_one_inc_min_limit[5]_i_2 ;
  wire \n_0_one_inc_min_limit[5]_i_3 ;
  wire \n_0_one_inc_min_limit[5]_i_4 ;
  wire \n_0_one_inc_min_limit[5]_i_5 ;
  wire \n_0_one_inc_min_limit[9]_i_2 ;
  wire \n_0_one_inc_min_limit[9]_i_3 ;
  wire \n_0_one_inc_min_limit[9]_i_4 ;
  wire \n_0_one_inc_min_limit[9]_i_5 ;
  wire \n_0_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_one_inc_min_limit_reg[9]_i_1 ;
  wire n_0_pi_f_dec_i_2;
  wire n_0_pi_f_dec_i_3;
  wire n_0_pi_f_dec_i_4;
  wire n_0_pi_f_dec_i_5;
  wire n_0_pi_f_dec_i_6;
  wire n_0_pi_f_inc_i_10;
  wire n_0_pi_f_inc_i_2;
  wire n_0_pi_f_inc_i_3;
  wire n_0_pi_f_inc_i_4;
  wire n_0_pi_f_inc_i_5;
  wire n_0_pi_f_inc_i_6;
  wire n_0_pi_f_inc_i_7;
  wire n_0_pi_f_inc_i_8;
  wire n_0_pi_f_inc_i_9;
  wire n_0_temp_cmp_four_dec_min_102_i_10;
  wire n_0_temp_cmp_four_dec_min_102_i_11;
  wire n_0_temp_cmp_four_dec_min_102_i_12;
  wire n_0_temp_cmp_four_dec_min_102_i_13;
  wire n_0_temp_cmp_four_dec_min_102_i_14;
  wire n_0_temp_cmp_four_dec_min_102_i_3;
  wire n_0_temp_cmp_four_dec_min_102_i_4;
  wire n_0_temp_cmp_four_dec_min_102_i_5;
  wire n_0_temp_cmp_four_dec_min_102_i_6;
  wire n_0_temp_cmp_four_dec_min_102_i_7;
  wire n_0_temp_cmp_four_dec_min_102_i_8;
  wire n_0_temp_cmp_four_dec_min_102_i_9;
  wire n_0_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_four_inc_max_102_i_10;
  wire n_0_temp_cmp_four_inc_max_102_i_11;
  wire n_0_temp_cmp_four_inc_max_102_i_12;
  wire n_0_temp_cmp_four_inc_max_102_i_13;
  wire n_0_temp_cmp_four_inc_max_102_i_14;
  wire n_0_temp_cmp_four_inc_max_102_i_3;
  wire n_0_temp_cmp_four_inc_max_102_i_4;
  wire n_0_temp_cmp_four_inc_max_102_i_5;
  wire n_0_temp_cmp_four_inc_max_102_i_6;
  wire n_0_temp_cmp_four_inc_max_102_i_7;
  wire n_0_temp_cmp_four_inc_max_102_i_8;
  wire n_0_temp_cmp_four_inc_max_102_i_9;
  wire n_0_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_neutral_max_102_i_10;
  wire n_0_temp_cmp_neutral_max_102_i_11;
  wire n_0_temp_cmp_neutral_max_102_i_12;
  wire n_0_temp_cmp_neutral_max_102_i_13;
  wire n_0_temp_cmp_neutral_max_102_i_14;
  wire n_0_temp_cmp_neutral_max_102_i_3;
  wire n_0_temp_cmp_neutral_max_102_i_4;
  wire n_0_temp_cmp_neutral_max_102_i_5;
  wire n_0_temp_cmp_neutral_max_102_i_6;
  wire n_0_temp_cmp_neutral_max_102_i_7;
  wire n_0_temp_cmp_neutral_max_102_i_8;
  wire n_0_temp_cmp_neutral_max_102_i_9;
  wire n_0_temp_cmp_neutral_max_102_reg_i_2;
  wire n_0_temp_cmp_neutral_min_102_i_10;
  wire n_0_temp_cmp_neutral_min_102_i_11;
  wire n_0_temp_cmp_neutral_min_102_i_12;
  wire n_0_temp_cmp_neutral_min_102_i_13;
  wire n_0_temp_cmp_neutral_min_102_i_14;
  wire n_0_temp_cmp_neutral_min_102_i_3;
  wire n_0_temp_cmp_neutral_min_102_i_4;
  wire n_0_temp_cmp_neutral_min_102_i_5;
  wire n_0_temp_cmp_neutral_min_102_i_6;
  wire n_0_temp_cmp_neutral_min_102_i_7;
  wire n_0_temp_cmp_neutral_min_102_i_8;
  wire n_0_temp_cmp_neutral_min_102_i_9;
  wire n_0_temp_cmp_neutral_min_102_reg_i_2;
  wire n_0_temp_cmp_one_dec_max_102_i_10;
  wire n_0_temp_cmp_one_dec_max_102_i_11;
  wire n_0_temp_cmp_one_dec_max_102_i_12;
  wire n_0_temp_cmp_one_dec_max_102_i_13;
  wire n_0_temp_cmp_one_dec_max_102_i_14;
  wire n_0_temp_cmp_one_dec_max_102_i_3;
  wire n_0_temp_cmp_one_dec_max_102_i_4;
  wire n_0_temp_cmp_one_dec_max_102_i_5;
  wire n_0_temp_cmp_one_dec_max_102_i_6;
  wire n_0_temp_cmp_one_dec_max_102_i_7;
  wire n_0_temp_cmp_one_dec_max_102_i_8;
  wire n_0_temp_cmp_one_dec_max_102_i_9;
  wire n_0_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_one_dec_min_102_i_10;
  wire n_0_temp_cmp_one_dec_min_102_i_11;
  wire n_0_temp_cmp_one_dec_min_102_i_12;
  wire n_0_temp_cmp_one_dec_min_102_i_13;
  wire n_0_temp_cmp_one_dec_min_102_i_14;
  wire n_0_temp_cmp_one_dec_min_102_i_3;
  wire n_0_temp_cmp_one_dec_min_102_i_4;
  wire n_0_temp_cmp_one_dec_min_102_i_5;
  wire n_0_temp_cmp_one_dec_min_102_i_6;
  wire n_0_temp_cmp_one_dec_min_102_i_7;
  wire n_0_temp_cmp_one_dec_min_102_i_8;
  wire n_0_temp_cmp_one_dec_min_102_i_9;
  wire n_0_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_one_inc_max_102_i_10;
  wire n_0_temp_cmp_one_inc_max_102_i_11;
  wire n_0_temp_cmp_one_inc_max_102_i_12;
  wire n_0_temp_cmp_one_inc_max_102_i_13;
  wire n_0_temp_cmp_one_inc_max_102_i_14;
  wire n_0_temp_cmp_one_inc_max_102_i_3;
  wire n_0_temp_cmp_one_inc_max_102_i_4;
  wire n_0_temp_cmp_one_inc_max_102_i_5;
  wire n_0_temp_cmp_one_inc_max_102_i_6;
  wire n_0_temp_cmp_one_inc_max_102_i_7;
  wire n_0_temp_cmp_one_inc_max_102_i_8;
  wire n_0_temp_cmp_one_inc_max_102_i_9;
  wire n_0_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_one_inc_min_102_i_10;
  wire n_0_temp_cmp_one_inc_min_102_i_11;
  wire n_0_temp_cmp_one_inc_min_102_i_12;
  wire n_0_temp_cmp_one_inc_min_102_i_13;
  wire n_0_temp_cmp_one_inc_min_102_i_14;
  wire n_0_temp_cmp_one_inc_min_102_i_3;
  wire n_0_temp_cmp_one_inc_min_102_i_4;
  wire n_0_temp_cmp_one_inc_min_102_i_5;
  wire n_0_temp_cmp_one_inc_min_102_i_6;
  wire n_0_temp_cmp_one_inc_min_102_i_7;
  wire n_0_temp_cmp_one_inc_min_102_i_8;
  wire n_0_temp_cmp_one_inc_min_102_i_9;
  wire n_0_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_0_temp_cmp_three_dec_max_102_i_10;
  wire n_0_temp_cmp_three_dec_max_102_i_11;
  wire n_0_temp_cmp_three_dec_max_102_i_12;
  wire n_0_temp_cmp_three_dec_max_102_i_13;
  wire n_0_temp_cmp_three_dec_max_102_i_14;
  wire n_0_temp_cmp_three_dec_max_102_i_3;
  wire n_0_temp_cmp_three_dec_max_102_i_4;
  wire n_0_temp_cmp_three_dec_max_102_i_5;
  wire n_0_temp_cmp_three_dec_max_102_i_6;
  wire n_0_temp_cmp_three_dec_max_102_i_7;
  wire n_0_temp_cmp_three_dec_max_102_i_8;
  wire n_0_temp_cmp_three_dec_max_102_i_9;
  wire n_0_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_three_dec_min_102_i_10;
  wire n_0_temp_cmp_three_dec_min_102_i_11;
  wire n_0_temp_cmp_three_dec_min_102_i_12;
  wire n_0_temp_cmp_three_dec_min_102_i_13;
  wire n_0_temp_cmp_three_dec_min_102_i_14;
  wire n_0_temp_cmp_three_dec_min_102_i_3;
  wire n_0_temp_cmp_three_dec_min_102_i_4;
  wire n_0_temp_cmp_three_dec_min_102_i_5;
  wire n_0_temp_cmp_three_dec_min_102_i_6;
  wire n_0_temp_cmp_three_dec_min_102_i_7;
  wire n_0_temp_cmp_three_dec_min_102_i_8;
  wire n_0_temp_cmp_three_dec_min_102_i_9;
  wire n_0_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_three_inc_max_102_i_10;
  wire n_0_temp_cmp_three_inc_max_102_i_11;
  wire n_0_temp_cmp_three_inc_max_102_i_12;
  wire n_0_temp_cmp_three_inc_max_102_i_13;
  wire n_0_temp_cmp_three_inc_max_102_i_14;
  wire n_0_temp_cmp_three_inc_max_102_i_3;
  wire n_0_temp_cmp_three_inc_max_102_i_4;
  wire n_0_temp_cmp_three_inc_max_102_i_5;
  wire n_0_temp_cmp_three_inc_max_102_i_6;
  wire n_0_temp_cmp_three_inc_max_102_i_7;
  wire n_0_temp_cmp_three_inc_max_102_i_8;
  wire n_0_temp_cmp_three_inc_max_102_i_9;
  wire n_0_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_three_inc_min_102_i_10;
  wire n_0_temp_cmp_three_inc_min_102_i_11;
  wire n_0_temp_cmp_three_inc_min_102_i_12;
  wire n_0_temp_cmp_three_inc_min_102_i_13;
  wire n_0_temp_cmp_three_inc_min_102_i_14;
  wire n_0_temp_cmp_three_inc_min_102_i_3;
  wire n_0_temp_cmp_three_inc_min_102_i_4;
  wire n_0_temp_cmp_three_inc_min_102_i_5;
  wire n_0_temp_cmp_three_inc_min_102_i_6;
  wire n_0_temp_cmp_three_inc_min_102_i_7;
  wire n_0_temp_cmp_three_inc_min_102_i_8;
  wire n_0_temp_cmp_three_inc_min_102_i_9;
  wire n_0_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_0_temp_cmp_two_dec_max_102_i_10;
  wire n_0_temp_cmp_two_dec_max_102_i_11;
  wire n_0_temp_cmp_two_dec_max_102_i_12;
  wire n_0_temp_cmp_two_dec_max_102_i_13;
  wire n_0_temp_cmp_two_dec_max_102_i_14;
  wire n_0_temp_cmp_two_dec_max_102_i_3;
  wire n_0_temp_cmp_two_dec_max_102_i_4;
  wire n_0_temp_cmp_two_dec_max_102_i_5;
  wire n_0_temp_cmp_two_dec_max_102_i_6;
  wire n_0_temp_cmp_two_dec_max_102_i_7;
  wire n_0_temp_cmp_two_dec_max_102_i_8;
  wire n_0_temp_cmp_two_dec_max_102_i_9;
  wire n_0_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_0_temp_cmp_two_dec_min_102_i_10;
  wire n_0_temp_cmp_two_dec_min_102_i_11;
  wire n_0_temp_cmp_two_dec_min_102_i_12;
  wire n_0_temp_cmp_two_dec_min_102_i_13;
  wire n_0_temp_cmp_two_dec_min_102_i_14;
  wire n_0_temp_cmp_two_dec_min_102_i_3;
  wire n_0_temp_cmp_two_dec_min_102_i_4;
  wire n_0_temp_cmp_two_dec_min_102_i_5;
  wire n_0_temp_cmp_two_dec_min_102_i_6;
  wire n_0_temp_cmp_two_dec_min_102_i_7;
  wire n_0_temp_cmp_two_dec_min_102_i_8;
  wire n_0_temp_cmp_two_dec_min_102_i_9;
  wire n_0_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_0_temp_cmp_two_inc_max_102_i_10;
  wire n_0_temp_cmp_two_inc_max_102_i_11;
  wire n_0_temp_cmp_two_inc_max_102_i_12;
  wire n_0_temp_cmp_two_inc_max_102_i_13;
  wire n_0_temp_cmp_two_inc_max_102_i_14;
  wire n_0_temp_cmp_two_inc_max_102_i_3;
  wire n_0_temp_cmp_two_inc_max_102_i_4;
  wire n_0_temp_cmp_two_inc_max_102_i_5;
  wire n_0_temp_cmp_two_inc_max_102_i_6;
  wire n_0_temp_cmp_two_inc_max_102_i_7;
  wire n_0_temp_cmp_two_inc_max_102_i_8;
  wire n_0_temp_cmp_two_inc_max_102_i_9;
  wire n_0_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_0_temp_cmp_two_inc_min_102_i_10;
  wire n_0_temp_cmp_two_inc_min_102_i_11;
  wire n_0_temp_cmp_two_inc_min_102_i_12;
  wire n_0_temp_cmp_two_inc_min_102_i_13;
  wire n_0_temp_cmp_two_inc_min_102_i_14;
  wire n_0_temp_cmp_two_inc_min_102_i_3;
  wire n_0_temp_cmp_two_inc_min_102_i_4;
  wire n_0_temp_cmp_two_inc_min_102_i_5;
  wire n_0_temp_cmp_two_inc_min_102_i_6;
  wire n_0_temp_cmp_two_inc_min_102_i_7;
  wire n_0_temp_cmp_two_inc_min_102_i_8;
  wire n_0_temp_cmp_two_inc_min_102_i_9;
  wire n_0_temp_cmp_two_inc_min_102_reg_i_2;
  wire n_0_tempmon_init_complete_i_2;
  wire n_0_tempmon_init_complete_i_3;
  wire \n_0_tempmon_state[0]_i_2 ;
  wire \n_0_tempmon_state[0]_i_3 ;
  wire \n_0_tempmon_state[0]_i_4 ;
  wire \n_0_tempmon_state[10]_i_1 ;
  wire \n_0_tempmon_state[10]_i_10 ;
  wire \n_0_tempmon_state[10]_i_11 ;
  wire \n_0_tempmon_state[10]_i_12 ;
  wire \n_0_tempmon_state[10]_i_13 ;
  wire \n_0_tempmon_state[10]_i_14 ;
  wire \n_0_tempmon_state[10]_i_15 ;
  wire \n_0_tempmon_state[10]_i_3 ;
  wire \n_0_tempmon_state[10]_i_4 ;
  wire \n_0_tempmon_state[10]_i_5 ;
  wire \n_0_tempmon_state[10]_i_6 ;
  wire \n_0_tempmon_state[10]_i_7 ;
  wire \n_0_tempmon_state[10]_i_8 ;
  wire \n_0_tempmon_state[10]_i_9 ;
  wire \n_0_tempmon_state[2]_i_2 ;
  wire \n_0_tempmon_state[3]_i_2 ;
  wire \n_0_tempmon_state[4]_i_2 ;
  wire \n_0_tempmon_state[4]_i_3 ;
  wire \n_0_tempmon_state[5]_i_2 ;
  wire \n_0_tempmon_state[5]_i_3 ;
  wire \n_0_tempmon_state[6]_i_2 ;
  wire \n_0_tempmon_state[6]_i_3 ;
  wire \n_0_tempmon_state[6]_i_4 ;
  wire \n_0_tempmon_state[6]_i_5 ;
  wire \n_0_tempmon_state[7]_i_2 ;
  wire \n_0_tempmon_state[7]_i_3 ;
  wire \n_0_tempmon_state[8]_i_2 ;
  wire \n_0_tempmon_state[8]_i_3 ;
  wire \n_0_tempmon_state[8]_i_4 ;
  wire \n_0_tempmon_state[9]_i_2 ;
  wire \n_0_tempmon_state[9]_i_3 ;
  wire \n_0_three_dec_max_limit[0]_i_1 ;
  wire \n_0_three_dec_max_limit[10]_i_1 ;
  wire \n_0_three_dec_max_limit[11]_i_1 ;
  wire \n_0_three_dec_max_limit[11]_i_3 ;
  wire \n_0_three_dec_max_limit[11]_i_4 ;
  wire \n_0_three_dec_max_limit[11]_i_5 ;
  wire \n_0_three_dec_max_limit[1]_i_1 ;
  wire \n_0_three_dec_max_limit[2]_i_1 ;
  wire \n_0_three_dec_max_limit[3]_i_1 ;
  wire \n_0_three_dec_max_limit[4]_i_1 ;
  wire \n_0_three_dec_max_limit[4]_i_3 ;
  wire \n_0_three_dec_max_limit[4]_i_4 ;
  wire \n_0_three_dec_max_limit[4]_i_5 ;
  wire \n_0_three_dec_max_limit[4]_i_6 ;
  wire \n_0_three_dec_max_limit[5]_i_1 ;
  wire \n_0_three_dec_max_limit[6]_i_1 ;
  wire \n_0_three_dec_max_limit[7]_i_1 ;
  wire \n_0_three_dec_max_limit[8]_i_1 ;
  wire \n_0_three_dec_max_limit[8]_i_3 ;
  wire \n_0_three_dec_max_limit[8]_i_4 ;
  wire \n_0_three_dec_max_limit[8]_i_5 ;
  wire \n_0_three_dec_max_limit[8]_i_6 ;
  wire \n_0_three_dec_max_limit[9]_i_1 ;
  wire \n_0_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_0_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_0_three_dec_min_limit[11]_i_2 ;
  wire \n_0_three_dec_min_limit[11]_i_3 ;
  wire \n_0_three_dec_min_limit[5]_i_2 ;
  wire \n_0_three_dec_min_limit[5]_i_3 ;
  wire \n_0_three_dec_min_limit[5]_i_4 ;
  wire \n_0_three_dec_min_limit[5]_i_5 ;
  wire \n_0_three_dec_min_limit[9]_i_2 ;
  wire \n_0_three_dec_min_limit[9]_i_3 ;
  wire \n_0_three_dec_min_limit[9]_i_4 ;
  wire \n_0_three_dec_min_limit[9]_i_5 ;
  wire \n_0_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_three_inc_max_limit[11]_i_2 ;
  wire \n_0_three_inc_max_limit[11]_i_3 ;
  wire \n_0_three_inc_max_limit[11]_i_4 ;
  wire \n_0_three_inc_max_limit[4]_i_2 ;
  wire \n_0_three_inc_max_limit[4]_i_3 ;
  wire \n_0_three_inc_max_limit[4]_i_4 ;
  wire \n_0_three_inc_max_limit[4]_i_5 ;
  wire \n_0_three_inc_max_limit[8]_i_2 ;
  wire \n_0_three_inc_max_limit[8]_i_3 ;
  wire \n_0_three_inc_max_limit[8]_i_4 ;
  wire \n_0_three_inc_max_limit[8]_i_5 ;
  wire \n_0_three_inc_max_limit_reg[4]_i_1 ;
  wire \n_0_three_inc_max_limit_reg[8]_i_1 ;
  wire \n_0_three_inc_min_limit[11]_i_2 ;
  wire \n_0_three_inc_min_limit[11]_i_3 ;
  wire \n_0_three_inc_min_limit[5]_i_2 ;
  wire \n_0_three_inc_min_limit[5]_i_3 ;
  wire \n_0_three_inc_min_limit[5]_i_4 ;
  wire \n_0_three_inc_min_limit[5]_i_5 ;
  wire \n_0_three_inc_min_limit[9]_i_2 ;
  wire \n_0_three_inc_min_limit[9]_i_3 ;
  wire \n_0_three_inc_min_limit[9]_i_4 ;
  wire \n_0_three_inc_min_limit[9]_i_5 ;
  wire \n_0_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_0_two_dec_max_limit[0]_i_1 ;
  wire \n_0_two_dec_max_limit[11]_i_2 ;
  wire \n_0_two_dec_max_limit[11]_i_3 ;
  wire \n_0_two_dec_max_limit[11]_i_4 ;
  wire \n_0_two_dec_max_limit[4]_i_2 ;
  wire \n_0_two_dec_max_limit[4]_i_3 ;
  wire \n_0_two_dec_max_limit[4]_i_4 ;
  wire \n_0_two_dec_max_limit[4]_i_5 ;
  wire \n_0_two_dec_max_limit[8]_i_2 ;
  wire \n_0_two_dec_max_limit[8]_i_3 ;
  wire \n_0_two_dec_max_limit[8]_i_4 ;
  wire \n_0_two_dec_max_limit[8]_i_5 ;
  wire \n_0_two_dec_max_limit_reg[4]_i_1 ;
  wire \n_0_two_dec_max_limit_reg[8]_i_1 ;
  wire \n_0_two_dec_min_limit[11]_i_2 ;
  wire \n_0_two_dec_min_limit[11]_i_3 ;
  wire \n_0_two_dec_min_limit[5]_i_2 ;
  wire \n_0_two_dec_min_limit[5]_i_3 ;
  wire \n_0_two_dec_min_limit[5]_i_4 ;
  wire \n_0_two_dec_min_limit[5]_i_5 ;
  wire \n_0_two_dec_min_limit[9]_i_2 ;
  wire \n_0_two_dec_min_limit[9]_i_3 ;
  wire \n_0_two_dec_min_limit[9]_i_4 ;
  wire \n_0_two_dec_min_limit[9]_i_5 ;
  wire \n_0_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_0_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_0_two_inc_max_limit[11]_i_2 ;
  wire \n_0_two_inc_max_limit[11]_i_3 ;
  wire \n_0_two_inc_max_limit[11]_i_4 ;
  wire \n_0_two_inc_max_limit[4]_i_2 ;
  wire \n_0_two_inc_max_limit[4]_i_3 ;
  wire \n_0_two_inc_max_limit[4]_i_4 ;
  wire \n_0_two_inc_max_limit[4]_i_5 ;
  wire \n_0_two_inc_max_limit[8]_i_2 ;
  wire \n_0_two_inc_max_limit[8]_i_3 ;
  wire \n_0_two_inc_max_limit[8]_i_4 ;
  wire \n_0_two_inc_max_limit[8]_i_5 ;
  wire \n_0_two_inc_max_limit_reg[4]_i_1 ;
  wire \n_0_two_inc_max_limit_reg[8]_i_1 ;
  wire \n_0_two_inc_min_limit[11]_i_2 ;
  wire \n_0_two_inc_min_limit[11]_i_3 ;
  wire \n_0_two_inc_min_limit[5]_i_2 ;
  wire \n_0_two_inc_min_limit[5]_i_3 ;
  wire \n_0_two_inc_min_limit[5]_i_4 ;
  wire \n_0_two_inc_min_limit[5]_i_5 ;
  wire \n_0_two_inc_min_limit[9]_i_2 ;
  wire \n_0_two_inc_min_limit[9]_i_3 ;
  wire \n_0_two_inc_min_limit[9]_i_4 ;
  wire \n_0_two_inc_min_limit[9]_i_5 ;
  wire \n_0_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_0_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_1_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_four_inc_max_limit_reg[4]_i_1 ;
  wire \n_1_four_inc_max_limit_reg[8]_i_1 ;
  wire \n_1_neutral_max_limit_reg[4]_i_1 ;
  wire \n_1_neutral_max_limit_reg[8]_i_1 ;
  wire \n_1_neutral_min_limit_reg[5]_i_1 ;
  wire \n_1_neutral_min_limit_reg[9]_i_1 ;
  wire \n_1_one_dec_max_limit_reg[4]_i_1 ;
  wire \n_1_one_dec_max_limit_reg[8]_i_1 ;
  wire \n_1_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_one_inc_max_limit_reg[4]_i_1 ;
  wire \n_1_one_inc_max_limit_reg[8]_i_1 ;
  wire \n_1_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_one_inc_min_limit_reg[9]_i_1 ;
  wire n_1_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_neutral_max_102_reg_i_2;
  wire n_1_temp_cmp_neutral_min_102_reg_i_2;
  wire n_1_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_1_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_1_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_1_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_1_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_1_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_1_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_1_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_1_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_three_inc_max_limit_reg[4]_i_1 ;
  wire \n_1_three_inc_max_limit_reg[8]_i_1 ;
  wire \n_1_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_1_two_dec_max_limit_reg[4]_i_1 ;
  wire \n_1_two_dec_max_limit_reg[8]_i_1 ;
  wire \n_1_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_1_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_1_two_inc_max_limit_reg[4]_i_1 ;
  wire \n_1_two_inc_max_limit_reg[8]_i_1 ;
  wire \n_1_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_1_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_2_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[4]_i_1 ;
  wire \n_2_four_inc_max_limit_reg[8]_i_1 ;
  wire \n_2_neutral_max_limit_reg[11]_i_1 ;
  wire \n_2_neutral_max_limit_reg[4]_i_1 ;
  wire \n_2_neutral_max_limit_reg[8]_i_1 ;
  wire \n_2_neutral_min_limit_reg[5]_i_1 ;
  wire \n_2_neutral_min_limit_reg[9]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[11]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[4]_i_1 ;
  wire \n_2_one_dec_max_limit_reg[8]_i_1 ;
  wire \n_2_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[4]_i_1 ;
  wire \n_2_one_inc_max_limit_reg[8]_i_1 ;
  wire \n_2_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_one_inc_min_limit_reg[9]_i_1 ;
  wire n_2_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_neutral_max_102_reg_i_2;
  wire n_2_temp_cmp_neutral_min_102_reg_i_2;
  wire n_2_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_2_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_2_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_2_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_2_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_2_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_2_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_2_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_2_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_2_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[4]_i_1 ;
  wire \n_2_three_inc_max_limit_reg[8]_i_1 ;
  wire \n_2_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[11]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[4]_i_1 ;
  wire \n_2_two_dec_max_limit_reg[8]_i_1 ;
  wire \n_2_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_2_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[11]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[4]_i_1 ;
  wire \n_2_two_inc_max_limit_reg[8]_i_1 ;
  wire \n_2_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_2_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_four_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[4]_i_1 ;
  wire \n_3_four_inc_max_limit_reg[8]_i_1 ;
  wire \n_3_neutral_max_limit_reg[11]_i_1 ;
  wire \n_3_neutral_max_limit_reg[4]_i_1 ;
  wire \n_3_neutral_max_limit_reg[8]_i_1 ;
  wire \n_3_neutral_min_limit_reg[11]_i_1 ;
  wire \n_3_neutral_min_limit_reg[5]_i_1 ;
  wire \n_3_neutral_min_limit_reg[9]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[11]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[4]_i_1 ;
  wire \n_3_one_dec_max_limit_reg[8]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_one_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[4]_i_1 ;
  wire \n_3_one_inc_max_limit_reg[8]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_one_inc_min_limit_reg[9]_i_1 ;
  wire n_3_temp_cmp_four_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_four_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_four_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_four_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_neutral_max_102_reg_i_1;
  wire n_3_temp_cmp_neutral_max_102_reg_i_2;
  wire n_3_temp_cmp_neutral_min_102_reg_i_1;
  wire n_3_temp_cmp_neutral_min_102_reg_i_2;
  wire n_3_temp_cmp_one_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_one_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_one_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_one_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_one_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_one_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_one_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_one_inc_min_102_reg_i_2;
  wire n_3_temp_cmp_three_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_three_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_three_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_three_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_three_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_three_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_three_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_three_inc_min_102_reg_i_2;
  wire n_3_temp_cmp_two_dec_max_102_reg_i_1;
  wire n_3_temp_cmp_two_dec_max_102_reg_i_2;
  wire n_3_temp_cmp_two_dec_min_102_reg_i_1;
  wire n_3_temp_cmp_two_dec_min_102_reg_i_2;
  wire n_3_temp_cmp_two_inc_max_102_reg_i_1;
  wire n_3_temp_cmp_two_inc_max_102_reg_i_2;
  wire n_3_temp_cmp_two_inc_min_102_reg_i_1;
  wire n_3_temp_cmp_two_inc_min_102_reg_i_2;
  wire \n_3_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_3_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_3_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_3_three_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_three_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_three_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[4]_i_1 ;
  wire \n_3_three_inc_max_limit_reg[8]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_three_inc_min_limit_reg[9]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[11]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[4]_i_1 ;
  wire \n_3_two_dec_max_limit_reg[8]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[11]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[5]_i_1 ;
  wire \n_3_two_dec_min_limit_reg[9]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[11]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[4]_i_1 ;
  wire \n_3_two_inc_max_limit_reg[8]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[11]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[5]_i_1 ;
  wire \n_3_two_inc_min_limit_reg[9]_i_1 ;
  wire \n_4_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_4_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_5_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_6_three_dec_max_limit_reg[8]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[11]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[4]_i_2 ;
  wire \n_7_three_dec_max_limit_reg[8]_i_2 ;
  wire [11:1]neutral_max_limit;
  wire [11:1]neutral_max_limit_nxt;
  wire [11:1]neutral_min_limit;
  wire [11:2]neutral_min_limit_nxt;
  wire [11:1]one_dec_max_limit;
  wire [11:1]one_dec_max_limit_nxt;
  wire [11:1]one_dec_min_limit;
  wire [11:2]one_dec_min_limit_nxt;
  wire [11:1]one_inc_max_limit;
  wire [11:1]one_inc_max_limit_nxt;
  wire [11:1]one_inc_min_limit;
  wire [11:2]one_inc_min_limit_nxt;
  wire p_0_in;
  wire pi_f_dec_nxt;
  wire pi_f_inc_nxt;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire tempmon_init_complete;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire tempmon_state_init;
  wire [10:0]tempmon_state_nxt;
  wire [11:0]three_dec_max_limit;
  wire [11:0]three_dec_min_limit;
  wire [11:2]three_dec_min_limit_nxt;
  wire [11:1]three_inc_max_limit;
  wire [11:1]three_inc_max_limit_nxt;
  wire [11:1]three_inc_min_limit;
  wire [11:2]three_inc_min_limit_nxt;
  wire [11:0]two_dec_max_limit;
  wire [11:1]two_dec_max_limit_nxt;
  wire [11:1]two_dec_min_limit;
  wire [11:2]two_dec_min_limit_nxt;
  wire [11:1]two_inc_max_limit;
  wire [11:1]two_inc_max_limit_nxt;
  wire [11:1]two_inc_min_limit;
  wire [11:2]two_inc_min_limit_nxt;
  wire update_temp_101;
  wire update_temp_102;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT4 #(
    .INIT(16'hABAA)) 
     \calib_zero_ctrl[0]_i_2 
       (.I0(I76),
        .I1(O1),
        .I2(O2),
        .I3(I1),
        .O(calib_sel0));
(* SOFT_HLUTNM = "soft_lutpair218" *) 
   LUT3 #(
    .INIT(8'h02)) 
     \calib_zero_inputs[0]_i_1 
       (.I0(I1),
        .I1(O2),
        .I2(O1),
        .O(O4));
FDRE \device_temp_101_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[0]),
        .Q(device_temp_101[0]),
        .R(I11));
FDRE \device_temp_101_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[10]),
        .Q(device_temp_101[10]),
        .R(I11));
FDRE \device_temp_101_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[11]),
        .Q(device_temp_101[11]),
        .R(I11));
FDRE \device_temp_101_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[1]),
        .Q(device_temp_101[1]),
        .R(I11));
FDRE \device_temp_101_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[2]),
        .Q(device_temp_101[2]),
        .R(I11));
FDRE \device_temp_101_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[3]),
        .Q(device_temp_101[3]),
        .R(I11));
FDRE \device_temp_101_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[4]),
        .Q(device_temp_101[4]),
        .R(I11));
FDRE \device_temp_101_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[5]),
        .Q(device_temp_101[5]),
        .R(I11));
FDRE \device_temp_101_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[6]),
        .Q(device_temp_101[6]),
        .R(I11));
FDRE \device_temp_101_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[7]),
        .Q(device_temp_101[7]),
        .R(I11));
FDRE \device_temp_101_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[8]),
        .Q(device_temp_101[8]),
        .R(I11));
FDRE \device_temp_101_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(I104[9]),
        .Q(device_temp_101[9]),
        .R(I11));
FDRE \device_temp_init_reg[0] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(I6));
FDRE \device_temp_init_reg[10] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(I6));
FDRE \device_temp_init_reg[11] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(I6));
FDRE \device_temp_init_reg[1] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(I6));
FDRE \device_temp_init_reg[2] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(I6));
FDRE \device_temp_init_reg[3] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(I6));
FDRE \device_temp_init_reg[4] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(I6));
FDRE \device_temp_init_reg[5] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(I6));
FDRE \device_temp_init_reg[6] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(I6));
FDRE \device_temp_init_reg[7] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(I6));
FDRE \device_temp_init_reg[8] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(I6));
FDRE \device_temp_init_reg[9] 
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(I6));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\n_0_four_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\n_0_four_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\n_0_four_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\n_0_four_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\n_0_four_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_dec_min_limit[5]_i_5 
       (.I0(three_dec_max_limit[2]),
        .O(\n_0_four_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\n_0_four_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\n_0_four_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\n_0_four_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\n_0_four_dec_min_limit[9]_i_5 ));
FDRE \four_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(I11));
FDRE \four_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(I11));
FDRE \four_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(I11));
CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_four_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_four_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_four_dec_min_limit[11]_i_2 ,\n_0_four_dec_min_limit[11]_i_3 }));
FDRE \four_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(I11));
FDRE \four_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(I11));
FDRE \four_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(I11));
FDRE \four_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(I11));
FDRE \four_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(I11));
CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_four_dec_min_limit_reg[5]_i_1 ,\n_1_four_dec_min_limit_reg[5]_i_1 ,\n_2_four_dec_min_limit_reg[5]_i_1 ,\n_3_four_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\n_0_four_dec_min_limit[5]_i_2 ,\n_0_four_dec_min_limit[5]_i_3 ,\n_0_four_dec_min_limit[5]_i_4 ,\n_0_four_dec_min_limit[5]_i_5 }));
FDRE \four_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(I11));
FDRE \four_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(I11));
FDRE \four_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(I11));
FDRE \four_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(I11));
CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_four_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_four_dec_min_limit_reg[9]_i_1 ,\n_1_four_dec_min_limit_reg[9]_i_1 ,\n_2_four_dec_min_limit_reg[9]_i_1 ,\n_3_four_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\n_0_four_dec_min_limit[9]_i_2 ,\n_0_four_dec_min_limit[9]_i_3 ,\n_0_four_dec_min_limit[9]_i_4 ,\n_0_four_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_four_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_four_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_four_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_four_inc_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_four_inc_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_four_inc_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_four_inc_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_four_inc_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_four_inc_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \four_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_four_inc_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \four_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_four_inc_max_limit[8]_i_5 ));
FDRE \four_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(I8));
FDRE \four_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(I8));
CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_four_inc_max_limit_reg[8]_i_1 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_four_inc_max_limit_reg[11]_i_1 ,\n_3_four_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_four_inc_max_limit[11]_i_2 ,\n_0_four_inc_max_limit[11]_i_3 ,\n_0_four_inc_max_limit[11]_i_4 }));
FDRE \four_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[1]),
        .Q(four_inc_max_limit[1]),
        .R(I8));
FDRE \four_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(I8));
FDRE \four_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(I8));
FDRE \four_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(I8));
CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_four_inc_max_limit_reg[4]_i_1 ,\n_1_four_inc_max_limit_reg[4]_i_1 ,\n_2_four_inc_max_limit_reg[4]_i_1 ,\n_3_four_inc_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O(four_inc_max_limit_nxt[4:1]),
        .S({\n_0_four_inc_max_limit[4]_i_2 ,\n_0_four_inc_max_limit[4]_i_3 ,\n_0_four_inc_max_limit[4]_i_4 ,\n_0_four_inc_max_limit[4]_i_5 }));
FDRE \four_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(I8));
FDRE \four_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(I8));
FDRE \four_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(I8));
FDRE \four_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(I8));
CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\n_0_four_inc_max_limit_reg[4]_i_1 ),
        .CO({\n_0_four_inc_max_limit_reg[8]_i_1 ,\n_1_four_inc_max_limit_reg[8]_i_1 ,\n_2_four_inc_max_limit_reg[8]_i_1 ,\n_3_four_inc_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({\n_0_four_inc_max_limit[8]_i_2 ,\n_0_four_inc_max_limit[8]_i_3 ,\n_0_four_inc_max_limit[8]_i_4 ,\n_0_four_inc_max_limit[8]_i_5 }));
FDRE \four_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(I8));
LUT6 #(
    .INIT(64'h8888888888880888)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(I2),
        .I1(I3),
        .I2(I4),
        .I3(I5),
        .I4(O1),
        .I5(O2),
        .O(O3));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_neutral_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_neutral_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_neutral_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_neutral_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_neutral_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_neutral_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_neutral_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_neutral_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_neutral_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_neutral_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_neutral_max_limit[8]_i_5 ));
FDRE \neutral_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(I10));
FDRE \neutral_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(I10));
CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\n_0_neutral_max_limit_reg[8]_i_1 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_neutral_max_limit_reg[11]_i_1 ,\n_3_neutral_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_neutral_max_limit[11]_i_2 ,\n_0_neutral_max_limit[11]_i_3 ,\n_0_neutral_max_limit[11]_i_4 }));
FDRE \neutral_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[1]),
        .Q(neutral_max_limit[1]),
        .R(I10));
FDRE \neutral_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(I10));
FDRE \neutral_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(I10));
FDRE \neutral_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(I10));
CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_neutral_max_limit_reg[4]_i_1 ,\n_1_neutral_max_limit_reg[4]_i_1 ,\n_2_neutral_max_limit_reg[4]_i_1 ,\n_3_neutral_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O(neutral_max_limit_nxt[4:1]),
        .S({\n_0_neutral_max_limit[4]_i_2 ,\n_0_neutral_max_limit[4]_i_3 ,\n_0_neutral_max_limit[4]_i_4 ,\n_0_neutral_max_limit[4]_i_5 }));
FDRE \neutral_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(I10));
FDRE \neutral_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(I10));
FDRE \neutral_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(I10));
FDRE \neutral_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(I10));
CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\n_0_neutral_max_limit_reg[4]_i_1 ),
        .CO({\n_0_neutral_max_limit_reg[8]_i_1 ,\n_1_neutral_max_limit_reg[8]_i_1 ,\n_2_neutral_max_limit_reg[8]_i_1 ,\n_3_neutral_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({\n_0_neutral_max_limit[8]_i_2 ,\n_0_neutral_max_limit[8]_i_3 ,\n_0_neutral_max_limit[8]_i_4 ,\n_0_neutral_max_limit[8]_i_5 }));
FDRE \neutral_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(I10));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\n_0_neutral_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\n_0_neutral_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\n_0_neutral_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\n_0_neutral_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\n_0_neutral_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \neutral_min_limit[5]_i_5 
       (.I0(one_inc_max_limit[2]),
        .O(\n_0_neutral_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\n_0_neutral_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\n_0_neutral_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\n_0_neutral_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\n_0_neutral_min_limit[9]_i_5 ));
FDRE \neutral_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(I9));
FDRE \neutral_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(I9));
CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\n_0_neutral_min_limit_reg[9]_i_1 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_neutral_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_neutral_min_limit[11]_i_2 ,\n_0_neutral_min_limit[11]_i_3 }));
FDRE \neutral_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit[1]),
        .Q(neutral_min_limit[1]),
        .R(I9));
FDRE \neutral_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(I9));
FDRE \neutral_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(I9));
FDRE \neutral_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(I9));
FDRE \neutral_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(I9));
CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_neutral_min_limit_reg[5]_i_1 ,\n_1_neutral_min_limit_reg[5]_i_1 ,\n_2_neutral_min_limit_reg[5]_i_1 ,\n_3_neutral_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\n_0_neutral_min_limit[5]_i_2 ,\n_0_neutral_min_limit[5]_i_3 ,\n_0_neutral_min_limit[5]_i_4 ,\n_0_neutral_min_limit[5]_i_5 }));
FDRE \neutral_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(I9));
FDRE \neutral_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(I9));
FDRE \neutral_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(I9));
FDRE \neutral_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(I9));
CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\n_0_neutral_min_limit_reg[5]_i_1 ),
        .CO({\n_0_neutral_min_limit_reg[9]_i_1 ,\n_1_neutral_min_limit_reg[9]_i_1 ,\n_2_neutral_min_limit_reg[9]_i_1 ,\n_3_neutral_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\n_0_neutral_min_limit[9]_i_2 ,\n_0_neutral_min_limit[9]_i_3 ,\n_0_neutral_min_limit[9]_i_4 ,\n_0_neutral_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_one_dec_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_one_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_one_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_one_dec_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_one_dec_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_one_dec_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_one_dec_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_one_dec_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_one_dec_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_one_dec_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_one_dec_max_limit[8]_i_5 ));
FDRE \one_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(I10));
FDRE \one_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(I10));
CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\n_0_one_dec_max_limit_reg[8]_i_1 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_one_dec_max_limit_reg[11]_i_1 ,\n_3_one_dec_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_one_dec_max_limit[11]_i_2 ,\n_0_one_dec_max_limit[11]_i_3 ,\n_0_one_dec_max_limit[11]_i_4 }));
FDRE \one_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[1]),
        .Q(one_dec_max_limit[1]),
        .R(I10));
FDRE \one_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(I10));
FDRE \one_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(I10));
FDRE \one_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(I10));
CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_dec_max_limit_reg[4]_i_1 ,\n_1_one_dec_max_limit_reg[4]_i_1 ,\n_2_one_dec_max_limit_reg[4]_i_1 ,\n_3_one_dec_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O(one_dec_max_limit_nxt[4:1]),
        .S({\n_0_one_dec_max_limit[4]_i_2 ,\n_0_one_dec_max_limit[4]_i_3 ,\n_0_one_dec_max_limit[4]_i_4 ,\n_0_one_dec_max_limit[4]_i_5 }));
FDRE \one_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(I10));
FDRE \one_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(I10));
FDRE \one_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(I10));
FDRE \one_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(I10));
CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\n_0_one_dec_max_limit_reg[4]_i_1 ),
        .CO({\n_0_one_dec_max_limit_reg[8]_i_1 ,\n_1_one_dec_max_limit_reg[8]_i_1 ,\n_2_one_dec_max_limit_reg[8]_i_1 ,\n_3_one_dec_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\n_0_one_dec_max_limit[8]_i_2 ,\n_0_one_dec_max_limit[8]_i_3 ,\n_0_one_dec_max_limit[8]_i_4 ,\n_0_one_dec_max_limit[8]_i_5 }));
FDRE \one_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(I10));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\n_0_one_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\n_0_one_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\n_0_one_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\n_0_one_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\n_0_one_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_dec_min_limit[5]_i_5 
       (.I0(neutral_max_limit[2]),
        .O(\n_0_one_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\n_0_one_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\n_0_one_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\n_0_one_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\n_0_one_dec_min_limit[9]_i_5 ));
FDRE \one_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(I9));
FDRE \one_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(I9));
CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_one_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_one_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_one_dec_min_limit[11]_i_2 ,\n_0_one_dec_min_limit[11]_i_3 }));
FDRE \one_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(one_dec_min_limit[1]),
        .R(I9));
FDRE \one_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(I9));
FDRE \one_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(I9));
FDRE \one_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(I9));
FDRE \one_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(I9));
CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_dec_min_limit_reg[5]_i_1 ,\n_1_one_dec_min_limit_reg[5]_i_1 ,\n_2_one_dec_min_limit_reg[5]_i_1 ,\n_3_one_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\n_0_one_dec_min_limit[5]_i_2 ,\n_0_one_dec_min_limit[5]_i_3 ,\n_0_one_dec_min_limit[5]_i_4 ,\n_0_one_dec_min_limit[5]_i_5 }));
FDRE \one_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(I9));
FDRE \one_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(I9));
FDRE \one_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(I9));
FDRE \one_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(I9));
CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_one_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_one_dec_min_limit_reg[9]_i_1 ,\n_1_one_dec_min_limit_reg[9]_i_1 ,\n_2_one_dec_min_limit_reg[9]_i_1 ,\n_3_one_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\n_0_one_dec_min_limit[9]_i_2 ,\n_0_one_dec_min_limit[9]_i_3 ,\n_0_one_dec_min_limit[9]_i_4 ,\n_0_one_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_one_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_one_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_one_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_one_inc_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_one_inc_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_one_inc_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_one_inc_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_one_inc_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_one_inc_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_one_inc_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_one_inc_max_limit[8]_i_5 ));
FDRE \one_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(I10));
FDRE \one_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(I10));
CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_one_inc_max_limit_reg[8]_i_1 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_one_inc_max_limit_reg[11]_i_1 ,\n_3_one_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_one_inc_max_limit[11]_i_2 ,\n_0_one_inc_max_limit[11]_i_3 ,\n_0_one_inc_max_limit[11]_i_4 }));
FDRE \one_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[1]),
        .Q(one_inc_max_limit[1]),
        .R(I10));
FDRE \one_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(I10));
FDRE \one_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(I10));
FDRE \one_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(I10));
CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_inc_max_limit_reg[4]_i_1 ,\n_1_one_inc_max_limit_reg[4]_i_1 ,\n_2_one_inc_max_limit_reg[4]_i_1 ,\n_3_one_inc_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[4:1]),
        .S({\n_0_one_inc_max_limit[4]_i_2 ,\n_0_one_inc_max_limit[4]_i_3 ,\n_0_one_inc_max_limit[4]_i_4 ,\n_0_one_inc_max_limit[4]_i_5 }));
FDRE \one_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(I10));
FDRE \one_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(I10));
FDRE \one_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(I10));
FDRE \one_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(I10));
CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\n_0_one_inc_max_limit_reg[4]_i_1 ),
        .CO({\n_0_one_inc_max_limit_reg[8]_i_1 ,\n_1_one_inc_max_limit_reg[8]_i_1 ,\n_2_one_inc_max_limit_reg[8]_i_1 ,\n_3_one_inc_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\n_0_one_inc_max_limit[8]_i_2 ,\n_0_one_inc_max_limit[8]_i_3 ,\n_0_one_inc_max_limit[8]_i_4 ,\n_0_one_inc_max_limit[8]_i_5 }));
FDRE \one_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(I10));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\n_0_one_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\n_0_one_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\n_0_one_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\n_0_one_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\n_0_one_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \one_inc_min_limit[5]_i_5 
       (.I0(two_inc_max_limit[2]),
        .O(\n_0_one_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\n_0_one_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\n_0_one_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\n_0_one_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\n_0_one_inc_min_limit[9]_i_5 ));
FDRE \one_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(I6));
FDRE \one_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(I6));
CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_one_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_one_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_one_inc_min_limit[11]_i_2 ,\n_0_one_inc_min_limit[11]_i_3 }));
FDRE \one_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit[1]),
        .Q(one_inc_min_limit[1]),
        .R(I6));
FDRE \one_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(I6));
FDRE \one_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(I6));
FDRE \one_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(I6));
FDRE \one_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(I6));
CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_one_inc_min_limit_reg[5]_i_1 ,\n_1_one_inc_min_limit_reg[5]_i_1 ,\n_2_one_inc_min_limit_reg[5]_i_1 ,\n_3_one_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\n_0_one_inc_min_limit[5]_i_2 ,\n_0_one_inc_min_limit[5]_i_3 ,\n_0_one_inc_min_limit[5]_i_4 ,\n_0_one_inc_min_limit[5]_i_5 }));
FDRE \one_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(I6));
FDRE \one_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(I6));
FDRE \one_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(I6));
FDRE \one_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(I6));
CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_one_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_one_inc_min_limit_reg[9]_i_1 ,\n_1_one_inc_min_limit_reg[9]_i_1 ,\n_2_one_inc_min_limit_reg[9]_i_1 ,\n_3_one_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\n_0_one_inc_min_limit[9]_i_2 ,\n_0_one_inc_min_limit[9]_i_3 ,\n_0_one_inc_min_limit[9]_i_4 ,\n_0_one_inc_min_limit[9]_i_5 }));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     pi_f_dec_i_1
       (.I0(n_0_pi_f_dec_i_2),
        .I1(n_0_pi_f_dec_i_3),
        .I2(n_0_pi_f_dec_i_4),
        .I3(\n_0_tempmon_state[5]_i_2 ),
        .I4(n_0_pi_f_dec_i_5),
        .O(pi_f_dec_nxt));
LUT4 #(
    .INIT(16'h0800)) 
     pi_f_dec_i_2
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(tempmon_state[4]),
        .I3(\n_0_tempmon_state[4]_i_2 ),
        .O(n_0_pi_f_dec_i_2));
LUT6 #(
    .INIT(64'h1000000000000000)) 
     pi_f_dec_i_3
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[10]),
        .I2(update_temp_102),
        .I3(temp_cmp_four_inc_max_102),
        .I4(tempmon_state[2]),
        .I5(\n_0_tempmon_state[9]_i_2 ),
        .O(n_0_pi_f_dec_i_3));
LUT6 #(
    .INIT(64'hFFFFFFFF38000800)) 
     pi_f_dec_i_4
       (.I0(temp_cmp_one_dec_max_102),
        .I1(tempmon_state[7]),
        .I2(tempmon_state[6]),
        .I3(\n_0_tempmon_state[8]_i_3 ),
        .I4(temp_cmp_neutral_max_102),
        .I5(n_0_pi_f_dec_i_6),
        .O(n_0_pi_f_dec_i_4));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'h80)) 
     pi_f_dec_i_5
       (.I0(\n_0_tempmon_state[6]_i_4 ),
        .I1(update_temp_102),
        .I2(temp_cmp_one_inc_max_102),
        .O(n_0_pi_f_dec_i_5));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT5 #(
    .INIT(32'hF8008800)) 
     pi_f_dec_i_6
       (.I0(temp_cmp_two_dec_max_102),
        .I1(\n_0_tempmon_state[7]_i_2 ),
        .I2(temp_cmp_three_dec_max_102),
        .I3(update_temp_102),
        .I4(\n_0_tempmon_state[8]_i_2 ),
        .O(n_0_pi_f_dec_i_6));
FDRE pi_f_dec_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(O2),
        .R(I8));
LUT4 #(
    .INIT(16'hFFFE)) 
     pi_f_inc_i_1
       (.I0(n_0_pi_f_inc_i_2),
        .I1(n_0_pi_f_inc_i_3),
        .I2(n_0_pi_f_inc_i_4),
        .I3(n_0_pi_f_inc_i_5),
        .O(pi_f_inc_nxt));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     pi_f_inc_i_10
       (.I0(n_0_tempmon_init_complete_i_3),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[8]),
        .I3(tempmon_state[1]),
        .O(n_0_pi_f_inc_i_10));
LUT6 #(
    .INIT(64'hFFFF000004000000)) 
     pi_f_inc_i_2
       (.I0(temp_cmp_three_inc_max_102),
        .I1(temp_cmp_three_inc_min_102),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[3]),
        .I4(\n_0_tempmon_state[4]_i_2 ),
        .I5(n_0_pi_f_inc_i_6),
        .O(n_0_pi_f_inc_i_2));
LUT6 #(
    .INIT(64'hFFFFFFFF00200000)) 
     pi_f_inc_i_3
       (.I0(\n_0_tempmon_state[8]_i_3 ),
        .I1(temp_cmp_neutral_max_102),
        .I2(temp_cmp_neutral_min_102),
        .I3(tempmon_state[7]),
        .I4(tempmon_state[6]),
        .I5(n_0_pi_f_inc_i_7),
        .O(n_0_pi_f_inc_i_3));
LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
     pi_f_inc_i_4
       (.I0(n_0_pi_f_inc_i_8),
        .I1(\n_0_tempmon_state[8]_i_3 ),
        .I2(temp_cmp_one_dec_max_102),
        .I3(temp_cmp_one_dec_min_102),
        .I4(tempmon_state[6]),
        .I5(tempmon_state[7]),
        .O(n_0_pi_f_inc_i_4));
LUT6 #(
    .INIT(64'hFFFF200020002000)) 
     pi_f_inc_i_5
       (.I0(\n_0_tempmon_state[6]_i_4 ),
        .I1(temp_cmp_one_inc_max_102),
        .I2(update_temp_102),
        .I3(temp_cmp_one_inc_min_102),
        .I4(\n_0_tempmon_state[7]_i_2 ),
        .I5(n_0_pi_f_inc_i_9),
        .O(n_0_pi_f_inc_i_5));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     pi_f_inc_i_6
       (.I0(temp_cmp_two_inc_max_102),
        .I1(temp_cmp_two_inc_min_102),
        .I2(tempmon_state[3]),
        .I3(tempmon_state[4]),
        .O(n_0_pi_f_inc_i_6));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT5 #(
    .INIT(32'h10000000)) 
     pi_f_inc_i_7
       (.I0(n_0_tempmon_init_complete_i_2),
        .I1(temp_cmp_three_dec_max_102),
        .I2(update_temp_102),
        .I3(temp_cmp_three_dec_min_102),
        .I4(n_0_pi_f_inc_i_10),
        .O(n_0_pi_f_inc_i_7));
LUT6 #(
    .INIT(64'h0000080000000000)) 
     pi_f_inc_i_8
       (.I0(update_temp_102),
        .I1(temp_cmp_four_dec_min_102),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[10]),
        .I4(tempmon_state[0]),
        .I5(\n_0_tempmon_state[9]_i_2 ),
        .O(n_0_pi_f_inc_i_8));
(* SOFT_HLUTNM = "soft_lutpair219" *) 
   LUT3 #(
    .INIT(8'h40)) 
     pi_f_inc_i_9
       (.I0(temp_cmp_two_dec_max_102),
        .I1(update_temp_102),
        .I2(temp_cmp_two_dec_min_102),
        .O(n_0_pi_f_inc_i_9));
FDRE pi_f_inc_reg
       (.C(CLK),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(O1),
        .R(I10));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(n_0_temp_cmp_four_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_four_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_four_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_four_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_four_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(n_0_temp_cmp_four_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(n_0_temp_cmp_four_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_four_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_four_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(n_0_temp_cmp_four_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(n_0_temp_cmp_four_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(n_0_temp_cmp_four_dec_min_102_i_9));
FDRE temp_cmp_four_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_four_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,n_3_temp_cmp_four_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_four_dec_min_102_i_3,n_0_temp_cmp_four_dec_min_102_i_4}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_four_dec_min_102_i_5,n_0_temp_cmp_four_dec_min_102_i_6}));
CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_four_dec_min_102_reg_i_2,n_1_temp_cmp_four_dec_min_102_reg_i_2,n_2_temp_cmp_four_dec_min_102_reg_i_2,n_3_temp_cmp_four_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_four_dec_min_102_i_7,n_0_temp_cmp_four_dec_min_102_i_8,n_0_temp_cmp_four_dec_min_102_i_9,n_0_temp_cmp_four_dec_min_102_i_10}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_four_dec_min_102_i_11,n_0_temp_cmp_four_dec_min_102_i_12,n_0_temp_cmp_four_dec_min_102_i_13,n_0_temp_cmp_four_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(four_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_four_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(n_0_temp_cmp_four_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(n_0_temp_cmp_four_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(n_0_temp_cmp_four_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(four_inc_max_limit[1]),
        .O(n_0_temp_cmp_four_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_four_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_four_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(n_0_temp_cmp_four_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(n_0_temp_cmp_four_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_four_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_four_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_four_inc_max_102_i_9));
FDRE temp_cmp_four_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_four_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,n_3_temp_cmp_four_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_four_inc_max_102_i_3,n_0_temp_cmp_four_inc_max_102_i_4}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_four_inc_max_102_i_5,n_0_temp_cmp_four_inc_max_102_i_6}));
CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_four_inc_max_102_reg_i_2,n_1_temp_cmp_four_inc_max_102_reg_i_2,n_2_temp_cmp_four_inc_max_102_reg_i_2,n_3_temp_cmp_four_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_four_inc_max_102_i_7,n_0_temp_cmp_four_inc_max_102_i_8,n_0_temp_cmp_four_inc_max_102_i_9,n_0_temp_cmp_four_inc_max_102_i_10}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_four_inc_max_102_i_11,n_0_temp_cmp_four_inc_max_102_i_12,n_0_temp_cmp_four_inc_max_102_i_13,n_0_temp_cmp_four_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_neutral_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(n_0_temp_cmp_neutral_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(n_0_temp_cmp_neutral_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(n_0_temp_cmp_neutral_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(n_0_temp_cmp_neutral_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_neutral_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_neutral_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(n_0_temp_cmp_neutral_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(n_0_temp_cmp_neutral_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_neutral_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_neutral_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_neutral_max_102_i_9));
FDRE temp_cmp_neutral_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(n_0_temp_cmp_neutral_max_102_reg_i_2),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,n_3_temp_cmp_neutral_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_neutral_max_102_i_3,n_0_temp_cmp_neutral_max_102_i_4}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_neutral_max_102_i_5,n_0_temp_cmp_neutral_max_102_i_6}));
CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_neutral_max_102_reg_i_2,n_1_temp_cmp_neutral_max_102_reg_i_2,n_2_temp_cmp_neutral_max_102_reg_i_2,n_3_temp_cmp_neutral_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_neutral_max_102_i_7,n_0_temp_cmp_neutral_max_102_i_8,n_0_temp_cmp_neutral_max_102_i_9,n_0_temp_cmp_neutral_max_102_i_10}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_neutral_max_102_i_11,n_0_temp_cmp_neutral_max_102_i_12,n_0_temp_cmp_neutral_max_102_i_13,n_0_temp_cmp_neutral_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_min_limit[1]),
        .O(n_0_temp_cmp_neutral_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_neutral_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_neutral_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_neutral_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(neutral_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_neutral_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(n_0_temp_cmp_neutral_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(n_0_temp_cmp_neutral_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_neutral_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_neutral_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(n_0_temp_cmp_neutral_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(n_0_temp_cmp_neutral_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(n_0_temp_cmp_neutral_min_102_i_9));
FDRE temp_cmp_neutral_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(n_0_temp_cmp_neutral_min_102_reg_i_2),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,n_3_temp_cmp_neutral_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_neutral_min_102_i_3,n_0_temp_cmp_neutral_min_102_i_4}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_neutral_min_102_i_5,n_0_temp_cmp_neutral_min_102_i_6}));
CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_neutral_min_102_reg_i_2,n_1_temp_cmp_neutral_min_102_reg_i_2,n_2_temp_cmp_neutral_min_102_reg_i_2,n_3_temp_cmp_neutral_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_neutral_min_102_i_7,n_0_temp_cmp_neutral_min_102_i_8,n_0_temp_cmp_neutral_min_102_i_9,n_0_temp_cmp_neutral_min_102_i_10}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_neutral_min_102_i_11,n_0_temp_cmp_neutral_min_102_i_12,n_0_temp_cmp_neutral_min_102_i_13,n_0_temp_cmp_neutral_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(n_0_temp_cmp_one_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(n_0_temp_cmp_one_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(n_0_temp_cmp_one_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(n_0_temp_cmp_one_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(n_0_temp_cmp_one_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(n_0_temp_cmp_one_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_dec_max_102_i_9));
FDRE temp_cmp_one_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_one_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,n_3_temp_cmp_one_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_dec_max_102_i_3,n_0_temp_cmp_one_dec_max_102_i_4}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_dec_max_102_i_5,n_0_temp_cmp_one_dec_max_102_i_6}));
CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_dec_max_102_reg_i_2,n_1_temp_cmp_one_dec_max_102_reg_i_2,n_2_temp_cmp_one_dec_max_102_reg_i_2,n_3_temp_cmp_one_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_one_dec_max_102_i_7,n_0_temp_cmp_one_dec_max_102_i_8,n_0_temp_cmp_one_dec_max_102_i_9,n_0_temp_cmp_one_dec_max_102_i_10}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_dec_max_102_i_11,n_0_temp_cmp_one_dec_max_102_i_12,n_0_temp_cmp_one_dec_max_102_i_13,n_0_temp_cmp_one_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_min_limit[1]),
        .O(n_0_temp_cmp_one_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(n_0_temp_cmp_one_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(n_0_temp_cmp_one_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(n_0_temp_cmp_one_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(n_0_temp_cmp_one_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(n_0_temp_cmp_one_dec_min_102_i_9));
FDRE temp_cmp_one_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_one_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,n_3_temp_cmp_one_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_dec_min_102_i_3,n_0_temp_cmp_one_dec_min_102_i_4}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_dec_min_102_i_5,n_0_temp_cmp_one_dec_min_102_i_6}));
CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_dec_min_102_reg_i_2,n_1_temp_cmp_one_dec_min_102_reg_i_2,n_2_temp_cmp_one_dec_min_102_reg_i_2,n_3_temp_cmp_one_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_one_dec_min_102_i_7,n_0_temp_cmp_one_dec_min_102_i_8,n_0_temp_cmp_one_dec_min_102_i_9,n_0_temp_cmp_one_dec_min_102_i_10}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_dec_min_102_i_11,n_0_temp_cmp_one_dec_min_102_i_12,n_0_temp_cmp_one_dec_min_102_i_13,n_0_temp_cmp_one_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(n_0_temp_cmp_one_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(n_0_temp_cmp_one_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(n_0_temp_cmp_one_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_max_limit[1]),
        .O(n_0_temp_cmp_one_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(n_0_temp_cmp_one_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(n_0_temp_cmp_one_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_inc_max_102_i_9));
FDRE temp_cmp_one_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_one_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,n_3_temp_cmp_one_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_inc_max_102_i_3,n_0_temp_cmp_one_inc_max_102_i_4}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_inc_max_102_i_5,n_0_temp_cmp_one_inc_max_102_i_6}));
CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_inc_max_102_reg_i_2,n_1_temp_cmp_one_inc_max_102_reg_i_2,n_2_temp_cmp_one_inc_max_102_reg_i_2,n_3_temp_cmp_one_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_one_inc_max_102_i_7,n_0_temp_cmp_one_inc_max_102_i_8,n_0_temp_cmp_one_inc_max_102_i_9,n_0_temp_cmp_one_inc_max_102_i_10}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_inc_max_102_i_11,n_0_temp_cmp_one_inc_max_102_i_12,n_0_temp_cmp_one_inc_max_102_i_13,n_0_temp_cmp_one_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_min_limit[1]),
        .O(n_0_temp_cmp_one_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_one_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_one_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_one_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_one_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(n_0_temp_cmp_one_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(n_0_temp_cmp_one_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_one_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_one_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(n_0_temp_cmp_one_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(n_0_temp_cmp_one_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(n_0_temp_cmp_one_inc_min_102_i_9));
FDRE temp_cmp_one_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_one_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,n_3_temp_cmp_one_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_one_inc_min_102_i_3,n_0_temp_cmp_one_inc_min_102_i_4}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_one_inc_min_102_i_5,n_0_temp_cmp_one_inc_min_102_i_6}));
CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_one_inc_min_102_reg_i_2,n_1_temp_cmp_one_inc_min_102_reg_i_2,n_2_temp_cmp_one_inc_min_102_reg_i_2,n_3_temp_cmp_one_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_one_inc_min_102_i_7,n_0_temp_cmp_one_inc_min_102_i_8,n_0_temp_cmp_one_inc_min_102_i_9,n_0_temp_cmp_one_inc_min_102_i_10}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_one_inc_min_102_i_11,n_0_temp_cmp_one_inc_min_102_i_12,n_0_temp_cmp_one_inc_min_102_i_13,n_0_temp_cmp_one_inc_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(n_0_temp_cmp_three_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(n_0_temp_cmp_three_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(n_0_temp_cmp_three_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(n_0_temp_cmp_three_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(n_0_temp_cmp_three_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(n_0_temp_cmp_three_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_dec_max_102_i_9));
FDRE temp_cmp_three_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_three_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,n_3_temp_cmp_three_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_dec_max_102_i_3,n_0_temp_cmp_three_dec_max_102_i_4}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_dec_max_102_i_5,n_0_temp_cmp_three_dec_max_102_i_6}));
CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_dec_max_102_reg_i_2,n_1_temp_cmp_three_dec_max_102_reg_i_2,n_2_temp_cmp_three_dec_max_102_reg_i_2,n_3_temp_cmp_three_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_three_dec_max_102_i_7,n_0_temp_cmp_three_dec_max_102_i_8,n_0_temp_cmp_three_dec_max_102_i_9,n_0_temp_cmp_three_dec_max_102_i_10}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_dec_max_102_i_11,n_0_temp_cmp_three_dec_max_102_i_12,n_0_temp_cmp_three_dec_max_102_i_13,n_0_temp_cmp_three_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(n_0_temp_cmp_three_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(n_0_temp_cmp_three_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(n_0_temp_cmp_three_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(n_0_temp_cmp_three_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(n_0_temp_cmp_three_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(n_0_temp_cmp_three_dec_min_102_i_9));
FDRE temp_cmp_three_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_three_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,n_3_temp_cmp_three_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_dec_min_102_i_3,n_0_temp_cmp_three_dec_min_102_i_4}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_dec_min_102_i_5,n_0_temp_cmp_three_dec_min_102_i_6}));
CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_dec_min_102_reg_i_2,n_1_temp_cmp_three_dec_min_102_reg_i_2,n_2_temp_cmp_three_dec_min_102_reg_i_2,n_3_temp_cmp_three_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_three_dec_min_102_i_7,n_0_temp_cmp_three_dec_min_102_i_8,n_0_temp_cmp_three_dec_min_102_i_9,n_0_temp_cmp_three_dec_min_102_i_10}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_dec_min_102_i_11,n_0_temp_cmp_three_dec_min_102_i_12,n_0_temp_cmp_three_dec_min_102_i_13,n_0_temp_cmp_three_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(three_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(n_0_temp_cmp_three_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(n_0_temp_cmp_three_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(n_0_temp_cmp_three_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_max_limit[1]),
        .O(n_0_temp_cmp_three_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(n_0_temp_cmp_three_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(n_0_temp_cmp_three_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_inc_max_102_i_9));
FDRE temp_cmp_three_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_three_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,n_3_temp_cmp_three_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_inc_max_102_i_3,n_0_temp_cmp_three_inc_max_102_i_4}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_inc_max_102_i_5,n_0_temp_cmp_three_inc_max_102_i_6}));
CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_inc_max_102_reg_i_2,n_1_temp_cmp_three_inc_max_102_reg_i_2,n_2_temp_cmp_three_inc_max_102_reg_i_2,n_3_temp_cmp_three_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_three_inc_max_102_i_7,n_0_temp_cmp_three_inc_max_102_i_8,n_0_temp_cmp_three_inc_max_102_i_9,n_0_temp_cmp_three_inc_max_102_i_10}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_inc_max_102_i_11,n_0_temp_cmp_three_inc_max_102_i_12,n_0_temp_cmp_three_inc_max_102_i_13,n_0_temp_cmp_three_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(n_0_temp_cmp_three_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_three_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_three_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_three_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_three_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(n_0_temp_cmp_three_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(n_0_temp_cmp_three_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_three_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_three_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(n_0_temp_cmp_three_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(n_0_temp_cmp_three_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(n_0_temp_cmp_three_inc_min_102_i_9));
FDRE temp_cmp_three_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_three_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,n_3_temp_cmp_three_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_three_inc_min_102_i_3,n_0_temp_cmp_three_inc_min_102_i_4}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_three_inc_min_102_i_5,n_0_temp_cmp_three_inc_min_102_i_6}));
CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_three_inc_min_102_reg_i_2,n_1_temp_cmp_three_inc_min_102_reg_i_2,n_2_temp_cmp_three_inc_min_102_reg_i_2,n_3_temp_cmp_three_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_three_inc_min_102_i_7,n_0_temp_cmp_three_inc_min_102_i_8,n_0_temp_cmp_three_inc_min_102_i_9,n_0_temp_cmp_three_inc_min_102_i_10}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_three_inc_min_102_i_11,n_0_temp_cmp_three_inc_min_102_i_12,n_0_temp_cmp_three_inc_min_102_i_13,n_0_temp_cmp_three_inc_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_dec_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(n_0_temp_cmp_two_dec_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(n_0_temp_cmp_two_dec_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(n_0_temp_cmp_two_dec_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(n_0_temp_cmp_two_dec_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_dec_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_dec_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(n_0_temp_cmp_two_dec_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(n_0_temp_cmp_two_dec_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_dec_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_dec_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_dec_max_102_i_9));
FDRE temp_cmp_two_dec_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(n_0_temp_cmp_two_dec_max_102_reg_i_2),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,n_3_temp_cmp_two_dec_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_dec_max_102_i_3,n_0_temp_cmp_two_dec_max_102_i_4}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_dec_max_102_i_5,n_0_temp_cmp_two_dec_max_102_i_6}));
CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_dec_max_102_reg_i_2,n_1_temp_cmp_two_dec_max_102_reg_i_2,n_2_temp_cmp_two_dec_max_102_reg_i_2,n_3_temp_cmp_two_dec_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_two_dec_max_102_i_7,n_0_temp_cmp_two_dec_max_102_i_8,n_0_temp_cmp_two_dec_max_102_i_9,n_0_temp_cmp_two_dec_max_102_i_10}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_dec_max_102_i_11,n_0_temp_cmp_two_dec_max_102_i_12,n_0_temp_cmp_two_dec_max_102_i_13,n_0_temp_cmp_two_dec_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_min_limit[1]),
        .O(n_0_temp_cmp_two_dec_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_dec_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_dec_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_dec_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_dec_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(n_0_temp_cmp_two_dec_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(n_0_temp_cmp_two_dec_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_dec_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_dec_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(n_0_temp_cmp_two_dec_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(n_0_temp_cmp_two_dec_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(n_0_temp_cmp_two_dec_min_102_i_9));
FDRE temp_cmp_two_dec_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(n_0_temp_cmp_two_dec_min_102_reg_i_2),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,n_3_temp_cmp_two_dec_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_dec_min_102_i_3,n_0_temp_cmp_two_dec_min_102_i_4}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_dec_min_102_i_5,n_0_temp_cmp_two_dec_min_102_i_6}));
CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_dec_min_102_reg_i_2,n_1_temp_cmp_two_dec_min_102_reg_i_2,n_2_temp_cmp_two_dec_min_102_reg_i_2,n_3_temp_cmp_two_dec_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_two_dec_min_102_i_7,n_0_temp_cmp_two_dec_min_102_i_8,n_0_temp_cmp_two_dec_min_102_i_9,n_0_temp_cmp_two_dec_min_102_i_10}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_dec_min_102_i_11,n_0_temp_cmp_two_dec_min_102_i_12,n_0_temp_cmp_two_dec_min_102_i_13,n_0_temp_cmp_two_dec_min_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_inc_max_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(n_0_temp_cmp_two_inc_max_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(n_0_temp_cmp_two_inc_max_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(n_0_temp_cmp_two_inc_max_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_max_limit[1]),
        .O(n_0_temp_cmp_two_inc_max_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_inc_max_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_inc_max_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(n_0_temp_cmp_two_inc_max_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(n_0_temp_cmp_two_inc_max_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_inc_max_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_inc_max_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_inc_max_102_i_9));
FDRE temp_cmp_two_inc_max_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(n_0_temp_cmp_two_inc_max_102_reg_i_2),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,n_3_temp_cmp_two_inc_max_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_inc_max_102_i_3,n_0_temp_cmp_two_inc_max_102_i_4}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_inc_max_102_i_5,n_0_temp_cmp_two_inc_max_102_i_6}));
CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_inc_max_102_reg_i_2,n_1_temp_cmp_two_inc_max_102_reg_i_2,n_2_temp_cmp_two_inc_max_102_reg_i_2,n_3_temp_cmp_two_inc_max_102_reg_i_2}),
        .CYINIT(1'b1),
        .DI({n_0_temp_cmp_two_inc_max_102_i_7,n_0_temp_cmp_two_inc_max_102_i_8,n_0_temp_cmp_two_inc_max_102_i_9,n_0_temp_cmp_two_inc_max_102_i_10}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_inc_max_102_i_11,n_0_temp_cmp_two_inc_max_102_i_12,n_0_temp_cmp_two_inc_max_102_i_13,n_0_temp_cmp_two_inc_max_102_i_14}));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(n_0_temp_cmp_two_inc_min_102_i_10));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(n_0_temp_cmp_two_inc_min_102_i_11));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(n_0_temp_cmp_two_inc_min_102_i_12));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(n_0_temp_cmp_two_inc_min_102_i_13));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(n_0_temp_cmp_two_inc_min_102_i_14));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(n_0_temp_cmp_two_inc_min_102_i_3));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(n_0_temp_cmp_two_inc_min_102_i_4));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(n_0_temp_cmp_two_inc_min_102_i_5));
LUT4 #(
    .INIT(16'h9009)) 
     temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(n_0_temp_cmp_two_inc_min_102_i_6));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(n_0_temp_cmp_two_inc_min_102_i_7));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(n_0_temp_cmp_two_inc_min_102_i_8));
LUT4 #(
    .INIT(16'h2F02)) 
     temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(n_0_temp_cmp_two_inc_min_102_i_9));
FDRE temp_cmp_two_inc_min_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(n_0_temp_cmp_two_inc_min_102_reg_i_2),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,n_3_temp_cmp_two_inc_min_102_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,n_0_temp_cmp_two_inc_min_102_i_3,n_0_temp_cmp_two_inc_min_102_i_4}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,n_0_temp_cmp_two_inc_min_102_i_5,n_0_temp_cmp_two_inc_min_102_i_6}));
CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({n_0_temp_cmp_two_inc_min_102_reg_i_2,n_1_temp_cmp_two_inc_min_102_reg_i_2,n_2_temp_cmp_two_inc_min_102_reg_i_2,n_3_temp_cmp_two_inc_min_102_reg_i_2}),
        .CYINIT(1'b0),
        .DI({n_0_temp_cmp_two_inc_min_102_i_7,n_0_temp_cmp_two_inc_min_102_i_8,n_0_temp_cmp_two_inc_min_102_i_9,n_0_temp_cmp_two_inc_min_102_i_10}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({n_0_temp_cmp_two_inc_min_102_i_11,n_0_temp_cmp_two_inc_min_102_i_12,n_0_temp_cmp_two_inc_min_102_i_13,n_0_temp_cmp_two_inc_min_102_i_14}));
LUT5 #(
    .INIT(32'h00000010)) 
     tempmon_init_complete_i_1
       (.I0(tempmon_state[8]),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[1]),
        .I3(n_0_tempmon_init_complete_i_2),
        .I4(n_0_tempmon_init_complete_i_3),
        .O(tempmon_state_init));
LUT4 #(
    .INIT(16'hFFFE)) 
     tempmon_init_complete_i_2
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[0]),
        .I3(tempmon_state[10]),
        .O(n_0_tempmon_init_complete_i_2));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     tempmon_init_complete_i_3
       (.I0(tempmon_state[4]),
        .I1(tempmon_state[3]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[6]),
        .O(n_0_tempmon_init_complete_i_3));
FDRE tempmon_init_complete_reg
       (.C(CLK),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(I11));
FDRE tempmon_sample_en_101_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(I10));
FDRE tempmon_sample_en_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(I10));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEEF)) 
     \tempmon_state[0]_i_1 
       (.I0(\n_0_tempmon_state[0]_i_2 ),
        .I1(\n_0_tempmon_state[0]_i_3 ),
        .I2(tempmon_state[1]),
        .I3(\n_0_tempmon_state[10]_i_4 ),
        .I4(n_0_tempmon_init_complete_i_2),
        .I5(n_0_tempmon_init_complete_i_3),
        .O(tempmon_state_nxt[0]));
LUT6 #(
    .INIT(64'hFFFFFAA8FAA8FAA8)) 
     \tempmon_state[0]_i_2 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[0]),
        .I3(tempmon_state[10]),
        .I4(tempmon_state[8]),
        .I5(tempmon_state[9]),
        .O(\n_0_tempmon_state[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFF8FFF8F888)) 
     \tempmon_state[0]_i_3 
       (.I0(\n_0_tempmon_state[0]_i_4 ),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[7]),
        .I5(tempmon_state[6]),
        .O(\n_0_tempmon_state[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tempmon_state[0]_i_4 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[10]),
        .O(\n_0_tempmon_state[0]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFB)) 
     \tempmon_state[10]_i_1 
       (.I0(\n_0_tempmon_state[10]_i_3 ),
        .I1(\n_0_tempmon_state[10]_i_4 ),
        .I2(\n_0_tempmon_state[10]_i_5 ),
        .I3(\n_0_tempmon_state[10]_i_6 ),
        .I4(n_0_tempmon_init_complete_i_3),
        .I5(n_0_tempmon_init_complete_i_2),
        .O(\n_0_tempmon_state[10]_i_1 ));
LUT6 #(
    .INIT(64'hFF00C000EA00C000)) 
     \tempmon_state[10]_i_10 
       (.I0(temp_cmp_neutral_min_102),
        .I1(temp_cmp_one_dec_min_102),
        .I2(tempmon_state[7]),
        .I3(update_temp_102),
        .I4(tempmon_state[6]),
        .I5(temp_cmp_neutral_max_102),
        .O(\n_0_tempmon_state[10]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFFF0808080)) 
     \tempmon_state[10]_i_11 
       (.I0(temp_cmp_three_dec_min_102),
        .I1(tempmon_state[9]),
        .I2(update_temp_102),
        .I3(tempmon_state[3]),
        .I4(temp_cmp_three_inc_max_102),
        .I5(\n_0_tempmon_state[10]_i_15 ),
        .O(\n_0_tempmon_state[10]_i_11 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT5 #(
    .INIT(32'hF8008800)) 
     \tempmon_state[10]_i_12 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(tempmon_state[4]),
        .I2(tempmon_state[3]),
        .I3(update_temp_102),
        .I4(temp_cmp_three_inc_min_102),
        .O(\n_0_tempmon_state[10]_i_12 ));
LUT6 #(
    .INIT(64'hFFA8FFA8FFA8A8A8)) 
     \tempmon_state[10]_i_13 
       (.I0(\n_0_tempmon_state[2]_i_2 ),
        .I1(tempmon_state[3]),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[2]),
        .I4(tempmon_state[0]),
        .I5(tempmon_state[10]),
        .O(\n_0_tempmon_state[10]_i_13 ));
(* SOFT_HLUTNM = "soft_lutpair213" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \tempmon_state[10]_i_14 
       (.I0(tempmon_state[2]),
        .I1(tempmon_state[0]),
        .I2(tempmon_state[10]),
        .I3(tempmon_state[9]),
        .I4(tempmon_state[8]),
        .O(\n_0_tempmon_state[10]_i_14 ));
LUT6 #(
    .INIT(64'hFFF8F8F8F0F0F0F0)) 
     \tempmon_state[10]_i_15 
       (.I0(temp_cmp_three_dec_max_102),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[1]),
        .I3(temp_cmp_two_inc_min_102),
        .I4(tempmon_state[4]),
        .I5(update_temp_102),
        .O(\n_0_tempmon_state[10]_i_15 ));
LUT6 #(
    .INIT(64'h0000000000000010)) 
     \tempmon_state[10]_i_2 
       (.I0(n_0_tempmon_init_complete_i_2),
        .I1(n_0_tempmon_init_complete_i_3),
        .I2(tempmon_state[9]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[1]),
        .I5(\n_0_tempmon_state[10]_i_7 ),
        .O(tempmon_state_nxt[10]));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \tempmon_state[10]_i_3 
       (.I0(\n_0_tempmon_state[10]_i_8 ),
        .I1(\n_0_tempmon_state[10]_i_9 ),
        .I2(\n_0_tempmon_state[10]_i_10 ),
        .I3(\n_0_tempmon_state[10]_i_11 ),
        .I4(\n_0_tempmon_state[10]_i_12 ),
        .O(\n_0_tempmon_state[10]_i_3 ));
LUT2 #(
    .INIT(4'hE)) 
     \tempmon_state[10]_i_4 
       (.I0(tempmon_state[8]),
        .I1(tempmon_state[9]),
        .O(\n_0_tempmon_state[10]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
     \tempmon_state[10]_i_5 
       (.I0(tempmon_state[0]),
        .I1(I1),
        .I2(tempmon_state[6]),
        .I3(tempmon_state[7]),
        .I4(tempmon_state[3]),
        .I5(tempmon_state[4]),
        .O(\n_0_tempmon_state[10]_i_5 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEEAAEAAA)) 
     \tempmon_state[10]_i_6 
       (.I0(\n_0_tempmon_state[10]_i_13 ),
        .I1(\n_0_tempmon_state[10]_i_14 ),
        .I2(temp_cmp_one_inc_max_102),
        .I3(update_temp_102),
        .I4(temp_cmp_one_inc_min_102),
        .I5(n_0_tempmon_init_complete_i_3),
        .O(\n_0_tempmon_state[10]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair210" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \tempmon_state[10]_i_7 
       (.I0(temp_cmp_three_dec_max_102),
        .I1(update_temp_102),
        .O(\n_0_tempmon_state[10]_i_7 ));
LUT6 #(
    .INIT(64'hFAFAEAAAEAAAEAAA)) 
     \tempmon_state[10]_i_8 
       (.I0(\n_0_tempmon_state[0]_i_2 ),
        .I1(tempmon_state[7]),
        .I2(update_temp_102),
        .I3(temp_cmp_one_dec_max_102),
        .I4(temp_cmp_four_inc_max_102),
        .I5(tempmon_state[2]),
        .O(\n_0_tempmon_state[10]_i_8 ));
LUT6 #(
    .INIT(64'hFF00C000EA00C000)) 
     \tempmon_state[10]_i_9 
       (.I0(temp_cmp_two_dec_min_102),
        .I1(temp_cmp_four_dec_min_102),
        .I2(tempmon_state[10]),
        .I3(update_temp_102),
        .I4(tempmon_state[8]),
        .I5(temp_cmp_two_dec_max_102),
        .O(\n_0_tempmon_state[10]_i_9 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT4 #(
    .INIT(16'h0200)) 
     \tempmon_state[1]_i_1 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[10]),
        .I3(\n_0_tempmon_state[9]_i_2 ),
        .O(tempmon_state_nxt[1]));
LUT6 #(
    .INIT(64'h0000000000000222)) 
     \tempmon_state[2]_i_1 
       (.I0(tempmon_state[3]),
        .I1(tempmon_state[4]),
        .I2(update_temp_102),
        .I3(temp_cmp_three_inc_max_102),
        .I4(\n_0_tempmon_state[2]_i_2 ),
        .I5(\n_0_tempmon_state[6]_i_3 ),
        .O(tempmon_state_nxt[2]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tempmon_state[2]_i_2 
       (.I0(tempmon_state[6]),
        .I1(tempmon_state[7]),
        .O(\n_0_tempmon_state[2]_i_2 ));
LUT6 #(
    .INIT(64'h0008FFFF00080008)) 
     \tempmon_state[3]_i_1 
       (.I0(\n_0_tempmon_state[9]_i_2 ),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[10]),
        .I3(tempmon_state[0]),
        .I4(\n_0_tempmon_state[6]_i_3 ),
        .I5(\n_0_tempmon_state[3]_i_2 ),
        .O(tempmon_state_nxt[3]));
LUT6 #(
    .INIT(64'h0000011100000000)) 
     \tempmon_state[3]_i_2 
       (.I0(tempmon_state[6]),
        .I1(tempmon_state[7]),
        .I2(temp_cmp_two_inc_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[3]),
        .I5(tempmon_state[4]),
        .O(\n_0_tempmon_state[3]_i_2 ));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \tempmon_state[4]_i_1 
       (.I0(temp_cmp_one_inc_max_102),
        .I1(update_temp_102),
        .I2(\n_0_tempmon_state[6]_i_4 ),
        .I3(\n_0_tempmon_state[4]_i_2 ),
        .I4(\n_0_tempmon_state[4]_i_3 ),
        .I5(temp_cmp_three_inc_max_102),
        .O(tempmon_state_nxt[4]));
(* SOFT_HLUTNM = "soft_lutpair217" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     \tempmon_state[4]_i_2 
       (.I0(\n_0_tempmon_state[6]_i_3 ),
        .I1(update_temp_102),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[6]),
        .O(\n_0_tempmon_state[4]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair214" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \tempmon_state[4]_i_3 
       (.I0(tempmon_state[3]),
        .I1(tempmon_state[4]),
        .O(\n_0_tempmon_state[4]_i_3 ));
LUT6 #(
    .INIT(64'hAAABABABAAAAAAAA)) 
     \tempmon_state[5]_i_1 
       (.I0(\n_0_tempmon_state[5]_i_2 ),
        .I1(\n_0_tempmon_state[6]_i_3 ),
        .I2(\n_0_tempmon_state[5]_i_3 ),
        .I3(temp_cmp_neutral_max_102),
        .I4(update_temp_102),
        .I5(\n_0_tempmon_state[7]_i_3 ),
        .O(tempmon_state_nxt[5]));
(* SOFT_HLUTNM = "soft_lutpair216" *) 
   LUT4 #(
    .INIT(16'h0800)) 
     \tempmon_state[5]_i_2 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(tempmon_state[4]),
        .I2(tempmon_state[3]),
        .I3(\n_0_tempmon_state[4]_i_2 ),
        .O(\n_0_tempmon_state[5]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair209" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \tempmon_state[5]_i_3 
       (.I0(tempmon_state[3]),
        .I1(tempmon_state[4]),
        .O(\n_0_tempmon_state[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFAEAEAEAEAEAEAE)) 
     \tempmon_state[6]_i_1 
       (.I0(tempmon_state_init),
        .I1(\n_0_tempmon_state[6]_i_2 ),
        .I2(\n_0_tempmon_state[6]_i_3 ),
        .I3(\n_0_tempmon_state[6]_i_4 ),
        .I4(update_temp_102),
        .I5(temp_cmp_one_inc_max_102),
        .O(tempmon_state_nxt[6]));
LUT6 #(
    .INIT(64'h0000011100000000)) 
     \tempmon_state[6]_i_2 
       (.I0(tempmon_state[3]),
        .I1(tempmon_state[4]),
        .I2(temp_cmp_one_dec_max_102),
        .I3(update_temp_102),
        .I4(tempmon_state[6]),
        .I5(tempmon_state[7]),
        .O(\n_0_tempmon_state[6]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \tempmon_state[6]_i_3 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[8]),
        .I2(tempmon_state[9]),
        .I3(n_0_tempmon_init_complete_i_2),
        .O(\n_0_tempmon_state[6]_i_3 ));
LUT6 #(
    .INIT(64'h0000000000000100)) 
     \tempmon_state[6]_i_4 
       (.I0(tempmon_state[10]),
        .I1(tempmon_state[0]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[5]),
        .I4(\n_0_tempmon_state[6]_i_5 ),
        .I5(n_0_tempmon_init_complete_i_3),
        .O(\n_0_tempmon_state[6]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair215" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \tempmon_state[6]_i_5 
       (.I0(tempmon_state[9]),
        .I1(tempmon_state[8]),
        .I2(tempmon_state[1]),
        .O(\n_0_tempmon_state[6]_i_5 ));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \tempmon_state[7]_i_1 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(update_temp_102),
        .I2(\n_0_tempmon_state[7]_i_2 ),
        .I3(\n_0_tempmon_state[8]_i_3 ),
        .I4(\n_0_tempmon_state[7]_i_3 ),
        .I5(temp_cmp_neutral_max_102),
        .O(tempmon_state_nxt[7]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \tempmon_state[7]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[8]),
        .I3(n_0_tempmon_init_complete_i_3),
        .I4(n_0_tempmon_init_complete_i_2),
        .O(\n_0_tempmon_state[7]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \tempmon_state[7]_i_3 
       (.I0(tempmon_state[6]),
        .I1(tempmon_state[7]),
        .O(\n_0_tempmon_state[7]_i_3 ));
LUT6 #(
    .INIT(64'hFF70707070707070)) 
     \tempmon_state[8]_i_1 
       (.I0(temp_cmp_three_dec_max_102),
        .I1(update_temp_102),
        .I2(\n_0_tempmon_state[8]_i_2 ),
        .I3(\n_0_tempmon_state[8]_i_3 ),
        .I4(\n_0_tempmon_state[8]_i_4 ),
        .I5(temp_cmp_one_dec_max_102),
        .O(tempmon_state_nxt[8]));
(* SOFT_HLUTNM = "soft_lutpair207" *) 
   LUT5 #(
    .INIT(32'h00000010)) 
     \tempmon_state[8]_i_2 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[8]),
        .I2(tempmon_state[9]),
        .I3(n_0_tempmon_init_complete_i_3),
        .I4(n_0_tempmon_init_complete_i_2),
        .O(\n_0_tempmon_state[8]_i_2 ));
LUT4 #(
    .INIT(16'h0004)) 
     \tempmon_state[8]_i_3 
       (.I0(\n_0_tempmon_state[6]_i_3 ),
        .I1(update_temp_102),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[3]),
        .O(\n_0_tempmon_state[8]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair226" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \tempmon_state[8]_i_4 
       (.I0(tempmon_state[7]),
        .I1(tempmon_state[6]),
        .O(\n_0_tempmon_state[8]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair211" *) 
   LUT5 #(
    .INIT(32'hFFFF0020)) 
     \tempmon_state[9]_i_1 
       (.I0(\n_0_tempmon_state[9]_i_2 ),
        .I1(tempmon_state[2]),
        .I2(tempmon_state[10]),
        .I3(tempmon_state[0]),
        .I4(\n_0_tempmon_state[9]_i_3 ),
        .O(tempmon_state_nxt[9]));
(* SOFT_HLUTNM = "soft_lutpair212" *) 
   LUT5 #(
    .INIT(32'h00000001)) 
     \tempmon_state[9]_i_2 
       (.I0(tempmon_state[9]),
        .I1(tempmon_state[8]),
        .I2(tempmon_state[1]),
        .I3(n_0_tempmon_init_complete_i_3),
        .I4(tempmon_state[5]),
        .O(\n_0_tempmon_state[9]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair208" *) 
   LUT3 #(
    .INIT(8'h80)) 
     \tempmon_state[9]_i_3 
       (.I0(\n_0_tempmon_state[7]_i_2 ),
        .I1(update_temp_102),
        .I2(temp_cmp_two_dec_max_102),
        .O(\n_0_tempmon_state[9]_i_3 ));
FDSE \tempmon_state_reg[0] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[0]),
        .Q(tempmon_state[0]),
        .S(I11));
FDRE \tempmon_state_reg[10] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[10]),
        .Q(tempmon_state[10]),
        .R(I11));
FDRE \tempmon_state_reg[1] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[1]),
        .Q(tempmon_state[1]),
        .R(I11));
FDRE \tempmon_state_reg[2] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[2]),
        .Q(tempmon_state[2]),
        .R(I11));
FDRE \tempmon_state_reg[3] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[3]),
        .Q(tempmon_state[3]),
        .R(I11));
FDRE \tempmon_state_reg[4] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[4]),
        .Q(tempmon_state[4]),
        .R(I11));
FDRE \tempmon_state_reg[5] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[5]),
        .Q(tempmon_state[5]),
        .R(I11));
FDRE \tempmon_state_reg[6] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[6]),
        .Q(tempmon_state[6]),
        .R(I11));
FDRE \tempmon_state_reg[7] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[7]),
        .Q(tempmon_state[7]),
        .R(I11));
FDRE \tempmon_state_reg[8] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[8]),
        .Q(tempmon_state[8]),
        .R(I11));
FDRE \tempmon_state_reg[9] 
       (.C(CLK),
        .CE(\n_0_tempmon_state[10]_i_1 ),
        .D(tempmon_state_nxt[9]),
        .Q(tempmon_state[9]),
        .R(I11));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\n_0_three_dec_max_limit[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[10]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[10]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair220" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[11]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[11]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[11]),
        .O(\n_0_three_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[10]),
        .O(\n_0_three_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[9]),
        .O(\n_0_three_dec_max_limit[11]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[1]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[4]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair225" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[2]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[4]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[3]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[4]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair224" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[4]_i_1 
       (.I0(\n_4_three_dec_max_limit_reg[4]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[4]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[4]),
        .O(\n_0_three_dec_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[3]),
        .O(\n_0_three_dec_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[2]),
        .O(\n_0_three_dec_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[4]_i_6 
       (.I0(device_temp_init[1]),
        .O(\n_0_three_dec_max_limit[4]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[5]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[8]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[5]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair223" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[6]_i_1 
       (.I0(\n_6_three_dec_max_limit_reg[8]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[6]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[7]_i_1 
       (.I0(\n_5_three_dec_max_limit_reg[8]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[7]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair222" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[8]_i_1 
       (.I0(\n_4_three_dec_max_limit_reg[8]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[8]_i_1 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\n_0_three_dec_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[7]),
        .O(\n_0_three_dec_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[6]),
        .O(\n_0_three_dec_max_limit[8]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_max_limit[8]_i_6 
       (.I0(device_temp_init[5]),
        .O(\n_0_three_dec_max_limit[8]_i_6 ));
(* SOFT_HLUTNM = "soft_lutpair221" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \three_dec_max_limit[9]_i_1 
       (.I0(\n_7_three_dec_max_limit_reg[11]_i_2 ),
        .I1(p_0_in),
        .O(\n_0_three_dec_max_limit[9]_i_1 ));
FDRE \three_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[0]_i_1 ),
        .Q(three_dec_max_limit[0]),
        .R(I11));
FDRE \three_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[10]_i_1 ),
        .Q(three_dec_max_limit[10]),
        .R(I11));
FDRE \three_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[11]_i_1 ),
        .Q(three_dec_max_limit[11]),
        .R(I11));
CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\n_0_three_dec_max_limit_reg[8]_i_2 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\n_2_three_dec_max_limit_reg[11]_i_2 ,\n_3_three_dec_max_limit_reg[11]_i_2 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\n_5_three_dec_max_limit_reg[11]_i_2 ,\n_6_three_dec_max_limit_reg[11]_i_2 ,\n_7_three_dec_max_limit_reg[11]_i_2 }),
        .S({1'b1,\n_0_three_dec_max_limit[11]_i_3 ,\n_0_three_dec_max_limit[11]_i_4 ,\n_0_three_dec_max_limit[11]_i_5 }));
FDRE \three_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[1]_i_1 ),
        .Q(three_dec_max_limit[1]),
        .R(I11));
FDRE \three_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[2]_i_1 ),
        .Q(three_dec_max_limit[2]),
        .R(I11));
FDRE \three_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[3]_i_1 ),
        .Q(three_dec_max_limit[3]),
        .R(I11));
FDRE \three_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[4]_i_1 ),
        .Q(three_dec_max_limit[4]),
        .R(I11));
CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\n_0_three_dec_max_limit_reg[4]_i_2 ,\n_1_three_dec_max_limit_reg[4]_i_2 ,\n_2_three_dec_max_limit_reg[4]_i_2 ,\n_3_three_dec_max_limit_reg[4]_i_2 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\n_4_three_dec_max_limit_reg[4]_i_2 ,\n_5_three_dec_max_limit_reg[4]_i_2 ,\n_6_three_dec_max_limit_reg[4]_i_2 ,\n_7_three_dec_max_limit_reg[4]_i_2 }),
        .S({\n_0_three_dec_max_limit[4]_i_3 ,\n_0_three_dec_max_limit[4]_i_4 ,\n_0_three_dec_max_limit[4]_i_5 ,\n_0_three_dec_max_limit[4]_i_6 }));
FDRE \three_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[5]_i_1 ),
        .Q(three_dec_max_limit[5]),
        .R(I11));
FDRE \three_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[6]_i_1 ),
        .Q(three_dec_max_limit[6]),
        .R(I11));
FDRE \three_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[7]_i_1 ),
        .Q(three_dec_max_limit[7]),
        .R(I11));
FDRE \three_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[8]_i_1 ),
        .Q(three_dec_max_limit[8]),
        .R(I11));
CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\n_0_three_dec_max_limit_reg[4]_i_2 ),
        .CO({\n_0_three_dec_max_limit_reg[8]_i_2 ,\n_1_three_dec_max_limit_reg[8]_i_2 ,\n_2_three_dec_max_limit_reg[8]_i_2 ,\n_3_three_dec_max_limit_reg[8]_i_2 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\n_4_three_dec_max_limit_reg[8]_i_2 ,\n_5_three_dec_max_limit_reg[8]_i_2 ,\n_6_three_dec_max_limit_reg[8]_i_2 ,\n_7_three_dec_max_limit_reg[8]_i_2 }),
        .S({\n_0_three_dec_max_limit[8]_i_3 ,\n_0_three_dec_max_limit[8]_i_4 ,\n_0_three_dec_max_limit[8]_i_5 ,\n_0_three_dec_max_limit[8]_i_6 }));
FDRE \three_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_three_dec_max_limit[9]_i_1 ),
        .Q(three_dec_max_limit[9]),
        .R(I11));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\n_0_three_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\n_0_three_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\n_0_three_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\n_0_three_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\n_0_three_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_dec_min_limit[5]_i_5 
       (.I0(two_dec_max_limit[2]),
        .O(\n_0_three_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\n_0_three_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\n_0_three_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\n_0_three_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\n_0_three_dec_min_limit[9]_i_5 ));
FDRE \three_dec_min_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(I9));
FDRE \three_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(I9));
FDRE \three_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(I9));
CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_three_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_three_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_three_dec_min_limit[11]_i_2 ,\n_0_three_dec_min_limit[11]_i_3 }));
FDRE \three_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(I9));
FDRE \three_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(I9));
FDRE \three_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(I9));
FDRE \three_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(I9));
FDRE \three_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(I9));
CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_dec_min_limit_reg[5]_i_1 ,\n_1_three_dec_min_limit_reg[5]_i_1 ,\n_2_three_dec_min_limit_reg[5]_i_1 ,\n_3_three_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\n_0_three_dec_min_limit[5]_i_2 ,\n_0_three_dec_min_limit[5]_i_3 ,\n_0_three_dec_min_limit[5]_i_4 ,\n_0_three_dec_min_limit[5]_i_5 }));
FDRE \three_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(I9));
FDRE \three_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(I9));
FDRE \three_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(I9));
FDRE \three_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(I9));
CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_three_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_three_dec_min_limit_reg[9]_i_1 ,\n_1_three_dec_min_limit_reg[9]_i_1 ,\n_2_three_dec_min_limit_reg[9]_i_1 ,\n_3_three_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\n_0_three_dec_min_limit[9]_i_2 ,\n_0_three_dec_min_limit[9]_i_3 ,\n_0_three_dec_min_limit[9]_i_4 ,\n_0_three_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_three_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_three_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_three_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_three_inc_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_three_inc_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_three_inc_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_three_inc_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_three_inc_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_three_inc_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_three_inc_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_three_inc_max_limit[8]_i_5 ));
FDRE \three_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(I8));
FDRE \three_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(I8));
CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_three_inc_max_limit_reg[8]_i_1 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_three_inc_max_limit_reg[11]_i_1 ,\n_3_three_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_three_inc_max_limit[11]_i_2 ,\n_0_three_inc_max_limit[11]_i_3 ,\n_0_three_inc_max_limit[11]_i_4 }));
FDRE \three_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[1]),
        .Q(three_inc_max_limit[1]),
        .R(I8));
FDRE \three_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(I8));
FDRE \three_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(I8));
FDRE \three_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(I8));
CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_inc_max_limit_reg[4]_i_1 ,\n_1_three_inc_max_limit_reg[4]_i_1 ,\n_2_three_inc_max_limit_reg[4]_i_1 ,\n_3_three_inc_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O(three_inc_max_limit_nxt[4:1]),
        .S({\n_0_three_inc_max_limit[4]_i_2 ,\n_0_three_inc_max_limit[4]_i_3 ,\n_0_three_inc_max_limit[4]_i_4 ,\n_0_three_inc_max_limit[4]_i_5 }));
FDRE \three_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(I8));
FDRE \three_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(I8));
FDRE \three_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(I8));
FDRE \three_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(I8));
CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\n_0_three_inc_max_limit_reg[4]_i_1 ),
        .CO({\n_0_three_inc_max_limit_reg[8]_i_1 ,\n_1_three_inc_max_limit_reg[8]_i_1 ,\n_2_three_inc_max_limit_reg[8]_i_1 ,\n_3_three_inc_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\n_0_three_inc_max_limit[8]_i_2 ,\n_0_three_inc_max_limit[8]_i_3 ,\n_0_three_inc_max_limit[8]_i_4 ,\n_0_three_inc_max_limit[8]_i_5 }));
FDRE \three_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(I8));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\n_0_three_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\n_0_three_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\n_0_three_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\n_0_three_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\n_0_three_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \three_inc_min_limit[5]_i_5 
       (.I0(four_inc_max_limit[2]),
        .O(\n_0_three_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\n_0_three_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\n_0_three_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\n_0_three_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\n_0_three_inc_min_limit[9]_i_5 ));
FDRE \three_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(I6));
FDRE \three_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(I6));
CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_three_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_three_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_three_inc_min_limit[11]_i_2 ,\n_0_three_inc_min_limit[11]_i_3 }));
FDRE \three_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(four_inc_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(I6));
FDRE \three_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(I6));
FDRE \three_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(I6));
FDRE \three_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(I6));
FDRE \three_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(I6));
CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_three_inc_min_limit_reg[5]_i_1 ,\n_1_three_inc_min_limit_reg[5]_i_1 ,\n_2_three_inc_min_limit_reg[5]_i_1 ,\n_3_three_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\n_0_three_inc_min_limit[5]_i_2 ,\n_0_three_inc_min_limit[5]_i_3 ,\n_0_three_inc_min_limit[5]_i_4 ,\n_0_three_inc_min_limit[5]_i_5 }));
FDRE \three_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(I6));
FDRE \three_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(I6));
FDRE \three_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(I6));
FDRE \three_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(I6));
CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_three_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_three_inc_min_limit_reg[9]_i_1 ,\n_1_three_inc_min_limit_reg[9]_i_1 ,\n_2_three_inc_min_limit_reg[9]_i_1 ,\n_3_three_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\n_0_three_inc_min_limit[9]_i_2 ,\n_0_three_inc_min_limit[9]_i_3 ,\n_0_three_inc_min_limit[9]_i_4 ,\n_0_three_inc_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\n_0_two_dec_max_limit[0]_i_1 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_two_dec_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_two_dec_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_two_dec_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_two_dec_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_two_dec_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_two_dec_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_two_dec_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_two_dec_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_two_dec_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_two_dec_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_two_dec_max_limit[8]_i_5 ));
FDRE \two_dec_max_limit_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_two_dec_max_limit[0]_i_1 ),
        .Q(two_dec_max_limit[0]),
        .R(I10));
FDRE \two_dec_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(I10));
FDRE \two_dec_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(I10));
CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\n_0_two_dec_max_limit_reg[8]_i_1 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_two_dec_max_limit_reg[11]_i_1 ,\n_3_two_dec_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_two_dec_max_limit[11]_i_2 ,\n_0_two_dec_max_limit[11]_i_3 ,\n_0_two_dec_max_limit[11]_i_4 }));
FDRE \two_dec_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(I10));
FDRE \two_dec_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(I10));
FDRE \two_dec_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(I10));
FDRE \two_dec_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(I10));
CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_dec_max_limit_reg[4]_i_1 ,\n_1_two_dec_max_limit_reg[4]_i_1 ,\n_2_two_dec_max_limit_reg[4]_i_1 ,\n_3_two_dec_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O(two_dec_max_limit_nxt[4:1]),
        .S({\n_0_two_dec_max_limit[4]_i_2 ,\n_0_two_dec_max_limit[4]_i_3 ,\n_0_two_dec_max_limit[4]_i_4 ,\n_0_two_dec_max_limit[4]_i_5 }));
FDRE \two_dec_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(I10));
FDRE \two_dec_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(I10));
FDRE \two_dec_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(I10));
FDRE \two_dec_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(I10));
CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\n_0_two_dec_max_limit_reg[4]_i_1 ),
        .CO({\n_0_two_dec_max_limit_reg[8]_i_1 ,\n_1_two_dec_max_limit_reg[8]_i_1 ,\n_2_two_dec_max_limit_reg[8]_i_1 ,\n_3_two_dec_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({\n_0_two_dec_max_limit[8]_i_2 ,\n_0_two_dec_max_limit[8]_i_3 ,\n_0_two_dec_max_limit[8]_i_4 ,\n_0_two_dec_max_limit[8]_i_5 }));
FDRE \two_dec_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(I10));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\n_0_two_dec_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\n_0_two_dec_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\n_0_two_dec_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\n_0_two_dec_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\n_0_two_dec_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_dec_min_limit[5]_i_5 
       (.I0(one_dec_max_limit[2]),
        .O(\n_0_two_dec_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\n_0_two_dec_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\n_0_two_dec_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\n_0_two_dec_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\n_0_two_dec_min_limit[9]_i_5 ));
FDRE \two_dec_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(I9));
FDRE \two_dec_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(I9));
CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\n_0_two_dec_min_limit_reg[9]_i_1 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_two_dec_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_two_dec_min_limit[11]_i_2 ,\n_0_two_dec_min_limit[11]_i_3 }));
FDRE \two_dec_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_dec_min_limit[1]),
        .R(I9));
FDRE \two_dec_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(I9));
FDRE \two_dec_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(I9));
FDRE \two_dec_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(I9));
FDRE \two_dec_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(I9));
CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_dec_min_limit_reg[5]_i_1 ,\n_1_two_dec_min_limit_reg[5]_i_1 ,\n_2_two_dec_min_limit_reg[5]_i_1 ,\n_3_two_dec_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\n_0_two_dec_min_limit[5]_i_2 ,\n_0_two_dec_min_limit[5]_i_3 ,\n_0_two_dec_min_limit[5]_i_4 ,\n_0_two_dec_min_limit[5]_i_5 }));
FDRE \two_dec_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(I9));
FDRE \two_dec_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(I9));
FDRE \two_dec_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(I9));
FDRE \two_dec_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(I9));
CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\n_0_two_dec_min_limit_reg[5]_i_1 ),
        .CO({\n_0_two_dec_min_limit_reg[9]_i_1 ,\n_1_two_dec_min_limit_reg[9]_i_1 ,\n_2_two_dec_min_limit_reg[9]_i_1 ,\n_3_two_dec_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\n_0_two_dec_min_limit[9]_i_2 ,\n_0_two_dec_min_limit[9]_i_3 ,\n_0_two_dec_min_limit[9]_i_4 ,\n_0_two_dec_min_limit[9]_i_5 }));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\n_0_two_inc_max_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\n_0_two_inc_max_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\n_0_two_inc_max_limit[11]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\n_0_two_inc_max_limit[4]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\n_0_two_inc_max_limit[4]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\n_0_two_inc_max_limit[4]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\n_0_two_inc_max_limit[4]_i_5 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\n_0_two_inc_max_limit[8]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\n_0_two_inc_max_limit[8]_i_3 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\n_0_two_inc_max_limit[8]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\n_0_two_inc_max_limit[8]_i_5 ));
FDRE \two_inc_max_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(I8));
FDRE \two_inc_max_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(I8));
CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\n_0_two_inc_max_limit_reg[8]_i_1 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\n_2_two_inc_max_limit_reg[11]_i_1 ,\n_3_two_inc_max_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\n_0_two_inc_max_limit[11]_i_2 ,\n_0_two_inc_max_limit[11]_i_3 ,\n_0_two_inc_max_limit[11]_i_4 }));
FDRE \two_inc_max_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[1]),
        .Q(two_inc_max_limit[1]),
        .R(I8));
FDRE \two_inc_max_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(I8));
FDRE \two_inc_max_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(I8));
FDRE \two_inc_max_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(I8));
CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_inc_max_limit_reg[4]_i_1 ,\n_1_two_inc_max_limit_reg[4]_i_1 ,\n_2_two_inc_max_limit_reg[4]_i_1 ,\n_3_two_inc_max_limit_reg[4]_i_1 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O(two_inc_max_limit_nxt[4:1]),
        .S({\n_0_two_inc_max_limit[4]_i_2 ,\n_0_two_inc_max_limit[4]_i_3 ,\n_0_two_inc_max_limit[4]_i_4 ,\n_0_two_inc_max_limit[4]_i_5 }));
FDRE \two_inc_max_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(I8));
FDRE \two_inc_max_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(I8));
FDRE \two_inc_max_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(I8));
FDRE \two_inc_max_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(I8));
CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\n_0_two_inc_max_limit_reg[4]_i_1 ),
        .CO({\n_0_two_inc_max_limit_reg[8]_i_1 ,\n_1_two_inc_max_limit_reg[8]_i_1 ,\n_2_two_inc_max_limit_reg[8]_i_1 ,\n_3_two_inc_max_limit_reg[8]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({\n_0_two_inc_max_limit[8]_i_2 ,\n_0_two_inc_max_limit[8]_i_3 ,\n_0_two_inc_max_limit[8]_i_4 ,\n_0_two_inc_max_limit[8]_i_5 }));
FDRE \two_inc_max_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(I8));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\n_0_two_inc_min_limit[11]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\n_0_two_inc_min_limit[11]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\n_0_two_inc_min_limit[5]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\n_0_two_inc_min_limit[5]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\n_0_two_inc_min_limit[5]_i_4 ));
LUT1 #(
    .INIT(2'h2)) 
     \two_inc_min_limit[5]_i_5 
       (.I0(three_inc_max_limit[2]),
        .O(\n_0_two_inc_min_limit[5]_i_5 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\n_0_two_inc_min_limit[9]_i_2 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\n_0_two_inc_min_limit[9]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\n_0_two_inc_min_limit[9]_i_4 ));
LUT1 #(
    .INIT(2'h1)) 
     \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\n_0_two_inc_min_limit[9]_i_5 ));
FDRE \two_inc_min_limit_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(I6));
FDRE \two_inc_min_limit_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(I6));
CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\n_0_two_inc_min_limit_reg[9]_i_1 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\n_3_two_inc_min_limit_reg[11]_i_1 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\n_0_two_inc_min_limit[11]_i_2 ,\n_0_two_inc_min_limit[11]_i_3 }));
FDRE \two_inc_min_limit_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(three_inc_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(I6));
FDRE \two_inc_min_limit_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(I6));
FDRE \two_inc_min_limit_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(I6));
FDRE \two_inc_min_limit_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(I6));
FDRE \two_inc_min_limit_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(I6));
CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\n_0_two_inc_min_limit_reg[5]_i_1 ,\n_1_two_inc_min_limit_reg[5]_i_1 ,\n_2_two_inc_min_limit_reg[5]_i_1 ,\n_3_two_inc_min_limit_reg[5]_i_1 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\n_0_two_inc_min_limit[5]_i_2 ,\n_0_two_inc_min_limit[5]_i_3 ,\n_0_two_inc_min_limit[5]_i_4 ,\n_0_two_inc_min_limit[5]_i_5 }));
FDRE \two_inc_min_limit_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(I6));
FDRE \two_inc_min_limit_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(I6));
FDRE \two_inc_min_limit_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(I6));
FDRE \two_inc_min_limit_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(I6));
CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\n_0_two_inc_min_limit_reg[5]_i_1 ),
        .CO({\n_0_two_inc_min_limit_reg[9]_i_1 ,\n_1_two_inc_min_limit_reg[9]_i_1 ,\n_2_two_inc_min_limit_reg[9]_i_1 ,\n_3_two_inc_min_limit_reg[9]_i_1 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\n_0_two_inc_min_limit[9]_i_2 ,\n_0_two_inc_min_limit[9]_i_3 ,\n_0_two_inc_min_limit[9]_i_4 ,\n_0_two_inc_min_limit[9]_i_5 }));
LUT3 #(
    .INIT(8'h40)) 
     update_temp_102_i_1
       (.I0(tempmon_sample_en_102),
        .I1(tempmon_init_complete),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101));
FDRE update_temp_102_reg
       (.C(CLK),
        .CE(1'b1),
        .D(update_temp_101),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_top" *) 
module migmig_7series_v2_0_ddr_phy_top
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O2,
    ddr2_ck_p,
    ddr2_ck_n,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    O3,
    pi_fine_dly_dec_done_r,
    app_rd_data,
    init_calib_complete,
    O1,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    p_0_in1_in,
    O10,
    app_rd_data_valid,
    O11,
    O12,
    app_zq_ns,
    O17,
    phy_dout,
    O13,
    O14,
    O15,
    O16,
    O18,
    O19,
    O29,
    O30,
    O20,
    O32,
    O21,
    O22,
    O23,
    O36,
    O37,
    O24,
    O39,
    phy_mc_cmd_full,
    wr_en,
    wr_en_1,
    wr_en_2,
    phy_mc_data_full,
    wr_en_3,
    O25,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLK,
    pll_locked,
    SR,
    I1,
    pll_locked_i,
    idle,
    I6,
    I7,
    I5,
    I8,
    I4,
    I9,
    tempmon_sample_en,
    I10,
    I3,
    mc_wrdata_en,
    mem_out,
    I20,
    I18,
    Q,
    tail_r,
    app_zq_req,
    I2,
    I11,
    I12,
    I13,
    mc_odt,
    I21,
    I14,
    I15,
    I16,
    I17,
    I19,
    I22,
    I23,
    I24,
    I25,
    sent_col_r1,
    I26,
    I28,
    p_1_in,
    p_3_in,
    D,
    I32,
    I33,
    mc_ras_n,
    I27,
    mc_cs_n,
    I34,
    I35,
    I29);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]O2;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output O3;
  output pi_fine_dly_dec_done_r;
  output [127:0]app_rd_data;
  output init_calib_complete;
  output O1;
  output O4;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output p_0_in1_in;
  output O10;
  output app_rd_data_valid;
  output O11;
  output O12;
  output app_zq_ns;
  output [24:0]O17;
  output [59:0]phy_dout;
  output [43:0]O13;
  output [59:0]O14;
  output O15;
  output O16;
  output O18;
  output [3:0]O19;
  output [3:0]O29;
  output [67:0]O30;
  output [3:0]O20;
  output [3:0]O32;
  output O21;
  output O22;
  output [3:0]O23;
  output [3:0]O36;
  output [65:0]O37;
  output [3:0]O24;
  output [3:0]O39;
  output phy_mc_cmd_full;
  output wr_en;
  output wr_en_1;
  output wr_en_2;
  output phy_mc_data_full;
  output wr_en_3;
  output [5:0]O25;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLK;
  input pll_locked;
  input [0:0]SR;
  input I1;
  input pll_locked_i;
  input idle;
  input I6;
  input I7;
  input I5;
  input [0:0]I8;
  input I4;
  input I9;
  input tempmon_sample_en;
  input [0:0]I10;
  input I3;
  input mc_wrdata_en;
  input [79:0]mem_out;
  input [71:0]I20;
  input I18;
  input [0:0]Q;
  input [0:0]tail_r;
  input app_zq_req;
  input I2;
  input [1:0]I11;
  input [2:0]I12;
  input [36:0]I13;
  input [0:0]mc_odt;
  input [143:0]I21;
  input [8:0]I14;
  input I15;
  input I16;
  input I17;
  input I19;
  input [0:0]I22;
  input I23;
  input I24;
  input I25;
  input sent_col_r1;
  input I26;
  input I28;
  input p_1_in;
  input p_3_in;
  input [11:0]D;
  input [63:0]I32;
  input [63:0]I33;
  input [1:0]mc_ras_n;
  input [1:0]I27;
  input [0:0]mc_cs_n;
  input [79:0]I34;
  input [79:0]I35;
  input I29;

  wire CLK;
  wire [11:0]D;
  wire I1;
  wire [0:0]I10;
  wire [1:0]I11;
  wire [2:0]I12;
  wire [36:0]I13;
  wire [8:0]I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [71:0]I20;
  wire [143:0]I21;
  wire [0:0]I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire [1:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire [63:0]I32;
  wire [63:0]I33;
  wire [79:0]I34;
  wire [79:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [43:0]O13;
  wire [59:0]O14;
  wire O15;
  wire O16;
  wire [24:0]O17;
  wire O18;
  wire [3:0]O19;
  wire [1:0]O2;
  wire [3:0]O20;
  wire O21;
  wire O22;
  wire [3:0]O23;
  wire [3:0]O24;
  wire [5:0]O25;
  wire [3:0]O29;
  wire O3;
  wire [67:0]O30;
  wire [3:0]O32;
  wire [3:0]O36;
  wire [65:0]O37;
  wire [3:0]O39;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [127:0]app_rd_data;
  wire app_rd_data_valid;
  wire app_zq_ns;
  wire app_zq_req;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [1:1]calib_sel;
  wire calib_sel0;
  wire [1:0]calib_seq;
  wire calib_wrdata_en;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire dqs_po_dec_done;
  wire fine_adjust_done;
  wire freq_refclk;
  wire \genblk24.phy_ctl_pre_fifo_0/wr_en ;
  wire \genblk24.phy_ctl_pre_fifo_1/wr_en ;
  wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire idelay_inc;
  wire idle;
  wire init_calib_complete;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [1:0]mc_ras_n;
  wire mc_wrdata_en;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire [2:0]mux_cmd;
  wire mux_cmd_wren;
  wire [5:0]mux_data_offset;
  wire mux_wrdata_en;
  wire \n_0_calib_sel[1]_i_1 ;
  wire \n_0_calib_zero_ctrl[0]_i_1 ;
  wire \n_0_gen_byte_sel_div2.calib_in_common_i_1 ;
  wire n_14_u_ddr_mc_phy_wrapper;
  wire n_19_u_ddr_calib_top;
  wire n_20_u_ddr_calib_top;
  wire n_21_u_ddr_calib_top;
  wire n_232_u_ddr_mc_phy_wrapper;
  wire n_233_u_ddr_mc_phy_wrapper;
  wire n_234_u_ddr_mc_phy_wrapper;
  wire n_247_u_ddr_calib_top;
  wire n_250_u_ddr_calib_top;
  wire n_28_u_ddr_calib_top;
  wire n_30_u_ddr_calib_top;
  wire n_315_u_ddr_calib_top;
  wire n_316_u_ddr_calib_top;
  wire n_317_u_ddr_calib_top;
  wire n_318_u_ddr_calib_top;
  wire n_31_u_ddr_calib_top;
  wire n_32_u_ddr_calib_top;
  wire n_33_u_ddr_calib_top;
  wire n_34_u_ddr_calib_top;
  wire n_35_u_ddr_calib_top;
  wire n_364_u_ddr_mc_phy_wrapper;
  wire n_365_u_ddr_mc_phy_wrapper;
  wire n_366_u_ddr_mc_phy_wrapper;
  wire n_367_u_ddr_mc_phy_wrapper;
  wire n_368_u_ddr_mc_phy_wrapper;
  wire n_369_u_ddr_mc_phy_wrapper;
  wire n_36_u_ddr_calib_top;
  wire n_370_u_ddr_mc_phy_wrapper;
  wire n_371_u_ddr_mc_phy_wrapper;
  wire n_372_u_ddr_mc_phy_wrapper;
  wire n_373_u_ddr_mc_phy_wrapper;
  wire n_374_u_ddr_mc_phy_wrapper;
  wire n_375_u_ddr_mc_phy_wrapper;
  wire n_376_u_ddr_mc_phy_wrapper;
  wire n_377_u_ddr_mc_phy_wrapper;
  wire n_378_u_ddr_mc_phy_wrapper;
  wire n_379_u_ddr_mc_phy_wrapper;
  wire n_37_u_ddr_calib_top;
  wire n_380_u_ddr_mc_phy_wrapper;
  wire n_381_u_ddr_mc_phy_wrapper;
  wire n_382_u_ddr_mc_phy_wrapper;
  wire n_383_u_ddr_mc_phy_wrapper;
  wire n_384_u_ddr_mc_phy_wrapper;
  wire n_385_u_ddr_mc_phy_wrapper;
  wire n_386_u_ddr_mc_phy_wrapper;
  wire n_387_u_ddr_mc_phy_wrapper;
  wire n_388_u_ddr_mc_phy_wrapper;
  wire n_389_u_ddr_mc_phy_wrapper;
  wire n_38_u_ddr_calib_top;
  wire n_390_u_ddr_mc_phy_wrapper;
  wire n_391_u_ddr_mc_phy_wrapper;
  wire n_392_u_ddr_mc_phy_wrapper;
  wire n_393_u_ddr_mc_phy_wrapper;
  wire n_394_u_ddr_mc_phy_wrapper;
  wire n_395_u_ddr_mc_phy_wrapper;
  wire n_396_u_ddr_mc_phy_wrapper;
  wire n_397_u_ddr_mc_phy_wrapper;
  wire n_398_u_ddr_mc_phy_wrapper;
  wire n_399_u_ddr_mc_phy_wrapper;
  wire n_39_u_ddr_mc_phy_wrapper;
  wire n_400_u_ddr_mc_phy_wrapper;
  wire n_401_u_ddr_mc_phy_wrapper;
  wire n_402_u_ddr_mc_phy_wrapper;
  wire n_403_u_ddr_mc_phy_wrapper;
  wire n_404_u_ddr_mc_phy_wrapper;
  wire n_405_u_ddr_mc_phy_wrapper;
  wire n_406_u_ddr_mc_phy_wrapper;
  wire n_407_u_ddr_mc_phy_wrapper;
  wire n_408_u_ddr_mc_phy_wrapper;
  wire n_409_u_ddr_mc_phy_wrapper;
  wire n_40_u_ddr_mc_phy_wrapper;
  wire n_410_u_ddr_mc_phy_wrapper;
  wire n_411_u_ddr_mc_phy_wrapper;
  wire n_412_u_ddr_mc_phy_wrapper;
  wire n_413_u_ddr_mc_phy_wrapper;
  wire n_414_u_ddr_mc_phy_wrapper;
  wire n_415_u_ddr_mc_phy_wrapper;
  wire n_416_u_ddr_mc_phy_wrapper;
  wire n_417_u_ddr_mc_phy_wrapper;
  wire n_418_u_ddr_mc_phy_wrapper;
  wire n_419_u_ddr_mc_phy_wrapper;
  wire n_420_u_ddr_mc_phy_wrapper;
  wire n_421_u_ddr_mc_phy_wrapper;
  wire n_422_u_ddr_mc_phy_wrapper;
  wire n_423_u_ddr_mc_phy_wrapper;
  wire n_424_u_ddr_mc_phy_wrapper;
  wire n_425_u_ddr_mc_phy_wrapper;
  wire n_426_u_ddr_mc_phy_wrapper;
  wire n_427_u_ddr_mc_phy_wrapper;
  wire n_44_u_ddr_calib_top;
  wire n_492_u_ddr_calib_top;
  wire n_493_u_ddr_calib_top;
  wire n_494_u_ddr_calib_top;
  wire n_495_u_ddr_calib_top;
  wire n_496_u_ddr_calib_top;
  wire n_497_u_ddr_calib_top;
  wire n_498_u_ddr_calib_top;
  wire n_499_u_ddr_calib_top;
  wire n_4_u_ddr_calib_top;
  wire n_502_u_ddr_calib_top;
  wire n_503_u_ddr_calib_top;
  wire n_511_u_ddr_calib_top;
  wire n_513_u_ddr_calib_top;
  wire n_5_u_ddr_mc_phy_wrapper;
  wire n_60_u_ddr_mc_phy_wrapper;
  wire n_66_u_ddr_mc_phy_wrapper;
  wire n_6_u_ddr_mc_phy_wrapper;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_1_in;
  wire p_3_in;
  wire [59:0]phy_dout;
  wire phy_if_reset0;
  wire phy_if_reset_w;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire pll_locked_i;
  wire po_ck_addr_cmd_delay_done;
  wire [0:0]po_stg2_wrcal_cnt;
  wire rd_data_offset_cal_done;
  wire ref_dll_lock;
  wire reset_if;
  wire sent_col_r1;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ;
  wire [2:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [6:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [2:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [2:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire \u_ddr_mc_phy/if_empty_v ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ;
  wire \u_ddr_phy_init/cnt_pwron_cke_done_r ;
  wire \u_ddr_phy_init/p_29_in ;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire wrlvl_final_if_rst;

LUT6 #(
    .INIT(64'h0000000044444404)) 
     \calib_sel[1]_i_1 
       (.I0(n_502_u_ddr_calib_top),
        .I1(n_503_u_ddr_calib_top),
        .I2(calib_complete),
        .I3(tempmon_pi_f_dec),
        .I4(tempmon_pi_f_inc),
        .I5(I3),
        .O(\n_0_calib_sel[1]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
     \calib_zero_ctrl[0]_i_1 
       (.I0(po_ck_addr_cmd_delay_done),
        .I1(pi_fine_dly_dec_done),
        .I2(rd_data_offset_cal_done),
        .I3(fine_adjust_done),
        .I4(dqs_po_dec_done),
        .I5(calib_sel0),
        .O(\n_0_calib_zero_ctrl[0]_i_1 ));
LUT6 #(
    .INIT(64'h0F050F0F0F040F0F)) 
     \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(n_511_u_ddr_calib_top),
        .I1(tempmon_sel_pi_incdec),
        .I2(I3),
        .I3(n_513_u_ddr_calib_top),
        .I4(n_38_u_ddr_calib_top),
        .I5(calib_in_common),
        .O(\n_0_gen_byte_sel_div2.calib_in_common_i_1 ));
LUT3 #(
    .INIT(8'hFE)) 
     phy_if_reset_i_1
       (.I0(reset_if),
        .I1(phy_if_reset_w),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0));
LUT2 #(
    .INIT(4'hE)) 
     tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
migmig_7series_v2_0_ddr_calib_top u_ddr_calib_top
       (.A_idelay_ce134_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out ),
        .A_pi_counter_load_en40_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out ),
        .A_pi_fine_enable44_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out ),
        .A_pi_fine_inc42_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out ),
        .A_pi_rst_dqs_find46_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out ),
        .A_po_coarse_enable58_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out ),
        .A_po_fine_enable60_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out ),
        .A_po_fine_inc56_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out ),
        .A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .B_po_coarse_enable92_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out ),
        .B_po_fine_enable95_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out ),
        .B_po_fine_inc89_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out ),
        .CLK(CLK),
        .COUNTERLOADVAL({n_32_u_ddr_calib_top,n_33_u_ddr_calib_top,n_34_u_ddr_calib_top,n_35_u_ddr_calib_top,n_36_u_ddr_calib_top,n_37_u_ddr_calib_top}),
        .C_idelay_ce124_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out ),
        .C_pi_counter_load_en100_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out ),
        .C_pi_fine_enable104_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out ),
        .C_pi_fine_inc102_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out ),
        .C_pi_rst_dqs_find106_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out ),
        .C_po_coarse_enable118_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out ),
        .C_po_fine_enable120_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out ),
        .C_po_fine_inc116_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out ),
        .D({calib_seq,mux_data_offset,mux_cmd}),
        .D0({n_315_u_ddr_calib_top,n_316_u_ddr_calib_top,n_317_u_ddr_calib_top,n_318_u_ddr_calib_top}),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .I1(n_415_u_ddr_mc_phy_wrapper),
        .I10(I9),
        .I100(n_66_u_ddr_mc_phy_wrapper),
        .I101({I35[79:32],I35[23:0]}),
        .I102(I28),
        .I103(I6),
        .I104(D),
        .I105(I29),
        .I11(I10),
        .I12(\n_0_calib_sel[1]_i_1 ),
        .I13(\n_0_gen_byte_sel_div2.calib_in_common_i_1 ),
        .I14(\n_0_calib_zero_ctrl[0]_i_1 ),
        .I15(n_417_u_ddr_mc_phy_wrapper),
        .I16(n_385_u_ddr_mc_phy_wrapper),
        .I17(n_393_u_ddr_mc_phy_wrapper),
        .I18(n_377_u_ddr_mc_phy_wrapper),
        .I19(n_401_u_ddr_mc_phy_wrapper),
        .I2(n_399_u_ddr_mc_phy_wrapper),
        .I20(n_425_u_ddr_mc_phy_wrapper),
        .I21(n_369_u_ddr_mc_phy_wrapper),
        .I22(n_409_u_ddr_mc_phy_wrapper),
        .I23(n_412_u_ddr_mc_phy_wrapper),
        .I24(n_380_u_ddr_mc_phy_wrapper),
        .I25(n_388_u_ddr_mc_phy_wrapper),
        .I26(n_372_u_ddr_mc_phy_wrapper),
        .I27(n_396_u_ddr_mc_phy_wrapper),
        .I28(n_420_u_ddr_mc_phy_wrapper),
        .I29(n_364_u_ddr_mc_phy_wrapper),
        .I3(n_373_u_ddr_mc_phy_wrapper),
        .I30(n_404_u_ddr_mc_phy_wrapper),
        .I31(n_418_u_ddr_mc_phy_wrapper),
        .I32(n_386_u_ddr_mc_phy_wrapper),
        .I33(n_394_u_ddr_mc_phy_wrapper),
        .I34(n_378_u_ddr_mc_phy_wrapper),
        .I35(n_402_u_ddr_mc_phy_wrapper),
        .I36(n_426_u_ddr_mc_phy_wrapper),
        .I37(n_370_u_ddr_mc_phy_wrapper),
        .I38(n_410_u_ddr_mc_phy_wrapper),
        .I39(n_383_u_ddr_mc_phy_wrapper),
        .I4(n_405_u_ddr_mc_phy_wrapper),
        .I40(n_391_u_ddr_mc_phy_wrapper),
        .I41(n_375_u_ddr_mc_phy_wrapper),
        .I42(n_423_u_ddr_mc_phy_wrapper),
        .I43(n_367_u_ddr_mc_phy_wrapper),
        .I44(n_407_u_ddr_mc_phy_wrapper),
        .I45(n_414_u_ddr_mc_phy_wrapper),
        .I46(n_382_u_ddr_mc_phy_wrapper),
        .I47(n_390_u_ddr_mc_phy_wrapper),
        .I48(n_374_u_ddr_mc_phy_wrapper),
        .I49(n_398_u_ddr_mc_phy_wrapper),
        .I5(n_14_u_ddr_mc_phy_wrapper),
        .I50(n_422_u_ddr_mc_phy_wrapper),
        .I51(n_366_u_ddr_mc_phy_wrapper),
        .I52(n_406_u_ddr_mc_phy_wrapper),
        .I53(n_413_u_ddr_mc_phy_wrapper),
        .I54(n_381_u_ddr_mc_phy_wrapper),
        .I55(n_389_u_ddr_mc_phy_wrapper),
        .I56(n_397_u_ddr_mc_phy_wrapper),
        .I57(n_421_u_ddr_mc_phy_wrapper),
        .I58(n_365_u_ddr_mc_phy_wrapper),
        .I59(n_419_u_ddr_mc_phy_wrapper),
        .I6(I5),
        .I60(n_387_u_ddr_mc_phy_wrapper),
        .I61(n_395_u_ddr_mc_phy_wrapper),
        .I62(n_379_u_ddr_mc_phy_wrapper),
        .I63(n_403_u_ddr_mc_phy_wrapper),
        .I64(n_427_u_ddr_mc_phy_wrapper),
        .I65(n_371_u_ddr_mc_phy_wrapper),
        .I66(n_411_u_ddr_mc_phy_wrapper),
        .I67(n_416_u_ddr_mc_phy_wrapper),
        .I68(n_384_u_ddr_mc_phy_wrapper),
        .I69(n_392_u_ddr_mc_phy_wrapper),
        .I7(I7),
        .I70(n_376_u_ddr_mc_phy_wrapper),
        .I71(n_400_u_ddr_mc_phy_wrapper),
        .I72(n_424_u_ddr_mc_phy_wrapper),
        .I73(n_368_u_ddr_mc_phy_wrapper),
        .I74(n_408_u_ddr_mc_phy_wrapper),
        .I75(I18),
        .I76(I3),
        .I77(n_232_u_ddr_mc_phy_wrapper),
        .I78(n_233_u_ddr_mc_phy_wrapper),
        .I79(n_234_u_ddr_mc_phy_wrapper),
        .I8(I8),
        .I80(I2),
        .I81(I11),
        .I82(I12),
        .I83(I13),
        .I84(I21),
        .I85(I14),
        .I86(I15),
        .I87(I16),
        .I88(I17),
        .I89(I19),
        .I9(I4),
        .I90(I22),
        .I91(I23),
        .I92(I24),
        .I93(I25),
        .I94(n_39_u_ddr_mc_phy_wrapper),
        .I95(I27),
        .I96(n_40_u_ddr_mc_phy_wrapper),
        .I97({I20[68:66],I20[61:58],I20[52:50],I20[48:34],I20[29:26],I20[21:18],I20[13:10]}),
        .I98(n_60_u_ddr_mc_phy_wrapper),
        .I99(I34[79:8]),
        .O1(n_4_u_ddr_calib_top),
        .O10(O6),
        .O11(O7),
        .O12(O8),
        .O13(n_28_u_ddr_calib_top),
        .O14(n_30_u_ddr_calib_top),
        .O15(n_31_u_ddr_calib_top),
        .O16(n_38_u_ddr_calib_top),
        .O17(n_44_u_ddr_calib_top),
        .O18(O17),
        .O19(O13),
        .O2(po_stg2_wrcal_cnt),
        .O20(O14),
        .O21(O15),
        .O22(n_247_u_ddr_calib_top),
        .O23(n_250_u_ddr_calib_top),
        .O24(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .O25(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .O26(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .O27(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .O28(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .O29(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .O3(O3),
        .O30(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .O31(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .O32(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .O33(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .O34(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .O35(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .O36(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .O37(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .O38(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .O39(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .O4(O1),
        .O40(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .O41(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .O42(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .O43(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .O44(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .O45(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .O46(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .O47(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .O48(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .O49({n_492_u_ddr_calib_top,n_493_u_ddr_calib_top,n_494_u_ddr_calib_top,n_495_u_ddr_calib_top,n_496_u_ddr_calib_top,n_497_u_ddr_calib_top,n_498_u_ddr_calib_top,n_499_u_ddr_calib_top}),
        .O5(n_19_u_ddr_calib_top),
        .O50(n_502_u_ddr_calib_top),
        .O51(n_503_u_ddr_calib_top),
        .O52(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .O53(n_511_u_ddr_calib_top),
        .O54(n_513_u_ddr_calib_top),
        .O55(O25),
        .O6(n_20_u_ddr_calib_top),
        .O7(n_21_u_ddr_calib_top),
        .O8(O4),
        .O9(O5),
        .Q(\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .app_zq_ns(app_zq_ns),
        .app_zq_req(app_zq_req),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_complete(calib_complete),
        .calib_in_common(calib_in_common),
        .calib_sel(calib_sel),
        .calib_sel0(calib_sel0),
        .calib_wrdata_en(calib_wrdata_en),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adjust_done(fine_adjust_done),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .if_empty_v(\u_ddr_mc_phy/if_empty_v ),
        .ififo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ),
        .ififo_rst0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ),
        .init_calib_complete(init_calib_complete),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({mem_out[75:72],mem_out[67:64],mem_out[59:40],mem_out[34:32],mem_out[27:24],mem_out[19:16],mem_out[11:8],mem_out[3:0]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0 ),
        .ofifo_rst0_3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0 ),
        .p_1_in(p_1_in),
        .p_29_in(\u_ddr_phy_init/p_29_in ),
        .p_3_in(p_3_in),
        .phy_dout(phy_dout),
        .phy_if_reset0(phy_if_reset0),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({n_5_u_ddr_mc_phy_wrapper,n_6_u_ddr_mc_phy_wrapper}),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .reset_if(reset_if),
        .sent_col_r1(sent_col_r1),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .wr_en(\genblk24.phy_ctl_pre_fifo_0/wr_en ),
        .wr_en_0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .wr_en_1(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
migmig_7series_v2_0_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.A_idelay_ce134_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_idelay_ce134_out ),
        .A_pi_counter_load_en40_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_counter_load_en40_out ),
        .A_pi_fine_enable44_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_enable44_out ),
        .A_pi_fine_inc42_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_fine_inc42_out ),
        .A_pi_rst_dqs_find46_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_pi_rst_dqs_find46_out ),
        .A_po_coarse_enable58_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_coarse_enable58_out ),
        .A_po_fine_enable60_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_enable60_out ),
        .A_po_fine_inc56_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_po_fine_inc56_out ),
        .A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .B_po_coarse_enable92_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_coarse_enable92_out ),
        .B_po_fine_enable95_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_enable95_out ),
        .B_po_fine_inc89_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/B_po_fine_inc89_out ),
        .CLK(CLK),
        .COUNTERLOADVAL({n_32_u_ddr_calib_top,n_33_u_ddr_calib_top,n_34_u_ddr_calib_top,n_35_u_ddr_calib_top,n_36_u_ddr_calib_top,n_37_u_ddr_calib_top}),
        .C_idelay_ce124_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_idelay_ce124_out ),
        .C_pi_counter_load_en100_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_en100_out ),
        .C_pi_fine_enable104_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_enable104_out ),
        .C_pi_fine_inc102_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_fine_inc102_out ),
        .C_pi_rst_dqs_find106_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_rst_dqs_find106_out ),
        .C_po_coarse_enable118_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_coarse_enable118_out ),
        .C_po_fine_enable120_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_enable120_out ),
        .C_po_fine_inc116_out(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_po_fine_inc116_out ),
        .D({calib_seq,mux_data_offset,mux_cmd}),
        .D0({n_315_u_ddr_calib_top,n_316_u_ddr_calib_top,n_317_u_ddr_calib_top,n_318_u_ddr_calib_top}),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .I1(n_31_u_ddr_calib_top),
        .I10(n_19_u_ddr_calib_top),
        .I11(n_20_u_ddr_calib_top),
        .I12(n_21_u_ddr_calib_top),
        .I13(O8),
        .I14(I3),
        .I15(n_44_u_ddr_calib_top),
        .I16(O4),
        .I17(po_stg2_wrcal_cnt),
        .I2(n_247_u_ddr_calib_top),
        .I20({I20[71:69],I20[65:62],I20[57:53],I20[49],I20[33:30],I20[25:22],I20[17:14],I20[9:0]}),
        .I26(I26),
        .I3(n_30_u_ddr_calib_top),
        .I32(I32),
        .I33(I33),
        .I34(I34[7:0]),
        .I35(I35[31:24]),
        .I4(n_28_u_ddr_calib_top),
        .I5(n_250_u_ddr_calib_top),
        .I6(I1),
        .I7(I6),
        .I8(n_4_u_ddr_calib_top),
        .I9(O1),
        .O1(n_14_u_ddr_mc_phy_wrapper),
        .O10(O10),
        .O100(n_407_u_ddr_mc_phy_wrapper),
        .O101(n_408_u_ddr_mc_phy_wrapper),
        .O102(n_409_u_ddr_mc_phy_wrapper),
        .O103(n_410_u_ddr_mc_phy_wrapper),
        .O104(n_411_u_ddr_mc_phy_wrapper),
        .O105(n_412_u_ddr_mc_phy_wrapper),
        .O106(n_413_u_ddr_mc_phy_wrapper),
        .O107(n_414_u_ddr_mc_phy_wrapper),
        .O108(n_415_u_ddr_mc_phy_wrapper),
        .O109(n_416_u_ddr_mc_phy_wrapper),
        .O11(O11),
        .O110(n_417_u_ddr_mc_phy_wrapper),
        .O111(n_418_u_ddr_mc_phy_wrapper),
        .O112(n_419_u_ddr_mc_phy_wrapper),
        .O113(n_420_u_ddr_mc_phy_wrapper),
        .O114(n_421_u_ddr_mc_phy_wrapper),
        .O115(n_422_u_ddr_mc_phy_wrapper),
        .O116(n_423_u_ddr_mc_phy_wrapper),
        .O117(n_424_u_ddr_mc_phy_wrapper),
        .O118(n_425_u_ddr_mc_phy_wrapper),
        .O119(n_426_u_ddr_mc_phy_wrapper),
        .O12(O12),
        .O120(n_427_u_ddr_mc_phy_wrapper),
        .O13(O19),
        .O14(n_66_u_ddr_mc_phy_wrapper),
        .O15(O23),
        .O16(O16),
        .O17(O18),
        .O18(O29),
        .O19(O30),
        .O2(O2),
        .O20(O32),
        .O21(O21),
        .O22(O22),
        .O23(O36),
        .O24(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .O25(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .O26(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .O27(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .O28(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .O29(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .O3(n_39_u_ddr_mc_phy_wrapper),
        .O30(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .O31(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .O32(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .O33(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .O34(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .O35(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .O36(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .O37(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .O38(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .O39(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .O4(n_40_u_ddr_mc_phy_wrapper),
        .O40(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .O41(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .O42(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .O43(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .O44(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .O45(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .O46(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .O47(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .O48(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .O49({n_492_u_ddr_calib_top,n_493_u_ddr_calib_top,n_494_u_ddr_calib_top,n_495_u_ddr_calib_top,n_496_u_ddr_calib_top,n_497_u_ddr_calib_top,n_498_u_ddr_calib_top,n_499_u_ddr_calib_top}),
        .O5(O5),
        .O50(O37),
        .O51(O39),
        .O52(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .O53(\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .O54(n_232_u_ddr_mc_phy_wrapper),
        .O55(n_233_u_ddr_mc_phy_wrapper),
        .O56(n_234_u_ddr_mc_phy_wrapper),
        .O57(n_364_u_ddr_mc_phy_wrapper),
        .O58(n_365_u_ddr_mc_phy_wrapper),
        .O59(n_366_u_ddr_mc_phy_wrapper),
        .O6(O20),
        .O60(n_367_u_ddr_mc_phy_wrapper),
        .O61(n_368_u_ddr_mc_phy_wrapper),
        .O62(n_369_u_ddr_mc_phy_wrapper),
        .O63(n_370_u_ddr_mc_phy_wrapper),
        .O64(n_371_u_ddr_mc_phy_wrapper),
        .O65(n_372_u_ddr_mc_phy_wrapper),
        .O66(n_373_u_ddr_mc_phy_wrapper),
        .O67(n_374_u_ddr_mc_phy_wrapper),
        .O68(n_375_u_ddr_mc_phy_wrapper),
        .O69(n_376_u_ddr_mc_phy_wrapper),
        .O7(O24),
        .O70(n_377_u_ddr_mc_phy_wrapper),
        .O71(n_378_u_ddr_mc_phy_wrapper),
        .O72(n_379_u_ddr_mc_phy_wrapper),
        .O73(n_380_u_ddr_mc_phy_wrapper),
        .O74(n_381_u_ddr_mc_phy_wrapper),
        .O75(n_382_u_ddr_mc_phy_wrapper),
        .O76(n_383_u_ddr_mc_phy_wrapper),
        .O77(n_384_u_ddr_mc_phy_wrapper),
        .O78(n_385_u_ddr_mc_phy_wrapper),
        .O79(n_386_u_ddr_mc_phy_wrapper),
        .O8(n_60_u_ddr_mc_phy_wrapper),
        .O80(n_387_u_ddr_mc_phy_wrapper),
        .O81(n_388_u_ddr_mc_phy_wrapper),
        .O82(n_389_u_ddr_mc_phy_wrapper),
        .O83(n_390_u_ddr_mc_phy_wrapper),
        .O84(n_391_u_ddr_mc_phy_wrapper),
        .O85(n_392_u_ddr_mc_phy_wrapper),
        .O86(n_393_u_ddr_mc_phy_wrapper),
        .O87(n_394_u_ddr_mc_phy_wrapper),
        .O88(n_395_u_ddr_mc_phy_wrapper),
        .O89(n_396_u_ddr_mc_phy_wrapper),
        .O9(O9),
        .O90(n_397_u_ddr_mc_phy_wrapper),
        .O91(n_398_u_ddr_mc_phy_wrapper),
        .O92(n_399_u_ddr_mc_phy_wrapper),
        .O93(n_400_u_ddr_mc_phy_wrapper),
        .O94(n_401_u_ddr_mc_phy_wrapper),
        .O95(n_402_u_ddr_mc_phy_wrapper),
        .O96(n_403_u_ddr_mc_phy_wrapper),
        .O97(n_404_u_ddr_mc_phy_wrapper),
        .O98(n_405_u_ddr_mc_phy_wrapper),
        .O99(n_406_u_ddr_mc_phy_wrapper),
        .Q(Q),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .calib_wrdata_en(calib_wrdata_en),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .freq_refclk(freq_refclk),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst ),
        .idle(idle),
        .if_empty_v(\u_ddr_mc_phy/if_empty_v ),
        .ififo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst0 ),
        .ififo_rst0_6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst0 ),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({mem_out[79:76],mem_out[71:68],mem_out[63:60],mem_out[39:35],mem_out[31:28],mem_out[23:20],mem_out[15:12],mem_out[7:4]}),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .ofifo_rst0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst0 ),
        .ofifo_rst0_7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst0 ),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_29_in(\u_ddr_phy_init/p_29_in ),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({n_5_u_ddr_mc_phy_wrapper,n_6_u_ddr_mc_phy_wrapper}),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_0(\genblk24.phy_ctl_pre_fifo_0/wr_en ),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .wr_en_5(\genblk24.phy_ctl_pre_fifo_2/wr_en ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_wrcal" *) 
module migmig_7series_v2_0_ddr_phy_wrcal
   (wrcal_prech_req,
    wrlvl_byte_redo,
    idelay_ld,
    phy_if_reset_w,
    prech_req,
    O1,
    O2,
    O3,
    O22,
    O23,
    O4,
    Q,
    O5,
    O53,
    CLK,
    I1,
    I2,
    I3,
    I4,
    phy_rddata_en,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    I22,
    I23,
    I24,
    I25,
    I26,
    I27,
    I28,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35,
    I36,
    I37,
    I38,
    I39,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    I48,
    I49,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    I59,
    I60,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    I67,
    I68,
    I69,
    I70,
    I71,
    I72,
    I73,
    I74,
    I7,
    rdlvl_prech_req,
    dqs_found_prech_req,
    I5,
    prech_req_posedge_r,
    I6,
    I8,
    I9,
    calib_zero_inputs,
    idelay_ld_rst,
    pi_stg2_rdlvl_cnt,
    I10,
    O50,
    O51,
    I75,
    wrcal_rd_wait,
    prech_done,
    I11);
  output wrcal_prech_req;
  output wrlvl_byte_redo;
  output idelay_ld;
  output phy_if_reset_w;
  output prech_req;
  output O1;
  output O2;
  output [0:0]O3;
  output O22;
  output O23;
  output O4;
  output [1:0]Q;
  output O5;
  output O53;
  input CLK;
  input I1;
  input I2;
  input I3;
  input I4;
  input phy_rddata_en;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input I22;
  input I23;
  input I24;
  input I25;
  input I26;
  input I27;
  input I28;
  input I29;
  input I30;
  input I31;
  input I32;
  input I33;
  input I34;
  input I35;
  input I36;
  input I37;
  input I38;
  input I39;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input I48;
  input I49;
  input I50;
  input I51;
  input I52;
  input I53;
  input I54;
  input I55;
  input I56;
  input I57;
  input I58;
  input I59;
  input I60;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input I67;
  input I68;
  input I69;
  input I70;
  input I71;
  input I72;
  input I73;
  input I74;
  input I7;
  input rdlvl_prech_req;
  input dqs_found_prech_req;
  input I5;
  input prech_req_posedge_r;
  input I6;
  input I8;
  input I9;
  input calib_zero_inputs;
  input idelay_ld_rst;
  input [1:0]pi_stg2_rdlvl_cnt;
  input I10;
  input O50;
  input O51;
  input I75;
  input wrcal_rd_wait;
  input prech_done;
  input I11;

  wire CLK;
  wire I1;
  wire I10;
  wire I11;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire I22;
  wire I23;
  wire I24;
  wire I25;
  wire I26;
  wire I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I32;
  wire I33;
  wire I34;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire I48;
  wire I49;
  wire I5;
  wire I50;
  wire I51;
  wire I52;
  wire I53;
  wire I54;
  wire I55;
  wire I56;
  wire I57;
  wire I58;
  wire I59;
  wire I6;
  wire I60;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire I67;
  wire I68;
  wire I69;
  wire I7;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire I74;
  wire I75;
  wire I8;
  wire I9;
  wire O1;
  wire O2;
  wire O22;
  wire O23;
  wire [0:0]O3;
  wire O4;
  wire O5;
  wire O50;
  wire O51;
  wire O53;
  wire [1:0]Q;
  wire cal2_done_r;
  wire cal2_prech_req_r;
  wire calib_zero_inputs;
  wire dqs_found_prech_req;
  wire early1_data_match_r;
  wire early1_data_match_r0;
  wire early1_match_fall0_and_r;
  wire [6:0]early1_match_fall0_r;
  wire early1_match_fall1_and_r;
  wire [7:0]early1_match_fall1_r;
  wire early1_match_fall2_and_r;
  wire [7:2]early1_match_fall2_r;
  wire early1_match_fall3_and_r;
  wire [6:0]early1_match_fall3_r;
  wire early1_match_rise0_and_r;
  wire [6:0]early1_match_rise0_r;
  wire early1_match_rise1_and_r;
  wire [7:0]early1_match_rise1_r;
  wire early1_match_rise2_and_r;
  wire [7:2]early1_match_rise2_r;
  wire early1_match_rise3_and_r;
  wire [5:1]early1_match_rise3_r;
  wire early2_data_match_r;
  wire early2_data_match_r0;
  wire early2_match_fall0_and_r;
  wire [7:1]early2_match_fall0_r;
  wire early2_match_fall1_and_r;
  wire early2_match_fall2_and_r;
  wire [5:0]early2_match_fall2_r;
  wire early2_match_fall3_and_r;
  wire early2_match_rise0_and_r;
  wire [7:1]early2_match_rise0_r;
  wire early2_match_rise1_and_r;
  wire early2_match_rise2_and_r;
  wire [5:1]early2_match_rise2_r;
  wire early2_match_rise3_and_r;
  wire [6:0]early2_match_rise3_r;
  wire \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31 ;
  wire idelay_ld;
  wire idelay_ld_rst;
  wire n_0_cal2_done_r_i_1;
  wire n_0_cal2_if_reset_i_1;
  wire n_0_cal2_if_reset_i_2;
  wire n_0_cal2_if_reset_i_3;
  wire n_0_cal2_if_reset_i_4;
  wire n_0_cal2_prech_req_r_i_1;
  wire \n_0_cal2_state_r[0]_i_1 ;
  wire \n_0_cal2_state_r[0]_i_2 ;
  wire \n_0_cal2_state_r[0]_i_3 ;
  wire \n_0_cal2_state_r[0]_i_4 ;
  wire \n_0_cal2_state_r[1]_i_1 ;
  wire \n_0_cal2_state_r[1]_i_2 ;
  wire \n_0_cal2_state_r[1]_i_3 ;
  wire \n_0_cal2_state_r[1]_i_4 ;
  wire \n_0_cal2_state_r[2]_i_1 ;
  wire \n_0_cal2_state_r[2]_i_2 ;
  wire \n_0_cal2_state_r[2]_i_3 ;
  wire \n_0_cal2_state_r[3]_i_1 ;
  wire \n_0_cal2_state_r[3]_i_2 ;
  wire \n_0_cal2_state_r[3]_i_3 ;
  wire \n_0_cal2_state_r[3]_i_4 ;
  wire \n_0_cal2_state_r[3]_i_5 ;
  wire \n_0_cal2_state_r[3]_i_6 ;
  wire \n_0_cal2_state_r[3]_i_7 ;
  wire \n_0_cal2_state_r_reg[0] ;
  wire \n_0_cal2_state_r_reg[1] ;
  wire \n_0_cal2_state_r_reg[2] ;
  wire \n_0_cal2_state_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \n_0_gen_pat_match_div4.early1_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_data_match_r_i_2 ;
  wire \n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1 ;
  wire \n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1 ;
  wire \n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 ;
  wire \n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 ;
  wire \n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 ;
  wire \n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 ;
  wire n_0_idelay_ld_done_i_1;
  wire n_0_idelay_ld_done_i_2;
  wire n_0_idelay_ld_done_reg;
  wire n_0_idelay_ld_i_1;
  wire n_0_idelay_ld_i_2;
  wire \n_0_not_empty_wait_cnt[0]_i_1 ;
  wire \n_0_not_empty_wait_cnt[4]_i_1 ;
  wire n_0_rd_active_r3_reg_srl2;
  wire \n_0_tap_inc_wait_cnt[3]_i_1 ;
  wire n_0_wrcal_done_i_1;
  wire \n_0_wrcal_dqs_cnt_r[0]_i_1 ;
  wire \n_0_wrcal_dqs_cnt_r[1]_i_1 ;
  wire \n_0_wrcal_dqs_cnt_r[1]_i_2 ;
  wire \n_0_wrcal_dqs_cnt_r[1]_i_3 ;
  wire n_0_wrlvl_byte_redo_i_1;
  wire n_0_wrlvl_byte_redo_i_2;
  wire n_0_wrlvl_byte_redo_i_3;
  wire [4:0]not_empty_wait_cnt_reg__0;
  wire [3:0]p_0_in;
  wire [4:1]p_0_in__0;
  wire pat_data_match_r;
  wire pat_data_match_r0;
  wire pat_data_match_valid_r;
  wire pat_match_fall0_and_r;
  wire [7:0]pat_match_fall0_r;
  wire pat_match_fall1_and_r;
  wire [7:0]pat_match_fall1_r;
  wire pat_match_fall2_and_r;
  wire [7:0]pat_match_fall2_r;
  wire pat_match_fall3_and_r;
  wire [7:0]pat_match_fall3_r;
  wire pat_match_rise0_and_r;
  wire [7:0]pat_match_rise0_r;
  wire pat_match_rise1_and_r;
  wire [7:0]pat_match_rise1_r;
  wire pat_match_rise2_and_r;
  wire [7:0]pat_match_rise2_r;
  wire pat_match_rise3_and_r;
  wire [7:0]pat_match_rise3_r;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire [1:0]pi_stg2_rdlvl_cnt;
  wire prech_done;
  wire prech_req;
  wire prech_req_posedge_r;
  wire rd_active_r;
  wire rd_active_r1;
  wire rdlvl_prech_req;
  wire [3:0]tap_inc_wait_cnt_reg__0;
  wire [1:0]wrcal_dqs_cnt_r;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrlvl_byte_redo;

(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT5 #(
    .INIT(32'hFFFF1000)) 
     cal2_done_r_i_1
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(\n_0_cal2_state_r_reg[2] ),
        .I4(cal2_done_r),
        .O(n_0_cal2_done_r_i_1));
FDRE cal2_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_done_r_i_1),
        .Q(cal2_done_r),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
     cal2_if_reset_i_1
       (.I0(n_0_cal2_if_reset_i_2),
        .I1(n_0_cal2_if_reset_i_3),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(n_0_cal2_if_reset_i_4),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(phy_if_reset_w),
        .O(n_0_cal2_if_reset_i_1));
LUT5 #(
    .INIT(32'h00408888)) 
     cal2_if_reset_i_2
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(rd_active_r1),
        .I3(rd_active_r),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_cal2_if_reset_i_2));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT5 #(
    .INIT(32'h4F4F0F00)) 
     cal2_if_reset_i_3
       (.I0(rd_active_r),
        .I1(rd_active_r1),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(I11),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .O(n_0_cal2_if_reset_i_3));
LUT6 #(
    .INIT(64'h3222222622222222)) 
     cal2_if_reset_i_4
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(tap_inc_wait_cnt_reg__0[1]),
        .I5(tap_inc_wait_cnt_reg__0[2]),
        .O(n_0_cal2_if_reset_i_4));
FDRE cal2_if_reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_if_reset_i_1),
        .Q(phy_if_reset_w),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair364" *) 
   LUT4 #(
    .INIT(16'h0004)) 
     cal2_prech_req_r_i_1
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(\n_0_cal2_state_r_reg[3] ),
        .O(n_0_cal2_prech_req_r_i_1));
FDRE cal2_prech_req_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cal2_prech_req_r_i_1),
        .Q(cal2_prech_req_r),
        .R(I7));
LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
     \cal2_state_r[0]_i_1 
       (.I0(\n_0_cal2_state_r[0]_i_2 ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r[0]_i_3 ),
        .I3(\n_0_cal2_state_r_reg[2] ),
        .I4(\n_0_cal2_state_r[0]_i_4 ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_cal2_state_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h54550000FFFFFFFF)) 
     \cal2_state_r[0]_i_2 
       (.I0(pat_data_match_r),
        .I1(early1_data_match_r),
        .I2(early2_data_match_r),
        .I3(n_0_idelay_ld_done_reg),
        .I4(pat_data_match_valid_r),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT4 #(
    .INIT(16'h00DF)) 
     \cal2_state_r[0]_i_3 
       (.I0(prech_done),
        .I1(wrcal_dqs_cnt_r[1]),
        .I2(wrcal_dqs_cnt_r[0]),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[0]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT4 #(
    .INIT(16'hE5E0)) 
     \cal2_state_r[0]_i_4 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(\n_0_cal2_state_r_reg[0] ),
        .I3(n_0_idelay_ld_done_reg),
        .O(\n_0_cal2_state_r[0]_i_4 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \cal2_state_r[1]_i_1 
       (.I0(\n_0_cal2_state_r[1]_i_2 ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_cal2_state_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h3330003088888888)) 
     \cal2_state_r[1]_i_2 
       (.I0(\n_0_cal2_state_r[1]_i_3 ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r[1]_i_4 ),
        .I3(pat_data_match_r),
        .I4(pat_data_match_valid_r),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[1]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair370" *) 
   LUT3 #(
    .INIT(8'h4F)) 
     \cal2_state_r[1]_i_3 
       (.I0(wrcal_dqs_cnt_r[1]),
        .I1(wrcal_dqs_cnt_r[0]),
        .I2(prech_done),
        .O(\n_0_cal2_state_r[1]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT3 #(
    .INIT(8'hE0)) 
     \cal2_state_r[1]_i_4 
       (.I0(early1_data_match_r),
        .I1(early2_data_match_r),
        .I2(pat_data_match_valid_r),
        .O(\n_0_cal2_state_r[1]_i_4 ));
LUT6 #(
    .INIT(64'h000000002E222222)) 
     \cal2_state_r[2]_i_1 
       (.I0(\n_0_cal2_state_r[2]_i_2 ),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(tap_inc_wait_cnt_reg__0[2]),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_cal2_state_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hFF5DFFFFFF5D0000)) 
     \cal2_state_r[2]_i_2 
       (.I0(prech_done),
        .I1(wrcal_dqs_cnt_r[0]),
        .I2(wrcal_dqs_cnt_r[1]),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r[2]_i_3 ),
        .O(\n_0_cal2_state_r[2]_i_2 ));
LUT6 #(
    .INIT(64'h0000000400000000)) 
     \cal2_state_r[2]_i_3 
       (.I0(pat_data_match_r),
        .I1(pat_data_match_valid_r),
        .I2(early1_data_match_r),
        .I3(early2_data_match_r),
        .I4(n_0_idelay_ld_done_reg),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[2]_i_3 ));
LUT6 #(
    .INIT(64'h0F001F1F0F001010)) 
     \cal2_state_r[3]_i_1 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[3] ),
        .I3(\n_0_cal2_state_r[3]_i_3 ),
        .I4(\n_0_cal2_state_r_reg[2] ),
        .I5(\n_0_cal2_state_r[3]_i_4 ),
        .O(\n_0_cal2_state_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hFFFFFFFF54040404)) 
     \cal2_state_r[3]_i_2 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r[3]_i_5 ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_cal2_state_r[3]_i_2 ));
LUT6 #(
    .INIT(64'h9000000400000000)) 
     \cal2_state_r[3]_i_3 
       (.I0(\n_0_cal2_state_r_reg[1] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(tap_inc_wait_cnt_reg__0[1]),
        .I5(tap_inc_wait_cnt_reg__0[2]),
        .O(\n_0_cal2_state_r[3]_i_3 ));
LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
     \cal2_state_r[3]_i_4 
       (.I0(\n_0_cal2_state_r[3]_i_6 ),
        .I1(prech_done),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(\n_0_cal2_state_r[3]_i_7 ),
        .I4(\n_0_cal2_state_r_reg[0] ),
        .I5(I11),
        .O(\n_0_cal2_state_r[3]_i_4 ));
LUT6 #(
    .INIT(64'h5555555D00000000)) 
     \cal2_state_r[3]_i_5 
       (.I0(pat_data_match_valid_r),
        .I1(n_0_idelay_ld_done_reg),
        .I2(early1_data_match_r),
        .I3(early2_data_match_r),
        .I4(pat_data_match_r),
        .I5(\n_0_cal2_state_r_reg[0] ),
        .O(\n_0_cal2_state_r[3]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair361" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \cal2_state_r[3]_i_6 
       (.I0(rd_active_r1),
        .I1(rd_active_r),
        .O(\n_0_cal2_state_r[3]_i_6 ));
LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
     \cal2_state_r[3]_i_7 
       (.I0(not_empty_wait_cnt_reg__0[4]),
        .I1(not_empty_wait_cnt_reg__0[2]),
        .I2(not_empty_wait_cnt_reg__0[0]),
        .I3(not_empty_wait_cnt_reg__0[1]),
        .I4(not_empty_wait_cnt_reg__0[3]),
        .I5(pat_data_match_valid_r),
        .O(\n_0_cal2_state_r[3]_i_7 ));
FDRE \cal2_state_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[0]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[0] ),
        .R(I7));
FDRE \cal2_state_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[1]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[1] ),
        .R(I7));
FDRE \cal2_state_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[2]_i_1 ),
        .Q(\n_0_cal2_state_r_reg[2] ),
        .R(I7));
FDRE \cal2_state_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_cal2_state_r[3]_i_1 ),
        .D(\n_0_cal2_state_r[3]_i_2 ),
        .Q(\n_0_cal2_state_r_reg[3] ),
        .R(I7));
LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
     \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(Q[0]),
        .I1(O2),
        .I2(I6),
        .I3(pi_stg2_rdlvl_cnt[0]),
        .I4(I10),
        .I5(O51),
        .O(O5));
LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
     \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(Q[1]),
        .I1(O2),
        .I2(I6),
        .I3(pi_stg2_rdlvl_cnt[1]),
        .I4(I10),
        .I5(O50),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \gen_byte_sel_div2.calib_in_common_i_2 
       (.I0(I6),
        .I1(O2),
        .O(O53));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I31),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I67),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I45),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I23),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I59),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I15),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I53),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I32),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I68),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I46),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I24),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I60),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I16),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I39),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I54),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I33),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I69),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I47),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I25),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I61),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I17),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I40),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(I55),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I34),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I70),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I48),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I26),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I62),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I18),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I41),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I35),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I71),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I49),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I27),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I63),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I19),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I56),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I36),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I72),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I50),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I28),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I64),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I20),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I42),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I57),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I37),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I73),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I51),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I29),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I65),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I43),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(I58),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I38),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I74),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I52),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I30),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I66),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I22),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .R(1'b0));
FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(I44),
        .Q(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.early1_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_data_match_r_i_2 ),
        .I1(early1_match_fall1_and_r),
        .I2(early1_match_rise1_and_r),
        .O(early1_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.early1_data_match_r_i_2 
       (.I0(early1_match_rise3_and_r),
        .I1(early1_match_rise2_and_r),
        .I2(early1_match_rise0_and_r),
        .I3(early1_match_fall3_and_r),
        .I4(early1_match_fall0_and_r),
        .I5(early1_match_fall2_and_r),
        .O(\n_0_gen_pat_match_div4.early1_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.early1_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early1_data_match_r0),
        .Q(early1_data_match_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.early1_match_fall0_and_r_i_1 
       (.I0(early1_match_fall0_r[6]),
        .I1(early1_match_fall0_r[4]),
        .I2(early1_match_fall0_r[2]),
        .I3(early1_match_fall0_r[0]),
        .I4(\n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div4.early1_match_fall0_and_r_i_2 
       (.I0(pat_match_fall0_r[1]),
        .I1(pat_match_fall0_r[3]),
        .I2(pat_match_fall0_r[5]),
        .I3(pat_match_fall0_r[7]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_1 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early1_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2 ),
        .I1(early1_match_fall1_r[6]),
        .I2(early1_match_fall1_r[7]),
        .I3(early1_match_fall1_r[3]),
        .I4(early1_match_fall1_r[2]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early1_match_fall1_and_r_i_2 
       (.I0(early1_match_fall1_r[0]),
        .I1(early1_match_fall1_r[1]),
        .I2(early1_match_fall1_r[4]),
        .I3(early1_match_fall1_r[5]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_fall1_and_r_i_1 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early1_match_fall2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2 ),
        .I1(early1_match_fall2_r[7]),
        .I2(early1_match_fall2_r[2]),
        .I3(early1_match_fall2_r[3]),
        .I4(early1_match_fall2_r[6]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early1_match_fall2_and_r_i_2 
       (.I0(pat_match_fall2_r[0]),
        .I1(pat_match_fall2_r[1]),
        .I2(pat_match_fall2_r[4]),
        .I3(pat_match_fall2_r[5]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_fall2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_1 ),
        .Q(early1_match_fall2_and_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.early1_match_fall3_and_r_i_1 
       (.I0(early1_match_fall3_r[5]),
        .I1(early1_match_fall3_r[4]),
        .I2(\n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.early1_match_fall3_and_r_i_2 
       (.I0(pat_match_fall3_r[3]),
        .I1(early1_match_fall3_r[0]),
        .I2(early1_match_fall3_r[6]),
        .I3(early1_match_fall3_r[2]),
        .I4(pat_match_fall3_r[7]),
        .I5(early1_match_fall3_r[1]),
        .O(\n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_fall3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_fall3_and_r_i_1 ),
        .Q(early1_match_fall3_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.early1_match_rise0_and_r_i_1 
       (.I0(early1_match_rise0_r[6]),
        .I1(early1_match_rise0_r[4]),
        .I2(early1_match_rise0_r[2]),
        .I3(early1_match_rise0_r[0]),
        .I4(\n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \gen_pat_match_div4.early1_match_rise0_and_r_i_2 
       (.I0(pat_match_rise0_r[1]),
        .I1(pat_match_rise0_r[3]),
        .I2(pat_match_rise0_r[5]),
        .I3(pat_match_rise0_r[7]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_1 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early1_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2 ),
        .I1(early1_match_rise1_r[6]),
        .I2(early1_match_rise1_r[7]),
        .I3(early1_match_rise1_r[3]),
        .I4(early1_match_rise1_r[2]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early1_match_rise1_and_r_i_2 
       (.I0(early1_match_rise1_r[0]),
        .I1(early1_match_rise1_r[1]),
        .I2(early1_match_rise1_r[4]),
        .I3(early1_match_rise1_r[5]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_rise1_and_r_i_1 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early1_match_rise2_and_r_i_1 
       (.I0(early1_match_rise2_r[3]),
        .I1(early1_match_rise2_r[2]),
        .I2(early1_match_rise2_r[6]),
        .I3(early1_match_rise2_r[7]),
        .I4(\n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early1_match_rise2_and_r_i_2 
       (.I0(pat_match_rise2_r[4]),
        .I1(pat_match_rise2_r[0]),
        .I2(pat_match_rise2_r[5]),
        .I3(pat_match_rise2_r[1]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_rise2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_1 ),
        .Q(early1_match_rise2_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early1_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2 ),
        .I1(early1_match_rise3_r[5]),
        .I2(early1_match_rise3_r[1]),
        .I3(pat_match_rise3_r[0]),
        .I4(pat_match_rise3_r[4]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early1_match_rise3_and_r_i_2 
       (.I0(pat_match_rise3_r[2]),
        .I1(pat_match_rise3_r[3]),
        .I2(pat_match_rise3_r[7]),
        .I3(pat_match_rise3_r[6]),
        .O(\n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2 ));
FDRE \gen_pat_match_div4.early1_match_rise3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_1 ),
        .Q(early1_match_rise3_and_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.early2_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_data_match_r_i_2 ),
        .I1(early2_match_fall3_and_r),
        .I2(early2_match_rise1_and_r),
        .O(early2_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.early2_data_match_r_i_2 
       (.I0(early2_match_rise2_and_r),
        .I1(early2_match_fall0_and_r),
        .I2(early2_match_rise3_and_r),
        .I3(early2_match_fall2_and_r),
        .I4(early2_match_fall1_and_r),
        .I5(early2_match_rise0_and_r),
        .O(\n_0_gen_pat_match_div4.early2_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.early2_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(early2_data_match_r0),
        .Q(early2_data_match_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_fall0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2 ),
        .I1(early2_match_fall0_r[7]),
        .I2(early2_match_fall0_r[5]),
        .I3(early2_match_fall0_r[3]),
        .I4(early2_match_fall0_r[1]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_fall0_and_r_i_2 
       (.I0(pat_match_fall0_r[4]),
        .I1(pat_match_fall0_r[6]),
        .I2(pat_match_fall0_r[0]),
        .I3(pat_match_fall0_r[2]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_fall0_and_r_i_1 ),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair365" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_fall1_and_r_i_1 
       (.I0(early1_match_fall1_r[5]),
        .I1(early1_match_fall1_r[4]),
        .I2(early1_match_fall1_r[1]),
        .I3(early1_match_fall1_r[0]),
        .I4(\n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_fall1_and_r_i_2 
       (.I0(pat_match_fall1_r[2]),
        .I1(pat_match_fall1_r[3]),
        .I2(pat_match_fall1_r[7]),
        .I3(pat_match_fall1_r[6]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_1 ),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.early2_match_fall2_and_r_i_1 
       (.I0(pat_match_fall2_r[2]),
        .I1(early1_match_fall2_r[3]),
        .I2(\n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.early2_match_fall2_and_r_i_2 
       (.I0(early2_match_fall2_r[0]),
        .I1(early2_match_fall2_r[4]),
        .I2(early2_match_fall2_r[1]),
        .I3(early2_match_fall2_r[5]),
        .I4(early1_match_fall2_r[7]),
        .I5(pat_match_fall2_r[6]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_fall2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_fall2_and_r_i_1 ),
        .Q(early2_match_fall2_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_fall3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2 ),
        .I1(early1_match_fall3_r[1]),
        .I2(early1_match_fall3_r[5]),
        .I3(pat_match_fall3_r[0]),
        .I4(pat_match_fall3_r[4]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_fall3_and_r_i_2 
       (.I0(pat_match_fall3_r[2]),
        .I1(pat_match_fall3_r[3]),
        .I2(pat_match_fall3_r[7]),
        .I3(pat_match_fall3_r[6]),
        .O(\n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_fall3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_1 ),
        .Q(early2_match_fall3_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_rise0_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2 ),
        .I1(early2_match_rise0_r[7]),
        .I2(early2_match_rise0_r[5]),
        .I3(early2_match_rise0_r[3]),
        .I4(early2_match_rise0_r[1]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_rise0_and_r_i_2 
       (.I0(pat_match_rise0_r[4]),
        .I1(pat_match_rise0_r[6]),
        .I2(pat_match_rise0_r[0]),
        .I3(pat_match_rise0_r[2]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_rise0_and_r_i_1 ),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair362" *) 
   LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_rise1_and_r_i_1 
       (.I0(early1_match_rise1_r[5]),
        .I1(early1_match_rise1_r[4]),
        .I2(early1_match_rise1_r[1]),
        .I3(early1_match_rise1_r[0]),
        .I4(\n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1 ));
LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_rise1_and_r_i_2 
       (.I0(pat_match_rise1_r[2]),
        .I1(pat_match_rise1_r[3]),
        .I2(pat_match_rise1_r[7]),
        .I3(pat_match_rise1_r[6]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_1 ),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.early2_match_rise2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2 ),
        .I1(pat_match_rise2_r[0]),
        .I2(pat_match_rise2_r[4]),
        .I3(early2_match_rise2_r[1]),
        .I4(early2_match_rise2_r[5]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair368" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \gen_pat_match_div4.early2_match_rise2_and_r_i_2 
       (.I0(early1_match_rise2_r[7]),
        .I1(early1_match_rise2_r[6]),
        .I2(early1_match_rise2_r[2]),
        .I3(early1_match_rise2_r[3]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_rise2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_rise2_and_r_i_1 ),
        .Q(early2_match_rise2_and_r),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.early2_match_rise3_and_r_i_1 
       (.I0(early2_match_rise3_r[2]),
        .I1(pat_match_rise3_r[3]),
        .I2(\n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1 ));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.early2_match_rise3_and_r_i_2 
       (.I0(early1_match_rise3_r[5]),
        .I1(early1_match_rise3_r[1]),
        .I2(early2_match_rise3_r[0]),
        .I3(early2_match_rise3_r[4]),
        .I4(pat_match_rise3_r[7]),
        .I5(early2_match_rise3_r[6]),
        .O(\n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_2 ));
FDRE \gen_pat_match_div4.early2_match_rise3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.early2_match_rise3_and_r_i_1 ),
        .Q(early2_match_rise3_and_r),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18 ),
        .Q(early1_match_fall0_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1 ),
        .Q(early1_match_fall1_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .Q(early1_match_fall3_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1 ),
        .Q(early1_match_rise0_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .Q(early1_match_rise1_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32 ),
        .Q(early2_match_fall2_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1 ),
        .Q(early2_match_rise3_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1 ),
        .Q(pat_match_fall0_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54 ),
        .Q(pat_match_fall1_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1 ),
        .Q(pat_match_fall2_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1 ),
        .Q(pat_match_fall3_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46 ),
        .Q(pat_match_rise0_r[0]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1 ),
        .Q(pat_match_rise1_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 ),
        .Q(pat_match_rise2_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40 ),
        .Q(pat_match_rise3_r[0]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55 ),
        .Q(early1_match_fall1_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1 ),
        .Q(early1_match_fall3_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1 ),
        .Q(early1_match_rise1_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41 ),
        .Q(early1_match_rise3_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19 ),
        .Q(early2_match_fall0_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1 ),
        .Q(early2_match_fall2_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1 ),
        .Q(early2_match_rise0_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26 ),
        .Q(early2_match_rise2_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1 ),
        .Q(pat_match_fall0_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1 ),
        .Q(pat_match_fall1_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33 ),
        .Q(pat_match_fall2_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .Q(pat_match_fall3_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47 ),
        .Q(pat_match_rise0_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .Q(pat_match_rise1_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1 ),
        .Q(pat_match_rise2_r[1]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1 ),
        .Q(pat_match_rise3_r[1]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20 ),
        .Q(early1_match_fall0_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1 ),
        .Q(early1_match_fall1_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34 ),
        .Q(early1_match_fall2_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1 ),
        .Q(early1_match_fall3_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1 ),
        .Q(early1_match_rise0_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .Q(early1_match_rise1_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1 ),
        .Q(early1_match_rise2_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42 ),
        .Q(early2_match_rise3_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1 ),
        .Q(pat_match_fall0_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56 ),
        .Q(pat_match_fall1_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1 ),
        .Q(pat_match_fall2_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .Q(pat_match_fall3_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48 ),
        .Q(pat_match_rise0_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1 ),
        .Q(pat_match_rise1_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27 ),
        .Q(pat_match_rise2_r[2]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1 ),
        .Q(pat_match_rise3_r[2]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57 ),
        .Q(early1_match_fall1_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1 ),
        .Q(early1_match_fall2_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1 ),
        .Q(early1_match_rise1_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28 ),
        .Q(early1_match_rise2_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21 ),
        .Q(early2_match_fall0_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1 ),
        .Q(early2_match_rise0_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1 ),
        .Q(pat_match_fall0_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1 ),
        .Q(pat_match_fall1_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35 ),
        .Q(pat_match_fall2_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1 ),
        .Q(pat_match_fall3_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49 ),
        .Q(pat_match_rise0_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .Q(pat_match_rise1_r[3]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1 ),
        .Q(pat_match_rise2_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 ),
        .Q(pat_match_rise3_r[3]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22 ),
        .Q(early1_match_fall0_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1 ),
        .Q(early1_match_fall1_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .Q(early1_match_fall3_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1 ),
        .Q(early1_match_rise0_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .Q(early1_match_rise1_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36 ),
        .Q(early2_match_fall2_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1 ),
        .Q(early2_match_rise3_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1 ),
        .Q(pat_match_fall0_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58 ),
        .Q(pat_match_fall1_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1 ),
        .Q(pat_match_fall2_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1 ),
        .Q(pat_match_fall3_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50 ),
        .Q(pat_match_rise0_r[4]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1 ),
        .Q(pat_match_rise1_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 ),
        .Q(pat_match_rise2_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43 ),
        .Q(pat_match_rise3_r[4]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59 ),
        .Q(early1_match_fall1_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1 ),
        .Q(early1_match_fall3_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1 ),
        .Q(early1_match_rise1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44 ),
        .Q(early1_match_rise3_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23 ),
        .Q(early2_match_fall0_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1 ),
        .Q(early2_match_fall2_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1 ),
        .Q(early2_match_rise0_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29 ),
        .Q(early2_match_rise2_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1 ),
        .Q(pat_match_fall0_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1 ),
        .Q(pat_match_fall1_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37 ),
        .Q(pat_match_fall2_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .Q(pat_match_fall3_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51 ),
        .Q(pat_match_rise0_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .Q(pat_match_rise1_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1 ),
        .Q(pat_match_rise2_r[5]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1 ),
        .Q(pat_match_rise3_r[5]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24 ),
        .Q(early1_match_fall0_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1 ),
        .Q(early1_match_fall1_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38 ),
        .Q(early1_match_fall2_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1 ),
        .Q(early1_match_fall3_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1 ),
        .Q(early1_match_rise0_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .Q(early1_match_rise1_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1 ),
        .Q(early1_match_rise2_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45 ),
        .Q(early2_match_rise3_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1 ),
        .Q(pat_match_fall0_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60 ),
        .Q(pat_match_fall1_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1 ),
        .Q(pat_match_fall2_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .Q(pat_match_fall3_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52 ),
        .Q(pat_match_rise0_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1 ),
        .Q(pat_match_rise1_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30 ),
        .Q(pat_match_rise2_r[6]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1 ),
        .Q(pat_match_rise3_r[6]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61 ),
        .Q(early1_match_fall1_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1 ),
        .Q(early1_match_fall2_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1 ),
        .Q(early1_match_rise1_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31 ),
        .Q(early1_match_rise2_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25 ),
        .Q(early2_match_fall0_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1 ),
        .Q(early2_match_rise0_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1 ),
        .Q(pat_match_fall0_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1 ),
        .Q(pat_match_fall1_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39 ),
        .Q(pat_match_fall2_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1 ),
        .Q(pat_match_fall3_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53 ),
        .Q(pat_match_rise0_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .Q(pat_match_rise1_r[7]),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31 ),
        .O(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1 ));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1 ),
        .Q(pat_match_rise2_r[7]),
        .R(1'b0));
FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 ),
        .Q(pat_match_rise3_r[7]),
        .R(1'b0));
LUT3 #(
    .INIT(8'h80)) 
     \gen_pat_match_div4.pat_data_match_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.pat_data_match_r_i_2 ),
        .I1(pat_match_fall2_and_r),
        .I2(pat_match_fall3_and_r),
        .O(pat_data_match_r0));
LUT6 #(
    .INIT(64'h8000000000000000)) 
     \gen_pat_match_div4.pat_data_match_r_i_2 
       (.I0(pat_match_rise3_and_r),
        .I1(pat_match_rise0_and_r),
        .I2(pat_match_fall0_and_r),
        .I3(pat_match_rise2_and_r),
        .I4(pat_match_rise1_and_r),
        .I5(pat_match_fall1_and_r),
        .O(\n_0_gen_pat_match_div4.pat_data_match_r_i_2 ));
FDRE \gen_pat_match_div4.pat_data_match_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(pat_data_match_r0),
        .Q(pat_data_match_r),
        .R(1'b0));
FDRE \gen_pat_match_div4.pat_data_match_valid_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_rd_active_r3_reg_srl2),
        .Q(pat_data_match_valid_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair366" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.pat_match_fall0_and_r_i_1 
       (.I0(pat_match_fall0_r[2]),
        .I1(pat_match_fall0_r[0]),
        .I2(pat_match_fall0_r[6]),
        .I3(pat_match_fall0_r[4]),
        .I4(\n_0_gen_pat_match_div4.early1_match_fall0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_fall0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_fall0_and_r_i_1 ),
        .Q(pat_match_fall0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_fall1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_fall1_and_r_i_2 ),
        .I1(pat_match_fall1_r[5]),
        .I2(pat_match_fall1_r[4]),
        .I3(pat_match_fall1_r[1]),
        .I4(pat_match_fall1_r[0]),
        .O(\n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_fall1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_fall1_and_r_i_1 ),
        .Q(pat_match_fall1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_fall2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_fall2_and_r_i_2 ),
        .I1(pat_match_fall2_r[6]),
        .I2(pat_match_fall2_r[3]),
        .I3(pat_match_fall2_r[2]),
        .I4(pat_match_fall2_r[7]),
        .O(\n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_fall2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_fall2_and_r_i_1 ),
        .Q(pat_match_fall2_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_fall3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_fall3_and_r_i_2 ),
        .I1(pat_match_fall3_r[1]),
        .I2(pat_match_fall3_r[5]),
        .I3(pat_match_fall3_r[0]),
        .I4(pat_match_fall3_r[4]),
        .O(\n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_fall3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_fall3_and_r_i_1 ),
        .Q(pat_match_fall3_and_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair367" *) 
   LUT5 #(
    .INIT(32'h00008000)) 
     \gen_pat_match_div4.pat_match_rise0_and_r_i_1 
       (.I0(pat_match_rise0_r[2]),
        .I1(pat_match_rise0_r[0]),
        .I2(pat_match_rise0_r[6]),
        .I3(pat_match_rise0_r[4]),
        .I4(\n_0_gen_pat_match_div4.early1_match_rise0_and_r_i_2 ),
        .O(\n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_rise0_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_rise0_and_r_i_1 ),
        .Q(pat_match_rise0_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_rise1_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early2_match_rise1_and_r_i_2 ),
        .I1(pat_match_rise1_r[5]),
        .I2(pat_match_rise1_r[4]),
        .I3(pat_match_rise1_r[1]),
        .I4(pat_match_rise1_r[0]),
        .O(\n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_rise1_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_rise1_and_r_i_1 ),
        .Q(pat_match_rise1_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_rise2_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_rise2_and_r_i_2 ),
        .I1(pat_match_rise2_r[6]),
        .I2(pat_match_rise2_r[7]),
        .I3(pat_match_rise2_r[3]),
        .I4(pat_match_rise2_r[2]),
        .O(\n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_rise2_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_rise2_and_r_i_1 ),
        .Q(pat_match_rise2_and_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'h80000000)) 
     \gen_pat_match_div4.pat_match_rise3_and_r_i_1 
       (.I0(\n_0_gen_pat_match_div4.early1_match_rise3_and_r_i_2 ),
        .I1(pat_match_rise3_r[1]),
        .I2(pat_match_rise3_r[5]),
        .I3(pat_match_rise3_r[0]),
        .I4(pat_match_rise3_r[4]),
        .O(\n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1 ));
FDRE \gen_pat_match_div4.pat_match_rise3_and_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_pat_match_div4.pat_match_rise3_and_r_i_1 ),
        .Q(pat_match_rise3_and_r),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_18 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_54 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_32 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_46 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_2 ),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0] " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 " *) 
   SRL16E \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(I1),
        .Q(\n_0_gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 ));
FDRE \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_40 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_19 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_55 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_33 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_47 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_3 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_26 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_41 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_20 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_56 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_34 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_48 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_4 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_27 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_42 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_21 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_57 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_35 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_49 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_5 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_28 ),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3] " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 " *) 
   SRL16E \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(I3),
        .Q(\n_0_gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 ));
FDRE \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_22 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_58 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_36 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_50 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_6 ),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4] " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 " *) 
   SRL16E \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(I2),
        .Q(\n_0_gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 ));
FDRE \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_43 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_23 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_59 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_37 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_51 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_7 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_29 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_44 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_24 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_60 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_38 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_52 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_8 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_30 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_45 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_25 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_61 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_39 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_53 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_9 ),
        .R(1'b0));
FDRE \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7][0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_31 ),
        .R(1'b0));
(* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7] " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 " *) 
   SRL16E \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(I4),
        .Q(\n_0_gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 ));
LUT6 #(
    .INIT(64'hFFFFFBFB0000F000)) 
     idelay_ld_done_i_1
       (.I0(\n_0_cal2_state_r_reg[0] ),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(n_0_idelay_ld_done_i_2),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(n_0_idelay_ld_done_reg),
        .O(n_0_idelay_ld_done_i_1));
LUT6 #(
    .INIT(64'h0000000000020000)) 
     idelay_ld_done_i_2
       (.I0(\n_0_cal2_state_r_reg[0] ),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[3]),
        .I3(tap_inc_wait_cnt_reg__0[1]),
        .I4(tap_inc_wait_cnt_reg__0[2]),
        .I5(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_idelay_ld_done_i_2));
FDRE idelay_ld_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_done_i_1),
        .Q(n_0_idelay_ld_done_reg),
        .R(I7));
LUT6 #(
    .INIT(64'hFFFF0BFB00000808)) 
     idelay_ld_i_1
       (.I0(pat_data_match_valid_r),
        .I1(n_0_idelay_ld_i_2),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(n_0_idelay_ld_done_i_2),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(idelay_ld),
        .O(n_0_idelay_ld_i_1));
LUT6 #(
    .INIT(64'h0000000000002000)) 
     idelay_ld_i_2
       (.I0(\n_0_cal2_state_r_reg[0] ),
        .I1(n_0_idelay_ld_done_reg),
        .I2(n_0_wrlvl_byte_redo_i_2),
        .I3(pat_data_match_valid_r),
        .I4(pat_data_match_r),
        .I5(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_idelay_ld_i_2));
FDRE idelay_ld_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_idelay_ld_i_1),
        .Q(idelay_ld),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT3 #(
    .INIT(8'hFE)) 
     \init_state_r[5]_i_14 
       (.I0(wrlvl_byte_redo),
        .I1(O2),
        .I2(prech_req_posedge_r),
        .O(O1));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT5 #(
    .INIT(32'hFFFF00E0)) 
     \input_[0].iserdes_dq_.idelaye2_i_2 
       (.I0(I8),
        .I1(I9),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst),
        .O(O23));
(* SOFT_HLUTNM = "soft_lutpair360" *) 
   LUT5 #(
    .INIT(32'hFFFF00B0)) 
     \input_[1].iserdes_dq_.idelaye2_i_2 
       (.I0(I8),
        .I1(I9),
        .I2(idelay_ld),
        .I3(calib_zero_inputs),
        .I4(idelay_ld_rst),
        .O(O22));
LUT1 #(
    .INIT(2'h1)) 
     \not_empty_wait_cnt[0]_i_1 
       (.I0(not_empty_wait_cnt_reg__0[0]),
        .O(\n_0_not_empty_wait_cnt[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \not_empty_wait_cnt[1]_i_1 
       (.I0(not_empty_wait_cnt_reg__0[1]),
        .I1(not_empty_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair375" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \not_empty_wait_cnt[2]_i_1 
       (.I0(not_empty_wait_cnt_reg__0[2]),
        .I1(not_empty_wait_cnt_reg__0[1]),
        .I2(not_empty_wait_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \not_empty_wait_cnt[3]_i_1 
       (.I0(not_empty_wait_cnt_reg__0[3]),
        .I1(not_empty_wait_cnt_reg__0[1]),
        .I2(not_empty_wait_cnt_reg__0[0]),
        .I3(not_empty_wait_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
     \not_empty_wait_cnt[4]_i_1 
       (.I0(wrcal_rd_wait),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(\n_0_cal2_state_r_reg[0] ),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(I75),
        .O(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair363" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \not_empty_wait_cnt[4]_i_2 
       (.I0(not_empty_wait_cnt_reg__0[4]),
        .I1(not_empty_wait_cnt_reg__0[2]),
        .I2(not_empty_wait_cnt_reg__0[0]),
        .I3(not_empty_wait_cnt_reg__0[1]),
        .I4(not_empty_wait_cnt_reg__0[3]),
        .O(p_0_in__0[4]));
(* counter = "66" *) 
   FDRE \not_empty_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_not_empty_wait_cnt[0]_i_1 ),
        .Q(not_empty_wait_cnt_reg__0[0]),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* counter = "66" *) 
   FDRE \not_empty_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(not_empty_wait_cnt_reg__0[1]),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* counter = "66" *) 
   FDRE \not_empty_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(not_empty_wait_cnt_reg__0[2]),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* counter = "66" *) 
   FDRE \not_empty_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(not_empty_wait_cnt_reg__0[3]),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
(* counter = "66" *) 
   FDRE \not_empty_wait_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(not_empty_wait_cnt_reg__0[4]),
        .R(\n_0_not_empty_wait_cnt[4]_i_1 ));
FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r[1]),
        .Q(Q[1]),
        .R(1'b0));
LUT4 #(
    .INIT(16'hEEFE)) 
     prech_req_r_i_1
       (.I0(wrcal_prech_req),
        .I1(rdlvl_prech_req),
        .I2(dqs_found_prech_req),
        .I3(I5),
        .O(prech_req));
FDRE rd_active_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3_reg_srl2 " *) 
   SRL16E rd_active_r3_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(rd_active_r1),
        .Q(n_0_rd_active_r3_reg_srl2));
FDRE rd_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair372" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in[0]));
LUT2 #(
    .INIT(4'h6)) 
     \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .O(p_0_in[1]));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .O(p_0_in[2]));
LUT5 #(
    .INIT(32'hFFFFBAFF)) 
     \tap_inc_wait_cnt[3]_i_1 
       (.I0(\n_0_cal2_state_r_reg[3] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_cal2_state_r_reg[1] ),
        .I3(\n_0_cal2_state_r_reg[2] ),
        .I4(I75),
        .O(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair369" *) 
   LUT4 #(
    .INIT(16'h7F80)) 
     \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg__0[1]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[2]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .O(p_0_in[3]));
(* counter = "65" *) 
   FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(tap_inc_wait_cnt_reg__0[0]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* counter = "65" *) 
   FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(tap_inc_wait_cnt_reg__0[1]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* counter = "65" *) 
   FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(tap_inc_wait_cnt_reg__0[2]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* counter = "65" *) 
   FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(tap_inc_wait_cnt_reg__0[3]),
        .R(\n_0_tap_inc_wait_cnt[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair376" *) 
   LUT2 #(
    .INIT(4'hE)) 
     wrcal_done_i_1
       (.I0(cal2_done_r),
        .I1(O2),
        .O(n_0_wrcal_done_i_1));
FDRE wrcal_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrcal_done_i_1),
        .Q(O2),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT3 #(
    .INIT(8'h34)) 
     \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_wrcal_dqs_cnt_r[1]_i_2 ),
        .I2(wrcal_dqs_cnt_r[0]),
        .O(\n_0_wrcal_dqs_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair371" *) 
   LUT4 #(
    .INIT(16'h1F20)) 
     \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(wrcal_dqs_cnt_r[0]),
        .I1(\n_0_cal2_state_r_reg[2] ),
        .I2(\n_0_wrcal_dqs_cnt_r[1]_i_2 ),
        .I3(wrcal_dqs_cnt_r[1]),
        .O(\n_0_wrcal_dqs_cnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h0000000001000000)) 
     \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\n_0_cal2_state_r_reg[2] ),
        .I1(\n_0_cal2_state_r_reg[0] ),
        .I2(\n_0_wrcal_dqs_cnt_r[1]_i_3 ),
        .I3(prech_done),
        .I4(\n_0_cal2_state_r_reg[1] ),
        .I5(\n_0_cal2_state_r_reg[3] ),
        .O(\n_0_wrcal_dqs_cnt_r[1]_i_2 ));
LUT2 #(
    .INIT(4'h2)) 
     \wrcal_dqs_cnt_r[1]_i_3 
       (.I0(wrcal_dqs_cnt_r[0]),
        .I1(wrcal_dqs_cnt_r[1]),
        .O(\n_0_wrcal_dqs_cnt_r[1]_i_3 ));
FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_dqs_cnt_r[0]_i_1 ),
        .Q(wrcal_dqs_cnt_r[0]),
        .R(I7));
FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wrcal_dqs_cnt_r[1]_i_1 ),
        .Q(wrcal_dqs_cnt_r[1]),
        .R(I7));
FDRE wrcal_prech_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(I7));
(* SOFT_HLUTNM = "soft_lutpair374" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1 
       (.I0(O2),
        .I1(I6),
        .O(O3));
LUT6 #(
    .INIT(64'hFFFFF1FF00000100)) 
     wrlvl_byte_redo_i_1
       (.I0(n_0_wrlvl_byte_redo_i_2),
        .I1(\n_0_cal2_state_r_reg[1] ),
        .I2(\n_0_cal2_state_r_reg[2] ),
        .I3(n_0_wrlvl_byte_redo_i_3),
        .I4(\n_0_cal2_state_r_reg[3] ),
        .I5(wrlvl_byte_redo),
        .O(n_0_wrlvl_byte_redo_i_1));
(* SOFT_HLUTNM = "soft_lutpair373" *) 
   LUT2 #(
    .INIT(4'h1)) 
     wrlvl_byte_redo_i_2
       (.I0(early1_data_match_r),
        .I1(early2_data_match_r),
        .O(n_0_wrlvl_byte_redo_i_2));
LUT6 #(
    .INIT(64'h0000000000008880)) 
     wrlvl_byte_redo_i_3
       (.I0(\n_0_cal2_state_r_reg[0] ),
        .I1(pat_data_match_valid_r),
        .I2(early2_data_match_r),
        .I3(early1_data_match_r),
        .I4(pat_data_match_r),
        .I5(\n_0_cal2_state_r_reg[1] ),
        .O(n_0_wrlvl_byte_redo_i_3));
FDRE wrlvl_byte_redo_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_wrlvl_byte_redo_i_1),
        .Q(wrlvl_byte_redo),
        .R(I7));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ddr_phy_wrlvl_off_delay" *) 
module migmig_7series_v2_0_ddr_phy_wrlvl_off_delay
   (O3,
    O1,
    O2,
    pi_fine_dly_dec_done_r,
    cmd_po_en_stg2_f,
    B_po_coarse_enable92_out,
    C_po_coarse_enable118_out,
    A_po_coarse_enable58_out,
    O54,
    phy_mc_go,
    CLK,
    I1,
    I75,
    calib_zero_inputs,
    calib_zero_ctrl,
    I2,
    I3,
    pi_calib_done,
    p_1_in,
    I8,
    p_3_in);
  output O3;
  output O1;
  output O2;
  output pi_fine_dly_dec_done_r;
  output cmd_po_en_stg2_f;
  output B_po_coarse_enable92_out;
  output C_po_coarse_enable118_out;
  output A_po_coarse_enable58_out;
  output O54;
  input phy_mc_go;
  input CLK;
  input I1;
  input I75;
  input calib_zero_inputs;
  input calib_zero_ctrl;
  input I2;
  input I3;
  input pi_calib_done;
  input p_1_in;
  input [0:0]I8;
  input p_3_in;

  wire A_po_coarse_enable58_out;
  wire B_po_coarse_enable92_out;
  wire CLK;
  wire C_po_coarse_enable118_out;
  wire I1;
  wire I2;
  wire I3;
  wire I75;
  wire [0:0]I8;
  wire O1;
  wire O2;
  wire O3;
  wire O54;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire cmd_po_en_stg2_f;
  wire delay_cnt_r0;
  wire [0:0]delay_cnt_r0__0;
  wire [5:0]delay_cnt_r_reg__0;
  wire delay_done;
  wire [1:0]lane_cnt_dqs_c_r;
  wire [1:0]lane_cnt_po_r;
  wire n_0_cmd_delay_start_r5_reg_srl5;
  wire \n_0_delay_cnt_r[1]_i_1 ;
  wire \n_0_delay_cnt_r[2]_i_1 ;
  wire \n_0_delay_cnt_r[3]_i_1 ;
  wire \n_0_delay_cnt_r[4]_i_1 ;
  wire \n_0_delay_cnt_r[5]_i_1 ;
  wire \n_0_delay_cnt_r[5]_i_3 ;
  wire n_0_delay_done_i_1;
  wire n_0_delay_done_i_2;
  wire n_0_delay_done_r3_reg_srl3;
  wire \n_0_lane_cnt_dqs_c_r[0]_i_1 ;
  wire \n_0_lane_cnt_dqs_c_r[1]_i_1 ;
  wire \n_0_lane_cnt_po_r[0]_i_1 ;
  wire \n_0_lane_cnt_po_r[1]_i_1 ;
  wire \n_0_lane_cnt_po_r[1]_i_2 ;
  wire \n_0_po_delay_cnt_r[1]_i_1 ;
  wire \n_0_po_delay_cnt_r[2]_i_1 ;
  wire \n_0_po_delay_cnt_r[3]_i_1 ;
  wire \n_0_po_delay_cnt_r[4]_i_1 ;
  wire \n_0_po_delay_cnt_r[5]_i_1 ;
  wire \n_0_po_delay_cnt_r[5]_i_3 ;
  wire n_0_po_delay_done_i_1;
  wire n_0_po_delay_done_r3_reg_srl3;
  wire n_0_po_en_stg2_c_i_1;
  wire n_0_po_en_stg2_f_i_1;
  wire p_1_in;
  wire p_3_in;
  wire phy_mc_go;
  wire pi_calib_done;
  wire pi_fine_dly_dec_done_r;
  wire po_delay_cnt_r0;
  wire [0:0]po_delay_cnt_r0__0;
  wire [5:0]po_delay_cnt_r_reg__0;
  wire po_delay_done;
  wire po_en_stg2_c;
  wire po_en_stg2_c0;
  wire po_en_stg2_f;
  wire po_en_stg2_f0;
  wire [0:0]po_enstg2_c;

(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 " *) 
   SRL16E cmd_delay_start_r5_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(phy_mc_go),
        .Q(n_0_cmd_delay_start_r5_reg_srl5));
FDRE cmd_delay_start_r6_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_cmd_delay_start_r5_reg_srl5),
        .Q(O3),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \delay_cnt_r[0]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0));
LUT2 #(
    .INIT(4'h9)) 
     \delay_cnt_r[1]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .O(\n_0_delay_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair285" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \delay_cnt_r[2]_i_1 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(delay_cnt_r_reg__0[2]),
        .O(\n_0_delay_cnt_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \delay_cnt_r[3]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[3]),
        .O(\n_0_delay_cnt_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair280" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \delay_cnt_r[4]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[2]),
        .I3(delay_cnt_r_reg__0[3]),
        .I4(delay_cnt_r_reg__0[4]),
        .O(\n_0_delay_cnt_r[4]_i_1 ));
LUT3 #(
    .INIT(8'hDF)) 
     \delay_cnt_r[5]_i_1 
       (.I0(pi_fine_dly_dec_done_r),
        .I1(I75),
        .I2(po_en_stg2_c0),
        .O(\n_0_delay_cnt_r[5]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .O(delay_cnt_r0));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \delay_cnt_r[5]_i_3 
       (.I0(delay_cnt_r_reg__0[4]),
        .I1(delay_cnt_r_reg__0[3]),
        .I2(delay_cnt_r_reg__0[2]),
        .I3(delay_cnt_r_reg__0[1]),
        .I4(delay_cnt_r_reg__0[0]),
        .I5(delay_cnt_r_reg__0[5]),
        .O(\n_0_delay_cnt_r[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \delay_cnt_r[5]_i_4 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[3]),
        .I3(delay_cnt_r_reg__0[4]),
        .I4(delay_cnt_r_reg__0[5]),
        .I5(delay_cnt_r_reg__0[0]),
        .O(po_en_stg2_c0));
(* counter = "67" *) 
   FDRE \delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0),
        .Q(delay_cnt_r_reg__0[0]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
(* counter = "67" *) 
   FDSE \delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[1]_i_1 ),
        .Q(delay_cnt_r_reg__0[1]),
        .S(\n_0_delay_cnt_r[5]_i_1 ));
(* counter = "67" *) 
   FDRE \delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[2]_i_1 ),
        .Q(delay_cnt_r_reg__0[2]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
(* counter = "67" *) 
   FDRE \delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[3]_i_1 ),
        .Q(delay_cnt_r_reg__0[3]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
(* counter = "67" *) 
   FDRE \delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[4]_i_1 ),
        .Q(delay_cnt_r_reg__0[4]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
(* counter = "67" *) 
   FDRE \delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(delay_cnt_r0),
        .D(\n_0_delay_cnt_r[5]_i_3 ),
        .Q(delay_cnt_r_reg__0[5]),
        .R(\n_0_delay_cnt_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
     delay_done_i_1
       (.I0(delay_done),
        .I1(lane_cnt_dqs_c_r[0]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(lane_cnt_dqs_c_r[1]),
        .I4(n_0_delay_done_i_2),
        .I5(p_1_in),
        .O(n_0_delay_done_i_1));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     delay_done_i_2
       (.I0(delay_cnt_r_reg__0[5]),
        .I1(delay_cnt_r_reg__0[4]),
        .I2(delay_cnt_r_reg__0[3]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[1]),
        .O(n_0_delay_done_i_2));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 " *) 
   SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(delay_done),
        .Q(n_0_delay_done_r3_reg_srl3));
FDRE delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_delay_done_r3_reg_srl3),
        .Q(O1),
        .R(1'b0));
FDRE delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_delay_done_i_1),
        .Q(delay_done),
        .R(1'b0));
LUT3 #(
    .INIT(8'h7F)) 
     \gen_byte_sel_div2.calib_in_common_i_3 
       (.I0(O2),
        .I1(pi_calib_done),
        .I2(I1),
        .O(O54));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT4 #(
    .INIT(16'hBF40)) 
     \lane_cnt_dqs_c_r[0]_i_1 
       (.I0(n_0_delay_done_i_2),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(po_en_stg2_c),
        .I3(lane_cnt_dqs_c_r[0]),
        .O(\n_0_lane_cnt_dqs_c_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair282" *) 
   LUT5 #(
    .INIT(32'hFF7F0080)) 
     \lane_cnt_dqs_c_r[1]_i_1 
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(po_en_stg2_c),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(n_0_delay_done_i_2),
        .I4(lane_cnt_dqs_c_r[1]),
        .O(\n_0_lane_cnt_dqs_c_r[1]_i_1 ));
FDRE \lane_cnt_dqs_c_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_dqs_c_r[0]_i_1 ),
        .Q(lane_cnt_dqs_c_r[0]),
        .R(I8));
FDRE \lane_cnt_dqs_c_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_dqs_c_r[1]_i_1 ),
        .Q(lane_cnt_dqs_c_r[1]),
        .R(I8));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT4 #(
    .INIT(16'hBF40)) 
     \lane_cnt_po_r[0]_i_1 
       (.I0(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_en_stg2_f),
        .I3(lane_cnt_po_r[0]),
        .O(\n_0_lane_cnt_po_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair281" *) 
   LUT5 #(
    .INIT(32'hFF7F0080)) 
     \lane_cnt_po_r[1]_i_1 
       (.I0(lane_cnt_po_r[0]),
        .I1(po_en_stg2_f),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I4(lane_cnt_po_r[1]),
        .O(\n_0_lane_cnt_po_r[1]_i_1 ));
LUT5 #(
    .INIT(32'hFFFFFFFE)) 
     \lane_cnt_po_r[1]_i_2 
       (.I0(po_delay_cnt_r_reg__0[5]),
        .I1(po_delay_cnt_r_reg__0[4]),
        .I2(po_delay_cnt_r_reg__0[3]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[1]),
        .O(\n_0_lane_cnt_po_r[1]_i_2 ));
FDRE \lane_cnt_po_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_po_r[0]_i_1 ),
        .Q(lane_cnt_po_r[0]),
        .R(I8));
FDRE \lane_cnt_po_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_lane_cnt_po_r[1]_i_1 ),
        .Q(lane_cnt_po_r[1]),
        .R(I8));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT4 #(
    .INIT(16'h0400)) 
     phaser_out_i_1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(calib_zero_ctrl),
        .I3(I2),
        .O(B_po_coarse_enable92_out));
(* SOFT_HLUTNM = "soft_lutpair283" *) 
   LUT4 #(
    .INIT(16'h4440)) 
     phaser_out_i_1__0
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(I3),
        .I3(I2),
        .O(C_po_coarse_enable118_out));
LUT4 #(
    .INIT(16'h4404)) 
     phaser_out_i_1__1
       (.I0(calib_zero_inputs),
        .I1(po_enstg2_c),
        .I2(I3),
        .I3(I2),
        .O(A_po_coarse_enable58_out));
FDRE pi_fine_dly_dec_done_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(pi_fine_dly_dec_done_r),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \po_delay_cnt_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0));
LUT2 #(
    .INIT(4'h9)) 
     \po_delay_cnt_r[1]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .O(\n_0_po_delay_cnt_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair284" *) 
   LUT3 #(
    .INIT(8'hE1)) 
     \po_delay_cnt_r[2]_i_1 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .O(\n_0_po_delay_cnt_r[2]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT4 #(
    .INIT(16'hFE01)) 
     \po_delay_cnt_r[3]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .O(\n_0_po_delay_cnt_r[3]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair279" *) 
   LUT5 #(
    .INIT(32'hFFFE0001)) 
     \po_delay_cnt_r[4]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .I4(po_delay_cnt_r_reg__0[4]),
        .O(\n_0_po_delay_cnt_r[4]_i_1 ));
LUT3 #(
    .INIT(8'hDF)) 
     \po_delay_cnt_r[5]_i_1 
       (.I0(O3),
        .I1(I75),
        .I2(po_en_stg2_f0),
        .O(\n_0_po_delay_cnt_r[5]_i_1 ));
LUT2 #(
    .INIT(4'h8)) 
     \po_delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .O(po_delay_cnt_r0));
LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
     \po_delay_cnt_r[5]_i_3 
       (.I0(po_delay_cnt_r_reg__0[4]),
        .I1(po_delay_cnt_r_reg__0[3]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .I3(po_delay_cnt_r_reg__0[1]),
        .I4(po_delay_cnt_r_reg__0[0]),
        .I5(po_delay_cnt_r_reg__0[5]),
        .O(\n_0_po_delay_cnt_r[5]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
     \po_delay_cnt_r[5]_i_4 
       (.I0(po_delay_cnt_r_reg__0[1]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[3]),
        .I3(po_delay_cnt_r_reg__0[4]),
        .I4(po_delay_cnt_r_reg__0[5]),
        .I5(po_delay_cnt_r_reg__0[0]),
        .O(po_en_stg2_f0));
(* counter = "68" *) 
   FDSE \po_delay_cnt_r_reg[0] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0),
        .Q(po_delay_cnt_r_reg__0[0]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
(* counter = "68" *) 
   FDRE \po_delay_cnt_r_reg[1] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[1]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[1]),
        .R(\n_0_po_delay_cnt_r[5]_i_1 ));
(* counter = "68" *) 
   FDSE \po_delay_cnt_r_reg[2] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[2]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[2]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
(* counter = "68" *) 
   FDSE \po_delay_cnt_r_reg[3] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[3]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[3]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
(* counter = "68" *) 
   FDSE \po_delay_cnt_r_reg[4] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[4]_i_1 ),
        .Q(po_delay_cnt_r_reg__0[4]),
        .S(\n_0_po_delay_cnt_r[5]_i_1 ));
(* counter = "68" *) 
   FDRE \po_delay_cnt_r_reg[5] 
       (.C(CLK),
        .CE(po_delay_cnt_r0),
        .D(\n_0_po_delay_cnt_r[5]_i_3 ),
        .Q(po_delay_cnt_r_reg__0[5]),
        .R(\n_0_po_delay_cnt_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
     po_delay_done_i_1
       (.I0(po_delay_done),
        .I1(lane_cnt_po_r[0]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(lane_cnt_po_r[1]),
        .I4(\n_0_lane_cnt_po_r[1]_i_2 ),
        .I5(p_3_in),
        .O(n_0_po_delay_done_i_1));
(* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 " *) 
   SRL16E po_delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(po_delay_done),
        .Q(n_0_po_delay_done_r3_reg_srl3));
FDRE po_delay_done_r4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_delay_done_r3_reg_srl3),
        .Q(O2),
        .R(1'b0));
FDRE po_delay_done_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_delay_done_i_1),
        .Q(po_delay_done),
        .R(1'b0));
FDRE po_en_s2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_c),
        .Q(po_enstg2_c),
        .R(1'b0));
FDRE po_en_s2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(po_en_stg2_f),
        .Q(cmd_po_en_stg2_f),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00060000)) 
     po_en_stg2_c_i_1
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .I2(delay_done),
        .I3(I75),
        .I4(pi_fine_dly_dec_done_r),
        .O(n_0_po_en_stg2_c_i_1));
FDRE po_en_stg2_c_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_en_stg2_c_i_1),
        .Q(po_en_stg2_c),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00060000)) 
     po_en_stg2_f_i_1
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .I2(po_delay_done),
        .I3(I75),
        .I4(O3),
        .O(n_0_po_en_stg2_f_i_1));
FDRE po_en_stg2_f_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_po_en_stg2_f_i_1),
        .Q(po_en_stg2_f),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_infrastructure" *) 
module migmig_7series_v2_0_infrastructure
   (freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked_i,
    O1,
    O2,
    ui_clk_sync_rst,
    SR,
    O3,
    O4,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    O13,
    O14,
    O15,
    O16,
    O17,
    O18,
    O19,
    O20,
    O21,
    p_1_in,
    p_3_in,
    pll_locked,
    CLK,
    sys_rst,
    I1,
    iodelay_ctrl_rdy,
    ref_dll_lock,
    p_14_out,
    p_92_out,
    p_53_out,
    p_131_out,
    I2,
    pi_fine_dly_dec_done_r,
    I3);
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output pll_locked_i;
  output O1;
  output O2;
  output ui_clk_sync_rst;
  output [0:0]SR;
  output O3;
  output O4;
  output O5;
  output [0:0]O6;
  output O7;
  output [0:0]O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output O13;
  output O14;
  output O15;
  output O16;
  output O17;
  output O18;
  output O19;
  output O20;
  output O21;
  output p_1_in;
  output p_3_in;
  output pll_locked;
  input CLK;
  input sys_rst;
  input I1;
  input iodelay_ctrl_rdy;
  input ref_dll_lock;
  input p_14_out;
  input p_92_out;
  input p_53_out;
  input p_131_out;
  input I2;
  input pi_fine_dly_dec_done_r;
  input I3;

  wire CLK;
  wire I1;
  wire I2;
  wire I3;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire O16;
  wire O17;
  wire O18;
  wire O19;
  wire O2;
  wire O20;
  wire O21;
  wire O3;
  wire O4;
  wire O5;
  wire [0:0]O6;
  wire O7;
  wire [0:0]O8;
  wire O9;
(* RTL_MAX_FANOUT = "found" *) (* MAX_FANOUT = "0'b" *) (* syn_maxfan = "10" *)   wire [0:0]SR;
  wire auxout_clk_i;
  wire clk_pll_i;
  wire freq_refclk;
  wire iodelay_ctrl_rdy;
  wire mem_refclk;
  wire \n_0_gen_mmcm.mmcm_i_i_1 ;
  wire \n_0_rstdiv0_sync_r[11]_i_1 ;
  wire n_0_u_bufh_auxout_clk;
  wire p_131_out;
  wire p_14_out;
  wire p_1_in;
  wire p_3_in;
  wire p_53_out;
  wire p_92_out;
  wire pi_fine_dly_dec_done_r;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire ref_dll_lock;
  wire [11:0]rstdiv0_sync_r;
  wire sync_pulse;
  wire sys_rst;
  wire ui_clk_sync_rst;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ;
  wire \NLW_gen_mmcm.mmcm_i_PSDONE_UNCONNECTED ;
  wire [15:0]\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'hB)) 
     delay_done_i_3
       (.I0(O14),
        .I1(pi_fine_dly_dec_done_r),
        .O(p_1_in));
(* SOFT_HLUTNM = "soft_lutpair4" *) 
   LUT2 #(
    .INIT(4'hE)) 
     \en_cnt_div4.enable_wrlvl_cnt[4]_i_2 
       (.I0(O14),
        .I1(I2),
        .O(O21));
(* BOX_TYPE = "PRIMITIVE" *) 
   MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(16.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(20.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(16.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
     \gen_mmcm.mmcm_i 
       (.CLKFBIN(O1),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_mmcm.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_mmcm.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(\NLW_gen_mmcm.mmcm_i_CLKOUT0_UNCONNECTED ),
        .CLKOUT0B(\NLW_gen_mmcm.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(\NLW_gen_mmcm.mmcm_i_CLKOUT1_UNCONNECTED ),
        .CLKOUT1B(\NLW_gen_mmcm.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(\NLW_gen_mmcm.mmcm_i_CLKOUT2_UNCONNECTED ),
        .CLKOUT2B(\NLW_gen_mmcm.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(\NLW_gen_mmcm.mmcm_i_CLKOUT3_UNCONNECTED ),
        .CLKOUT3B(\NLW_gen_mmcm.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(\NLW_gen_mmcm.mmcm_i_CLKOUT4_UNCONNECTED ),
        .CLKOUT5(\NLW_gen_mmcm.mmcm_i_CLKOUT5_UNCONNECTED ),
        .CLKOUT6(\NLW_gen_mmcm.mmcm_i_CLKOUT6_UNCONNECTED ),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_mmcm.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_mmcm.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(O2),
        .PSCLK(1'b0),
        .PSDONE(\NLW_gen_mmcm.mmcm_i_PSDONE_UNCONNECTED ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(\n_0_gen_mmcm.mmcm_i_i_1 ));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \gen_mmcm.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(\n_0_gen_mmcm.mmcm_i_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \grant_r[0]_i_10 
       (.I0(O15),
        .I1(p_92_out),
        .O(O18));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \grant_r[2]_i_9 
       (.I0(O15),
        .I1(p_14_out),
        .O(O17));
(* SOFT_HLUTNM = "soft_lutpair3" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \grant_r[3]_i_18 
       (.I0(O15),
        .I1(p_53_out),
        .O(O19));
LUT2 #(
    .INIT(4'hB)) 
     \grant_r[3]_i_22 
       (.I0(O15),
        .I1(p_131_out),
        .O(O20));
LUT1 #(
    .INIT(2'h2)) 
     i_0
       (.I0(SR),
        .O(ui_clk_sync_rst));
(* SOFT_HLUTNM = "soft_lutpair2" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(O15),
        .I1(I1),
        .O(O16));
(* SOFT_HLUTNM = "soft_lutpair5" *) 
   LUT2 #(
    .INIT(4'h8)) 
     phy_control_i_i_1
       (.I0(pll_locked_i),
        .I1(O2),
        .O(pll_locked));
(* BOX_TYPE = "PRIMITIVE" *) 
   PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(4),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(5.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(16),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
     plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(CLK),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(auxout_clk_i),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(sys_rst));
LUT2 #(
    .INIT(4'hB)) 
     po_delay_done_i_2
       (.I0(O14),
        .I1(I3),
        .O(p_3_in));
FDPE rstdiv0_sync_r1_reg
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(SR));
FDPE rstdiv0_sync_r1_reg_rep
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O3));
FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O4));
FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O5));
FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O14));
FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O15));
FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O6));
FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O7));
FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O8));
FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O9));
FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O10));
FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O11));
FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O12));
FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(O13));
LUT4 #(
    .INIT(16'hF7FF)) 
     \rstdiv0_sync_r[11]_i_1 
       (.I0(O2),
        .I1(iodelay_ctrl_rdy),
        .I2(sys_rst),
        .I3(ref_dll_lock),
        .O(\n_0_rstdiv0_sync_r[11]_i_1 ));
FDPE \rstdiv0_sync_r_reg[0] 
       (.C(O1),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[0]));
FDPE \rstdiv0_sync_r_reg[10] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[10]));
FDPE \rstdiv0_sync_r_reg[11] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[11]));
FDPE \rstdiv0_sync_r_reg[1] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[1]));
FDPE \rstdiv0_sync_r_reg[2] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[2]));
FDPE \rstdiv0_sync_r_reg[3] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[3]));
FDPE \rstdiv0_sync_r_reg[4] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[4]));
FDPE \rstdiv0_sync_r_reg[5] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[5]));
FDPE \rstdiv0_sync_r_reg[6] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[6]));
FDPE \rstdiv0_sync_r_reg[7] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[7]));
FDPE \rstdiv0_sync_r_reg[8] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[8]));
FDPE \rstdiv0_sync_r_reg[9] 
       (.C(O1),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(\n_0_rstdiv0_sync_r[11]_i_1 ),
        .Q(rstdiv0_sync_r[9]));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(O1));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH u_bufh_auxout_clk
       (.I(auxout_clk_i),
        .O(n_0_u_bufh_auxout_clk));
(* BOX_TYPE = "PRIMITIVE" *) 
   BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_iodelay_ctrl" *) 
module migmig_7series_v2_0_iodelay_ctrl
   (iodelay_ctrl_rdy,
    CLK,
    sys_rst);
  output iodelay_ctrl_rdy;
  input CLK;
  input sys_rst;

  wire CLK;
  wire iodelay_ctrl_rdy;
  wire \n_0_rst_ref_sync_r_reg[0] ;
  wire \n_0_rst_ref_sync_r_reg[10] ;
  wire \n_0_rst_ref_sync_r_reg[11] ;
  wire \n_0_rst_ref_sync_r_reg[12] ;
  wire \n_0_rst_ref_sync_r_reg[13] ;
  wire \n_0_rst_ref_sync_r_reg[1] ;
  wire \n_0_rst_ref_sync_r_reg[2] ;
  wire \n_0_rst_ref_sync_r_reg[3] ;
  wire \n_0_rst_ref_sync_r_reg[4] ;
  wire \n_0_rst_ref_sync_r_reg[5] ;
  wire \n_0_rst_ref_sync_r_reg[6] ;
  wire \n_0_rst_ref_sync_r_reg[7] ;
  wire \n_0_rst_ref_sync_r_reg[8] ;
  wire \n_0_rst_ref_sync_r_reg[9] ;
  wire rst_ref;
  wire sys_rst;

FDPE \rst_ref_sync_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[0] ));
FDPE \rst_ref_sync_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[9] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[10] ));
FDPE \rst_ref_sync_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[10] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[11] ));
FDPE \rst_ref_sync_r_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[11] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[12] ));
FDPE \rst_ref_sync_r_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[12] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[13] ));
FDPE \rst_ref_sync_r_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[13] ),
        .PRE(sys_rst),
        .Q(rst_ref));
FDPE \rst_ref_sync_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[0] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[1] ));
FDPE \rst_ref_sync_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[1] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[2] ));
FDPE \rst_ref_sync_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[2] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[3] ));
FDPE \rst_ref_sync_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[3] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[4] ));
FDPE \rst_ref_sync_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[4] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[5] ));
FDPE \rst_ref_sync_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[5] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[6] ));
FDPE \rst_ref_sync_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[6] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[7] ));
FDPE \rst_ref_sync_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[7] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[8] ));
FDPE \rst_ref_sync_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rst_ref_sync_r_reg[8] ),
        .PRE(sys_rst),
        .Q(\n_0_rst_ref_sync_r_reg[9] ));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* IODELAY_GROUP = "MIG_IODELAY_MIG" *) 
   IDELAYCTRL u_idelayctrl
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(CLK),
        .RST(rst_ref));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_mc" *) 
module migmig_7series_v2_0_mc
   (O1,
    app_ref_ack,
    app_zq_ack,
    sent_col_r1,
    E,
    idle,
    tempmon_sample_en,
    mc_ras_n,
    mc_cs_n,
    mc_odt,
    mc_wrdata_en,
    O2,
    O3,
    O4,
    app_sr_active,
    O5,
    O6,
    O7,
    O8,
    O9,
    O10,
    O11,
    O12,
    Q,
    O13,
    O14,
    O15,
    O17,
    O16,
    O18,
    O19,
    pointer_we,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O40,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    O41,
    CLK,
    I2,
    app_zq_ns,
    I4,
    I5,
    SR,
    was_wr0,
    I25,
    p_145_out,
    I19,
    p_106_out,
    CO,
    p_67_out,
    p_28_out,
    phy_mc_ctl_full,
    phy_mc_cmd_full,
    I11,
    I1,
    I3,
    app_ref_req,
    I12,
    I13,
    I14,
    I15,
    I16,
    app_en_r2,
    I17,
    I18,
    I6,
    I7,
    app_sr_req,
    I8,
    I9,
    I10,
    ram_init_done_r,
    I20,
    S,
    I22,
    I23,
    I24,
    I26,
    app_cmd_r2,
    I27,
    I21,
    row,
    phy_mc_data_full,
    I28,
    I29,
    I30,
    I31,
    I32);
  output O1;
  output app_ref_ack;
  output app_zq_ack;
  output sent_col_r1;
  output [0:0]E;
  output idle;
  output tempmon_sample_en;
  output [1:0]mc_ras_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output mc_wrdata_en;
  output O2;
  output O3;
  output O4;
  output app_sr_active;
  output O5;
  output O6;
  output O7;
  output O8;
  output O9;
  output O10;
  output O11;
  output O12;
  output [0:0]Q;
  output [9:0]O13;
  output [0:0]O14;
  output O15;
  output [4:0]O17;
  output [1:0]O16;
  output [2:0]O18;
  output [1:0]O19;
  output pointer_we;
  output O20;
  output O21;
  output O22;
  output O23;
  output [2:0]O24;
  output [2:0]O25;
  output [2:0]O26;
  output [2:0]O27;
  output [0:0]O28;
  output [0:0]O29;
  output [0:0]O30;
  output [1:0]O31;
  output [3:0]O40;
  output [1:0]O32;
  output [36:0]O33;
  output [8:0]O34;
  output [0:0]O35;
  output O36;
  output O37;
  output O38;
  output O39;
  output O41;
  input CLK;
  input I2;
  input app_zq_ns;
  input I4;
  input I5;
  input [0:0]SR;
  input was_wr0;
  input I25;
  input p_145_out;
  input I19;
  input p_106_out;
  input [0:0]CO;
  input p_67_out;
  input p_28_out;
  input phy_mc_ctl_full;
  input phy_mc_cmd_full;
  input I11;
  input I1;
  input I3;
  input app_ref_req;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input app_en_r2;
  input I17;
  input I18;
  input I6;
  input I7;
  input app_sr_req;
  input I8;
  input I9;
  input I10;
  input ram_init_done_r;
  input I20;
  input [0:0]S;
  input [0:0]I22;
  input [0:0]I23;
  input I24;
  input I26;
  input [0:0]app_cmd_r2;
  input [0:0]I27;
  input [5:0]I21;
  input [12:0]row;
  input phy_mc_data_full;
  input I28;
  input I29;
  input [3:0]I30;
  input [2:0]I31;
  input [9:0]I32;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire [5:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [0:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire [3:0]I30;
  wire [2:0]I31;
  wire [9:0]I32;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O12;
  wire [9:0]O13;
  wire [0:0]O14;
  wire O15;
  wire [1:0]O16;
  wire [4:0]O17;
  wire [2:0]O18;
  wire [1:0]O19;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O23;
  wire [2:0]O24;
  wire [2:0]O25;
  wire [2:0]O26;
  wire [2:0]O27;
  wire [0:0]O28;
  wire [0:0]O29;
  wire O3;
  wire [0:0]O30;
  wire [1:0]O31;
  wire [1:0]O32;
  wire [36:0]O33;
  wire [8:0]O34;
  wire [0:0]O35;
  wire O36;
  wire O37;
  wire O38;
  wire O39;
  wire O4;
  wire [3:0]O40;
  wire O41;
  wire O5;
  wire O6;
  wire O7;
  wire O8;
  wire O9;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire \arb_mux0/arb_select0/col_rd_wr_r ;
  wire \bank_cntrl[0].bank0/tail_r ;
  wire \bank_cntrl[1].bank0/tail_r ;
  wire \bank_cntrl[2].bank0/tail_r ;
  wire \bank_cntrl[3].bank0/tail_r ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer_ns ;
  wire [0:0]\bank_common0/rfc_zq_xsdll_timer_r ;
  wire col_periodic_rd;
  wire [3:0]col_wr_data_buf_addr;
  wire idle;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire [38:0]mc_address_ns;
  wire [8:0]mc_bank_ns;
  wire [2:1]mc_cas_n_ns;
  wire [3:0]mc_cke_ns;
  wire [0:0]mc_cs_n;
  wire [1:1]mc_cs_n_ns;
  wire [2:2]mc_data_offset_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n;
  wire [2:1]mc_ras_n_ns;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire [2:1]mc_we_n_ns;
  wire mc_wrdata_en;
  wire \n_0_compute_tail.tail_r_lcl_i_1 ;
  wire \n_0_compute_tail.tail_r_lcl_i_1__0 ;
  wire \n_0_compute_tail.tail_r_lcl_i_1__1 ;
  wire \n_0_compute_tail.tail_r_lcl_i_1__2 ;
  wire n_0_head_r_lcl_i_1;
  wire n_0_head_r_lcl_i_1__0;
  wire n_0_head_r_lcl_i_1__1;
  wire n_0_head_r_lcl_i_1__2;
  wire n_0_periodic_rd_cntr_r_i_1;
  wire n_10_rank_mach0;
  wire n_12_rank_mach0;
  wire n_144_bank_mach0;
  wire n_146_bank_mach0;
  wire n_14_rank_mach0;
  wire n_1_col_mach0;
  wire n_27_bank_mach0;
  wire n_28_bank_mach0;
  wire n_29_bank_mach0;
  wire n_2_col_mach0;
  wire n_30_bank_mach0;
  wire n_31_bank_mach0;
  wire n_32_bank_mach0;
  wire n_33_bank_mach0;
  wire n_34_bank_mach0;
  wire n_39_bank_mach0;
  wire n_3_col_mach0;
  wire n_4_col_mach0;
  wire n_52_bank_mach0;
  wire n_60_bank_mach0;
  wire n_61_bank_mach0;
  wire n_62_bank_mach0;
  wire n_63_bank_mach0;
  wire n_64_bank_mach0;
  wire n_65_bank_mach0;
  wire n_66_bank_mach0;
  wire n_67_bank_mach0;
  wire n_68_bank_mach0;
  wire n_69_bank_mach0;
  wire n_6_col_mach0;
  wire n_70_bank_mach0;
  wire n_71_bank_mach0;
  wire n_72_bank_mach0;
  wire n_73_bank_mach0;
  wire n_74_bank_mach0;
  wire n_75_bank_mach0;
  wire n_76_bank_mach0;
  wire n_77_bank_mach0;
  wire p_106_out;
  wire p_11_out;
  wire p_128_out;
  wire p_129_out;
  wire p_12_out;
  wire p_145_out;
  wire p_28_out;
  wire p_50_out;
  wire p_51_out;
  wire p_67_out;
  wire p_89_out;
  wire p_90_out;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pointer_we;
  wire ram_init_done_r;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/int_read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank_r ;
  wire [0:0]\rank_cntrl[0].rank_cntrl0/rtw_cnt_ns ;
  wire read_data_valid;
  wire [12:0]row;
  wire [1:0]rtw_cnt_r;
  wire sent_col;
  wire sent_col_r1;
  wire tempmon_sample_en;
  wire was_wr0;
  wire wr_data_en_ns;

migmig_7series_v2_0_bank_mach bank_mach0
       (.CLK(CLK),
        .CO(CO),
        .D(mc_cke_ns[0]),
        .DIC(col_periodic_rd),
        .E(read_data_valid),
        .I1(mc_cke_ns[3]),
        .I10(n_0_head_r_lcl_i_1__2),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(n_0_periodic_rd_cntr_r_i_1),
        .I20(I3),
        .I21(n_12_rank_mach0),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(O1),
        .I29(I8),
        .I3(\n_0_compute_tail.tail_r_lcl_i_1 ),
        .I30({n_1_col_mach0,n_2_col_mach0,n_3_col_mach0,n_4_col_mach0}),
        .I31(I21[2]),
        .I32({n_10_rank_mach0,\bank_common0/rfc_zq_xsdll_timer_ns }),
        .I33(n_14_rank_mach0),
        .I34(I30),
        .I35(I31),
        .I36(I32),
        .I4(n_0_head_r_lcl_i_1),
        .I5(\n_0_compute_tail.tail_r_lcl_i_1__0 ),
        .I6(n_0_head_r_lcl_i_1__0),
        .I7(\n_0_compute_tail.tail_r_lcl_i_1__1 ),
        .I8(n_0_head_r_lcl_i_1__1),
        .I9(\n_0_compute_tail.tail_r_lcl_i_1__2 ),
        .O1(O5),
        .O10(n_28_bank_mach0),
        .O11(n_29_bank_mach0),
        .O12(n_30_bank_mach0),
        .O13(n_31_bank_mach0),
        .O14(n_32_bank_mach0),
        .O15(n_33_bank_mach0),
        .O16({n_34_bank_mach0,\rank_cntrl[0].rank_cntrl0/rtw_cnt_ns }),
        .O17({mc_we_n_ns,n_39_bank_mach0}),
        .O18(\bank_common0/rfc_zq_xsdll_timer_r ),
        .O19(Q),
        .O2(O6),
        .O20(O13),
        .O21(n_52_bank_mach0),
        .O22(O20),
        .O23(O21),
        .O24(O22),
        .O25(O23),
        .O26(n_60_bank_mach0),
        .O27(n_61_bank_mach0),
        .O28(n_62_bank_mach0),
        .O29(n_63_bank_mach0),
        .O3(O7),
        .O30(n_64_bank_mach0),
        .O31(n_65_bank_mach0),
        .O32(n_66_bank_mach0),
        .O33(n_67_bank_mach0),
        .O34(n_68_bank_mach0),
        .O35(n_69_bank_mach0),
        .O36(n_70_bank_mach0),
        .O37(n_71_bank_mach0),
        .O38(n_72_bank_mach0),
        .O39(n_73_bank_mach0),
        .O4(O8),
        .O40(n_74_bank_mach0),
        .O41(n_75_bank_mach0),
        .O42(n_76_bank_mach0),
        .O43(n_77_bank_mach0),
        .O44(mc_bank_ns),
        .O45(O24),
        .O46(O25),
        .O47(O26),
        .O48(O27),
        .O49(mc_data_offset_ns),
        .O5(O9),
        .O50(n_144_bank_mach0),
        .O51(O28),
        .O52(n_146_bank_mach0),
        .O53(O29),
        .O54(O30),
        .O55(mc_cas_n_ns),
        .O6(O10),
        .O7(O11),
        .O8(O12),
        .O9(n_27_bank_mach0),
        .Q(rtw_cnt_r),
        .S(S),
        .SR(SR),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .col_rd_wr_r(\arb_mux0/arb_select0/col_rd_wr_r ),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .mc_address_ns(mc_address_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .p_106_out(p_106_out),
        .p_11_out(p_11_out),
        .p_128_out(p_128_out),
        .p_129_out(p_129_out),
        .p_12_out(p_12_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_50_out(p_50_out),
        .p_51_out(p_51_out),
        .p_67_out(p_67_out),
        .p_89_out(p_89_out),
        .p_90_out(p_90_out),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r(\rank_cntrl[0].rank_cntrl0/read_this_rank_r ),
        .row(row),
        .sent_col(sent_col),
        .tail_r(\bank_cntrl[0].bank0/tail_r ),
        .tail_r_0(\bank_cntrl[1].bank0/tail_r ),
        .tail_r_1(\bank_cntrl[2].bank0/tail_r ),
        .tail_r_2(\bank_cntrl[3].bank0/tail_r ),
        .was_wr0(was_wr0));
FDRE \cmd_pipe_plus.mc_address_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[0]),
        .Q(O33[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(O33[10]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[11]),
        .Q(O3),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[12]),
        .Q(O4),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(O33[11]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(O33[12]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(O33[13]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(O33[14]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(O33[15]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(O33[16]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(O33[17]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[1]),
        .Q(O33[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(O33[18]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(O33[19]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(O33[20]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(O33[21]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(O33[22]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(O33[23]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[26]),
        .Q(O33[24]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[27]),
        .Q(O33[25]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[28]),
        .Q(O33[26]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[29]),
        .Q(O33[27]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[2]),
        .Q(O33[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[30]),
        .Q(O33[28]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[31]),
        .Q(O33[29]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[32]),
        .Q(O33[30]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[33]),
        .Q(O33[31]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[34]),
        .Q(O33[32]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[35]),
        .Q(O33[33]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[36]),
        .Q(O33[34]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[37]),
        .Q(O33[35]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[38]),
        .Q(O33[36]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(O33[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(O33[4]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(O33[5]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(O33[6]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(O33[7]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(O33[8]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(O33[9]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(O34[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(O34[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(O34[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(O34[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(O34[4]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(O34[5]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[6]),
        .Q(O34[6]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[7]),
        .Q(O34[7]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_bank_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_bank_ns[8]),
        .Q(O34[8]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(O16[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cas_n_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cas_n_ns[2]),
        .Q(O16[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cke_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cke_ns[0]),
        .Q(O32[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cke_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cke_ns[3]),
        .Q(O32[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(read_data_valid),
        .Q(O2),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_cs_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[0]),
        .Q(O41),
        .R(n_52_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[1]),
        .Q(O39),
        .R(n_52_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_data_offset_ns),
        .Q(O35),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[3]),
        .Q(O38),
        .R(n_52_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[4]),
        .Q(O37),
        .R(n_52_bank_mach0));
FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(I21[5]),
        .Q(O36),
        .R(n_52_bank_mach0));
FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns[1]),
        .Q(mc_ras_n[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_ras_n_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ras_n_ns[2]),
        .Q(mc_ras_n[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_39_bank_mach0),
        .Q(O18[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns[1]),
        .Q(O18[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_we_n_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(mc_we_n_ns[2]),
        .Q(O18[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(n_6_col_mach0),
        .Q(mc_wrdata_en),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_4_col_mach0),
        .Q(O40[0]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_3_col_mach0),
        .Q(O40[1]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_2_col_mach0),
        .Q(O40[2]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(n_1_col_mach0),
        .Q(O40[3]),
        .R(1'b0));
FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wr_data_en_ns),
        .Q(E),
        .R(1'b0));
migmig_7series_v2_0_col_mach col_mach0
       (.CLK(CLK),
        .D({n_1_col_mach0,n_2_col_mach0,n_3_col_mach0,n_4_col_mach0}),
        .DIC(col_periodic_rd),
        .E(read_data_valid),
        .I1(I1),
        .I18(I18),
        .I28(I28),
        .I29(I29),
        .I6(I6),
        .I7(I7),
        .O1(O14),
        .O2(n_6_col_mach0),
        .O31(O31),
        .SR(SR),
        .col_rd_wr_r(\arb_mux0/arb_select0/col_rd_wr_r ),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_read_idle_ns(mc_read_idle_ns),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .sent_col(sent_col),
        .sent_col_r1(sent_col_r1),
        .wr_data_en_ns(wr_data_en_ns));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1 
       (.I0(n_72_bank_mach0),
        .I1(I11),
        .I2(n_74_bank_mach0),
        .I3(p_129_out),
        .I4(n_33_bank_mach0),
        .I5(\bank_cntrl[0].bank0/tail_r ),
        .O(\n_0_compute_tail.tail_r_lcl_i_1 ));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1__0 
       (.I0(n_71_bank_mach0),
        .I1(I11),
        .I2(n_63_bank_mach0),
        .I3(p_90_out),
        .I4(n_75_bank_mach0),
        .I5(\bank_cntrl[1].bank0/tail_r ),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__0 ));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1__1 
       (.I0(n_69_bank_mach0),
        .I1(I11),
        .I2(n_77_bank_mach0),
        .I3(p_51_out),
        .I4(n_31_bank_mach0),
        .I5(\bank_cntrl[2].bank0/tail_r ),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__1 ));
LUT6 #(
    .INIT(64'h1313111311111111)) 
     \compute_tail.tail_r_lcl_i_1__2 
       (.I0(n_68_bank_mach0),
        .I1(I11),
        .I2(n_76_bank_mach0),
        .I3(p_12_out),
        .I4(n_27_bank_mach0),
        .I5(\bank_cntrl[3].bank0/tail_r ),
        .O(\n_0_compute_tail.tail_r_lcl_i_1__2 ));
LUT5 #(
    .INIT(32'hB8FFB800)) 
     head_r_lcl_i_1
       (.I0(n_66_bank_mach0),
        .I1(n_29_bank_mach0),
        .I2(n_144_bank_mach0),
        .I3(n_67_bank_mach0),
        .I4(p_128_out),
        .O(n_0_head_r_lcl_i_1));
LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
     head_r_lcl_i_1__0
       (.I0(n_73_bank_mach0),
        .I1(n_28_bank_mach0),
        .I2(n_144_bank_mach0),
        .I3(n_29_bank_mach0),
        .I4(n_62_bank_mach0),
        .I5(p_89_out),
        .O(n_0_head_r_lcl_i_1__0));
LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
     head_r_lcl_i_1__1
       (.I0(n_60_bank_mach0),
        .I1(n_30_bank_mach0),
        .I2(n_144_bank_mach0),
        .I3(n_70_bank_mach0),
        .I4(n_61_bank_mach0),
        .I5(p_50_out),
        .O(n_0_head_r_lcl_i_1__1));
LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
     head_r_lcl_i_1__2
       (.I0(n_65_bank_mach0),
        .I1(n_32_bank_mach0),
        .I2(n_27_bank_mach0),
        .I3(n_144_bank_mach0),
        .I4(n_64_bank_mach0),
        .I5(p_11_out),
        .O(n_0_head_r_lcl_i_1__2));
FDRE mc_read_idle_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_read_idle_ns),
        .Q(idle),
        .R(1'b0));
FDRE mc_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_30_35_i_1__1
       (.I0(mc_ras_n[0]),
        .I1(I10),
        .O(O19[0]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_30_35_i_3__1
       (.I0(mc_ras_n[1]),
        .I1(I10),
        .O(O19[1]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_48_53_i_5
       (.I0(O18[1]),
        .I1(I9),
        .O(O17[0]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_1
       (.I0(O18[2]),
        .I1(I9),
        .O(O17[1]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_2
       (.I0(mc_cs_n),
        .I1(I9),
        .O(O17[2]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_72_77_i_1
       (.I0(O16[0]),
        .I1(I9),
        .O(O17[3]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_72_77_i_3
       (.I0(O16[1]),
        .I1(I9),
        .O(O17[4]));
LUT3 #(
    .INIT(8'h78)) 
     periodic_rd_cntr_r_i_1
       (.I0(O1),
        .I1(O6),
        .I2(O12),
        .O(n_0_periodic_rd_cntr_r_i_1));
LUT2 #(
    .INIT(4'hB)) 
     \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(E),
        .I1(ram_init_done_r),
        .O(pointer_we));
migmig_7series_v2_0_rank_mach rank_mach0
       (.CLK(CLK),
        .D(mc_cke_ns[3]),
        .I1(I1),
        .I10({n_34_bank_mach0,\rank_cntrl[0].rank_cntrl0/rtw_cnt_ns }),
        .I17(I17),
        .I2(I2),
        .I20(I20),
        .I3(I3),
        .I32({n_10_rank_mach0,\bank_common0/rfc_zq_xsdll_timer_ns }),
        .I4(I4),
        .I5(I5),
        .I6(O6),
        .I7(n_146_bank_mach0),
        .I8(I8),
        .I9(mc_cke_ns[0]),
        .O1(O1),
        .O15(O15),
        .O18(\bank_common0/rfc_zq_xsdll_timer_r ),
        .O2(n_12_rank_mach0),
        .O3(n_14_rank_mach0),
        .Q(rtw_cnt_r),
        .SR(SR),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(\rank_cntrl[0].rank_cntrl0/int_read_this_rank ),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .maint_zq_r(maint_zq_r),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r(\rank_cntrl[0].rank_cntrl0/read_this_rank_r ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_mem_intfc" *) 
module migmig_7series_v2_0_mem_intfc
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O2,
    ddr2_ck_p,
    ddr2_ck_n,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    periodic_rd_r,
    app_ref_ack,
    app_zq_ack,
    E,
    app_sr_active,
    O3,
    pi_fine_dly_dec_done_r,
    app_rd_data,
    init_calib_complete,
    O1,
    p_7_in,
    periodic_rd_ack_r,
    periodic_rd_insert,
    O4,
    O5,
    O6,
    O7,
    periodic_rd_cntr_r,
    Q,
    O8,
    O9,
    p_0_in1_in,
    O10,
    app_rd_data_valid,
    O11,
    O17,
    phy_dout,
    O12,
    O13,
    pointer_we,
    O14,
    O15,
    O16,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    O24,
    O25,
    O26,
    O27,
    O28,
    O29,
    O30,
    O31,
    O32,
    O33,
    O34,
    O35,
    O36,
    O37,
    O38,
    O39,
    app_rd_data_end,
    O40,
    wr_en,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    SR,
    I1,
    pll_locked_i,
    I2,
    I4,
    I5,
    I6,
    I7,
    I8,
    I9,
    I10,
    I3,
    was_wr0,
    I25,
    p_145_out,
    I19,
    p_106_out,
    CO,
    p_67_out,
    p_28_out,
    I11,
    app_ref_req,
    I12,
    I13,
    I14,
    I15,
    I16,
    app_en_r2,
    I17,
    I18,
    mem_out,
    I20,
    app_sr_req,
    app_zq_req,
    I21,
    ram_init_done_r,
    S,
    I22,
    I23,
    I24,
    I26,
    app_cmd_r2,
    I27,
    row,
    I28,
    p_1_in,
    p_3_in,
    D,
    I29,
    I30,
    I31,
    I32,
    I33,
    I34,
    I35);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]O2;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output periodic_rd_r;
  output app_ref_ack;
  output app_zq_ack;
  output [0:0]E;
  output app_sr_active;
  output O3;
  output pi_fine_dly_dec_done_r;
  output [127:0]app_rd_data;
  output init_calib_complete;
  output O1;
  output p_7_in;
  output periodic_rd_ack_r;
  output periodic_rd_insert;
  output O4;
  output O5;
  output O6;
  output O7;
  output periodic_rd_cntr_r;
  output [0:0]Q;
  output [9:0]O8;
  output [0:0]O9;
  output p_0_in1_in;
  output O10;
  output app_rd_data_valid;
  output O11;
  output [29:0]O17;
  output [59:0]phy_dout;
  output [45:0]O12;
  output [59:0]O13;
  output pointer_we;
  output O14;
  output O15;
  output O16;
  output O18;
  output O19;
  output [2:0]O20;
  output [2:0]O21;
  output [2:0]O22;
  output [2:0]O23;
  output [0:0]O24;
  output [0:0]O25;
  output O26;
  output O27;
  output [3:0]O28;
  output [3:0]O29;
  output [67:0]O30;
  output [3:0]O31;
  output [3:0]O32;
  output O33;
  output O34;
  output [3:0]O35;
  output [3:0]O36;
  output [65:0]O37;
  output [3:0]O38;
  output [3:0]O39;
  output app_rd_data_end;
  output [3:0]O40;
  output wr_en;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input [0:0]SR;
  input I1;
  input pll_locked_i;
  input I2;
  input I4;
  input I5;
  input I6;
  input I7;
  input [0:0]I8;
  input I9;
  input [0:0]I10;
  input I3;
  input was_wr0;
  input I25;
  input p_145_out;
  input I19;
  input p_106_out;
  input [0:0]CO;
  input p_67_out;
  input p_28_out;
  input I11;
  input app_ref_req;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input app_en_r2;
  input I17;
  input I18;
  input [79:0]mem_out;
  input [71:0]I20;
  input app_sr_req;
  input app_zq_req;
  input [143:0]I21;
  input ram_init_done_r;
  input [0:0]S;
  input [0:0]I22;
  input [0:0]I23;
  input I24;
  input I26;
  input [0:0]app_cmd_r2;
  input [0:0]I27;
  input [12:0]row;
  input I28;
  input p_1_in;
  input p_3_in;
  input [11:0]D;
  input [3:0]I29;
  input [2:0]I30;
  input [9:0]I31;
  input [63:0]I32;
  input [63:0]I33;
  input [79:0]I34;
  input [79:0]I35;

  wire CLK;
  wire [0:0]CO;
  wire [11:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire [71:0]I20;
  wire [143:0]I21;
  wire [0:0]I22;
  wire [0:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [0:0]I27;
  wire I28;
  wire [3:0]I29;
  wire I3;
  wire [2:0]I30;
  wire [9:0]I31;
  wire [63:0]I32;
  wire [63:0]I33;
  wire [79:0]I34;
  wire [79:0]I35;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [45:0]O12;
  wire [59:0]O13;
  wire O14;
  wire O15;
  wire O16;
  wire [29:0]O17;
  wire O18;
  wire O19;
  wire [1:0]O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [2:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire O26;
  wire O27;
  wire [3:0]O28;
  wire [3:0]O29;
  wire O3;
  wire [67:0]O30;
  wire [3:0]O31;
  wire [3:0]O32;
  wire O33;
  wire O34;
  wire [3:0]O35;
  wire [3:0]O36;
  wire [65:0]O37;
  wire [3:0]O38;
  wire [3:0]O39;
  wire O4;
  wire [3:0]O40;
  wire O5;
  wire O6;
  wire O7;
  wire [9:0]O8;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]app_cmd_r2;
  wire app_en_r2;
  wire [127:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_req;
  wire \col_mach0/p_0_in ;
  wire \col_mach0/sent_col_r1 ;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire freq_refclk;
  wire idle;
  wire init_calib_complete;
  wire [2:1]mc_cas_n;
  wire [3:0]mc_cke;
  wire [1:1]mc_cs_n;
  wire [0:0]mc_odt;
  wire [2:1]mc_ras_n;
  wire [2:0]mc_we_n;
  wire mc_wrdata_en;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire n_100_mc0;
  wire n_101_mc0;
  wire n_102_mc0;
  wire n_103_mc0;
  wire n_104_mc0;
  wire n_105_mc0;
  wire n_106_mc0;
  wire n_107_mc0;
  wire n_108_mc0;
  wire n_109_mc0;
  wire n_110_mc0;
  wire n_111_mc0;
  wire n_112_mc0;
  wire n_113_mc0;
  wire n_114_mc0;
  wire n_115_mc0;
  wire n_116_mc0;
  wire n_117_mc0;
  wire n_118_mc0;
  wire n_119_mc0;
  wire n_120_mc0;
  wire n_121_mc0;
  wire n_122_mc0;
  wire n_123_mc0;
  wire n_124_mc0;
  wire n_125_mc0;
  wire n_126_mc0;
  wire n_127_mc0;
  wire n_128_mc0;
  wire n_12_mc0;
  wire n_13_mc0;
  wire n_14_mc0;
  wire n_163_ddr_phy_top0;
  wire n_164_ddr_phy_top0;
  wire n_165_ddr_phy_top0;
  wire n_166_ddr_phy_top0;
  wire n_167_ddr_phy_top0;
  wire n_169_ddr_phy_top0;
  wire n_173_ddr_phy_top0;
  wire n_174_ddr_phy_top0;
  wire n_542_ddr_phy_top0;
  wire n_543_ddr_phy_top0;
  wire n_544_ddr_phy_top0;
  wire n_545_ddr_phy_top0;
  wire n_546_ddr_phy_top0;
  wire n_547_ddr_phy_top0;
  wire n_77_mc0;
  wire n_78_mc0;
  wire n_79_mc0;
  wire n_80_mc0;
  wire n_81_mc0;
  wire n_82_mc0;
  wire n_83_mc0;
  wire n_84_mc0;
  wire n_85_mc0;
  wire n_86_mc0;
  wire n_87_mc0;
  wire n_88_mc0;
  wire n_89_mc0;
  wire n_90_mc0;
  wire n_91_mc0;
  wire n_92_mc0;
  wire n_93_mc0;
  wire n_94_mc0;
  wire n_95_mc0;
  wire n_96_mc0;
  wire n_97_mc0;
  wire n_98_mc0;
  wire n_99_mc0;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_106_out;
  wire p_145_out;
  wire p_1_in;
  wire p_28_out;
  wire p_3_in;
  wire p_67_out;
  wire p_7_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire [59:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire pll_locked_i;
  wire pointer_we;
  wire ram_init_done_r;
  wire \rank_mach0/rank_common0/app_zq_ns ;
  wire ref_dll_lock;
  wire [12:0]row;
  wire sync_pulse;
  wire [0:0]tail_r;
  wire tempmon_sample_en;
  wire was_wr0;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;

migmig_7series_v2_0_ddr_phy_top ddr_phy_top0
       (.CLK(CLK),
        .D(D),
        .I1(I1),
        .I10(I10),
        .I11({mc_cke[3],mc_cke[0]}),
        .I12(mc_we_n),
        .I13({n_77_mc0,n_78_mc0,n_79_mc0,n_80_mc0,n_81_mc0,n_82_mc0,n_83_mc0,n_84_mc0,n_85_mc0,n_86_mc0,n_87_mc0,n_88_mc0,n_89_mc0,n_90_mc0,n_91_mc0,n_92_mc0,n_93_mc0,n_94_mc0,n_95_mc0,n_96_mc0,n_97_mc0,n_98_mc0,n_99_mc0,n_100_mc0,n_101_mc0,n_102_mc0,n_103_mc0,n_104_mc0,n_105_mc0,n_106_mc0,n_107_mc0,n_108_mc0,n_109_mc0,n_110_mc0,n_111_mc0,n_112_mc0,n_113_mc0}),
        .I14({n_114_mc0,n_115_mc0,n_116_mc0,n_117_mc0,n_118_mc0,n_119_mc0,n_120_mc0,n_121_mc0,n_122_mc0}),
        .I15(n_14_mc0),
        .I16(n_124_mc0),
        .I17(n_125_mc0),
        .I18(I18),
        .I19(n_126_mc0),
        .I2(n_13_mc0),
        .I20(I20),
        .I21(I21),
        .I22(n_123_mc0),
        .I23(n_127_mc0),
        .I24(n_128_mc0),
        .I25(n_12_mc0),
        .I26(I19),
        .I27(mc_cas_n),
        .I28(I28),
        .I29(I25),
        .I3(I3),
        .I32(I32),
        .I33(I33),
        .I34(I34),
        .I35(I35),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(n_163_ddr_phy_top0),
        .O10(O10),
        .O11(n_173_ddr_phy_top0),
        .O12(n_174_ddr_phy_top0),
        .O13({O12[45:18],O12[15:0]}),
        .O14(O13),
        .O15(O14),
        .O16(O26),
        .O17({O17[27:25],O17[23],O17[20:0]}),
        .O18(O27),
        .O19(O28),
        .O2(O2),
        .O20(O31),
        .O21(O33),
        .O22(O34),
        .O23(O35),
        .O24(O38),
        .O25({n_542_ddr_phy_top0,n_543_ddr_phy_top0,n_544_ddr_phy_top0,n_545_ddr_phy_top0,n_546_ddr_phy_top0,n_547_ddr_phy_top0}),
        .O29(O29),
        .O3(O3),
        .O30(O30),
        .O32(O32),
        .O36(O36),
        .O37(O37),
        .O39(O39),
        .O4(n_164_ddr_phy_top0),
        .O5(n_165_ddr_phy_top0),
        .O6(n_166_ddr_phy_top0),
        .O7(n_167_ddr_phy_top0),
        .O8(O1),
        .O9(n_169_ddr_phy_top0),
        .Q(\col_mach0/p_0_in ),
        .SR(SR),
        .app_rd_data(app_rd_data),
        .app_rd_data_valid(app_rd_data_valid),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .freq_refclk(freq_refclk),
        .idle(idle),
        .init_calib_complete(init_calib_complete),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_1_in(p_1_in),
        .p_3_in(p_3_in),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .ref_dll_lock(ref_dll_lock),
        .sent_col_r1(\col_mach0/sent_col_r1 ),
        .sync_pulse(sync_pulse),
        .tail_r(tail_r),
        .tempmon_sample_en(tempmon_sample_en),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
migmig_7series_v2_0_mc mc0
       (.CLK(CLK),
        .CO(CO),
        .E(E),
        .I1(n_164_ddr_phy_top0),
        .I10(n_166_ddr_phy_top0),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(I16),
        .I17(I17),
        .I18(I18),
        .I19(I19),
        .I2(I2),
        .I20(n_167_ddr_phy_top0),
        .I21({n_542_ddr_phy_top0,n_543_ddr_phy_top0,n_544_ddr_phy_top0,n_545_ddr_phy_top0,n_546_ddr_phy_top0,n_547_ddr_phy_top0}),
        .I22(I22),
        .I23(I23),
        .I24(I24),
        .I25(I25),
        .I26(I26),
        .I27(I27),
        .I28(I6),
        .I29(n_174_ddr_phy_top0),
        .I3(I3),
        .I30(I29),
        .I31(I30),
        .I32(I31),
        .I4(I4),
        .I5(I5),
        .I6(n_169_ddr_phy_top0),
        .I7(n_173_ddr_phy_top0),
        .I8(n_163_ddr_phy_top0),
        .I9(n_165_ddr_phy_top0),
        .O1(periodic_rd_r),
        .O10(O6),
        .O11(O7),
        .O12(periodic_rd_cntr_r),
        .O13(O8),
        .O14(tail_r),
        .O15(O11),
        .O16(mc_cas_n),
        .O17({O17[29:28],O17[24],O17[22:21]}),
        .O18(mc_we_n),
        .O19(O12[17:16]),
        .O2(n_12_mc0),
        .O20(O15),
        .O21(O16),
        .O22(O18),
        .O23(O19),
        .O24(O20),
        .O25(O21),
        .O26(O22),
        .O27(O23),
        .O28(O24),
        .O29(O25),
        .O3(n_13_mc0),
        .O30(O9),
        .O31({app_rd_data_end,\col_mach0/p_0_in }),
        .O32({mc_cke[3],mc_cke[0]}),
        .O33({n_77_mc0,n_78_mc0,n_79_mc0,n_80_mc0,n_81_mc0,n_82_mc0,n_83_mc0,n_84_mc0,n_85_mc0,n_86_mc0,n_87_mc0,n_88_mc0,n_89_mc0,n_90_mc0,n_91_mc0,n_92_mc0,n_93_mc0,n_94_mc0,n_95_mc0,n_96_mc0,n_97_mc0,n_98_mc0,n_99_mc0,n_100_mc0,n_101_mc0,n_102_mc0,n_103_mc0,n_104_mc0,n_105_mc0,n_106_mc0,n_107_mc0,n_108_mc0,n_109_mc0,n_110_mc0,n_111_mc0,n_112_mc0,n_113_mc0}),
        .O34({n_114_mc0,n_115_mc0,n_116_mc0,n_117_mc0,n_118_mc0,n_119_mc0,n_120_mc0,n_121_mc0,n_122_mc0}),
        .O35(n_123_mc0),
        .O36(n_124_mc0),
        .O37(n_125_mc0),
        .O38(n_126_mc0),
        .O39(n_127_mc0),
        .O4(n_14_mc0),
        .O40(O40),
        .O41(n_128_mc0),
        .O5(p_7_in),
        .O6(periodic_rd_ack_r),
        .O7(periodic_rd_insert),
        .O8(O4),
        .O9(O5),
        .Q(Q),
        .S(S),
        .SR(SR),
        .app_cmd_r2(app_cmd_r2),
        .app_en_r2(app_en_r2),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(\rank_mach0/rank_common0/app_zq_ns ),
        .idle(idle),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_wrdata_en(mc_wrdata_en),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pointer_we(pointer_we),
        .ram_init_done_r(ram_init_done_r),
        .row(row),
        .sent_col_r1(\col_mach0/sent_col_r1 ),
        .tempmon_sample_en(tempmon_sample_en),
        .was_wr0(was_wr0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_memc_ui_top_std" *) 
module migmig_7series_v2_0_memc_ui_top_std
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O2,
    ddr2_ck_p,
    ddr2_ck_n,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_ref_ack,
    app_zq_ack,
    O1,
    E,
    app_sr_active,
    O3,
    pi_fine_dly_dec_done_r,
    app_rd_data,
    init_calib_complete,
    O4,
    p_131_out,
    p_53_out,
    p_14_out,
    p_92_out,
    phy_dout,
    O6,
    p_0_in1_in,
    O7,
    app_rd_data_valid,
    O5,
    O17,
    O8,
    O9,
    O10,
    O11,
    Q,
    O12,
    O13,
    O14,
    O15,
    O16,
    O18,
    O19,
    O20,
    O21,
    O22,
    O23,
    app_rd_data_end,
    wr_en,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLK,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    pll_locked,
    SR,
    I1,
    pll_locked_i,
    I2,
    I3,
    I4,
    I5,
    app_en,
    I6,
    I7,
    I8,
    I9,
    I10,
    app_ref_req,
    app_wdf_end,
    app_wdf_wren,
    I11,
    I12,
    I13,
    I14,
    I15,
    I16,
    I17,
    mem_out,
    I18,
    app_sr_req,
    app_zq_req,
    app_wdf_mask,
    app_wdf_data,
    I19,
    app_addr,
    app_cmd,
    I20,
    p_1_in,
    p_3_in,
    D,
    I21,
    I22,
    I23,
    I24,
    I25);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]O2;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_ref_ack;
  output app_zq_ack;
  output O1;
  output [0:0]E;
  output app_sr_active;
  output O3;
  output pi_fine_dly_dec_done_r;
  output [127:0]app_rd_data;
  output init_calib_complete;
  output O4;
  output p_131_out;
  output p_53_out;
  output p_14_out;
  output p_92_out;
  output [71:0]phy_dout;
  output [71:0]O6;
  output p_0_in1_in;
  output O7;
  output app_rd_data_valid;
  output O5;
  output [29:0]O17;
  output [45:0]O8;
  output O9;
  output O10;
  output O11;
  output [3:0]Q;
  output [3:0]O12;
  output [67:0]O13;
  output [3:0]O14;
  output [3:0]O15;
  output O16;
  output O18;
  output [3:0]O19;
  output [3:0]O20;
  output [65:0]O21;
  output [3:0]O22;
  output [3:0]O23;
  output app_rd_data_end;
  output wr_en;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLK;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input pll_locked;
  input [0:0]SR;
  input I1;
  input pll_locked_i;
  input I2;
  input I3;
  input I4;
  input I5;
  input app_en;
  input I6;
  input I7;
  input [0:0]I8;
  input I9;
  input [0:0]I10;
  input app_ref_req;
  input app_wdf_end;
  input app_wdf_wren;
  input I11;
  input I12;
  input I13;
  input I14;
  input I15;
  input I16;
  input I17;
  input [79:0]mem_out;
  input [71:0]I18;
  input app_sr_req;
  input app_zq_req;
  input [15:0]app_wdf_mask;
  input [127:0]app_wdf_data;
  input I19;
  input [25:0]app_addr;
  input [1:0]app_cmd;
  input I20;
  input p_1_in;
  input p_3_in;
  input [11:0]D;
  input [63:0]I21;
  input [63:0]I22;
  input [79:0]I23;
  input [79:0]I24;
  input I25;

  wire CLK;
  wire [11:0]D;
  wire [0:0]E;
  wire I1;
  wire [0:0]I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire [71:0]I18;
  wire I19;
  wire I2;
  wire I20;
  wire [63:0]I21;
  wire [63:0]I22;
  wire [79:0]I23;
  wire [79:0]I24;
  wire I25;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire [0:0]I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire [3:0]O12;
  wire [67:0]O13;
  wire [3:0]O14;
  wire [3:0]O15;
  wire O16;
  wire [29:0]O17;
  wire O18;
  wire [3:0]O19;
  wire [1:0]O2;
  wire [3:0]O20;
  wire [65:0]O21;
  wire [3:0]O22;
  wire [3:0]O23;
  wire O3;
  wire O4;
  wire O5;
  wire [71:0]O6;
  wire O7;
  wire [45:0]O8;
  wire O9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [127:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [127:0]app_wdf_data;
  wire app_wdf_end;
  wire [15:0]app_wdf_mask;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [2:0]bank;
  wire [9:0]col;
  wire [3:0]data_buf_addr;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire freq_refclk;
  wire init_calib_complete;
  wire \mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns ;
  wire \mc0/bank_mach0/bank_common0/p_7_in ;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire \mc0/bank_mach0/p_106_out ;
  wire [2:0]\mc0/bank_mach0/p_108_out ;
  wire [12:0]\mc0/bank_mach0/p_112_out ;
  wire \mc0/bank_mach0/p_145_out ;
  wire [2:0]\mc0/bank_mach0/p_147_out ;
  wire [12:12]\mc0/bank_mach0/p_151_out ;
  wire \mc0/bank_mach0/p_28_out ;
  wire [2:0]\mc0/bank_mach0/p_30_out ;
  wire [12:12]\mc0/bank_mach0/p_34_out ;
  wire \mc0/bank_mach0/p_67_out ;
  wire [2:0]\mc0/bank_mach0/p_69_out ;
  wire [12:12]\mc0/bank_mach0/p_73_out ;
  wire \mc0/bank_mach0/periodic_rd_insert ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire n_100_u_ui_top;
  wire n_101_u_ui_top;
  wire n_102_u_ui_top;
  wire n_103_u_ui_top;
  wire n_104_u_ui_top;
  wire n_105_u_ui_top;
  wire n_106_u_ui_top;
  wire n_107_u_ui_top;
  wire n_108_u_ui_top;
  wire n_109_u_ui_top;
  wire n_110_u_ui_top;
  wire n_111_u_ui_top;
  wire n_112_u_ui_top;
  wire n_113_u_ui_top;
  wire n_114_u_ui_top;
  wire n_115_u_ui_top;
  wire n_116_u_ui_top;
  wire n_117_u_ui_top;
  wire n_118_u_ui_top;
  wire n_119_u_ui_top;
  wire n_120_u_ui_top;
  wire n_121_u_ui_top;
  wire n_122_u_ui_top;
  wire n_123_u_ui_top;
  wire n_124_u_ui_top;
  wire n_125_u_ui_top;
  wire n_126_u_ui_top;
  wire n_127_u_ui_top;
  wire n_128_u_ui_top;
  wire n_129_u_ui_top;
  wire n_130_u_ui_top;
  wire n_131_u_ui_top;
  wire n_132_u_ui_top;
  wire n_133_u_ui_top;
  wire n_134_u_ui_top;
  wire n_135_u_ui_top;
  wire n_136_u_ui_top;
  wire n_137_u_ui_top;
  wire n_138_u_ui_top;
  wire n_139_u_ui_top;
  wire n_140_u_ui_top;
  wire n_141_u_ui_top;
  wire n_142_u_ui_top;
  wire n_143_u_ui_top;
  wire n_144_u_ui_top;
  wire n_145_u_ui_top;
  wire n_146_u_ui_top;
  wire n_147_u_ui_top;
  wire n_148_u_ui_top;
  wire n_149_u_ui_top;
  wire n_150_u_ui_top;
  wire n_151_u_ui_top;
  wire n_152_u_ui_top;
  wire n_153_u_ui_top;
  wire n_154_u_ui_top;
  wire n_155_u_ui_top;
  wire n_156_u_ui_top;
  wire n_157_u_ui_top;
  wire n_158_u_ui_top;
  wire n_159_u_ui_top;
  wire n_160_u_ui_top;
  wire n_161_u_ui_top;
  wire n_162_u_ui_top;
  wire n_163_u_ui_top;
  wire n_164_u_ui_top;
  wire n_165_u_ui_top;
  wire n_213_u_ui_top;
  wire n_22_u_ui_top;
  wire n_23_u_ui_top;
  wire n_24_u_ui_top;
  wire n_25_u_ui_top;
  wire n_26_u_ui_top;
  wire n_27_u_ui_top;
  wire n_28_u_ui_top;
  wire n_29_u_ui_top;
  wire n_30_u_ui_top;
  wire n_31_u_ui_top;
  wire n_32_u_ui_top;
  wire n_33_u_ui_top;
  wire n_34_u_ui_top;
  wire n_35_u_ui_top;
  wire n_36_u_ui_top;
  wire n_37_u_ui_top;
  wire n_38_u_ui_top;
  wire n_390_mem_intfc0;
  wire n_391_mem_intfc0;
  wire n_392_mem_intfc0;
  wire n_393_mem_intfc0;
  wire n_39_u_ui_top;
  wire n_406_mem_intfc0;
  wire n_40_u_ui_top;
  wire n_41_u_ui_top;
  wire n_42_u_ui_top;
  wire n_43_u_ui_top;
  wire n_44_u_ui_top;
  wire n_45_u_ui_top;
  wire n_46_u_ui_top;
  wire n_47_u_ui_top;
  wire n_48_u_ui_top;
  wire n_49_u_ui_top;
  wire n_4_u_ui_top;
  wire n_50_u_ui_top;
  wire n_51_u_ui_top;
  wire n_52_u_ui_top;
  wire n_53_u_ui_top;
  wire n_54_u_ui_top;
  wire n_55_u_ui_top;
  wire n_56_u_ui_top;
  wire n_57_u_ui_top;
  wire n_58_u_ui_top;
  wire n_59_u_ui_top;
  wire n_60_u_ui_top;
  wire n_61_u_ui_top;
  wire n_62_u_ui_top;
  wire n_63_u_ui_top;
  wire n_64_u_ui_top;
  wire n_65_u_ui_top;
  wire n_66_u_ui_top;
  wire n_67_u_ui_top;
  wire n_68_u_ui_top;
  wire n_69_u_ui_top;
  wire n_70_u_ui_top;
  wire n_71_u_ui_top;
  wire n_72_u_ui_top;
  wire n_73_u_ui_top;
  wire n_74_u_ui_top;
  wire n_75_u_ui_top;
  wire n_76_u_ui_top;
  wire n_77_u_ui_top;
  wire n_78_u_ui_top;
  wire n_79_u_ui_top;
  wire n_7_u_ui_top;
  wire n_80_u_ui_top;
  wire n_81_u_ui_top;
  wire n_82_u_ui_top;
  wire n_83_u_ui_top;
  wire n_84_u_ui_top;
  wire n_85_u_ui_top;
  wire n_86_u_ui_top;
  wire n_87_u_ui_top;
  wire n_88_u_ui_top;
  wire n_89_u_ui_top;
  wire n_8_u_ui_top;
  wire n_90_u_ui_top;
  wire n_91_u_ui_top;
  wire n_92_u_ui_top;
  wire n_93_u_ui_top;
  wire n_94_u_ui_top;
  wire n_95_u_ui_top;
  wire n_96_u_ui_top;
  wire n_97_u_ui_top;
  wire n_98_u_ui_top;
  wire n_99_u_ui_top;
  wire n_9_u_ui_top;
  wire [1:0]out;
  wire p_0_in1_in;
  wire p_131_out;
  wire p_14_out;
  wire p_1_in;
  wire p_3_in;
  wire p_53_out;
  wire p_92_out;
  wire [71:0]phy_dout;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire pll_locked_i;
  wire ram_init_done_r;
  wire ref_dll_lock;
  wire reset;
  wire [12:0]row;
  wire sync_pulse;
  wire [1:1]\ui_cmd0/app_cmd_r1 ;
  wire [1:1]\ui_cmd0/app_cmd_r2 ;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_wr_data0/pointer_we ;
  wire [3:0]wr_data_addr;
  wire wr_data_en;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;

migmig_7series_v2_0_mem_intfc mem_intfc0
       (.CLK(CLK),
        .CO(\mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns ),
        .D(D),
        .E(wr_data_en),
        .I1(I1),
        .I10(I10),
        .I11(I11),
        .I12(I12),
        .I13(I13),
        .I14(I14),
        .I15(I15),
        .I16(E),
        .I17(I16),
        .I18(I17),
        .I19(I19),
        .I2(I2),
        .I20(I18),
        .I21({n_22_u_ui_top,n_23_u_ui_top,n_24_u_ui_top,n_25_u_ui_top,n_26_u_ui_top,n_27_u_ui_top,n_28_u_ui_top,n_29_u_ui_top,n_30_u_ui_top,n_31_u_ui_top,n_32_u_ui_top,n_33_u_ui_top,n_34_u_ui_top,n_35_u_ui_top,n_36_u_ui_top,n_37_u_ui_top,n_38_u_ui_top,n_39_u_ui_top,n_40_u_ui_top,n_41_u_ui_top,n_42_u_ui_top,n_43_u_ui_top,n_44_u_ui_top,n_45_u_ui_top,n_46_u_ui_top,n_47_u_ui_top,n_48_u_ui_top,n_49_u_ui_top,n_50_u_ui_top,n_51_u_ui_top,n_52_u_ui_top,n_53_u_ui_top,n_54_u_ui_top,n_55_u_ui_top,n_56_u_ui_top,n_57_u_ui_top,n_58_u_ui_top,n_59_u_ui_top,n_60_u_ui_top,n_61_u_ui_top,n_62_u_ui_top,n_63_u_ui_top,n_64_u_ui_top,n_65_u_ui_top,n_66_u_ui_top,n_67_u_ui_top,n_68_u_ui_top,n_69_u_ui_top,n_70_u_ui_top,n_71_u_ui_top,n_72_u_ui_top,n_73_u_ui_top,n_74_u_ui_top,n_75_u_ui_top,n_76_u_ui_top,n_77_u_ui_top,n_78_u_ui_top,n_79_u_ui_top,n_80_u_ui_top,n_81_u_ui_top,n_82_u_ui_top,n_83_u_ui_top,n_84_u_ui_top,n_85_u_ui_top,n_86_u_ui_top,n_87_u_ui_top,n_88_u_ui_top,n_89_u_ui_top,n_90_u_ui_top,n_91_u_ui_top,n_92_u_ui_top,n_93_u_ui_top,n_94_u_ui_top,n_95_u_ui_top,n_96_u_ui_top,n_97_u_ui_top,n_98_u_ui_top,n_99_u_ui_top,n_100_u_ui_top,n_101_u_ui_top,n_102_u_ui_top,n_103_u_ui_top,n_104_u_ui_top,n_105_u_ui_top,n_106_u_ui_top,n_107_u_ui_top,n_108_u_ui_top,n_109_u_ui_top,n_110_u_ui_top,n_111_u_ui_top,n_112_u_ui_top,n_113_u_ui_top,n_114_u_ui_top,n_115_u_ui_top,n_116_u_ui_top,n_117_u_ui_top,n_118_u_ui_top,n_119_u_ui_top,n_120_u_ui_top,n_121_u_ui_top,n_122_u_ui_top,n_123_u_ui_top,n_124_u_ui_top,n_125_u_ui_top,n_126_u_ui_top,n_127_u_ui_top,n_128_u_ui_top,n_129_u_ui_top,n_130_u_ui_top,n_131_u_ui_top,n_132_u_ui_top,n_133_u_ui_top,n_134_u_ui_top,n_135_u_ui_top,n_136_u_ui_top,n_137_u_ui_top,n_138_u_ui_top,n_139_u_ui_top,n_140_u_ui_top,n_141_u_ui_top,n_142_u_ui_top,n_143_u_ui_top,n_144_u_ui_top,n_145_u_ui_top,n_146_u_ui_top,n_147_u_ui_top,n_148_u_ui_top,n_149_u_ui_top,n_150_u_ui_top,n_151_u_ui_top,n_152_u_ui_top,n_153_u_ui_top,n_154_u_ui_top,n_155_u_ui_top,n_156_u_ui_top,n_157_u_ui_top,n_158_u_ui_top,n_159_u_ui_top,n_160_u_ui_top,n_161_u_ui_top,n_162_u_ui_top,n_163_u_ui_top,n_164_u_ui_top,n_165_u_ui_top}),
        .I22(n_9_u_ui_top),
        .I23(n_7_u_ui_top),
        .I24(n_213_u_ui_top),
        .I25(I25),
        .I26(n_4_u_ui_top),
        .I27(\ui_cmd0/app_cmd_r1 ),
        .I28(I20),
        .I29(data_buf_addr),
        .I3(I3),
        .I30(bank),
        .I31(col),
        .I32(I21),
        .I33(I22),
        .I34(I23),
        .I35(I24),
        .I4(I4),
        .I5(I5),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(O4),
        .O10(O7),
        .O11(O5),
        .O12(O8),
        .O13({O6[71:67],O6[65:62],O6[60:57],O6[55:49],O6[47:43],O6[41:38],O6[36:33],O6[31:29],O6[26:17],O6[15:5],O6[2:0]}),
        .O14(O9),
        .O15(n_390_mem_intfc0),
        .O16(n_391_mem_intfc0),
        .O17(O17),
        .O18(n_392_mem_intfc0),
        .O19(n_393_mem_intfc0),
        .O2(O2),
        .O20(\mc0/bank_mach0/p_30_out ),
        .O21(\mc0/bank_mach0/p_69_out ),
        .O22(\mc0/bank_mach0/p_147_out ),
        .O23(\mc0/bank_mach0/p_108_out ),
        .O24(n_406_mem_intfc0),
        .O25(\mc0/bank_mach0/p_73_out ),
        .O26(O10),
        .O27(O11),
        .O28(Q),
        .O29(O12),
        .O3(O3),
        .O30(O13),
        .O31(O14),
        .O32(O15),
        .O33(O16),
        .O34(O18),
        .O35(O19),
        .O36(O20),
        .O37(O21),
        .O38(O22),
        .O39(O23),
        .O4(p_131_out),
        .O40(wr_data_addr),
        .O5(p_92_out),
        .O6(p_53_out),
        .O7(p_14_out),
        .O8({\mc0/bank_mach0/p_112_out [12],\mc0/bank_mach0/p_112_out [8:0]}),
        .O9(\mc0/bank_mach0/p_34_out ),
        .Q(\mc0/bank_mach0/p_151_out ),
        .S(n_8_u_ui_top),
        .SR(SR),
        .app_cmd_r2(\ui_cmd0/app_cmd_r2 ),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rd_data(app_rd_data),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .freq_refclk(freq_refclk),
        .init_calib_complete(init_calib_complete),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_1_in(p_1_in),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_3_in(p_3_in),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .p_7_in(\mc0/bank_mach0/bank_common0/p_7_in ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_insert(\mc0/bank_mach0/periodic_rd_insert ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .phy_dout({phy_dout[71:61],phy_dout[58:54],phy_dout[52:49],phy_dout[47:43],phy_dout[41:37],phy_dout[34:25],phy_dout[23:22],phy_dout[20:17],phy_dout[15:9],phy_dout[7:3],phy_dout[1:0]}),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .pointer_we(\ui_wr_data0/pointer_we ),
        .ram_init_done_r(ram_init_done_r),
        .ref_dll_lock(ref_dll_lock),
        .row(row),
        .sync_pulse(sync_pulse),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
FDRE reset_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I3),
        .Q(reset),
        .R(1'b0));
migmig_7series_v2_0_ui_top u_ui_top
       (.CLK(CLK),
        .CO(\mc0/bank_mach0/bank_cntrl[1].bank0/row_hit_ns ),
        .E(wr_data_en),
        .I1(\mc0/bank_mach0/p_151_out ),
        .I2(O4),
        .I22(n_9_u_ui_top),
        .I23(n_7_u_ui_top),
        .I29(data_buf_addr),
        .I3(n_392_mem_intfc0),
        .I30(bank),
        .I31(col),
        .I4(n_393_mem_intfc0),
        .I5(n_390_mem_intfc0),
        .I6(n_391_mem_intfc0),
        .O1(O1),
        .O2(E),
        .O20(\mc0/bank_mach0/p_30_out ),
        .O21(\mc0/bank_mach0/p_69_out ),
        .O22(\mc0/bank_mach0/p_147_out ),
        .O23(\mc0/bank_mach0/p_108_out ),
        .O24(n_406_mem_intfc0),
        .O25(\mc0/bank_mach0/p_73_out ),
        .O3(n_4_u_ui_top),
        .O4(\ui_cmd0/app_cmd_r2 ),
        .O40(wr_data_addr),
        .O5({n_22_u_ui_top,n_23_u_ui_top,n_24_u_ui_top,n_25_u_ui_top,n_26_u_ui_top,n_27_u_ui_top,n_28_u_ui_top,n_29_u_ui_top,n_30_u_ui_top,n_31_u_ui_top,n_32_u_ui_top,n_33_u_ui_top,n_34_u_ui_top,n_35_u_ui_top,n_36_u_ui_top,n_37_u_ui_top,n_38_u_ui_top,n_39_u_ui_top,n_40_u_ui_top,n_41_u_ui_top,n_42_u_ui_top,n_43_u_ui_top,n_44_u_ui_top,n_45_u_ui_top,n_46_u_ui_top,n_47_u_ui_top,n_48_u_ui_top,n_49_u_ui_top,n_50_u_ui_top,n_51_u_ui_top,n_52_u_ui_top,n_53_u_ui_top,n_54_u_ui_top,n_55_u_ui_top,n_56_u_ui_top,n_57_u_ui_top,n_58_u_ui_top,n_59_u_ui_top,n_60_u_ui_top,n_61_u_ui_top,n_62_u_ui_top,n_63_u_ui_top,n_64_u_ui_top,n_65_u_ui_top,n_66_u_ui_top,n_67_u_ui_top,n_68_u_ui_top,n_69_u_ui_top,n_70_u_ui_top,n_71_u_ui_top,n_72_u_ui_top,n_73_u_ui_top,n_74_u_ui_top,n_75_u_ui_top,n_76_u_ui_top,n_77_u_ui_top,n_78_u_ui_top,n_79_u_ui_top,n_80_u_ui_top,n_81_u_ui_top,n_82_u_ui_top,n_83_u_ui_top,n_84_u_ui_top,n_85_u_ui_top,n_86_u_ui_top,n_87_u_ui_top,n_88_u_ui_top,n_89_u_ui_top,n_90_u_ui_top,n_91_u_ui_top,n_92_u_ui_top,n_93_u_ui_top,n_94_u_ui_top,n_95_u_ui_top,n_96_u_ui_top,n_97_u_ui_top,n_98_u_ui_top,n_99_u_ui_top,n_100_u_ui_top,n_101_u_ui_top,n_102_u_ui_top,n_103_u_ui_top,n_104_u_ui_top,n_105_u_ui_top,n_106_u_ui_top,n_107_u_ui_top,n_108_u_ui_top,n_109_u_ui_top,n_110_u_ui_top,n_111_u_ui_top,n_112_u_ui_top,n_113_u_ui_top,n_114_u_ui_top,n_115_u_ui_top,n_116_u_ui_top,n_117_u_ui_top,n_118_u_ui_top,n_119_u_ui_top,n_120_u_ui_top,n_121_u_ui_top,n_122_u_ui_top,n_123_u_ui_top,n_124_u_ui_top,n_125_u_ui_top,n_126_u_ui_top,n_127_u_ui_top,n_128_u_ui_top,n_129_u_ui_top,n_130_u_ui_top,n_131_u_ui_top,n_132_u_ui_top,n_133_u_ui_top,n_134_u_ui_top,n_135_u_ui_top,n_136_u_ui_top,n_137_u_ui_top,n_138_u_ui_top,n_139_u_ui_top,n_140_u_ui_top,n_141_u_ui_top,n_142_u_ui_top,n_143_u_ui_top,n_144_u_ui_top,n_145_u_ui_top,n_146_u_ui_top,n_147_u_ui_top,n_148_u_ui_top,n_149_u_ui_top,n_150_u_ui_top,n_151_u_ui_top,n_152_u_ui_top,n_153_u_ui_top,n_154_u_ui_top,n_155_u_ui_top,n_156_u_ui_top,n_157_u_ui_top,n_158_u_ui_top,n_159_u_ui_top,n_160_u_ui_top,n_161_u_ui_top,n_162_u_ui_top,n_163_u_ui_top,n_164_u_ui_top,n_165_u_ui_top}),
        .O6({O6[66],O6[61],O6[56],O6[48],O6[42],O6[37],O6[32],O6[28:27],O6[16],O6[4:3]}),
        .O7(n_213_u_ui_top),
        .O8({\mc0/bank_mach0/p_112_out [12],\mc0/bank_mach0/p_112_out [8:0]}),
        .O9(\mc0/bank_mach0/p_34_out ),
        .Q(\ui_cmd0/app_cmd_r1 ),
        .S(n_8_u_ui_top),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .p_7_in(\mc0/bank_mach0/bank_common0/p_7_in ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_insert(\mc0/bank_mach0/periodic_rd_insert ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .phy_dout({phy_dout[60:59],phy_dout[53],phy_dout[48],phy_dout[42],phy_dout[36:35],phy_dout[24],phy_dout[21],phy_dout[16],phy_dout[8],phy_dout[2]}),
        .pointer_we(\ui_wr_data0/pointer_we ),
        .ram_init_done_r(ram_init_done_r),
        .reset(reset),
        .row(row),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_rank_cntrl" *) 
module migmig_7series_v2_0_rank_cntrl
   (read_this_rank_r,
    inhbt_act_faw_r,
    periodic_rd_request_r,
    periodic_rd_cntr1_r,
    refresh_bank_r,
    O1,
    app_ref_ns,
    Q,
    act_this_rank,
    CLK,
    read_this_rank,
    I5,
    SR,
    I1,
    I2,
    I3,
    insert_maint_r1,
    maint_wip_r,
    I4,
    maint_ref_zq_wip,
    I6,
    periodic_rd_grant_r,
    int_read_this_rank,
    app_ref_r,
    app_ref_req,
    maint_prescaler_tick_r,
    I10);
  output read_this_rank_r;
  output inhbt_act_faw_r;
  output periodic_rd_request_r;
  output periodic_rd_cntr1_r;
  output refresh_bank_r;
  output O1;
  output app_ref_ns;
  output [1:0]Q;
  input act_this_rank;
  input CLK;
  input read_this_rank;
  input I5;
  input [0:0]SR;
  input I1;
  input I2;
  input I3;
  input insert_maint_r1;
  input maint_wip_r;
  input I4;
  input maint_ref_zq_wip;
  input I6;
  input periodic_rd_grant_r;
  input int_read_this_rank;
  input app_ref_r;
  input app_ref_req;
  input maint_prescaler_tick_r;
  input [1:0]I10;

  wire CLK;
  wire I1;
  wire [1:0]I10;
  wire I2;
  wire I3;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire [1:0]Q;
  wire [0:0]SR;
  wire act_delayed;
  wire act_this_rank;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire [2:0]faw_cnt_r;
  wire inhbt_act_faw_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_wip_r;
  wire \n_0_inhbt_act_faw.faw_cnt_r[0]_i_1 ;
  wire \n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ;
  wire \n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ;
  wire \n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ;
  wire \n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire [2:0]periodic_rd_timer_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire refresh_bank_r;

LUT4 #(
    .INIT(16'hF400)) 
     app_ref_r_i_1
       (.I0(refresh_bank_r),
        .I1(app_ref_r),
        .I2(app_ref_req),
        .I3(I3),
        .O(app_ref_ns));
(* BOX_TYPE = "PRIMITIVE" *) 
   (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
   (* srl_bus_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
   (* srl_name = "\u_mig_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
   SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
     \inhbt_act_faw.SRLC32E0 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .D(act_this_rank),
        .Q(act_delayed));
(* SOFT_HLUTNM = "soft_lutpair646" *) 
   LUT4 #(
    .INIT(16'h4114)) 
     \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(I4),
        .I1(act_delayed),
        .I2(act_this_rank),
        .I3(faw_cnt_r[0]),
        .O(\n_0_inhbt_act_faw.faw_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair646" *) 
   LUT5 #(
    .INIT(32'h45511004)) 
     \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(I4),
        .I1(act_delayed),
        .I2(act_this_rank),
        .I3(faw_cnt_r[0]),
        .I4(faw_cnt_r[1]),
        .O(\n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h4555555110000004)) 
     \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(I4),
        .I1(act_delayed),
        .I2(faw_cnt_r[0]),
        .I3(act_this_rank),
        .I4(faw_cnt_r[1]),
        .I5(faw_cnt_r[2]),
        .O(\n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ));
FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.faw_cnt_r[0]_i_1 ),
        .Q(faw_cnt_r[0]),
        .R(1'b0));
FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.faw_cnt_r[1]_i_1 ),
        .Q(faw_cnt_r[1]),
        .R(1'b0));
FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.faw_cnt_r[2]_i_1 ),
        .Q(faw_cnt_r[2]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0004100010000010)) 
     \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(I4),
        .I1(faw_cnt_r[1]),
        .I2(faw_cnt_r[2]),
        .I3(act_delayed),
        .I4(faw_cnt_r[0]),
        .I5(act_this_rank),
        .O(\n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ));
FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_inhbt_act_faw.inhbt_act_faw_r_i_1 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000FF2000002020)) 
     maint_ref_zq_wip_r_i_1
       (.I0(I3),
        .I1(refresh_bank_r),
        .I2(insert_maint_r1),
        .I3(maint_wip_r),
        .I4(I4),
        .I5(maint_ref_zq_wip),
        .O(O1));
FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(periodic_rd_cntr1_r),
        .R(SR));
LUT6 #(
    .INIT(64'h00001555FFFFFFFF)) 
     \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ),
        .I1(I6),
        .I2(periodic_rd_grant_r),
        .I3(periodic_rd_cntr1_r),
        .I4(int_read_this_rank),
        .I5(I3),
        .O(\n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ));
LUT5 #(
    .INIT(32'h0000FDFF)) 
     \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(periodic_rd_timer_r[0]),
        .I1(periodic_rd_timer_r[1]),
        .I2(periodic_rd_timer_r[2]),
        .I3(maint_prescaler_tick_r),
        .I4(periodic_rd_request_r),
        .O(\n_0_periodic_rd_generation.periodic_rd_request_r_i_2 ));
FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_request_r_i_1 ),
        .Q(periodic_rd_request_r),
        .R(I5));
LUT6 #(
    .INIT(64'hBBEEBBEA00000000)) 
     \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[2]),
        .I3(periodic_rd_timer_r[0]),
        .I4(periodic_rd_timer_r[1]),
        .I5(I3),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ));
LUT6 #(
    .INIT(64'h0000000098AA0000)) 
     \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(periodic_rd_timer_r[1]),
        .I1(periodic_rd_timer_r[0]),
        .I2(periodic_rd_timer_r[2]),
        .I3(maint_prescaler_tick_r),
        .I4(I3),
        .I5(int_read_this_rank),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hFAFAFABA00000000)) 
     \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(int_read_this_rank),
        .I1(maint_prescaler_tick_r),
        .I2(periodic_rd_timer_r[2]),
        .I3(periodic_rd_timer_r[0]),
        .I4(periodic_rd_timer_r[1]),
        .I5(I3),
        .O(\n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[0]_i_1 ),
        .Q(periodic_rd_timer_r[0]),
        .R(1'b0));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[1]_i_1 ),
        .Q(periodic_rd_timer_r[1]),
        .R(1'b0));
FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_rd_generation.periodic_rd_timer_r[2]_i_1 ),
        .Q(periodic_rd_timer_r[2]),
        .R(1'b0));
FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(read_this_rank),
        .Q(read_this_rank_r),
        .R(1'b0));
FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(refresh_bank_r),
        .R(1'b0));
FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(I10[1]),
        .Q(Q[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_rank_common" *) 
module migmig_7series_v2_0_rank_common
   (maint_prescaler_tick_r,
    maint_req_r,
    O1,
    O2,
    O3,
    app_ref_r,
    app_ref_ack,
    app_zq_ack,
    periodic_rd_grant_r,
    app_sr_active,
    maint_ref_zq_wip,
    O4,
    O5,
    I32,
    O6,
    O15,
    O7,
    D,
    CLK,
    I2,
    app_ref_ns,
    app_zq_ns,
    I4,
    SR,
    I1,
    periodic_rd_request_r,
    I3,
    insert_maint_r1,
    refresh_bank_r,
    app_ref_req,
    I6,
    periodic_rd_cntr1_r,
    I17,
    insert_maint_r,
    I7,
    I5,
    app_sr_req,
    I8,
    I20,
    maint_wip_r,
    O18,
    I9);
  output maint_prescaler_tick_r;
  output maint_req_r;
  output O1;
  output O2;
  output O3;
  output app_ref_r;
  output app_ref_ack;
  output app_zq_ack;
  output periodic_rd_grant_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output O4;
  output O5;
  output [1:0]I32;
  output O6;
  output O15;
  output O7;
  output [0:0]D;
  input CLK;
  input I2;
  input app_ref_ns;
  input app_zq_ns;
  input I4;
  input [0:0]SR;
  input I1;
  input periodic_rd_request_r;
  input I3;
  input insert_maint_r1;
  input refresh_bank_r;
  input app_ref_req;
  input I6;
  input periodic_rd_cntr1_r;
  input I17;
  input insert_maint_r;
  input I7;
  input I5;
  input app_sr_req;
  input I8;
  input I20;
  input maint_wip_r;
  input [0:0]O18;
  input [0:0]I9;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire I17;
  wire I2;
  wire I20;
  wire I3;
  wire [1:0]I32;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O15;
  wire [0:0]O18;
  wire O2;
  wire O3;
  wire O4;
  wire O5;
  wire O6;
  wire O7;
  wire [0:0]SR;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire app_zq_r;
  wire inhbt_srx;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire [3:0]\maint_prescaler.maint_prescaler_r_reg__0 ;
  wire [3:0]maint_prescaler_r0;
  wire maint_prescaler_tick_ns;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_wip_r;
  wire maint_zq_ns;
  wire n_0_app_sr_active_r_i_1;
  wire \n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ;
  wire \n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ;
  wire \n_0_maintenance_request.maint_arb0 ;
  wire \n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ;
  wire \n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ;
  wire \n_0_periodic_read_request.upd_last_master_r_reg ;
  wire \n_0_refresh_generation.refresh_bank_r[0]_i_2 ;
  wire \n_0_refresh_generation.refresh_bank_r[0]_i_3 ;
  wire \n_0_refresh_timer.refresh_timer_r[1]_i_1 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_1 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_4 ;
  wire \n_0_refresh_timer.refresh_timer_r[5]_i_5 ;
  wire \n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ;
  wire new_maint_rank_r;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_ns;
  wire periodic_rd_r_cnt;
  wire periodic_rd_request_r;
  wire refresh_bank_r;
  wire [5:0]\refresh_timer.refresh_timer_r_reg__0 ;
  wire [5:0]refresh_timer_r0;
  wire refresh_timer_r0_0;
  wire sel;
  wire sre_clears_sre_request;
  wire sre_request_r;
  wire upd_last_master_ns;
  wire upd_last_master_ns7_out;
  wire upd_last_master_r;

LUT3 #(
    .INIT(8'h8A)) 
     app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(refresh_bank_r),
        .I2(I3),
        .O(app_ref_ack_ns));
FDRE #(
    .INIT(1'b0)) 
     app_ref_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_ref_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair651" *) 
   LUT4 #(
    .INIT(16'h2F20)) 
     app_sr_active_r_i_1
       (.I0(maint_sre_r),
        .I1(O1),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(n_0_app_sr_active_r_i_1));
FDRE app_sr_active_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_sr_active_r_i_1),
        .Q(app_sr_active),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_zq_ack_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_r),
        .Q(app_zq_ack),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     app_zq_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_zq_ns),
        .Q(app_zq_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair651" *) 
   LUT4 #(
    .INIT(16'h0ECC)) 
     cke_r_i_1
       (.I0(O1),
        .I1(I9),
        .I2(maint_sre_r),
        .I3(insert_maint_r1),
        .O(D));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair656" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[0]));
(* SOFT_HLUTNM = "soft_lutpair652" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(\n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair656" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[2]));
LUT5 #(
    .INIT(32'h0010FFFF)) 
     \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I4(I3),
        .O(\n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ));
LUT4 #(
    .INIT(16'hFFFE)) 
     \maint_prescaler.maint_prescaler_r[3]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(sel));
(* SOFT_HLUTNM = "soft_lutpair652" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \maint_prescaler.maint_prescaler_r[3]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(maint_prescaler_r0[3]));
(* counter = "89" *) 
   FDRE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .R(\n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ));
(* counter = "89" *) 
   FDSE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(CLK),
        .CE(sel),
        .D(\n_0_maint_prescaler.maint_prescaler_r[1]_i_1 ),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .S(\n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ));
(* counter = "89" *) 
   FDRE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .R(\n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ));
(* counter = "89" *) 
   FDSE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(CLK),
        .CE(sel),
        .D(maint_prescaler_r0[3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .S(\n_0_maint_prescaler.maint_prescaler_r[3]_i_1 ));
LUT4 #(
    .INIT(16'h0004)) 
     \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .O(maint_prescaler_tick_ns));
FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_prescaler_tick_ns),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
FDRE #(
    .INIT(1'b0)) 
     maint_ref_zq_wip_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(I1),
        .Q(maint_ref_zq_wip),
        .R(1'b0));
migmig_7series_v2_0_round_robin_arb \maintenance_request.maint_arb0 
       (.CLK(CLK),
        .I1(O1),
        .I3(I3),
        .I5(I5),
        .O1(\n_0_maintenance_request.maint_arb0 ),
        .O15(O15),
        .app_sr_req(app_sr_req),
        .inhbt_srx(inhbt_srx),
        .maint_sre_r(maint_sre_r),
        .refresh_bank_r(refresh_bank_r),
        .sre_request_r(sre_request_r),
        .upd_last_master_r(upd_last_master_r));
FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(new_maint_rank_r),
        .Q(maint_req_r),
        .R(1'b0));
FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_maintenance_request.maint_arb0 ),
        .Q(maint_sre_r),
        .R(I4));
FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(I2),
        .Q(O1),
        .R(1'b0));
LUT3 #(
    .INIT(8'h02)) 
     \maintenance_request.maint_zq_r_lcl_i_1 
       (.I0(O2),
        .I1(upd_last_master_r),
        .I2(I5),
        .O(maint_zq_ns));
FDRE \maintenance_request.maint_zq_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(maint_zq_ns),
        .Q(O2),
        .R(1'b0));
FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_r),
        .Q(new_maint_rank_r),
        .R(1'b0));
LUT6 #(
    .INIT(64'h0000008C00000000)) 
     \maintenance_request.upd_last_master_r_i_1 
       (.I0(sre_request_r),
        .I1(I8),
        .I2(refresh_bank_r),
        .I3(upd_last_master_r),
        .I4(new_maint_rank_r),
        .I5(O6),
        .O(upd_last_master_ns7_out));
LUT2 #(
    .INIT(4'h1)) 
     \maintenance_request.upd_last_master_r_i_2 
       (.I0(maint_req_r),
        .I1(maint_wip_r),
        .O(O6));
FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns7_out),
        .Q(upd_last_master_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair655" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(periodic_rd_grant_r),
        .I1(I6),
        .I2(periodic_rd_cntr1_r),
        .O(O5));
(* SOFT_HLUTNM = "soft_lutpair648" *) 
   LUT5 #(
    .INIT(32'hFFFF0008)) 
     \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(periodic_rd_request_r),
        .I1(I3),
        .I2(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .I3(O3),
        .I4(periodic_rd_grant_r),
        .O(\n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ));
FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_read_request.periodic_rd_grant_r[0]_i_1 ),
        .Q(periodic_rd_grant_r),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair655" *) 
   LUT3 #(
    .INIT(8'h78)) 
     \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(O3),
        .I1(I6),
        .I2(periodic_rd_r_cnt),
        .O(\n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ));
FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_periodic_read_request.periodic_rd_r_cnt_i_1 ),
        .Q(periodic_rd_r_cnt),
        .R(SR));
LUT5 #(
    .INIT(32'hF0F07000)) 
     \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(I6),
        .I1(periodic_rd_r_cnt),
        .I2(I20),
        .I3(O3),
        .I4(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .O(periodic_rd_ns));
FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(periodic_rd_ns),
        .Q(O3),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair648" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \periodic_read_request.upd_last_master_r_i_1 
       (.I0(periodic_rd_request_r),
        .I1(I3),
        .I2(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .I3(O3),
        .O(upd_last_master_ns));
FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(upd_last_master_ns),
        .Q(\n_0_periodic_read_request.upd_last_master_r_reg ),
        .R(1'b0));
LUT5 #(
    .INIT(32'hA9020000)) 
     \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(refresh_bank_r),
        .I1(app_ref_req),
        .I2(\n_0_refresh_generation.refresh_bank_r[0]_i_2 ),
        .I3(\n_0_refresh_generation.refresh_bank_r[0]_i_3 ),
        .I4(I3),
        .O(O4));
(* SOFT_HLUTNM = "soft_lutpair650" *) 
   LUT5 #(
    .INIT(32'h00200000)) 
     \refresh_generation.refresh_bank_r[0]_i_2 
       (.I0(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(maint_prescaler_tick_r),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(\n_0_refresh_generation.refresh_bank_r[0]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair653" *) 
   LUT4 #(
    .INIT(16'h0010)) 
     \refresh_generation.refresh_bank_r[0]_i_3 
       (.I0(O2),
        .I1(maint_sre_r),
        .I2(insert_maint_r1),
        .I3(O1),
        .O(\n_0_refresh_generation.refresh_bank_r[0]_i_3 ));
LUT1 #(
    .INIT(2'h1)) 
     \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[0]));
(* SOFT_HLUTNM = "soft_lutpair654" *) 
   LUT2 #(
    .INIT(4'h9)) 
     \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(\n_0_refresh_timer.refresh_timer_r[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair650" *) 
   LUT3 #(
    .INIT(8'hA9)) 
     \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[2]));
(* SOFT_HLUTNM = "soft_lutpair649" *) 
   LUT4 #(
    .INIT(16'hAAA9)) 
     \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(refresh_timer_r0[3]));
(* SOFT_HLUTNM = "soft_lutpair649" *) 
   LUT5 #(
    .INIT(32'hAAAAAAA9)) 
     \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[4]));
LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
     \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(maint_prescaler_tick_r),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I4(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ),
        .I5(I3),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
LUT5 #(
    .INIT(32'hAAA8AAAA)) 
     \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I4(\n_0_refresh_timer.refresh_timer_r[5]_i_5 ),
        .O(refresh_timer_r0_0));
LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
     \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I5(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .O(refresh_timer_r0[5]));
LUT3 #(
    .INIT(8'h01)) 
     \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_4 ));
(* SOFT_HLUTNM = "soft_lutpair654" *) 
   LUT3 #(
    .INIT(8'h01)) 
     \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(\n_0_refresh_timer.refresh_timer_r[5]_i_5 ));
(* counter = "90" *) 
   FDSE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[0]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
(* counter = "90" *) 
   FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(\n_0_refresh_timer.refresh_timer_r[1]_i_1 ),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
(* counter = "90" *) 
   FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[2]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
(* counter = "90" *) 
   FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[3]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
(* counter = "90" *) 
   FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[4]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .R(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
(* counter = "90" *) 
   FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(CLK),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[5]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .S(\n_0_refresh_timer.refresh_timer_r[5]_i_1 ));
LUT6 #(
    .INIT(64'h00000000010100FF)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(maint_sre_r),
        .I1(O2),
        .I2(O1),
        .I3(O18),
        .I4(insert_maint_r),
        .I5(I17),
        .O(I32[0]));
LUT5 #(
    .INIT(32'h00000010)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_2 
       (.I0(O1),
        .I1(I17),
        .I2(insert_maint_r),
        .I3(O2),
        .I4(maint_sre_r),
        .O(O7));
LUT6 #(
    .INIT(64'h0000004055555555)) 
     \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(I17),
        .I1(O1),
        .I2(insert_maint_r),
        .I3(O2),
        .I4(maint_sre_r),
        .I5(I7),
        .O(I32[1]));
(* SOFT_HLUTNM = "soft_lutpair653" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(maint_sre_r),
        .I1(insert_maint_r1),
        .O(sre_clears_sre_request));
FDRE #(
    .INIT(1'b0)) 
     \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(sre_clears_sre_request),
        .Q(inhbt_srx),
        .R(1'b0));
LUT5 #(
    .INIT(32'h00F8F0F8)) 
     \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(app_sr_req),
        .I1(I3),
        .I2(sre_request_r),
        .I3(maint_sre_r),
        .I4(insert_maint_r1),
        .O(\n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ));
FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_sr_cntrl.sre_request_logic.sre_request_r_i_1 ),
        .Q(sre_request_r),
        .R(I4));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_rank_mach" *) 
module migmig_7series_v2_0_rank_mach
   (maint_req_r,
    maint_srx_r,
    maint_zq_r,
    O1,
    app_ref_ack,
    app_zq_ack,
    read_this_rank_r,
    inhbt_act_faw_r,
    app_sr_active,
    maint_ref_zq_wip,
    I32,
    O2,
    O15,
    O3,
    D,
    Q,
    act_this_rank,
    CLK,
    I2,
    read_this_rank,
    app_zq_ns,
    I4,
    I5,
    SR,
    I1,
    insert_maint_r1,
    maint_wip_r,
    I3,
    app_ref_req,
    I6,
    I17,
    insert_maint_r,
    I7,
    app_sr_req,
    int_read_this_rank,
    I8,
    I20,
    O18,
    I9,
    I10);
  output maint_req_r;
  output maint_srx_r;
  output maint_zq_r;
  output O1;
  output app_ref_ack;
  output app_zq_ack;
  output read_this_rank_r;
  output inhbt_act_faw_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output [1:0]I32;
  output O2;
  output O15;
  output O3;
  output [0:0]D;
  output [1:0]Q;
  input act_this_rank;
  input CLK;
  input I2;
  input read_this_rank;
  input app_zq_ns;
  input I4;
  input I5;
  input [0:0]SR;
  input I1;
  input insert_maint_r1;
  input maint_wip_r;
  input I3;
  input app_ref_req;
  input I6;
  input I17;
  input insert_maint_r;
  input I7;
  input app_sr_req;
  input int_read_this_rank;
  input I8;
  input I20;
  input [0:0]O18;
  input [0:0]I9;
  input [1:0]I10;

  wire CLK;
  wire [0:0]D;
  wire I1;
  wire [1:0]I10;
  wire I17;
  wire I2;
  wire I20;
  wire I3;
  wire [1:0]I32;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire I8;
  wire [0:0]I9;
  wire O1;
  wire O15;
  wire [0:0]O18;
  wire O2;
  wire O3;
  wire [1:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire app_zq_ack;
  wire app_zq_ns;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire int_read_this_rank;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire maint_zq_r;
  wire n_11_rank_common0;
  wire n_12_rank_common0;
  wire \n_5_rank_cntrl[0].rank_cntrl0 ;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire refresh_bank_r;

migmig_7series_v2_0_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.CLK(CLK),
        .I1(n_12_rank_common0),
        .I10(I10),
        .I2(n_11_rank_common0),
        .I3(I1),
        .I4(I3),
        .I5(I5),
        .I6(I6),
        .O1(\n_5_rank_cntrl[0].rank_cntrl0 ),
        .Q(Q),
        .SR(SR),
        .act_this_rank(act_this_rank),
        .app_ref_ns(app_ref_ns),
        .app_ref_r(app_ref_r),
        .app_ref_req(app_ref_req),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r1(insert_maint_r1),
        .int_read_this_rank(int_read_this_rank),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .refresh_bank_r(refresh_bank_r));
migmig_7series_v2_0_rank_common rank_common0
       (.CLK(CLK),
        .D(D),
        .I1(\n_5_rank_cntrl[0].rank_cntrl0 ),
        .I17(I17),
        .I2(I2),
        .I20(I20),
        .I3(I1),
        .I32(I32),
        .I4(I4),
        .I5(I3),
        .I6(I6),
        .I7(I7),
        .I8(I8),
        .I9(I9),
        .O1(maint_srx_r),
        .O15(O15),
        .O18(O18),
        .O2(maint_zq_r),
        .O3(O1),
        .O4(n_11_rank_common0),
        .O5(n_12_rank_common0),
        .O6(O2),
        .O7(O3),
        .SR(SR),
        .app_ref_ack(app_ref_ack),
        .app_ref_ns(app_ref_ns),
        .app_ref_r(app_ref_r),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_zq_ack(app_zq_ack),
        .app_zq_ns(app_zq_ns),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1(insert_maint_r1),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_req_r(maint_req_r),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .refresh_bank_r(refresh_bank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_round_robin_arb" *) 
module migmig_7series_v2_0_round_robin_arb
   (O1,
    O15,
    CLK,
    I5,
    upd_last_master_r,
    I3,
    sre_request_r,
    refresh_bank_r,
    maint_sre_r,
    app_sr_req,
    inhbt_srx,
    I1);
  output O1;
  output O15;
  input CLK;
  input I5;
  input upd_last_master_r;
  input I3;
  input sre_request_r;
  input refresh_bank_r;
  input maint_sre_r;
  input app_sr_req;
  input inhbt_srx;
  input I1;

  wire CLK;
  wire I1;
  wire I3;
  wire I5;
  wire O1;
  wire O15;
  wire app_sr_req;
  wire inhbt_srx;
  wire [2:2]last_master_r;
  wire maint_sre_r;
  wire \n_0_grant_r[2]_i_1__3 ;
  wire \n_0_grant_r[2]_i_2__2 ;
  wire \n_0_grant_r_reg[2] ;
  wire p_3_in5_in;
  wire refresh_bank_r;
  wire sre_request_r;
  wire upd_last_master_r;

LUT4 #(
    .INIT(16'h8880)) 
     \grant_r[2]_i_1__3 
       (.I0(I3),
        .I1(sre_request_r),
        .I2(\n_0_grant_r[2]_i_2__2 ),
        .I3(refresh_bank_r),
        .O(\n_0_grant_r[2]_i_1__3 ));
(* SOFT_HLUTNM = "soft_lutpair647" *) 
   LUT4 #(
    .INIT(16'h0151)) 
     \grant_r[2]_i_2__2 
       (.I0(I5),
        .I1(last_master_r),
        .I2(upd_last_master_r),
        .I3(\n_0_grant_r_reg[2] ),
        .O(\n_0_grant_r[2]_i_2__2 ));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__3 ),
        .Q(\n_0_grant_r_reg[2] ),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair647" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \last_master_r[2]_i_1__3 
       (.I0(\n_0_grant_r_reg[2] ),
        .I1(upd_last_master_r),
        .I2(last_master_r),
        .I3(I5),
        .O(p_3_in5_in));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in5_in),
        .Q(last_master_r),
        .R(1'b0));
LUT5 #(
    .INIT(32'hB8B8B888)) 
     \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(\n_0_grant_r_reg[2] ),
        .I1(upd_last_master_r),
        .I2(maint_sre_r),
        .I3(O15),
        .I4(I5),
        .O(O1));
LUT6 #(
    .INIT(64'hE0EFEFEFE0EFE0EF)) 
     \maintenance_request.maint_srx_r_lcl_i_2 
       (.I0(app_sr_req),
        .I1(inhbt_srx),
        .I2(maint_sre_r),
        .I3(I1),
        .I4(\n_0_grant_r_reg[2] ),
        .I5(upd_last_master_r),
        .O(O15));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_round_robin_arb" *) 
module migmig_7series_v2_0_round_robin_arb__parameterized1
   (O1,
    O2,
    O3,
    O4,
    O5,
    O7,
    O8,
    O6,
    O9,
    Q,
    O16,
    O10,
    E,
    O17,
    O11,
    O13,
    O14,
    O15,
    O21,
    read_this_rank,
    int_read_this_rank,
    rnk_config_strobe_ns,
    granted_col_ns,
    O20,
    mc_address_ns,
    DIC,
    col_wr_data_buf_addr,
    O44,
    mc_odt_ns,
    mc_aux_out_r0,
    O49,
    O22,
    O24,
    O25,
    O26,
    I11,
    rnk_config_valid_r,
    I3,
    I4,
    I12,
    I5,
    I1,
    I6,
    I7,
    I8,
    I13,
    I9,
    I10,
    I14,
    I15,
    I16,
    I17,
    I18,
    I19,
    I20,
    I21,
    auto_pre_r,
    auto_pre_r_0,
    I22,
    I23,
    I24,
    col_wait_r,
    I26,
    I2,
    I27,
    I28,
    rnk_config_strobe,
    \genblk3[1].rnk_config_strobe_r_reg ,
    \genblk3[2].rnk_config_strobe_r_reg ,
    ofs_rdy_r,
    ofs_rdy_r_1,
    ofs_rdy_r_2,
    ofs_rdy_r_3,
    I25,
    I29,
    demand_priority_r,
    demanded_prior_r,
    demand_priority_r_4,
    demanded_prior_r_5,
    demand_priority_r_6,
    demanded_prior_r_7,
    I30,
    demand_priority_r_8,
    demanded_prior_r_9,
    I31,
    wr_this_rank_r,
    I34,
    req_bank_rdy_ns_11,
    req_bank_rdy_ns_10,
    req_bank_rdy_ns_12,
    req_bank_rdy_ns,
    I35,
    rd_this_rank_r,
    read_this_rank_r,
    I40,
    I41,
    I42,
    I43,
    I44,
    I45,
    I46,
    I47,
    p_54_out,
    p_93_out,
    auto_pre_r_13,
    auto_pre_r_14,
    I48,
    I49,
    p_71_out,
    p_32_out,
    I50,
    I51,
    I52,
    I53,
    I54,
    I55,
    I56,
    I57,
    I58,
    mc_aux_out_r,
    I59,
    col_rd_wr_r,
    req_bank_rdy_r,
    p_110_out,
    p_149_out,
    col_periodic_rd_r,
    req_bank_rdy_r_18,
    req_bank_rdy_r_19,
    req_bank_rdy_r_20,
    CLK);
  output O1;
  output O2;
  output O3;
  output O4;
  output O5;
  output O7;
  output [1:0]O8;
  output O6;
  output O9;
  output [3:0]Q;
  output [1:0]O16;
  output O10;
  output [0:0]E;
  output [0:0]O17;
  output O11;
  output O13;
  output O14;
  output O15;
  output O21;
  output read_this_rank;
  output int_read_this_rank;
  output rnk_config_strobe_ns;
  output granted_col_ns;
  output O20;
  output [11:0]mc_address_ns;
  output [0:0]DIC;
  output [3:0]col_wr_data_buf_addr;
  output [2:0]O44;
  output [0:0]mc_odt_ns;
  output mc_aux_out_r0;
  output [0:0]O49;
  output O22;
  output O24;
  output O25;
  output O26;
  input I11;
  input rnk_config_valid_r;
  input I3;
  input I4;
  input I12;
  input I5;
  input I1;
  input I6;
  input I7;
  input I8;
  input I13;
  input I9;
  input I10;
  input I14;
  input I15;
  input I16;
  input I17;
  input I18;
  input I19;
  input I20;
  input I21;
  input auto_pre_r;
  input auto_pre_r_0;
  input [9:0]I22;
  input [9:0]I23;
  input I24;
  input col_wait_r;
  input I26;
  input I2;
  input [1:0]I27;
  input I28;
  input rnk_config_strobe;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input ofs_rdy_r;
  input ofs_rdy_r_1;
  input ofs_rdy_r_2;
  input ofs_rdy_r_3;
  input I25;
  input I29;
  input demand_priority_r;
  input demanded_prior_r;
  input demand_priority_r_4;
  input demanded_prior_r_5;
  input demand_priority_r_6;
  input demanded_prior_r_7;
  input I30;
  input demand_priority_r_8;
  input demanded_prior_r_9;
  input I31;
  input [3:0]wr_this_rank_r;
  input I34;
  input req_bank_rdy_ns_11;
  input req_bank_rdy_ns_10;
  input req_bank_rdy_ns_12;
  input req_bank_rdy_ns;
  input I35;
  input [3:0]rd_this_rank_r;
  input read_this_rank_r;
  input I40;
  input I41;
  input I42;
  input I43;
  input I44;
  input I45;
  input I46;
  input I47;
  input p_54_out;
  input p_93_out;
  input auto_pre_r_13;
  input auto_pre_r_14;
  input [9:0]I48;
  input [9:0]I49;
  input p_71_out;
  input p_32_out;
  input [3:0]I50;
  input [3:0]I51;
  input [3:0]I52;
  input [3:0]I53;
  input [3:0]I54;
  input [2:0]I55;
  input [2:0]I56;
  input [2:0]I57;
  input [2:0]I58;
  input mc_aux_out_r;
  input [0:0]I59;
  input col_rd_wr_r;
  input req_bank_rdy_r;
  input p_110_out;
  input p_149_out;
  input col_periodic_rd_r;
  input req_bank_rdy_r_18;
  input req_bank_rdy_r_19;
  input req_bank_rdy_r_20;
  input CLK;

  wire CLK;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I1;
  wire I10;
  wire I11;
  wire I12;
  wire I13;
  wire I14;
  wire I15;
  wire I16;
  wire I17;
  wire I18;
  wire I19;
  wire I2;
  wire I20;
  wire I21;
  wire [9:0]I22;
  wire [9:0]I23;
  wire I24;
  wire I25;
  wire I26;
  wire [1:0]I27;
  wire I28;
  wire I29;
  wire I3;
  wire I30;
  wire I31;
  wire I34;
  wire I35;
  wire I4;
  wire I40;
  wire I41;
  wire I42;
  wire I43;
  wire I44;
  wire I45;
  wire I46;
  wire I47;
  wire [9:0]I48;
  wire [9:0]I49;
  wire I5;
  wire [3:0]I50;
  wire [3:0]I51;
  wire [3:0]I52;
  wire [3:0]I53;
  wire [3:0]I54;
  wire [2:0]I55;
  wire [2:0]I56;
  wire [2:0]I57;
  wire [2:0]I58;
  wire [0:0]I59;
  wire I6;
  wire I7;
  wire I8;
  wire I9;
  wire O1;
  wire O10;
  wire O11;
  wire O13;
  wire O14;
  wire O15;
  wire [1:0]O16;
  wire [0:0]O17;
  wire O2;
  wire O20;
  wire O21;
  wire O22;
  wire O24;
  wire O25;
  wire O26;
  wire O3;
  wire O4;
  wire [2:0]O44;
  wire [0:0]O49;
  wire O5;
  wire O6;
  wire O7;
  wire [1:0]O8;
  wire O9;
  wire [3:0]Q;
  wire auto_pre_r;
  wire auto_pre_r_0;
  wire auto_pre_r_13;
  wire auto_pre_r_14;
  wire col_periodic_rd_r;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire [3:0]col_wr_data_buf_addr;
  wire demand_priority_r;
  wire demand_priority_r_4;
  wire demand_priority_r_6;
  wire demand_priority_r_8;
  wire demanded_prior_r;
  wire demanded_prior_r_5;
  wire demanded_prior_r_7;
  wire demanded_prior_r_9;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire granted_col_ns;
  wire int_read_this_rank;
  wire [3:0]last_master_r;
  wire [11:0]mc_address_ns;
  wire mc_aux_out_r;
  wire mc_aux_out_r0;
  wire [0:0]mc_odt_ns;
  wire \n_0_cmd_pipe_plus.mc_address[0]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[10]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[2]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[3]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[4]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[5]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[6]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[7]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[8]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[9]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[0]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[2]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ;
  wire \n_0_col_mux.col_periodic_rd_r_i_2 ;
  wire \n_0_col_mux.col_rd_wr_r_i_2 ;
  wire \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 ;
  wire \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3 ;
  wire \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2 ;
  wire \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2 ;
  wire \n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2 ;
  wire \n_0_grant_r[0]_i_1__0 ;
  wire \n_0_grant_r[0]_i_2 ;
  wire \n_0_grant_r[0]_i_4 ;
  wire \n_0_grant_r[0]_i_8 ;
  wire \n_0_grant_r[1]_i_1__0 ;
  wire \n_0_grant_r[1]_i_2 ;
  wire \n_0_grant_r[1]_i_5__1 ;
  wire \n_0_grant_r[1]_i_6__1 ;
  wire \n_0_grant_r[1]_i_8__0 ;
  wire \n_0_grant_r[2]_i_1__0 ;
  wire \n_0_grant_r[2]_i_2__1 ;
  wire \n_0_grant_r[2]_i_6 ;
  wire \n_0_grant_r[3]_i_10__1 ;
  wire \n_0_grant_r[3]_i_15 ;
  wire \n_0_grant_r[3]_i_19 ;
  wire \n_0_grant_r[3]_i_1__0 ;
  wire \n_0_grant_r[3]_i_2 ;
  wire \n_0_grant_r[3]_i_20 ;
  wire \n_0_grant_r[3]_i_24 ;
  wire \n_0_grant_r[3]_i_27 ;
  wire \n_0_grant_r[3]_i_3__1 ;
  wire \n_0_grant_r[3]_i_5__1 ;
  wire \n_0_grant_r[3]_i_7__1 ;
  wire \n_0_grant_r[3]_i_8__1 ;
  wire \n_0_periodic_rd_generation.read_this_rank_r_i_2 ;
  wire \n_0_rtw_timer.rtw_cnt_r[1]_i_2 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r_1;
  wire ofs_rdy_r_2;
  wire ofs_rdy_r_3;
  wire p_110_out;
  wire p_149_out;
  wire p_32_out;
  wire p_3_in;
  wire p_54_out;
  wire p_5_in9_in;
  wire p_71_out;
  wire p_93_out;
  wire [3:0]rd_this_rank_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_10;
  wire req_bank_rdy_ns_11;
  wire req_bank_rdy_ns_12;
  wire req_bank_rdy_r;
  wire req_bank_rdy_r_18;
  wire req_bank_rdy_r_19;
  wire req_bank_rdy_r_20;
  wire rnk_config_strobe;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r;
  wire [3:0]wr_this_rank_r;

LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[0]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[0]_i_2 ),
        .I1(I48[0]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[0]),
        .I5(Q[2]),
        .O(mc_address_ns[0]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[0]_i_2 
       (.I0(I22[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[10]_i_2 ),
        .I1(auto_pre_r_13),
        .I2(Q[3]),
        .I3(I2),
        .I4(auto_pre_r_14),
        .I5(Q[2]),
        .O(mc_address_ns[10]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(auto_pre_r),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(auto_pre_r_0),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[10]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \cmd_pipe_plus.mc_address[12]_i_1 
       (.I0(I2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(mc_address_ns[11]));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[1]_i_2 ),
        .I1(I48[1]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[1]),
        .I5(Q[2]),
        .O(mc_address_ns[1]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[1]_i_2 
       (.I0(I22[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[1]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[2]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[2]_i_2 ),
        .I1(I48[2]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[2]),
        .I5(Q[2]),
        .O(mc_address_ns[2]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[2]_i_2 
       (.I0(I22[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[2]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[3]_i_2 ),
        .I1(I48[3]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[3]),
        .I5(Q[2]),
        .O(mc_address_ns[3]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(I22[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[3]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[3]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[4]_i_2 ),
        .I1(I48[4]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[4]),
        .I5(Q[2]),
        .O(mc_address_ns[4]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(I22[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[4]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[5]_i_2 ),
        .I1(I48[5]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[5]),
        .I5(Q[2]),
        .O(mc_address_ns[5]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(I22[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[5]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[6]_i_2 ),
        .I1(I48[6]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[6]),
        .I5(Q[2]),
        .O(mc_address_ns[6]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(I22[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[6]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[6]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[7]_i_2 ),
        .I1(I48[7]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[7]),
        .I5(Q[2]),
        .O(mc_address_ns[7]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(I22[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[7]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[8]_i_2 ),
        .I1(I48[8]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[8]),
        .I5(Q[2]),
        .O(mc_address_ns[8]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(I22[8]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[8]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[8]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[9]_i_2 ),
        .I1(I48[9]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I49[9]),
        .I5(Q[2]),
        .O(mc_address_ns[9]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(I22[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(I23[9]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[9]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[0]_i_2 ),
        .I1(I55[0]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I56[0]),
        .I5(Q[2]),
        .O(O44[0]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(I57[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I58[0]),
        .O(\n_0_cmd_pipe_plus.mc_bank[0]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[1]_i_2 ),
        .I1(I55[1]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I56[1]),
        .I5(Q[2]),
        .O(O44[1]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(I57[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I58[1]),
        .O(\n_0_cmd_pipe_plus.mc_bank[1]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[2]_i_2 ),
        .I1(I55[2]),
        .I2(Q[3]),
        .I3(I2),
        .I4(I56[2]),
        .I5(Q[2]),
        .O(O44[2]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(I57[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(I58[2]),
        .O(\n_0_cmd_pipe_plus.mc_bank[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair583" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(O10),
        .I1(I2),
        .O(E));
(* SOFT_HLUTNM = "soft_lutpair584" *) 
   LUT3 #(
    .INIT(8'h8A)) 
     \cmd_pipe_plus.mc_data_offset[2]_i_1 
       (.I0(I2),
        .I1(I59),
        .I2(O10),
        .O(O49));
(* SOFT_HLUTNM = "soft_lutpair584" *) 
   LUT2 #(
    .INIT(4'h7)) 
     \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(O10),
        .I1(I2),
        .O(O21));
(* SOFT_HLUTNM = "soft_lutpair583" *) 
   LUT3 #(
    .INIT(8'hBA)) 
     \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(mc_aux_out_r),
        .I1(O10),
        .I2(I2),
        .O(mc_odt_ns));
LUT6 #(
    .INIT(64'hCACFCAC0FFFFFFFF)) 
     \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(I28),
        .I1(I9),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ),
        .I5(I2),
        .O(O17));
LUT4 #(
    .INIT(16'hB888)) 
     \cmd_pipe_plus.mc_we_n[0]_i_2 
       (.I0(I17),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(I3),
        .O(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ));
LUT5 #(
    .INIT(32'hCCAFCCA0)) 
     \col_mux.col_periodic_rd_r_i_1 
       (.I0(p_71_out),
        .I1(p_32_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\n_0_col_mux.col_periodic_rd_r_i_2 ),
        .O(DIC));
LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
     \col_mux.col_periodic_rd_r_i_2 
       (.I0(p_110_out),
        .I1(Q[1]),
        .I2(p_149_out),
        .I3(Q[0]),
        .I4(col_periodic_rd_r),
        .I5(I31),
        .O(\n_0_col_mux.col_periodic_rd_r_i_2 ));
LUT6 #(
    .INIT(64'hFAEEFAFFFAEEFAAA)) 
     \col_mux.col_rd_wr_r_i_1 
       (.I0(\n_0_col_mux.col_rd_wr_r_i_2 ),
        .I1(I28),
        .I2(I9),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\n_0_cmd_pipe_plus.mc_we_n[0]_i_2 ),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair576" *) 
   LUT5 #(
    .INIT(32'h00000100)) 
     \col_mux.col_rd_wr_r_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(col_rd_wr_r),
        .I4(Q[0]),
        .O(\n_0_col_mux.col_rd_wr_r_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_1 
       (.I0(I52[0]),
        .I1(Q[0]),
        .I2(I53[0]),
        .I3(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 ),
        .I4(Q[1]),
        .I5(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3 ),
        .O(col_wr_data_buf_addr[0]));
(* SOFT_HLUTNM = "soft_lutpair577" *) 
   LUT2 #(
    .INIT(4'h1)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3 
       (.I0(Q[1]),
        .I1(I54[0]),
        .I2(I50[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I51[0]),
        .O(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_3 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_1 
       (.I0(I52[1]),
        .I1(Q[0]),
        .I2(I53[1]),
        .I3(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 ),
        .I4(Q[1]),
        .I5(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2 ),
        .O(col_wr_data_buf_addr[1]));
LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2 
       (.I0(Q[1]),
        .I1(I54[1]),
        .I2(I50[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I51[1]),
        .O(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_1 
       (.I0(I52[2]),
        .I1(Q[0]),
        .I2(I53[2]),
        .I3(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 ),
        .I4(Q[1]),
        .I5(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2 ),
        .O(col_wr_data_buf_addr[2]));
LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2 
       (.I0(Q[1]),
        .I1(I54[2]),
        .I2(I50[2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(I51[2]),
        .O(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair577" *) 
   LUT5 #(
    .INIT(32'hCCAFCCA0)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_1 
       (.I0(I50[3]),
        .I1(I51[3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2 ),
        .O(col_wr_data_buf_addr[3]));
LUT5 #(
    .INIT(32'hB8BBB888)) 
     \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2 
       (.I0(I54[3]),
        .I1(Q[1]),
        .I2(I52[3]),
        .I3(Q[0]),
        .I4(I53[3]),
        .O(\n_0_delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair582" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     demand_priority_r_i_4
       (.I0(I2),
        .I1(Q[0]),
        .I2(req_bank_rdy_r),
        .O(O22));
(* SOFT_HLUTNM = "soft_lutpair580" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     demand_priority_r_i_4__0
       (.I0(req_bank_rdy_r_18),
        .I1(Q[1]),
        .I2(I2),
        .O(O24));
(* SOFT_HLUTNM = "soft_lutpair581" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     demand_priority_r_i_4__1
       (.I0(req_bank_rdy_r_19),
        .I1(Q[2]),
        .I2(I2),
        .O(O25));
(* SOFT_HLUTNM = "soft_lutpair585" *) 
   LUT3 #(
    .INIT(8'hDF)) 
     demand_priority_r_i_4__2
       (.I0(req_bank_rdy_r_20),
        .I1(Q[3]),
        .I2(I2),
        .O(O26));
LUT6 #(
    .INIT(64'hE000E0000000E000)) 
     \grant_r[0]_i_1__0 
       (.I0(\n_0_grant_r[1]_i_2 ),
        .I1(\n_0_grant_r[0]_i_2 ),
        .I2(I42),
        .I3(\n_0_grant_r[0]_i_4 ),
        .I4(O9),
        .I5(I43),
        .O(\n_0_grant_r[0]_i_1__0 ));
LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
     \grant_r[0]_i_2 
       (.I0(Q[0]),
        .I1(last_master_r[0]),
        .I2(I31),
        .I3(Q[1]),
        .I4(I2),
        .I5(last_master_r[1]),
        .O(\n_0_grant_r[0]_i_2 ));
LUT5 #(
    .INIT(32'h2FFFFFFF)) 
     \grant_r[0]_i_4 
       (.I0(O4),
        .I1(I9),
        .I2(O8[1]),
        .I3(I10),
        .I4(O6),
        .O(\n_0_grant_r[0]_i_4 ));
LUT6 #(
    .INIT(64'h0000000000002022)) 
     \grant_r[0]_i_5 
       (.I0(\n_0_grant_r[0]_i_8 ),
        .I1(I19),
        .I2(I20),
        .I3(\n_0_grant_r[3]_i_19 ),
        .I4(I21),
        .I5(I1),
        .O(O9));
LUT5 #(
    .INIT(32'h00000004)) 
     \grant_r[0]_i_8 
       (.I0(Q[1]),
        .I1(ofs_rdy_r_3),
        .I2(rnk_config_strobe),
        .I3(\genblk3[1].rnk_config_strobe_r_reg ),
        .I4(\genblk3[2].rnk_config_strobe_r_reg ),
        .O(\n_0_grant_r[0]_i_8 ));
LUT6 #(
    .INIT(64'h000000000D000D0D)) 
     \grant_r[1]_i_1__0 
       (.I0(p_3_in),
        .I1(\n_0_grant_r[1]_i_2 ),
        .I2(I40),
        .I3(I41),
        .I4(\n_0_grant_r[1]_i_5__1 ),
        .I5(\n_0_grant_r[1]_i_6__1 ),
        .O(\n_0_grant_r[1]_i_1__0 ));
LUT6 #(
    .INIT(64'hDFDF00DFDFDFDFDF)) 
     \grant_r[1]_i_2 
       (.I0(O7),
        .I1(\n_0_grant_r[3]_i_20 ),
        .I2(I47),
        .I3(O6),
        .I4(\n_0_grant_r[1]_i_8__0 ),
        .I5(I10),
        .O(\n_0_grant_r[1]_i_2 ));
LUT5 #(
    .INIT(32'hF7F755F7)) 
     \grant_r[1]_i_4__2 
       (.I0(I1),
        .I1(req_bank_rdy_ns_11),
        .I2(O13),
        .I3(req_bank_rdy_ns_10),
        .I4(O14),
        .O(O3));
LUT6 #(
    .INIT(64'h4540000045404540)) 
     \grant_r[1]_i_5__1 
       (.I0(I11),
        .I1(Q[2]),
        .I2(I2),
        .I3(last_master_r[2]),
        .I4(I9),
        .I5(O4),
        .O(\n_0_grant_r[1]_i_5__1 ));
LUT6 #(
    .INIT(64'h00000000D000D0D0)) 
     \grant_r[1]_i_6__1 
       (.I0(O4),
        .I1(I3),
        .I2(I4),
        .I3(p_3_in),
        .I4(\n_0_grant_r[2]_i_2__1 ),
        .I5(O5),
        .O(\n_0_grant_r[1]_i_6__1 ));
LUT5 #(
    .INIT(32'h000000F8)) 
     \grant_r[1]_i_8__0 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I27[1]),
        .I3(I34),
        .I4(I9),
        .O(\n_0_grant_r[1]_i_8__0 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \grant_r[2]_i_1__0 
       (.I0(\n_0_grant_r[2]_i_2__1 ),
        .I1(\n_0_grant_r[3]_i_2 ),
        .I2(I44),
        .I3(\n_0_grant_r[3]_i_5__1 ),
        .I4(O6),
        .I5(I45),
        .O(\n_0_grant_r[2]_i_1__0 ));
LUT6 #(
    .INIT(64'h0005000000050303)) 
     \grant_r[2]_i_2__1 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(I31),
        .I3(Q[2]),
        .I4(I2),
        .I5(last_master_r[2]),
        .O(\n_0_grant_r[2]_i_2__1 ));
LUT6 #(
    .INIT(64'h0002000000020002)) 
     \grant_r[2]_i_4 
       (.I0(\n_0_grant_r[2]_i_6 ),
        .I1(I14),
        .I2(I1),
        .I3(I15),
        .I4(I16),
        .I5(\n_0_grant_r[3]_i_19 ),
        .O(O6));
LUT5 #(
    .INIT(32'h00000004)) 
     \grant_r[2]_i_6 
       (.I0(Q[3]),
        .I1(ofs_rdy_r_2),
        .I2(rnk_config_strobe),
        .I3(\genblk3[1].rnk_config_strobe_r_reg ),
        .I4(\genblk3[2].rnk_config_strobe_r_reg ),
        .O(\n_0_grant_r[2]_i_6 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAABA)) 
     \grant_r[3]_i_10__0 
       (.I0(I25),
        .I1(Q[3]),
        .I2(demand_priority_r_8),
        .I3(demanded_prior_r_9),
        .I4(I30),
        .I5(demand_priority_r_6),
        .O(O15));
(* SOFT_HLUTNM = "soft_lutpair575" *) 
   LUT5 #(
    .INIT(32'h000000F8)) 
     \grant_r[3]_i_10__1 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I27[1]),
        .I3(I34),
        .I4(I3),
        .O(\n_0_grant_r[3]_i_10__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
     \grant_r[3]_i_11__0 
       (.I0(I12),
        .I1(\n_0_grant_r[3]_i_19 ),
        .I2(I5),
        .I3(\n_0_grant_r[3]_i_24 ),
        .I4(I1),
        .I5(I6),
        .O(O5));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAABA)) 
     \grant_r[3]_i_11__1 
       (.I0(I25),
        .I1(Q[1]),
        .I2(demand_priority_r_6),
        .I3(demanded_prior_r_7),
        .I4(I30),
        .I5(demand_priority_r_8),
        .O(O14));
(* SOFT_HLUTNM = "soft_lutpair575" *) 
   LUT4 #(
    .INIT(16'h5444)) 
     \grant_r[3]_i_14__0 
       (.I0(I34),
        .I1(I27[1]),
        .I2(O10),
        .I3(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .O(O4));
LUT5 #(
    .INIT(32'h00000004)) 
     \grant_r[3]_i_15 
       (.I0(Q[2]),
        .I1(ofs_rdy_r_1),
        .I2(rnk_config_strobe),
        .I3(\genblk3[1].rnk_config_strobe_r_reg ),
        .I4(\genblk3[2].rnk_config_strobe_r_reg ),
        .O(\n_0_grant_r[3]_i_15 ));
LUT5 #(
    .INIT(32'hF888FFFF)) 
     \grant_r[3]_i_19 
       (.I0(Q[3]),
        .I1(wr_this_rank_r[3]),
        .I2(Q[1]),
        .I3(wr_this_rank_r[1]),
        .I4(\n_0_grant_r[3]_i_27 ),
        .O(\n_0_grant_r[3]_i_19 ));
LUT6 #(
    .INIT(64'h000E000E0000000E)) 
     \grant_r[3]_i_1__0 
       (.I0(\n_0_grant_r[3]_i_2 ),
        .I1(\n_0_grant_r[3]_i_3__1 ),
        .I2(I46),
        .I3(\n_0_grant_r[3]_i_5__1 ),
        .I4(O7),
        .I5(\n_0_grant_r[3]_i_7__1 ),
        .O(\n_0_grant_r[3]_i_1__0 ));
LUT6 #(
    .INIT(64'hDFDFDF00DFDFDFDF)) 
     \grant_r[3]_i_2 
       (.I0(O9),
        .I1(\n_0_grant_r[3]_i_8__1 ),
        .I2(I18),
        .I3(\n_0_grant_r[3]_i_10__1 ),
        .I4(O5),
        .I5(I4),
        .O(\n_0_grant_r[3]_i_2 ));
LUT5 #(
    .INIT(32'h000000F8)) 
     \grant_r[3]_i_20 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I27[1]),
        .I3(I34),
        .I4(I28),
        .O(\n_0_grant_r[3]_i_20 ));
LUT5 #(
    .INIT(32'hFFFFFEFF)) 
     \grant_r[3]_i_24 
       (.I0(rnk_config_strobe),
        .I1(\genblk3[1].rnk_config_strobe_r_reg ),
        .I2(\genblk3[2].rnk_config_strobe_r_reg ),
        .I3(ofs_rdy_r),
        .I4(Q[0]),
        .O(\n_0_grant_r[3]_i_24 ));
LUT6 #(
    .INIT(64'hD5000000D5D5D5D5)) 
     \grant_r[3]_i_26 
       (.I0(Q[2]),
        .I1(I28),
        .I2(p_54_out),
        .I3(I17),
        .I4(p_93_out),
        .I5(Q[1]),
        .O(O20));
LUT4 #(
    .INIT(16'h0777)) 
     \grant_r[3]_i_27 
       (.I0(wr_this_rank_r[2]),
        .I1(Q[2]),
        .I2(wr_this_rank_r[0]),
        .I3(Q[0]),
        .O(\n_0_grant_r[3]_i_27 ));
(* SOFT_HLUTNM = "soft_lutpair578" *) 
   LUT4 #(
    .INIT(16'h0151)) 
     \grant_r[3]_i_3__1 
       (.I0(I31),
        .I1(last_master_r[3]),
        .I2(I2),
        .I3(Q[3]),
        .O(\n_0_grant_r[3]_i_3__1 ));
LUT5 #(
    .INIT(32'h2020AA20)) 
     \grant_r[3]_i_3__2 
       (.I0(I1),
        .I1(O11),
        .I2(req_bank_rdy_ns_12),
        .I3(req_bank_rdy_ns),
        .I4(O15),
        .O(O2));
LUT5 #(
    .INIT(32'hD0000000)) 
     \grant_r[3]_i_5__1 
       (.I0(O4),
        .I1(I17),
        .I2(O8[0]),
        .I3(O9),
        .I4(I18),
        .O(\n_0_grant_r[3]_i_5__1 ));
LUT6 #(
    .INIT(64'h0002000000020002)) 
     \grant_r[3]_i_6__1 
       (.I0(\n_0_grant_r[3]_i_15 ),
        .I1(I7),
        .I2(I1),
        .I3(I8),
        .I4(I13),
        .I5(\n_0_grant_r[3]_i_19 ),
        .O(O7));
LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAFF)) 
     \grant_r[3]_i_7__1 
       (.I0(\n_0_grant_r[3]_i_20 ),
        .I1(\n_0_grant_r[3]_i_3__1 ),
        .I2(\n_0_grant_r[0]_i_2 ),
        .I3(I24),
        .I4(col_wait_r),
        .I5(I26),
        .O(\n_0_grant_r[3]_i_7__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAABA)) 
     \grant_r[3]_i_8__0 
       (.I0(I25),
        .I1(Q[0]),
        .I2(demand_priority_r_4),
        .I3(demanded_prior_r_5),
        .I4(I29),
        .I5(demand_priority_r),
        .O(O13));
LUT5 #(
    .INIT(32'h000000F8)) 
     \grant_r[3]_i_8__1 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I27[1]),
        .I3(I34),
        .I4(I17),
        .O(\n_0_grant_r[3]_i_8__1 ));
LUT6 #(
    .INIT(64'hAAAAAAAAEEEEEFEE)) 
     \grant_r[3]_i_9__0 
       (.I0(I25),
        .I1(I29),
        .I2(Q[2]),
        .I3(demand_priority_r),
        .I4(demanded_prior_r),
        .I5(demand_priority_r_4),
        .O(O11));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__0 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1__0 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__0 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1__0 ),
        .Q(Q[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'h7)) 
     granted_col_r_i_1
       (.I0(\n_0_grant_r[3]_i_2 ),
        .I1(\n_0_grant_r[1]_i_2 ),
        .O(granted_col_ns));
(* SOFT_HLUTNM = "soft_lutpair582" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__2 
       (.I0(last_master_r[0]),
        .I1(I2),
        .I2(Q[0]),
        .I3(I31),
        .O(O8[0]));
(* SOFT_HLUTNM = "soft_lutpair580" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__2 
       (.I0(last_master_r[1]),
        .I1(I2),
        .I2(Q[1]),
        .I3(I31),
        .O(p_3_in));
(* SOFT_HLUTNM = "soft_lutpair581" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1__2 
       (.I0(last_master_r[2]),
        .I1(I2),
        .I2(Q[2]),
        .I3(I31),
        .O(O8[1]));
(* SOFT_HLUTNM = "soft_lutpair578" *) 
   LUT4 #(
    .INIT(16'hFFB8)) 
     \last_master_r[3]_i_1__2 
       (.I0(Q[3]),
        .I1(I2),
        .I2(last_master_r[3]),
        .I3(I31),
        .O(p_5_in9_in));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(O8[0]),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(O8[1]),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in9_in),
        .Q(last_master_r[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair585" *) 
   LUT2 #(
    .INIT(4'h2)) 
     \mc_aux_out_r[0]_i_1 
       (.I0(I2),
        .I1(O10),
        .O(mc_aux_out_r0));
LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
     \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(read_this_rank_r),
        .I1(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ),
        .I2(Q[0]),
        .I3(rd_this_rank_r[0]),
        .I4(Q[2]),
        .I5(rd_this_rank_r[2]),
        .O(int_read_this_rank));
LUT5 #(
    .INIT(32'hFFEAEAEA)) 
     \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ),
        .I1(Q[0]),
        .I2(rd_this_rank_r[0]),
        .I3(Q[2]),
        .I4(rd_this_rank_r[2]),
        .O(read_this_rank));
LUT4 #(
    .INIT(16'hF888)) 
     \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(Q[3]),
        .I1(rd_this_rank_r[3]),
        .I2(Q[1]),
        .I3(rd_this_rank_r[1]),
        .O(\n_0_periodic_rd_generation.read_this_rank_r_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair579" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \rnk_config_strobe_r[0]_i_1 
       (.I0(O2),
        .I1(O3),
        .O(rnk_config_strobe_ns));
(* SOFT_HLUTNM = "soft_lutpair579" *) 
   LUT4 #(
    .INIT(16'h5545)) 
     rnk_config_valid_r_lcl_i_1
       (.I0(I11),
        .I1(O2),
        .I2(O3),
        .I3(rnk_config_valid_r),
        .O(O1));
LUT5 #(
    .INIT(32'h00070000)) 
     \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I35),
        .I3(I27[0]),
        .I4(I27[1]),
        .O(O16[0]));
LUT5 #(
    .INIT(32'h0000F888)) 
     \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ),
        .I1(O10),
        .I2(I27[1]),
        .I3(I27[0]),
        .I4(I11),
        .O(O16[1]));
(* SOFT_HLUTNM = "soft_lutpair576" *) 
   LUT4 #(
    .INIT(16'hFFFE)) 
     \rtw_timer.rtw_cnt_r[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\n_0_rtw_timer.rtw_cnt_r[1]_i_2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_round_robin_arb" *) 
module migmig_7series_v2_0_round_robin_arb__parameterized1_3
   (O1,
    p_2_in,
    O12,
    I11,
    rnk_config_r,
    rnk_config_valid_r,
    O15,
    req_bank_rdy_ns,
    O14,
    req_bank_rdy_ns_10,
    O13,
    req_bank_rdy_ns_11,
    O11,
    req_bank_rdy_ns_12,
    I36,
    I1,
    I2,
    I37,
    I38,
    I39,
    rnk_config_strobe,
    \genblk3[2].rnk_config_strobe_r_reg ,
    \genblk3[1].rnk_config_strobe_r_reg ,
    I35,
    I31,
    CLK);
  output O1;
  output p_2_in;
  output O12;
  input I11;
  input rnk_config_r;
  input rnk_config_valid_r;
  input O15;
  input req_bank_rdy_ns;
  input O14;
  input req_bank_rdy_ns_10;
  input O13;
  input req_bank_rdy_ns_11;
  input O11;
  input req_bank_rdy_ns_12;
  input I36;
  input I1;
  input I2;
  input I37;
  input I38;
  input I39;
  input rnk_config_strobe;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input I35;
  input I31;
  input CLK;

  wire CLK;
  wire I1;
  wire I11;
  wire I2;
  wire I31;
  wire I35;
  wire I36;
  wire I37;
  wire I38;
  wire I39;
  wire O1;
  wire O11;
  wire O12;
  wire O13;
  wire O14;
  wire O15;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire [3:0]grant_config_r;
  wire [3:0]last_master_r;
  wire \n_0_grant_r[0]_i_1 ;
  wire \n_0_grant_r[1]_i_1 ;
  wire \n_0_grant_r[1]_i_3__2 ;
  wire \n_0_grant_r[2]_i_1 ;
  wire \n_0_grant_r[2]_i_2__0 ;
  wire \n_0_grant_r[2]_i_3__1 ;
  wire \n_0_grant_r[3]_i_1 ;
  wire \n_0_grant_r[3]_i_5__2 ;
  wire \n_0_grant_r[3]_i_6__2 ;
  wire \n_0_rnk_config_r[0]_i_2 ;
  wire p_2_in;
  wire p_3_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_5_in9_in;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_10;
  wire req_bank_rdy_ns_11;
  wire req_bank_rdy_ns_12;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire rnk_config_valid_r;

LUT6 #(
    .INIT(64'h000000000000CC04)) 
     \grant_r[0]_i_1 
       (.I0(p_5_in16_in),
        .I1(I36),
        .I2(p_3_in),
        .I3(I1),
        .I4(\n_0_grant_r[3]_i_5__2 ),
        .I5(\n_0_grant_r[2]_i_3__1 ),
        .O(\n_0_grant_r[0]_i_1 ));
LUT5 #(
    .INIT(32'h01000101)) 
     \grant_r[1]_i_1 
       (.I0(I39),
        .I1(\n_0_grant_r[2]_i_3__1 ),
        .I2(\n_0_grant_r[1]_i_3__2 ),
        .I3(I1),
        .I4(p_3_in),
        .O(\n_0_grant_r[1]_i_1 ));
LUT5 #(
    .INIT(32'h20220000)) 
     \grant_r[1]_i_3__2 
       (.I0(O1),
        .I1(O11),
        .I2(p_3_in),
        .I3(\n_0_grant_r[2]_i_2__0 ),
        .I4(req_bank_rdy_ns_12),
        .O(\n_0_grant_r[1]_i_3__2 ));
LUT5 #(
    .INIT(32'h0000000D)) 
     \grant_r[2]_i_1 
       (.I0(I2),
        .I1(\n_0_grant_r[2]_i_2__0 ),
        .I2(\n_0_grant_r[3]_i_5__2 ),
        .I3(\n_0_grant_r[2]_i_3__1 ),
        .I4(I37),
        .O(\n_0_grant_r[2]_i_1 ));
LUT6 #(
    .INIT(64'h0000000005000533)) 
     \grant_r[2]_i_2__0 
       (.I0(grant_config_r[2]),
        .I1(last_master_r[2]),
        .I2(grant_config_r[3]),
        .I3(rnk_config_strobe),
        .I4(last_master_r[3]),
        .I5(I35),
        .O(\n_0_grant_r[2]_i_2__0 ));
LUT4 #(
    .INIT(16'h0800)) 
     \grant_r[2]_i_3__1 
       (.I0(O1),
        .I1(p_5_in),
        .I2(O14),
        .I3(req_bank_rdy_ns_10),
        .O(\n_0_grant_r[2]_i_3__1 ));
LUT6 #(
    .INIT(64'h000000000000005D)) 
     \grant_r[3]_i_1 
       (.I0(p_5_in9_in),
        .I1(I37),
        .I2(I2),
        .I3(I38),
        .I4(\n_0_grant_r[3]_i_5__2 ),
        .I5(\n_0_grant_r[3]_i_6__2 ),
        .O(\n_0_grant_r[3]_i_1 ));
LUT4 #(
    .INIT(16'h0800)) 
     \grant_r[3]_i_5__2 
       (.I0(O1),
        .I1(p_5_in16_in),
        .I2(O15),
        .I3(req_bank_rdy_ns),
        .O(\n_0_grant_r[3]_i_5__2 ));
LUT5 #(
    .INIT(32'h22200000)) 
     \grant_r[3]_i_6__2 
       (.I0(O1),
        .I1(O13),
        .I2(p_3_in),
        .I3(p_5_in16_in),
        .I4(req_bank_rdy_ns_11),
        .O(\n_0_grant_r[3]_i_6__2 ));
(* SOFT_HLUTNM = "soft_lutpair586" *) 
   LUT4 #(
    .INIT(16'h40FF)) 
     \grant_r[3]_i_7__0 
       (.I0(I11),
        .I1(rnk_config_r),
        .I2(\n_0_rnk_config_r[0]_i_2 ),
        .I3(rnk_config_valid_r),
        .O(O1));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__1 
       (.I0(last_master_r[0]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[0]),
        .I3(I35),
        .O(p_5_in16_in));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__1 
       (.I0(last_master_r[1]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[1]),
        .I3(I35),
        .O(p_3_in));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1__1 
       (.I0(last_master_r[2]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[2]),
        .I3(I35),
        .O(p_5_in));
LUT4 #(
    .INIT(16'hFEAE)) 
     \last_master_r[3]_i_1__1 
       (.I0(I31),
        .I1(last_master_r[3]),
        .I2(rnk_config_strobe),
        .I3(grant_config_r[3]),
        .O(p_5_in9_in));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in16_in),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in9_in),
        .Q(last_master_r[3]),
        .R(1'b0));
LUT3 #(
    .INIT(8'hFE)) 
     override_demand_r_i_1
       (.I0(\genblk3[2].rnk_config_strobe_r_reg ),
        .I1(\genblk3[1].rnk_config_strobe_r_reg ),
        .I2(rnk_config_strobe),
        .O(O12));
(* SOFT_HLUTNM = "soft_lutpair586" *) 
   LUT3 #(
    .INIT(8'h08)) 
     \rnk_config_r[0]_i_1 
       (.I0(\n_0_rnk_config_r[0]_i_2 ),
        .I1(rnk_config_r),
        .I2(I11),
        .O(p_2_in));
LUT5 #(
    .INIT(32'h55555557)) 
     \rnk_config_r[0]_i_2 
       (.I0(rnk_config_strobe),
        .I1(grant_config_r[1]),
        .I2(grant_config_r[0]),
        .I3(grant_config_r[2]),
        .I4(grant_config_r[3]),
        .O(\n_0_rnk_config_r[0]_i_2 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_round_robin_arb" *) 
module migmig_7series_v2_0_round_robin_arb__parameterized1_4
   (Q,
    O17,
    mc_address_ns,
    O44,
    O55,
    I32,
    I33,
    I61,
    I62,
    I63,
    I64,
    I65,
    I66,
    p_37_out,
    I1,
    p_76_out,
    p_154_out,
    p_115_out,
    I35,
    I68,
    I69,
    I55,
    I56,
    I57,
    I58,
    CLK);
  output [3:0]Q;
  output [0:0]O17;
  output [11:0]mc_address_ns;
  output [2:0]O44;
  output [0:0]O55;
  input [11:0]I32;
  input [11:0]I33;
  input I61;
  input I62;
  input I63;
  input I64;
  input I65;
  input I66;
  input p_37_out;
  input I1;
  input p_76_out;
  input p_154_out;
  input p_115_out;
  input I35;
  input [11:0]I68;
  input [11:0]I69;
  input [2:0]I55;
  input [2:0]I56;
  input [2:0]I57;
  input [2:0]I58;
  input CLK;

  wire CLK;
  wire I1;
  wire [11:0]I32;
  wire [11:0]I33;
  wire I35;
  wire [2:0]I55;
  wire [2:0]I56;
  wire [2:0]I57;
  wire [2:0]I58;
  wire I61;
  wire I62;
  wire I63;
  wire I64;
  wire I65;
  wire I66;
  wire [11:0]I68;
  wire [11:0]I69;
  wire [0:0]O17;
  wire [2:0]O44;
  wire [0:0]O55;
  wire [3:0]Q;
  wire [3:0]last_master_r;
  wire [11:0]mc_address_ns;
  wire \n_0_cmd_pipe_plus.mc_address[26]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[27]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[28]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[29]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[30]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[31]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[32]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[33]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[34]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[35]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[37]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[38]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[6]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[7]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[8]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[2]_i_2 ;
  wire \n_0_grant_r[0]_i_1__2 ;
  wire \n_0_grant_r[1]_i_1__2 ;
  wire \n_0_grant_r[1]_i_3__0 ;
  wire \n_0_grant_r[1]_i_4__0 ;
  wire \n_0_grant_r[2]_i_1__2 ;
  wire \n_0_grant_r[3]_i_1__2 ;
  wire \n_0_grant_r[3]_i_3__0 ;
  wire \n_0_grant_r[3]_i_4 ;
  wire p_115_out;
  wire p_154_out;
  wire p_37_out;
  wire p_3_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_5_in9_in;
  wire p_76_out;

LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[26]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[26]_i_2 ),
        .I1(Q[3]),
        .I2(I68[0]),
        .I3(I1),
        .I4(I69[0]),
        .I5(Q[2]),
        .O(mc_address_ns[0]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[26]_i_2 
       (.I0(Q[0]),
        .I1(I32[0]),
        .I2(Q[1]),
        .I3(I33[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[26]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[27]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[27]_i_2 ),
        .I1(Q[3]),
        .I2(I68[1]),
        .I3(I1),
        .I4(I69[1]),
        .I5(Q[2]),
        .O(mc_address_ns[1]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_address[27]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I32[1]),
        .I4(Q[1]),
        .I5(I33[1]),
        .O(\n_0_cmd_pipe_plus.mc_address[27]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[28]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[28]_i_2 ),
        .I1(Q[3]),
        .I2(I68[2]),
        .I3(I1),
        .I4(I69[2]),
        .I5(Q[2]),
        .O(mc_address_ns[2]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[28]_i_2 
       (.I0(Q[0]),
        .I1(I32[2]),
        .I2(Q[1]),
        .I3(I33[2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[28]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[29]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[29]_i_2 ),
        .I1(Q[3]),
        .I2(I68[3]),
        .I3(I1),
        .I4(I69[3]),
        .I5(Q[2]),
        .O(mc_address_ns[3]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[29]_i_2 
       (.I0(Q[0]),
        .I1(I32[3]),
        .I2(Q[1]),
        .I3(I33[3]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[29]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[30]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[30]_i_2 ),
        .I1(Q[3]),
        .I2(I68[4]),
        .I3(I1),
        .I4(I69[4]),
        .I5(Q[2]),
        .O(mc_address_ns[4]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_address[30]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I32[4]),
        .I4(Q[1]),
        .I5(I33[4]),
        .O(\n_0_cmd_pipe_plus.mc_address[30]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[31]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[31]_i_2 ),
        .I1(Q[3]),
        .I2(I68[5]),
        .I3(I1),
        .I4(I69[5]),
        .I5(Q[2]),
        .O(mc_address_ns[5]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[31]_i_2 
       (.I0(Q[0]),
        .I1(I32[5]),
        .I2(Q[1]),
        .I3(I33[5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[31]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[32]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[32]_i_2 ),
        .I1(Q[3]),
        .I2(I68[6]),
        .I3(I1),
        .I4(I69[6]),
        .I5(Q[2]),
        .O(mc_address_ns[6]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_address[32]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I32[6]),
        .I4(Q[1]),
        .I5(I33[6]),
        .O(\n_0_cmd_pipe_plus.mc_address[32]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[33]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[33]_i_2 ),
        .I1(Q[3]),
        .I2(I68[7]),
        .I3(I1),
        .I4(I69[7]),
        .I5(Q[2]),
        .O(mc_address_ns[7]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[33]_i_2 
       (.I0(Q[0]),
        .I1(I32[7]),
        .I2(Q[1]),
        .I3(I33[7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[33]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[34]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[34]_i_2 ),
        .I1(Q[3]),
        .I2(I68[8]),
        .I3(I1),
        .I4(I69[8]),
        .I5(Q[2]),
        .O(mc_address_ns[8]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[34]_i_2 
       (.I0(Q[0]),
        .I1(I32[8]),
        .I2(Q[1]),
        .I3(I33[8]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[34]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[35]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[35]_i_2 ),
        .I1(Q[3]),
        .I2(I68[9]),
        .I3(I1),
        .I4(I69[9]),
        .I5(Q[2]),
        .O(mc_address_ns[9]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[35]_i_2 
       (.I0(Q[0]),
        .I1(I32[9]),
        .I2(Q[1]),
        .I3(I33[9]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[35]_i_2 ));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[37]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[37]_i_2 ),
        .I1(Q[3]),
        .I2(I68[10]),
        .I3(I1),
        .I4(I69[10]),
        .I5(Q[2]),
        .O(mc_address_ns[10]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[37]_i_2 
       (.I0(Q[0]),
        .I1(I32[10]),
        .I2(Q[1]),
        .I3(I33[10]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[37]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_address[38]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[38]_i_2 ),
        .I1(I68[11]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I69[11]),
        .I5(Q[2]),
        .O(mc_address_ns[11]));
LUT6 #(
    .INIT(64'h000000000000F808)) 
     \cmd_pipe_plus.mc_address[38]_i_2 
       (.I0(Q[0]),
        .I1(I32[11]),
        .I2(Q[1]),
        .I3(I33[11]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[38]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[6]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[6]_i_2 ),
        .I1(I55[0]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I56[0]),
        .I5(Q[2]),
        .O(O44[0]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I57[0]),
        .I4(Q[1]),
        .I5(I58[0]),
        .O(\n_0_cmd_pipe_plus.mc_bank[6]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[7]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[7]_i_2 ),
        .I1(I55[1]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I56[1]),
        .I5(Q[2]),
        .O(O44[1]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[7]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I57[1]),
        .I4(Q[1]),
        .I5(I58[1]),
        .O(\n_0_cmd_pipe_plus.mc_bank[7]_i_2 ));
LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_bank[8]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_bank[8]_i_2 ),
        .I1(I55[2]),
        .I2(Q[3]),
        .I3(I1),
        .I4(I56[2]),
        .I5(Q[2]),
        .O(O44[2]));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_bank[8]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(I57[2]),
        .I4(Q[1]),
        .I5(I58[2]),
        .O(\n_0_cmd_pipe_plus.mc_bank[8]_i_2 ));
LUT5 #(
    .INIT(32'hFFFFFFFD)) 
     \cmd_pipe_plus.mc_cas_n[2]_i_1 
       (.I0(I1),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .O(O55));
LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
     \cmd_pipe_plus.mc_we_n[2]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[2]_i_2 ),
        .I1(Q[3]),
        .I2(p_37_out),
        .I3(I1),
        .I4(p_76_out),
        .I5(Q[2]),
        .O(O17));
LUT6 #(
    .INIT(64'h1111100000001000)) 
     \cmd_pipe_plus.mc_we_n[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(p_154_out),
        .I4(Q[1]),
        .I5(p_115_out),
        .O(\n_0_cmd_pipe_plus.mc_we_n[2]_i_2 ));
LUT6 #(
    .INIT(64'h0700070000000500)) 
     \grant_r[0]_i_1__2 
       (.I0(p_5_in16_in),
        .I1(I62),
        .I2(\n_0_grant_r[1]_i_4__0 ),
        .I3(I61),
        .I4(p_3_in),
        .I5(I63),
        .O(\n_0_grant_r[0]_i_1__2 ));
LUT6 #(
    .INIT(64'h0500070000000700)) 
     \grant_r[1]_i_1__2 
       (.I0(I61),
        .I1(\n_0_grant_r[1]_i_3__0 ),
        .I2(\n_0_grant_r[1]_i_4__0 ),
        .I3(I62),
        .I4(p_3_in),
        .I5(I63),
        .O(\n_0_grant_r[1]_i_1__2 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFAFFFACC)) 
     \grant_r[1]_i_3__0 
       (.I0(Q[2]),
        .I1(last_master_r[2]),
        .I2(Q[3]),
        .I3(I1),
        .I4(last_master_r[3]),
        .I5(I35),
        .O(\n_0_grant_r[1]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair588" *) 
   LUT5 #(
    .INIT(32'h45400000)) 
     \grant_r[1]_i_4__0 
       (.I0(I35),
        .I1(Q[2]),
        .I2(I1),
        .I3(last_master_r[2]),
        .I4(I64),
        .O(\n_0_grant_r[1]_i_4__0 ));
LUT6 #(
    .INIT(64'h0700070000000300)) 
     \grant_r[2]_i_1__2 
       (.I0(I64),
        .I1(p_5_in),
        .I2(\n_0_grant_r[3]_i_4 ),
        .I3(I65),
        .I4(p_5_in9_in),
        .I5(I66),
        .O(\n_0_grant_r[2]_i_1__2 ));
LUT6 #(
    .INIT(64'h0500070000000700)) 
     \grant_r[3]_i_1__2 
       (.I0(I65),
        .I1(\n_0_grant_r[3]_i_3__0 ),
        .I2(\n_0_grant_r[3]_i_4 ),
        .I3(I64),
        .I4(p_5_in9_in),
        .I5(I66),
        .O(\n_0_grant_r[3]_i_1__2 ));
LUT6 #(
    .INIT(64'h0F0A0F0F0F0A0C0C)) 
     \grant_r[3]_i_3__0 
       (.I0(Q[0]),
        .I1(last_master_r[0]),
        .I2(I35),
        .I3(Q[1]),
        .I4(I1),
        .I5(last_master_r[1]),
        .O(\n_0_grant_r[3]_i_3__0 ));
(* SOFT_HLUTNM = "soft_lutpair587" *) 
   LUT5 #(
    .INIT(32'h45400000)) 
     \grant_r[3]_i_4 
       (.I0(I35),
        .I1(Q[0]),
        .I2(I1),
        .I3(last_master_r[0]),
        .I4(I62),
        .O(\n_0_grant_r[3]_i_4 ));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__2 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1__2 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__2 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1__2 ),
        .Q(Q[3]),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair587" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(I1),
        .I2(Q[0]),
        .I3(I35),
        .O(p_5_in16_in));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1__0 
       (.I0(last_master_r[1]),
        .I1(I1),
        .I2(Q[1]),
        .I3(I35),
        .O(p_3_in));
(* SOFT_HLUTNM = "soft_lutpair588" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1__0 
       (.I0(last_master_r[2]),
        .I1(I1),
        .I2(Q[2]),
        .I3(I35),
        .O(p_5_in));
LUT4 #(
    .INIT(16'hFEAE)) 
     \last_master_r[3]_i_1__0 
       (.I0(I35),
        .I1(last_master_r[3]),
        .I2(I1),
        .I3(Q[3]),
        .O(p_5_in9_in));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in16_in),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in9_in),
        .Q(last_master_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_round_robin_arb" *) 
module migmig_7series_v2_0_round_robin_arb__parameterized1_5
   (Q,
    act_this_rank,
    granted_row_ns,
    O17,
    mc_address_ns,
    O44,
    mc_ras_n_ns,
    O55,
    O23,
    act_this_rank_r,
    demand_act_priority_r,
    demand_act_priority_r_15,
    I60,
    I35,
    sent_row,
    demand_act_priority_r_16,
    demand_act_priority_r_17,
    I67,
    I70,
    I71,
    inhbt_act_faw_r,
    I1,
    p_37_out,
    p_76_out,
    p_154_out,
    p_115_out,
    I2,
    maint_zq_r,
    mc_cs_n_ns,
    I72,
    I32,
    I73,
    I33,
    I57,
    I58,
    I56,
    I55,
    I69,
    I68,
    maint_srx_r,
    I31,
    CLK);
  output [3:0]Q;
  output act_this_rank;
  output granted_row_ns;
  output [0:0]O17;
  output [12:0]mc_address_ns;
  output [2:0]O44;
  output [0:0]mc_ras_n_ns;
  output [0:0]O55;
  output O23;
  input [3:0]act_this_rank_r;
  input demand_act_priority_r;
  input demand_act_priority_r_15;
  input I60;
  input I35;
  input sent_row;
  input demand_act_priority_r_16;
  input demand_act_priority_r_17;
  input I67;
  input I70;
  input I71;
  input inhbt_act_faw_r;
  input I1;
  input p_37_out;
  input p_76_out;
  input p_154_out;
  input p_115_out;
  input I2;
  input maint_zq_r;
  input [0:0]mc_cs_n_ns;
  input I72;
  input [12:0]I32;
  input I73;
  input [12:0]I33;
  input [2:0]I57;
  input [2:0]I58;
  input [2:0]I56;
  input [2:0]I55;
  input [11:0]I69;
  input [11:0]I68;
  input maint_srx_r;
  input I31;
  input CLK;

  wire CLK;
  wire I1;
  wire I2;
  wire I31;
  wire [12:0]I32;
  wire [12:0]I33;
  wire I35;
  wire [2:0]I55;
  wire [2:0]I56;
  wire [2:0]I57;
  wire [2:0]I58;
  wire I60;
  wire I67;
  wire [11:0]I68;
  wire [11:0]I69;
  wire I70;
  wire I71;
  wire I72;
  wire I73;
  wire [0:0]O17;
  wire O23;
  wire [2:0]O44;
  wire [0:0]O55;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire demand_act_priority_r;
  wire demand_act_priority_r_15;
  wire demand_act_priority_r_16;
  wire demand_act_priority_r_17;
  wire granted_row_ns;
  wire inhbt_act_faw_r;
  wire [3:0]last_master_r;
  wire maint_srx_r;
  wire maint_zq_r;
  wire [12:0]mc_address_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire \n_0_cmd_pipe_plus.mc_address[13]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[14]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[15]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[16]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[17]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[18]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[19]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[20]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[21]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[22]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[23]_i_3 ;
  wire \n_0_cmd_pipe_plus.mc_address[24]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_3 ;
  wire \n_0_cmd_pipe_plus.mc_address[25]_i_4 ;
  wire \n_0_cmd_pipe_plus.mc_bank[3]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[4]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_bank[5]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_ras_n[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ;
  wire \n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ;
  wire \n_0_grant_r[0]_i_1__1 ;
  wire \n_0_grant_r[1]_i_1__1 ;
  wire \n_0_grant_r[1]_i_2__1 ;
  wire \n_0_grant_r[1]_i_3 ;
  wire \n_0_grant_r[1]_i_4 ;
  wire \n_0_grant_r[1]_i_5__0 ;
  wire \n_0_grant_r[1]_i_7 ;
  wire \n_0_grant_r[2]_i_1__1 ;
  wire \n_0_grant_r[2]_i_2 ;
  wire \n_0_grant_r[2]_i_3 ;
  wire \n_0_grant_r[3]_i_10 ;
  wire \n_0_grant_r[3]_i_11 ;
  wire \n_0_grant_r[3]_i_13 ;
  wire \n_0_grant_r[3]_i_14 ;
  wire \n_0_grant_r[3]_i_1__1 ;
  wire \n_0_grant_r[3]_i_2__0 ;
  wire \n_0_grant_r[3]_i_3 ;
  wire \n_0_grant_r[3]_i_4__0 ;
  wire \n_0_grant_r[3]_i_5 ;
  wire \n_0_grant_r[3]_i_6__0 ;
  wire \n_0_grant_r[3]_i_7 ;
  wire \n_0_grant_r[3]_i_8 ;
  wire \n_0_inhbt_act_faw.SRLC32E0_i_2 ;
  wire p_115_out;
  wire p_154_out;
  wire p_37_out;
  wire p_3_in;
  wire p_5_in;
  wire p_5_in16_in;
  wire p_5_in9_in;
  wire p_76_out;
  wire sent_row;

LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[0]),
        .I2(\n_0_cmd_pipe_plus.mc_address[13]_i_2 ),
        .I3(I33[0]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[0]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(Q[2]),
        .I1(I69[0]),
        .I2(Q[3]),
        .I3(I68[0]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[13]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[1]),
        .I2(\n_0_cmd_pipe_plus.mc_address[14]_i_2 ),
        .I3(I33[1]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[1]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(Q[2]),
        .I1(I69[1]),
        .I2(Q[3]),
        .I3(I68[1]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[14]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF44F4)) 
     \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[2]),
        .I2(I33[2]),
        .I3(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .I4(\n_0_cmd_pipe_plus.mc_address[15]_i_2 ),
        .O(mc_address_ns[2]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(Q[2]),
        .I1(I69[2]),
        .I2(Q[3]),
        .I3(I68[2]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[15]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[3]),
        .I2(\n_0_cmd_pipe_plus.mc_address[16]_i_2 ),
        .I3(I33[3]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[3]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(Q[2]),
        .I1(I69[3]),
        .I2(Q[3]),
        .I3(I68[3]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[16]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[4]),
        .I2(\n_0_cmd_pipe_plus.mc_address[17]_i_2 ),
        .I3(I33[4]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[4]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(Q[2]),
        .I1(I69[4]),
        .I2(Q[3]),
        .I3(I68[4]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[17]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[5]),
        .I2(\n_0_cmd_pipe_plus.mc_address[18]_i_2 ),
        .I3(I33[5]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[5]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(Q[2]),
        .I1(I69[5]),
        .I2(Q[3]),
        .I3(I68[5]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[18]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[6]),
        .I2(\n_0_cmd_pipe_plus.mc_address[19]_i_2 ),
        .I3(I33[6]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[6]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(Q[2]),
        .I1(I69[6]),
        .I2(Q[3]),
        .I3(I68[6]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[19]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF44F4)) 
     \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[7]),
        .I2(I33[7]),
        .I3(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .I4(\n_0_cmd_pipe_plus.mc_address[20]_i_2 ),
        .O(mc_address_ns[7]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(Q[2]),
        .I1(I69[7]),
        .I2(Q[3]),
        .I3(I68[7]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[20]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[8]),
        .I2(\n_0_cmd_pipe_plus.mc_address[21]_i_2 ),
        .I3(I33[8]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[8]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(Q[2]),
        .I1(I69[8]),
        .I2(Q[3]),
        .I3(I68[8]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[21]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[9]),
        .I2(\n_0_cmd_pipe_plus.mc_address[22]_i_2 ),
        .I3(I33[9]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[9]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(Q[2]),
        .I1(I69[9]),
        .I2(Q[3]),
        .I3(I68[9]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[22]_i_2 ));
LUT5 #(
    .INIT(32'hFFF8F8F8)) 
     \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ),
        .I1(I32[10]),
        .I2(I73),
        .I3(I33[10]),
        .I4(\n_0_cmd_pipe_plus.mc_address[23]_i_3 ),
        .O(mc_address_ns[10]));
(* SOFT_HLUTNM = "soft_lutpair593" *) 
   LUT4 #(
    .INIT(16'h0008)) 
     \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(Q[1]),
        .I1(p_115_out),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_address[23]_i_3 ));
(* SOFT_HLUTNM = "soft_lutpair592" *) 
   LUT2 #(
    .INIT(4'hB)) 
     \cmd_pipe_plus.mc_address[23]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(O23));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[11]),
        .I2(\n_0_cmd_pipe_plus.mc_address[24]_i_2 ),
        .I3(I33[11]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(mc_address_ns[11]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(Q[2]),
        .I1(I69[10]),
        .I2(Q[3]),
        .I3(I68[10]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[24]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF44F4)) 
     \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I32[12]),
        .I2(I33[12]),
        .I3(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ),
        .O(mc_address_ns[12]));
(* SOFT_HLUTNM = "soft_lutpair591" *) 
   LUT4 #(
    .INIT(16'hFEFF)) 
     \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair594" *) 
   LUT3 #(
    .INIT(8'hEF)) 
     \cmd_pipe_plus.mc_address[25]_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_address[25]_i_4 
       (.I0(Q[2]),
        .I1(I69[11]),
        .I2(Q[3]),
        .I3(I68[11]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_address[25]_i_4 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I57[0]),
        .I2(\n_0_cmd_pipe_plus.mc_bank[3]_i_2 ),
        .I3(I58[0]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(O44[0]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(Q[2]),
        .I1(I56[0]),
        .I2(Q[3]),
        .I3(I55[0]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_bank[3]_i_2 ));
LUT5 #(
    .INIT(32'hFFFF44F4)) 
     \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I57[1]),
        .I2(I58[1]),
        .I3(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .I4(\n_0_cmd_pipe_plus.mc_bank[4]_i_2 ),
        .O(O44[1]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(Q[2]),
        .I1(I56[1]),
        .I2(Q[3]),
        .I3(I55[1]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_bank[4]_i_2 ));
LUT5 #(
    .INIT(32'hF4F4FFF4)) 
     \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_address[25]_i_2 ),
        .I1(I57[2]),
        .I2(\n_0_cmd_pipe_plus.mc_bank[5]_i_2 ),
        .I3(I58[2]),
        .I4(\n_0_cmd_pipe_plus.mc_address[25]_i_3 ),
        .O(O44[2]));
LUT6 #(
    .INIT(64'hF808F808F808FFFF)) 
     \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(Q[2]),
        .I1(I56[2]),
        .I2(Q[3]),
        .I3(I55[2]),
        .I4(I2),
        .I5(sent_row),
        .O(\n_0_cmd_pipe_plus.mc_bank[5]_i_2 ));
LUT6 #(
    .INIT(64'h5555FD5555FFFDFF)) 
     \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_ras_n[1]_i_2 ),
        .I1(maint_zq_r),
        .I2(maint_srx_r),
        .I3(I2),
        .I4(I31),
        .I5(sent_row),
        .O(O55));
LUT6 #(
    .INIT(64'h00005555CCC05555)) 
     \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(sent_row),
        .I1(\n_0_cmd_pipe_plus.mc_ras_n[1]_i_2 ),
        .I2(maint_zq_r),
        .I3(maint_srx_r),
        .I4(I2),
        .I5(I31),
        .O(mc_ras_n_ns));
(* SOFT_HLUTNM = "soft_lutpair593" *) 
   LUT4 #(
    .INIT(16'h0001)) 
     \cmd_pipe_plus.mc_ras_n[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_ras_n[1]_i_2 ));
LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
     \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(\n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ),
        .I1(\n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ),
        .I2(\n_0_cmd_pipe_plus.mc_ras_n[1]_i_2 ),
        .I3(I35),
        .I4(I2),
        .I5(maint_zq_r),
        .O(O17));
(* SOFT_HLUTNM = "soft_lutpair591" *) 
   LUT5 #(
    .INIT(32'h00000008)) 
     \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(Q[0]),
        .I1(p_154_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[1]_i_2 ));
LUT6 #(
    .INIT(64'hFFE2FFE2FFF3FFC0)) 
     \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(p_76_out),
        .I1(Q[3]),
        .I2(p_37_out),
        .I3(mc_cs_n_ns),
        .I4(I72),
        .I5(Q[2]),
        .O(\n_0_cmd_pipe_plus.mc_we_n[1]_i_3 ));
LUT5 #(
    .INIT(32'h00000E00)) 
     \grant_r[0]_i_1__1 
       (.I0(\n_0_grant_r[1]_i_2__1 ),
        .I1(\n_0_grant_r[3]_i_4__0 ),
        .I2(\n_0_grant_r[2]_i_3 ),
        .I3(\n_0_grant_r[1]_i_4 ),
        .I4(\n_0_grant_r[3]_i_6__0 ),
        .O(\n_0_grant_r[0]_i_1__1 ));
LUT6 #(
    .INIT(64'h0002000200030303)) 
     \grant_r[1]_i_1__1 
       (.I0(\n_0_grant_r[1]_i_2__1 ),
        .I1(\n_0_grant_r[1]_i_3 ),
        .I2(\n_0_grant_r[2]_i_3 ),
        .I3(\n_0_grant_r[1]_i_4 ),
        .I4(\n_0_grant_r[2]_i_2 ),
        .I5(p_3_in),
        .O(\n_0_grant_r[1]_i_1__1 ));
LUT2 #(
    .INIT(4'h2)) 
     \grant_r[1]_i_2__1 
       (.I0(\n_0_grant_r[3]_i_5 ),
        .I1(\n_0_grant_r[3]_i_3 ),
        .O(\n_0_grant_r[1]_i_2__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
     \grant_r[1]_i_3 
       (.I0(demand_act_priority_r_16),
        .I1(Q[3]),
        .I2(demand_act_priority_r_17),
        .I3(\n_0_grant_r[3]_i_7 ),
        .I4(\n_0_grant_r[1]_i_5__0 ),
        .I5(I67),
        .O(\n_0_grant_r[1]_i_3 ));
LUT6 #(
    .INIT(64'h000000000000FF8A)) 
     \grant_r[1]_i_4 
       (.I0(\n_0_grant_r[3]_i_10 ),
        .I1(Q[2]),
        .I2(demand_act_priority_r),
        .I3(demand_act_priority_r_15),
        .I4(\n_0_grant_r[1]_i_7 ),
        .I5(I60),
        .O(\n_0_grant_r[1]_i_4 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \grant_r[1]_i_5__0 
       (.I0(\n_0_grant_r[3]_i_14 ),
        .I1(Q[1]),
        .I2(inhbt_act_faw_r),
        .I3(I1),
        .I4(p_76_out),
        .I5(Q[2]),
        .O(\n_0_grant_r[1]_i_5__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \grant_r[1]_i_7 
       (.I0(\n_0_grant_r[3]_i_13 ),
        .I1(Q[0]),
        .I2(inhbt_act_faw_r),
        .I3(I1),
        .I4(p_37_out),
        .I5(Q[3]),
        .O(\n_0_grant_r[1]_i_7 ));
LUT5 #(
    .INIT(32'h00000007)) 
     \grant_r[2]_i_1__1 
       (.I0(\n_0_grant_r[2]_i_2 ),
        .I1(\n_0_grant_r[3]_i_2__0 ),
        .I2(\n_0_grant_r[3]_i_5 ),
        .I3(\n_0_grant_r[3]_i_6__0 ),
        .I4(\n_0_grant_r[2]_i_3 ),
        .O(\n_0_grant_r[2]_i_1__1 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFAFFFACC)) 
     \grant_r[2]_i_2 
       (.I0(Q[2]),
        .I1(last_master_r[2]),
        .I2(Q[3]),
        .I3(sent_row),
        .I4(last_master_r[3]),
        .I5(I35),
        .O(\n_0_grant_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair590" *) 
   LUT5 #(
    .INIT(32'h45400000)) 
     \grant_r[2]_i_3 
       (.I0(I35),
        .I1(Q[2]),
        .I2(sent_row),
        .I3(last_master_r[2]),
        .I4(\n_0_grant_r[3]_i_3 ),
        .O(\n_0_grant_r[2]_i_3 ));
LUT4 #(
    .INIT(16'hB0BB)) 
     \grant_r[3]_i_10 
       (.I0(Q[3]),
        .I1(demand_act_priority_r_17),
        .I2(Q[1]),
        .I3(demand_act_priority_r_16),
        .O(\n_0_grant_r[3]_i_10 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \grant_r[3]_i_11 
       (.I0(\n_0_grant_r[3]_i_14 ),
        .I1(Q[2]),
        .I2(inhbt_act_faw_r),
        .I3(I1),
        .I4(p_115_out),
        .I5(Q[1]),
        .O(\n_0_grant_r[3]_i_11 ));
LUT4 #(
    .INIT(16'hF888)) 
     \grant_r[3]_i_13 
       (.I0(Q[1]),
        .I1(p_115_out),
        .I2(Q[2]),
        .I3(p_76_out),
        .O(\n_0_grant_r[3]_i_13 ));
LUT4 #(
    .INIT(16'hF888)) 
     \grant_r[3]_i_14 
       (.I0(Q[0]),
        .I1(p_154_out),
        .I2(Q[3]),
        .I3(p_37_out),
        .O(\n_0_grant_r[3]_i_14 ));
LUT6 #(
    .INIT(64'h0000000070705000)) 
     \grant_r[3]_i_1__1 
       (.I0(p_5_in9_in),
        .I1(\n_0_grant_r[3]_i_2__0 ),
        .I2(\n_0_grant_r[3]_i_3 ),
        .I3(\n_0_grant_r[3]_i_4__0 ),
        .I4(\n_0_grant_r[3]_i_5 ),
        .I5(\n_0_grant_r[3]_i_6__0 ),
        .O(\n_0_grant_r[3]_i_1__1 ));
LUT2 #(
    .INIT(4'hB)) 
     \grant_r[3]_i_2__0 
       (.I0(\n_0_grant_r[1]_i_4 ),
        .I1(\n_0_grant_r[1]_i_3 ),
        .O(\n_0_grant_r[3]_i_2__0 ));
LUT6 #(
    .INIT(64'h000000000000FF0B)) 
     \grant_r[3]_i_3 
       (.I0(Q[1]),
        .I1(demand_act_priority_r_16),
        .I2(\n_0_grant_r[3]_i_7 ),
        .I3(demand_act_priority_r_17),
        .I4(\n_0_grant_r[3]_i_8 ),
        .I5(I71),
        .O(\n_0_grant_r[3]_i_3 ));
LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
     \grant_r[3]_i_4__0 
       (.I0(Q[0]),
        .I1(last_master_r[0]),
        .I2(I35),
        .I3(Q[1]),
        .I4(sent_row),
        .I5(last_master_r[1]),
        .O(\n_0_grant_r[3]_i_4__0 ));
LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
     \grant_r[3]_i_5 
       (.I0(\n_0_grant_r[3]_i_10 ),
        .I1(Q[0]),
        .I2(demand_act_priority_r_15),
        .I3(demand_act_priority_r),
        .I4(\n_0_grant_r[3]_i_11 ),
        .I5(I70),
        .O(\n_0_grant_r[3]_i_5 ));
(* SOFT_HLUTNM = "soft_lutpair589" *) 
   LUT5 #(
    .INIT(32'h00004540)) 
     \grant_r[3]_i_6__0 
       (.I0(I35),
        .I1(Q[0]),
        .I2(sent_row),
        .I3(last_master_r[0]),
        .I4(\n_0_grant_r[1]_i_3 ),
        .O(\n_0_grant_r[3]_i_6__0 ));
(* SOFT_HLUTNM = "soft_lutpair592" *) 
   LUT4 #(
    .INIT(16'h4F44)) 
     \grant_r[3]_i_7 
       (.I0(Q[0]),
        .I1(demand_act_priority_r_15),
        .I2(Q[2]),
        .I3(demand_act_priority_r),
        .O(\n_0_grant_r[3]_i_7 ));
LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
     \grant_r[3]_i_8 
       (.I0(\n_0_grant_r[3]_i_13 ),
        .I1(Q[3]),
        .I2(inhbt_act_faw_r),
        .I3(I1),
        .I4(p_154_out),
        .I5(Q[0]),
        .O(\n_0_grant_r[3]_i_8 ));
FDRE \grant_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[0]_i_1__1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \grant_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[1]_i_1__1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \grant_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[2]_i_1__1 ),
        .Q(Q[2]),
        .R(1'b0));
FDRE \grant_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_grant_r[3]_i_1__1 ),
        .Q(Q[3]),
        .R(1'b0));
LUT2 #(
    .INIT(4'hB)) 
     granted_row_r_i_1
       (.I0(\n_0_grant_r[3]_i_2__0 ),
        .I1(\n_0_grant_r[1]_i_2__1 ),
        .O(granted_row_ns));
LUT5 #(
    .INIT(32'hFFFFF888)) 
     \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(act_this_rank_r[0]),
        .I1(Q[0]),
        .I2(act_this_rank_r[3]),
        .I3(Q[3]),
        .I4(\n_0_inhbt_act_faw.SRLC32E0_i_2 ),
        .O(act_this_rank));
(* SOFT_HLUTNM = "soft_lutpair594" *) 
   LUT4 #(
    .INIT(16'hF888)) 
     \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[1]),
        .I1(act_this_rank_r[1]),
        .I2(Q[2]),
        .I3(act_this_rank_r[2]),
        .O(\n_0_inhbt_act_faw.SRLC32E0_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair589" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[0]_i_1 
       (.I0(last_master_r[0]),
        .I1(sent_row),
        .I2(Q[0]),
        .I3(I35),
        .O(p_5_in16_in));
LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[1]_i_1 
       (.I0(last_master_r[1]),
        .I1(sent_row),
        .I2(Q[1]),
        .I3(I35),
        .O(p_3_in));
(* SOFT_HLUTNM = "soft_lutpair590" *) 
   LUT4 #(
    .INIT(16'h00E2)) 
     \last_master_r[2]_i_1 
       (.I0(last_master_r[2]),
        .I1(sent_row),
        .I2(Q[2]),
        .I3(I35),
        .O(p_5_in));
LUT4 #(
    .INIT(16'hFEAE)) 
     \last_master_r[3]_i_1 
       (.I0(I35),
        .I1(last_master_r[3]),
        .I2(sent_row),
        .I3(Q[3]),
        .O(p_5_in9_in));
FDRE \last_master_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in16_in),
        .Q(last_master_r[0]),
        .R(1'b0));
FDRE \last_master_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_3_in),
        .Q(last_master_r[1]),
        .R(1'b0));
FDRE \last_master_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in),
        .Q(last_master_r[2]),
        .R(1'b0));
FDRE \last_master_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_in9_in),
        .Q(last_master_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_tempmon" *) 
module migmig_7series_v2_0_tempmon
   (D,
    CLK,
    I1,
    device_temp_i);
  output [11:0]D;
  input CLK;
  input I1;
  input [11:0]device_temp_i;

  wire CLK;
  wire [11:0]D;
  wire I1;
  wire [11:0]device_temp_i;
  wire [11:0]device_temp_r;
  wire [11:0]device_temp_sync_r1;
  wire [11:0]device_temp_sync_r2;
  wire [11:0]device_temp_sync_r3;
  wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire [11:0]device_temp_sync_r5;
  wire \n_0_device_temp_101[11]_i_4 ;
  wire \n_0_device_temp_101[11]_i_5 ;
  wire \n_0_device_temp_101[11]_i_6 ;
  wire \n_0_device_temp_101[11]_i_7 ;
  wire \n_0_device_temp_101[11]_i_8 ;
  wire \n_0_device_temp_r[0]_i_1 ;
  wire \n_0_device_temp_r[10]_i_1 ;
  wire \n_0_device_temp_r[11]_i_1 ;
  wire \n_0_device_temp_r[1]_i_1 ;
  wire \n_0_device_temp_r[2]_i_1 ;
  wire \n_0_device_temp_r[3]_i_1 ;
  wire \n_0_device_temp_r[4]_i_1 ;
  wire \n_0_device_temp_r[5]_i_1 ;
  wire \n_0_device_temp_r[6]_i_1 ;
  wire \n_0_device_temp_r[7]_i_1 ;
  wire \n_0_device_temp_r[8]_i_1 ;
  wire \n_0_device_temp_r[9]_i_1 ;
  wire n_0_device_temp_sync_r4_neq_r3_i_2;
  wire n_0_device_temp_sync_r4_neq_r3_i_3;
  wire n_0_device_temp_sync_r4_neq_r3_i_4;
  wire n_0_device_temp_sync_r4_neq_r3_i_5;
  wire n_0_device_temp_sync_r4_neq_r3_reg_i_1;
  wire \n_0_sync_cntr[3]_i_1 ;
  wire \n_0_sync_cntr[3]_i_2 ;
  wire n_1_device_temp_sync_r4_neq_r3_reg_i_1;
  wire n_2_device_temp_sync_r4_neq_r3_reg_i_1;
  wire n_3_device_temp_sync_r4_neq_r3_reg_i_1;
  wire [3:0]p_0_in__4;
  wire [3:0]sync_cntr_reg__0;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ;
  wire \u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;

LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[0]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[0]),
        .O(D[0]));
LUT3 #(
    .INIT(8'hBA)) 
     \device_temp_101[10]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[10]),
        .O(D[10]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[11]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[11]),
        .O(D[11]));
LUT5 #(
    .INIT(32'h0000EF0F)) 
     \device_temp_101[11]_i_2 
       (.I0(device_temp_r[1]),
        .I1(device_temp_r[0]),
        .I2(\n_0_device_temp_101[11]_i_4 ),
        .I3(device_temp_r[2]),
        .I4(\n_0_device_temp_101[11]_i_5 ),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ));
LUT6 #(
    .INIT(64'h000000000002AAAA)) 
     \device_temp_101[11]_i_3 
       (.I0(\n_0_device_temp_101[11]_i_6 ),
        .I1(device_temp_r[8]),
        .I2(device_temp_r[9]),
        .I3(device_temp_r[10]),
        .I4(device_temp_r[11]),
        .I5(\n_0_device_temp_101[11]_i_7 ),
        .O(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
LUT5 #(
    .INIT(32'h00000001)) 
     \device_temp_101[11]_i_4 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[3]),
        .I2(device_temp_r[6]),
        .I3(device_temp_r[8]),
        .I4(device_temp_r[9]),
        .O(\n_0_device_temp_101[11]_i_4 ));
LUT6 #(
    .INIT(64'h04CCFFFFFFFFFFFF)) 
     \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(\n_0_device_temp_101[11]_i_8 ),
        .I2(device_temp_r[5]),
        .I3(device_temp_r[7]),
        .I4(device_temp_r[10]),
        .I5(device_temp_r[11]),
        .O(\n_0_device_temp_101[11]_i_5 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \device_temp_101[11]_i_6 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[5]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[11]),
        .O(\n_0_device_temp_101[11]_i_6 ));
LUT6 #(
    .INIT(64'hFF80000000000000)) 
     \device_temp_101[11]_i_7 
       (.I0(device_temp_r[5]),
        .I1(device_temp_r[2]),
        .I2(device_temp_r[3]),
        .I3(device_temp_r[6]),
        .I4(device_temp_r[7]),
        .I5(device_temp_r[11]),
        .O(\n_0_device_temp_101[11]_i_7 ));
LUT2 #(
    .INIT(4'h1)) 
     \device_temp_101[11]_i_8 
       (.I0(device_temp_r[8]),
        .I1(device_temp_r[9]),
        .O(\n_0_device_temp_101[11]_i_8 ));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[1]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[1]),
        .O(D[1]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[2]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[2]),
        .O(D[2]));
LUT3 #(
    .INIT(8'hDC)) 
     \device_temp_101[3]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[3]),
        .O(D[3]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[4]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[4]),
        .O(D[4]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[5]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[5]),
        .O(D[5]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[6]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[6]),
        .O(D[6]));
LUT3 #(
    .INIT(8'hFE)) 
     \device_temp_101[7]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[7]),
        .O(D[7]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[8]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[8]),
        .O(D[8]));
LUT3 #(
    .INIT(8'h10)) 
     \device_temp_101[9]_i_1 
       (.I0(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[9]),
        .O(D[9]));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[0]_i_1 
       (.I0(device_temp_r[0]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[0]),
        .O(\n_0_device_temp_r[0]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[10]_i_1 
       (.I0(device_temp_r[10]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[10]),
        .O(\n_0_device_temp_r[10]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[11]_i_1 
       (.I0(device_temp_r[11]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[11]),
        .O(\n_0_device_temp_r[11]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[1]_i_1 
       (.I0(device_temp_r[1]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[1]),
        .O(\n_0_device_temp_r[1]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[2]_i_1 
       (.I0(device_temp_r[2]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[2]),
        .O(\n_0_device_temp_r[2]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[3]_i_1 
       (.I0(device_temp_r[3]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[3]),
        .O(\n_0_device_temp_r[3]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[4]_i_1 
       (.I0(device_temp_r[4]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[4]),
        .O(\n_0_device_temp_r[4]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[5]_i_1 
       (.I0(device_temp_r[5]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[5]),
        .O(\n_0_device_temp_r[5]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[6]_i_1 
       (.I0(device_temp_r[6]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[6]),
        .O(\n_0_device_temp_r[6]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[7]_i_1 
       (.I0(device_temp_r[7]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[7]),
        .O(\n_0_device_temp_r[7]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[8]_i_1 
       (.I0(device_temp_r[8]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[8]),
        .O(\n_0_device_temp_r[8]_i_1 ));
LUT6 #(
    .INIT(64'hEAAAAAAA2AAAAAAA)) 
     \device_temp_r[9]_i_1 
       (.I0(device_temp_r[9]),
        .I1(sync_cntr_reg__0[3]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .I4(sync_cntr_reg__0[2]),
        .I5(device_temp_sync_r5[9]),
        .O(\n_0_device_temp_r[9]_i_1 ));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[0]_i_1 ),
        .Q(device_temp_r[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[10]_i_1 ),
        .Q(device_temp_r[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[11]_i_1 ),
        .Q(device_temp_r[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[1]_i_1 ),
        .Q(device_temp_r[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[2]_i_1 ),
        .Q(device_temp_r[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[3]_i_1 ),
        .Q(device_temp_r[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[4]_i_1 ),
        .Q(device_temp_r[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[5]_i_1 ),
        .Q(device_temp_r[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[6]_i_1 ),
        .Q(device_temp_r[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[7]_i_1 ),
        .Q(device_temp_r[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[8]_i_1 ),
        .Q(device_temp_r[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_r_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_device_temp_r[9]_i_1 ),
        .Q(device_temp_r[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_i[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r2_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r3_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_2));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_3));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_4));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(n_0_device_temp_sync_r4_neq_r3_i_5));
FDRE device_temp_sync_r4_neq_r3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_device_temp_sync_r4_neq_r3_reg_i_1),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({n_0_device_temp_sync_r4_neq_r3_reg_i_1,n_1_device_temp_sync_r4_neq_r3_reg_i_1,n_2_device_temp_sync_r4_neq_r3_reg_i_1,n_3_device_temp_sync_r4_neq_r3_reg_i_1}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({n_0_device_temp_sync_r4_neq_r3_i_2,n_0_device_temp_sync_r4_neq_r3_i_3,n_0_device_temp_sync_r4_neq_r3_i_4,n_0_device_temp_sync_r4_neq_r3_i_5}));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r4_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
(* ASYNC_REG *) 
   FDRE \device_temp_sync_r5_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .O(p_0_in__4[0]));
(* SOFT_HLUTNM = "soft_lutpair1" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .O(p_0_in__4[1]));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg__0[2]),
        .I1(sync_cntr_reg__0[1]),
        .I2(sync_cntr_reg__0[0]),
        .O(p_0_in__4[2]));
LUT2 #(
    .INIT(4'hE)) 
     \sync_cntr[3]_i_1 
       (.I0(device_temp_sync_r4_neq_r3),
        .I1(I1),
        .O(\n_0_sync_cntr[3]_i_1 ));
LUT4 #(
    .INIT(16'h7FFF)) 
     \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg__0[3]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[1]),
        .I3(sync_cntr_reg__0[2]),
        .O(\n_0_sync_cntr[3]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair0" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg__0[3]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[1]),
        .I3(sync_cntr_reg__0[2]),
        .O(p_0_in__4[3]));
(* counter = "96" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[0] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__4[0]),
        .Q(sync_cntr_reg__0[0]),
        .R(\n_0_sync_cntr[3]_i_1 ));
(* counter = "96" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[1] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__4[1]),
        .Q(sync_cntr_reg__0[1]),
        .R(\n_0_sync_cntr[3]_i_1 ));
(* counter = "96" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[2] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__4[2]),
        .Q(sync_cntr_reg__0[2]),
        .R(\n_0_sync_cntr[3]_i_1 ));
(* counter = "96" *) 
   FDRE #(
    .INIT(1'b0)) 
     \sync_cntr_reg[3] 
       (.C(CLK),
        .CE(\n_0_sync_cntr[3]_i_2 ),
        .D(p_0_in__4[3]),
        .Q(sync_cntr_reg__0[3]),
        .R(\n_0_sync_cntr[3]_i_1 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ui_cmd" *) 
module migmig_7series_v2_0_ui_cmd
   (E,
    O1,
    O3,
    D,
    wr_accepted,
    O2,
    O4,
    O5,
    O6,
    I23,
    S,
    I22,
    O7,
    O10,
    I29,
    I30,
    row,
    I31,
    CO,
    p_106_out,
    p_145_out,
    p_28_out,
    p_67_out,
    O11,
    O12,
    was_wr0,
    app_rdy_ns,
    CLK,
    reset,
    app_en,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    p_0_in,
    Q,
    I1,
    O9,
    O8,
    I2,
    O25,
    DOB,
    I3,
    O24,
    I4,
    O23,
    I5,
    O22,
    I6,
    O20,
    I7,
    O21,
    app_addr,
    app_cmd);
  output [0:0]E;
  output O1;
  output O3;
  output [0:0]D;
  output wr_accepted;
  output O2;
  output O4;
  output [2:0]O5;
  output O6;
  output [0:0]I23;
  output [0:0]S;
  output [0:0]I22;
  output O7;
  output O10;
  output [2:0]I29;
  output [2:0]I30;
  output [12:0]row;
  output [9:0]I31;
  output [0:0]CO;
  output p_106_out;
  output p_145_out;
  output p_28_out;
  output p_67_out;
  output O11;
  output [0:0]O12;
  output was_wr0;
  input app_rdy_ns;
  input CLK;
  input reset;
  input app_en;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [0:0]p_0_in;
  input [2:0]Q;
  input [2:0]I1;
  input [0:0]O9;
  input [9:0]O8;
  input [0:0]I2;
  input [0:0]O25;
  input [1:0]DOB;
  input [0:0]I3;
  input [0:0]O24;
  input I4;
  input [2:0]O23;
  input I5;
  input [2:0]O22;
  input I6;
  input [2:0]O20;
  input I7;
  input [2:0]O21;
  input [25:0]app_addr;
  input [1:0]app_cmd;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DOB;
  wire [0:0]E;
  wire [2:0]I1;
  wire [0:0]I2;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [2:0]I29;
  wire [0:0]I3;
  wire [2:0]I30;
  wire [9:0]I31;
  wire I4;
  wire I5;
  wire I6;
  wire I7;
  wire O1;
  wire O10;
  wire O11;
  wire [0:0]O12;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [2:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire O3;
  wire O4;
  wire [2:0]O5;
  wire O6;
  wire O7;
  wire [9:0]O8;
  wire [0:0]O9;
  wire [2:0]Q;
  wire [0:0]S;
  wire [25:0]app_addr;
  wire app_addr_r10;
  wire [1:0]app_cmd;
  wire [0:0]app_cmd_r1;
  wire [0:0]app_cmd_r2;
  wire app_en;
  wire app_en_r1;
  wire app_rdy_ns;
  wire \n_0_app_addr_r1_reg[0] ;
  wire \n_0_app_addr_r1_reg[13] ;
  wire \n_0_app_addr_r1_reg[14] ;
  wire \n_0_app_addr_r1_reg[15] ;
  wire \n_0_app_addr_r1_reg[16] ;
  wire \n_0_app_addr_r1_reg[17] ;
  wire \n_0_app_addr_r1_reg[18] ;
  wire \n_0_app_addr_r1_reg[19] ;
  wire \n_0_app_addr_r1_reg[1] ;
  wire \n_0_app_addr_r1_reg[20] ;
  wire \n_0_app_addr_r1_reg[21] ;
  wire \n_0_app_addr_r1_reg[22] ;
  wire \n_0_app_addr_r1_reg[23] ;
  wire \n_0_app_addr_r1_reg[24] ;
  wire \n_0_app_addr_r1_reg[25] ;
  wire \n_0_app_addr_r1_reg[2] ;
  wire \n_0_app_addr_r1_reg[3] ;
  wire \n_0_app_addr_r1_reg[4] ;
  wire \n_0_app_addr_r1_reg[5] ;
  wire \n_0_app_addr_r1_reg[6] ;
  wire \n_0_app_addr_r1_reg[7] ;
  wire \n_0_app_addr_r1_reg[8] ;
  wire \n_0_app_addr_r1_reg[9] ;
  wire \n_0_app_addr_r2_reg[0] ;
  wire \n_0_app_addr_r2_reg[13] ;
  wire \n_0_app_addr_r2_reg[14] ;
  wire \n_0_app_addr_r2_reg[15] ;
  wire \n_0_app_addr_r2_reg[16] ;
  wire \n_0_app_addr_r2_reg[17] ;
  wire \n_0_app_addr_r2_reg[18] ;
  wire \n_0_app_addr_r2_reg[19] ;
  wire \n_0_app_addr_r2_reg[1] ;
  wire \n_0_app_addr_r2_reg[20] ;
  wire \n_0_app_addr_r2_reg[21] ;
  wire \n_0_app_addr_r2_reg[22] ;
  wire \n_0_app_addr_r2_reg[23] ;
  wire \n_0_app_addr_r2_reg[24] ;
  wire \n_0_app_addr_r2_reg[25] ;
  wire \n_0_app_addr_r2_reg[2] ;
  wire \n_0_app_addr_r2_reg[3] ;
  wire \n_0_app_addr_r2_reg[4] ;
  wire \n_0_app_addr_r2_reg[5] ;
  wire \n_0_app_addr_r2_reg[6] ;
  wire \n_0_app_addr_r2_reg[7] ;
  wire \n_0_app_addr_r2_reg[8] ;
  wire \n_0_app_addr_r2_reg[9] ;
  wire n_0_rb_hit_busy_r_i_2;
  wire n_0_rb_hit_busy_r_i_2__0;
  wire n_0_rb_hit_busy_r_i_2__1;
  wire n_0_rb_hit_busy_r_i_2__2;
  wire \n_0_req_data_buf_addr_r[1]_i_2 ;
  wire n_0_row_hit_r_i_3__0;
  wire n_0_row_hit_r_i_5__0;
  wire n_0_row_hit_r_i_6__0;
  wire n_0_row_hit_r_i_7__0;
  wire n_0_row_hit_r_reg_i_2__0;
  wire \n_0_wr_req_counter.wr_req_cnt_r[2]_i_2 ;
  wire n_1_row_hit_r_reg_i_2__0;
  wire n_2_row_hit_r_reg_i_2__0;
  wire n_3_row_hit_r_reg_i_2__0;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire p_106_out;
  wire p_145_out;
  wire [2:0]p_1_in;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire reset;
  wire [12:0]row;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:1]NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED;

LUT2 #(
    .INIT(4'h8)) 
     \app_addr_r1[25]_i_1 
       (.I0(E),
        .I1(app_en),
        .O(app_addr_r10));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[0] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[0]),
        .Q(\n_0_app_addr_r1_reg[0] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[10] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[10]),
        .Q(p_1_in[0]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[11] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[11]),
        .Q(p_1_in[1]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[12] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[12]),
        .Q(p_1_in[2]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[13] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[13]),
        .Q(\n_0_app_addr_r1_reg[13] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[14] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[14]),
        .Q(\n_0_app_addr_r1_reg[14] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[15] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[15]),
        .Q(\n_0_app_addr_r1_reg[15] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[16] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[16]),
        .Q(\n_0_app_addr_r1_reg[16] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[17] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[17]),
        .Q(\n_0_app_addr_r1_reg[17] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[18] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[18]),
        .Q(\n_0_app_addr_r1_reg[18] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[19] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[19]),
        .Q(\n_0_app_addr_r1_reg[19] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[1] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[1]),
        .Q(\n_0_app_addr_r1_reg[1] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[20] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[20]),
        .Q(\n_0_app_addr_r1_reg[20] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[21] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[21]),
        .Q(\n_0_app_addr_r1_reg[21] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[22] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[22]),
        .Q(\n_0_app_addr_r1_reg[22] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[23] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[23]),
        .Q(\n_0_app_addr_r1_reg[23] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[24] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[24]),
        .Q(\n_0_app_addr_r1_reg[24] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[25] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[25]),
        .Q(\n_0_app_addr_r1_reg[25] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[2] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[2]),
        .Q(\n_0_app_addr_r1_reg[2] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[3] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[3]),
        .Q(\n_0_app_addr_r1_reg[3] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[4] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[4]),
        .Q(\n_0_app_addr_r1_reg[4] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[5] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[5]),
        .Q(\n_0_app_addr_r1_reg[5] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[6] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[6]),
        .Q(\n_0_app_addr_r1_reg[6] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[7] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[7]),
        .Q(\n_0_app_addr_r1_reg[7] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[8] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[8]),
        .Q(\n_0_app_addr_r1_reg[8] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r1_reg[9] 
       (.C(CLK),
        .CE(app_addr_r10),
        .D(app_addr[9]),
        .Q(\n_0_app_addr_r1_reg[9] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[0] ),
        .Q(\n_0_app_addr_r2_reg[0] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[13] ),
        .Q(\n_0_app_addr_r2_reg[13] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[14] ),
        .Q(\n_0_app_addr_r2_reg[14] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[15] ),
        .Q(\n_0_app_addr_r2_reg[15] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[16] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[16] ),
        .Q(\n_0_app_addr_r2_reg[16] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[17] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[17] ),
        .Q(\n_0_app_addr_r2_reg[17] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[18] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[18] ),
        .Q(\n_0_app_addr_r2_reg[18] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[19] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[19] ),
        .Q(\n_0_app_addr_r2_reg[19] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[1] ),
        .Q(\n_0_app_addr_r2_reg[1] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[20] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[20] ),
        .Q(\n_0_app_addr_r2_reg[20] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[21] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[21] ),
        .Q(\n_0_app_addr_r2_reg[21] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[22] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[22] ),
        .Q(\n_0_app_addr_r2_reg[22] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[23] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[23] ),
        .Q(\n_0_app_addr_r2_reg[23] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[24] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[24] ),
        .Q(\n_0_app_addr_r2_reg[24] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[25] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[25] ),
        .Q(\n_0_app_addr_r2_reg[25] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[2] ),
        .Q(\n_0_app_addr_r2_reg[2] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[3] ),
        .Q(\n_0_app_addr_r2_reg[3] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[4] ),
        .Q(\n_0_app_addr_r2_reg[4] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[5] ),
        .Q(\n_0_app_addr_r2_reg[5] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[6] ),
        .Q(\n_0_app_addr_r2_reg[6] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[7] ),
        .Q(\n_0_app_addr_r2_reg[7] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[8] ),
        .Q(\n_0_app_addr_r2_reg[8] ),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     \app_addr_r2_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\n_0_app_addr_r1_reg[9] ),
        .Q(\n_0_app_addr_r2_reg[9] ),
        .R(reset));
FDRE \app_cmd_r1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[0]),
        .Q(app_cmd_r1),
        .R(1'b0));
FDRE \app_cmd_r1_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd[1]),
        .Q(O12),
        .R(1'b0));
FDRE \app_cmd_r2_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(app_cmd_r1),
        .Q(app_cmd_r2),
        .R(1'b0));
FDRE \app_cmd_r2_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(O12),
        .Q(O4),
        .R(1'b0));
FDRE app_en_r1_reg
       (.C(CLK),
        .CE(E),
        .D(app_en),
        .Q(app_en_r1),
        .R(reset));
FDRE app_en_r2_reg
       (.C(CLK),
        .CE(E),
        .D(app_en_r1),
        .Q(O1),
        .R(reset));
FDRE #(
    .INIT(1'b0)) 
     app_rdy_r_reg
       (.C(CLK),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair657" *) 
   LUT4 #(
    .INIT(16'h8008)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(O1),
        .I1(E),
        .I2(O4),
        .I3(app_cmd_r2),
        .O(wr_accepted));
LUT6 #(
    .INIT(64'h0000000088822282)) 
     rb_hit_busy_r_i_1
       (.I0(I4),
        .I1(O23[1]),
        .I2(p_0_in_0[1]),
        .I3(E),
        .I4(p_1_in[1]),
        .I5(n_0_rb_hit_busy_r_i_2__0),
        .O(p_106_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__0
       (.I0(I5),
        .I1(n_0_rb_hit_busy_r_i_2),
        .I2(O22[0]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_145_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__1
       (.I0(I6),
        .I1(n_0_rb_hit_busy_r_i_2__2),
        .I2(O20[0]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_28_out));
LUT6 #(
    .INIT(64'h2020200202022002)) 
     rb_hit_busy_r_i_1__2
       (.I0(I7),
        .I1(n_0_rb_hit_busy_r_i_2__1),
        .I2(O21[0]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_67_out));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .I3(O22[1]),
        .I4(I30[2]),
        .I5(O22[2]),
        .O(n_0_rb_hit_busy_r_i_2));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__0
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O23[2]),
        .I4(I30[0]),
        .I5(O23[0]),
        .O(n_0_rb_hit_busy_r_i_2__0));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__1
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O21[2]),
        .I4(I30[1]),
        .I5(O21[1]),
        .O(n_0_rb_hit_busy_r_i_2__1));
LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
     rb_hit_busy_r_i_2__2
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(O20[2]),
        .I4(I30[1]),
        .I5(O20[1]),
        .O(n_0_rb_hit_busy_r_i_2__2));
(* SOFT_HLUTNM = "soft_lutpair662" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(I30[0]));
(* SOFT_HLUTNM = "soft_lutpair661" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(I30[1]));
(* SOFT_HLUTNM = "soft_lutpair660" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(I30[2]));
LUT6 #(
    .INIT(64'hE2FFFFFFE2E2E2E2)) 
     \req_cmd_r[0]_i_2 
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(O3));
LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[0]_i_1 
       (.I0(\n_0_app_addr_r1_reg[0] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[0] ),
        .O(I31[0]));
(* SOFT_HLUTNM = "soft_lutpair671" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[1]_i_1 
       (.I0(\n_0_app_addr_r1_reg[1] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[1] ),
        .O(I31[1]));
(* SOFT_HLUTNM = "soft_lutpair671" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[2]_i_1 
       (.I0(\n_0_app_addr_r1_reg[2] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[2] ),
        .O(I31[2]));
(* SOFT_HLUTNM = "soft_lutpair670" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[3]_i_1 
       (.I0(\n_0_app_addr_r1_reg[3] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[3] ),
        .O(I31[3]));
(* SOFT_HLUTNM = "soft_lutpair670" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[4]_i_1 
       (.I0(\n_0_app_addr_r1_reg[4] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[4] ),
        .O(I31[4]));
(* SOFT_HLUTNM = "soft_lutpair669" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[5]_i_1 
       (.I0(\n_0_app_addr_r1_reg[5] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[5] ),
        .O(I31[5]));
(* SOFT_HLUTNM = "soft_lutpair669" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[6]_i_1 
       (.I0(\n_0_app_addr_r1_reg[6] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[6] ),
        .O(I31[6]));
(* SOFT_HLUTNM = "soft_lutpair668" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[7]_i_1 
       (.I0(\n_0_app_addr_r1_reg[7] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[7] ),
        .O(I31[7]));
(* SOFT_HLUTNM = "soft_lutpair668" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[8]_i_1 
       (.I0(\n_0_app_addr_r1_reg[8] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[8] ),
        .O(I31[8]));
(* SOFT_HLUTNM = "soft_lutpair667" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_col_r[9]_i_1 
       (.I0(\n_0_app_addr_r1_reg[9] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[9] ),
        .O(I31[9]));
LUT6 #(
    .INIT(64'hFF5014FF00501400)) 
     \req_data_buf_addr_r[0]_i_1 
       (.I0(reset),
        .I1(use_addr),
        .I2(I1[0]),
        .I3(app_cmd_r2),
        .I4(O4),
        .I5(DOB[0]),
        .O(I29[0]));
(* SOFT_HLUTNM = "soft_lutpair659" *) 
   LUT2 #(
    .INIT(4'h8)) 
     \req_data_buf_addr_r[0]_i_2 
       (.I0(E),
        .I1(O1),
        .O(use_addr));
LUT6 #(
    .INIT(64'hFF1414FF00141400)) 
     \req_data_buf_addr_r[1]_i_1 
       (.I0(reset),
        .I1(\n_0_req_data_buf_addr_r[1]_i_2 ),
        .I2(I1[1]),
        .I3(app_cmd_r2),
        .I4(O4),
        .I5(DOB[1]),
        .O(I29[1]));
(* SOFT_HLUTNM = "soft_lutpair657" *) 
   LUT5 #(
    .INIT(32'h40000000)) 
     \req_data_buf_addr_r[1]_i_2 
       (.I0(O4),
        .I1(app_cmd_r2),
        .I2(E),
        .I3(O1),
        .I4(I1[0]),
        .O(\n_0_req_data_buf_addr_r[1]_i_2 ));
LUT6 #(
    .INIT(64'hFF0606FF00060600)) 
     \req_data_buf_addr_r[2]_i_1 
       (.I0(O6),
        .I1(I1[2]),
        .I2(reset),
        .I3(app_cmd_r2),
        .I4(O4),
        .I5(I3),
        .O(I29[2]));
LUT6 #(
    .INIT(64'h0000800000000000)) 
     \req_data_buf_addr_r[3]_i_2 
       (.I0(I1[0]),
        .I1(O1),
        .I2(E),
        .I3(app_cmd_r2),
        .I4(O4),
        .I5(I1[1]),
        .O(O6));
(* SOFT_HLUTNM = "soft_lutpair658" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \req_data_buf_addr_r[3]_i_3 
       (.I0(app_cmd_r2),
        .I1(O4),
        .O(O10));
(* SOFT_HLUTNM = "soft_lutpair667" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[0]_i_1 
       (.I0(\n_0_app_addr_r1_reg[13] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[13] ),
        .O(row[0]));
(* SOFT_HLUTNM = "soft_lutpair664" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[10]_i_1 
       (.I0(\n_0_app_addr_r1_reg[23] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[23] ),
        .O(row[10]));
(* SOFT_HLUTNM = "soft_lutpair662" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[11]_i_1 
       (.I0(\n_0_app_addr_r1_reg[24] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[24] ),
        .O(row[11]));
(* SOFT_HLUTNM = "soft_lutpair663" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[12]_i_1 
       (.I0(\n_0_app_addr_r1_reg[25] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[25] ),
        .O(row[12]));
(* SOFT_HLUTNM = "soft_lutpair666" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[1]_i_1 
       (.I0(\n_0_app_addr_r1_reg[14] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[14] ),
        .O(row[1]));
(* SOFT_HLUTNM = "soft_lutpair665" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[2]_i_1 
       (.I0(\n_0_app_addr_r1_reg[15] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[15] ),
        .O(row[2]));
(* SOFT_HLUTNM = "soft_lutpair666" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[3]_i_1 
       (.I0(\n_0_app_addr_r1_reg[16] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[16] ),
        .O(row[3]));
(* SOFT_HLUTNM = "soft_lutpair664" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[4]_i_1 
       (.I0(\n_0_app_addr_r1_reg[17] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[17] ),
        .O(row[4]));
(* SOFT_HLUTNM = "soft_lutpair665" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[5]_i_1 
       (.I0(\n_0_app_addr_r1_reg[18] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[18] ),
        .O(row[5]));
(* SOFT_HLUTNM = "soft_lutpair661" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[6]_i_1 
       (.I0(\n_0_app_addr_r1_reg[19] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[19] ),
        .O(row[6]));
(* SOFT_HLUTNM = "soft_lutpair663" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[7]_i_1 
       (.I0(\n_0_app_addr_r1_reg[20] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[20] ),
        .O(row[7]));
(* SOFT_HLUTNM = "soft_lutpair659" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[8]_i_1 
       (.I0(\n_0_app_addr_r1_reg[21] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[21] ),
        .O(row[8]));
(* SOFT_HLUTNM = "soft_lutpair660" *) 
   LUT3 #(
    .INIT(8'hB8)) 
     \req_row_r_lcl[9]_i_1 
       (.I0(\n_0_app_addr_r1_reg[22] ),
        .I1(E),
        .I2(\n_0_app_addr_r2_reg[22] ),
        .O(row[9]));
LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
     req_wr_r_lcl_i_2
       (.I0(O4),
        .I1(E),
        .I2(O12),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(O11));
LUT4 #(
    .INIT(16'hE21D)) 
     row_hit_r_i_3
       (.I0(\n_0_app_addr_r2_reg[25] ),
        .I1(E),
        .I2(\n_0_app_addr_r1_reg[25] ),
        .I3(O9),
        .O(I23));
LUT4 #(
    .INIT(16'hE21D)) 
     row_hit_r_i_3__0
       (.I0(\n_0_app_addr_r2_reg[25] ),
        .I1(E),
        .I2(\n_0_app_addr_r1_reg[25] ),
        .I3(O8[9]),
        .O(n_0_row_hit_r_i_3__0));
LUT4 #(
    .INIT(16'hE21D)) 
     row_hit_r_i_3__1
       (.I0(\n_0_app_addr_r2_reg[25] ),
        .I1(E),
        .I2(\n_0_app_addr_r1_reg[25] ),
        .I3(I2),
        .O(S));
LUT4 #(
    .INIT(16'hE21D)) 
     row_hit_r_i_3__2
       (.I0(\n_0_app_addr_r2_reg[25] ),
        .I1(E),
        .I2(\n_0_app_addr_r1_reg[25] ),
        .I3(O25),
        .O(I22));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_5__0
       (.I0(row[6]),
        .I1(O8[6]),
        .I2(O8[8]),
        .I3(row[8]),
        .I4(O8[7]),
        .I5(row[7]),
        .O(n_0_row_hit_r_i_5__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_6__0
       (.I0(row[4]),
        .I1(O8[4]),
        .I2(O8[5]),
        .I3(row[5]),
        .I4(O8[3]),
        .I5(row[3]),
        .O(n_0_row_hit_r_i_6__0));
LUT6 #(
    .INIT(64'h9009000000009009)) 
     row_hit_r_i_7__0
       (.I0(row[1]),
        .I1(O8[1]),
        .I2(O8[2]),
        .I3(row[2]),
        .I4(O8[0]),
        .I5(row[0]),
        .O(n_0_row_hit_r_i_7__0));
CARRY4 row_hit_r_reg_i_1__0
       (.CI(n_0_row_hit_r_reg_i_2__0),
        .CO({NLW_row_hit_r_reg_i_1__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,n_0_row_hit_r_i_3__0}));
CARRY4 row_hit_r_reg_i_2__0
       (.CI(1'b0),
        .CO({n_0_row_hit_r_reg_i_2__0,n_1_row_hit_r_reg_i_2__0,n_2_row_hit_r_reg_i_2__0,n_3_row_hit_r_reg_i_2__0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_r_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({O24,n_0_row_hit_r_i_5__0,n_0_row_hit_r_i_6__0,n_0_row_hit_r_i_7__0}));
LUT6 #(
    .INIT(64'h5555155500004000)) 
     \strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(reset),
        .I1(O1),
        .I2(E),
        .I3(app_cmd_r2),
        .I4(O4),
        .I5(I1[0]),
        .O(O5[0]));
LUT6 #(
    .INIT(64'h4555555510000000)) 
     \strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(reset),
        .I1(O4),
        .I2(app_cmd_r2),
        .I3(use_addr),
        .I4(I1[0]),
        .I5(I1[1]),
        .O(O5[1]));
LUT3 #(
    .INIT(8'h06)) 
     \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(O6),
        .I1(I1[2]),
        .I2(reset),
        .O(O5[2]));
LUT5 #(
    .INIT(32'hE200E2E2)) 
     was_wr_i_1
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_r),
        .O(was_wr0));
LUT5 #(
    .INIT(32'h55410014)) 
     \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(reset),
        .I1(wr_accepted),
        .I2(p_0_in),
        .I3(\n_0_wr_req_counter.wr_req_cnt_r[2]_i_2 ),
        .I4(Q[2]),
        .O(D));
LUT6 #(
    .INIT(64'h7EE7EEEEEEEEEEEE)) 
     \wr_req_counter.wr_req_cnt_r[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(app_cmd_r2),
        .I3(O4),
        .I4(E),
        .I5(O1),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[2]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair658" *) 
   LUT5 #(
    .INIT(32'h96555555)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(p_0_in),
        .I1(app_cmd_r2),
        .I2(O4),
        .I3(E),
        .I4(O1),
        .O(O2));
LUT6 #(
    .INIT(64'hF7FFFFFF000000F7)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_3 
       (.I0(O1),
        .I1(E),
        .I2(O10),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(O7));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ui_rd_data" *) 
module migmig_7series_v2_0_ui_rd_data
   (O1,
    Q,
    I29,
    ADDRD,
    pointer_wr_data,
    CLK,
    reset,
    I1,
    I2,
    DOB,
    I3,
    O40,
    D);
  output O1;
  output [2:0]Q;
  output [0:0]I29;
  output [3:0]ADDRD;
  output [3:0]pointer_wr_data;
  input CLK;
  input reset;
  input I1;
  input I2;
  input [0:0]DOB;
  input [3:0]I3;
  input [3:0]O40;
  input [2:0]D;

  wire [3:0]ADDRD;
  wire CLK;
  wire [2:0]D;
  wire [0:0]DOB;
  wire I1;
  wire I2;
  wire [0:0]I29;
  wire [3:0]I3;
  wire O1;
  wire [3:0]O40;
  wire [2:0]Q;
  wire \n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ;
  wire \n_0_rd_buf_indx.ram_init_done_r_lcl_i_2 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ;
  wire \n_0_rd_buf_indx.rd_buf_indx_r_reg[4] ;
  wire \n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 ;
  wire [4:0]p_0_in__3;
  wire [3:0]pointer_wr_data;
  wire [3:0]ram_init_addr;
  wire [3:3]rd_data_buf_addr_r_lcl;
  wire reset;

LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(O40[1]),
        .I1(O1),
        .I2(ram_init_addr[1]),
        .O(pointer_wr_data[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(O40[0]),
        .I1(O1),
        .I2(ram_init_addr[0]),
        .O(pointer_wr_data[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(I3[3]),
        .I1(O1),
        .I2(ram_init_addr[3]),
        .O(ADDRD[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(I3[2]),
        .I1(O1),
        .I2(ram_init_addr[2]),
        .O(ADDRD[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(I3[1]),
        .I1(O1),
        .I2(ram_init_addr[1]),
        .O(ADDRD[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(I3[0]),
        .I1(O1),
        .I2(ram_init_addr[0]),
        .O(ADDRD[0]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(O40[3]),
        .I1(O1),
        .I2(ram_init_addr[3]),
        .O(pointer_wr_data[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(O40[2]),
        .I1(O1),
        .I2(ram_init_addr[2]),
        .O(pointer_wr_data[2]));
LUT4 #(
    .INIT(16'h5540)) 
     \rd_buf_indx.ram_init_done_r_lcl_i_1 
       (.I0(reset),
        .I1(\n_0_rd_buf_indx.rd_buf_indx_r_reg[4] ),
        .I2(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_2 ),
        .I3(O1),
        .O(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair673" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \rd_buf_indx.ram_init_done_r_lcl_i_2 
       (.I0(ram_init_addr[3]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[2]),
        .O(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_2 ));
FDRE \rd_buf_indx.ram_init_done_r_lcl_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_rd_buf_indx.ram_init_done_r_lcl_i_1 ),
        .Q(O1),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair674" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ram_init_addr[0]),
        .O(p_0_in__3[0]));
(* SOFT_HLUTNM = "soft_lutpair674" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .O(p_0_in__3[1]));
(* SOFT_HLUTNM = "soft_lutpair673" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[0]),
        .O(p_0_in__3[2]));
(* SOFT_HLUTNM = "soft_lutpair672" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr[3]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[2]),
        .O(p_0_in__3[3]));
LUT1 #(
    .INIT(2'h1)) 
     \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(O1),
        .O(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair672" *) 
   LUT5 #(
    .INIT(32'h6AAAAAAA)) 
     \rd_buf_indx.rd_buf_indx_r[4]_i_2 
       (.I0(\n_0_rd_buf_indx.rd_buf_indx_r_reg[4] ),
        .I1(ram_init_addr[2]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[0]),
        .I4(ram_init_addr[3]),
        .O(p_0_in__3[4]));
(* counter = "95" *) 
   FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(CLK),
        .CE(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .D(p_0_in__3[0]),
        .Q(ram_init_addr[0]),
        .R(reset));
(* counter = "95" *) 
   FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(CLK),
        .CE(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .D(p_0_in__3[1]),
        .Q(ram_init_addr[1]),
        .R(reset));
(* counter = "95" *) 
   FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(CLK),
        .CE(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .D(p_0_in__3[2]),
        .Q(ram_init_addr[2]),
        .R(reset));
(* counter = "95" *) 
   FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(CLK),
        .CE(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .D(p_0_in__3[3]),
        .Q(ram_init_addr[3]),
        .R(reset));
(* counter = "95" *) 
   FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(CLK),
        .CE(\n_0_rd_buf_indx.rd_buf_indx_r[4]_i_1 ),
        .D(p_0_in__3[4]),
        .Q(\n_0_rd_buf_indx.rd_buf_indx_r_reg[4] ),
        .R(reset));
LUT6 #(
    .INIT(64'h1540FFFF15400000)) 
     \req_data_buf_addr_r[3]_i_1 
       (.I0(reset),
        .I1(Q[2]),
        .I2(I1),
        .I3(rd_data_buf_addr_r_lcl),
        .I4(I2),
        .I5(DOB),
        .O(I29));
LUT4 #(
    .INIT(16'h1540)) 
     \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(reset),
        .I1(Q[2]),
        .I2(I1),
        .I3(rd_data_buf_addr_r_lcl),
        .O(\n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 ));
FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 ),
        .Q(rd_data_buf_addr_r_lcl),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ui_top" *) 
module migmig_7series_v2_0_ui_top
   (O1,
    O2,
    ram_init_done_r,
    app_en_r2,
    O3,
    O4,
    Q,
    I23,
    S,
    I22,
    phy_dout,
    O5,
    O6,
    I29,
    I30,
    row,
    I31,
    CO,
    p_106_out,
    p_145_out,
    p_28_out,
    p_67_out,
    O7,
    was_wr0,
    pointer_we,
    CLK,
    O40,
    E,
    reset,
    app_en,
    app_wdf_end,
    app_wdf_wren,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    O9,
    O8,
    I1,
    O25,
    I2,
    periodic_rd_insert,
    p_7_in,
    app_wdf_mask,
    app_wdf_data,
    O24,
    I3,
    O23,
    I4,
    O22,
    I5,
    O20,
    I6,
    O21,
    app_addr,
    app_cmd);
  output O1;
  output O2;
  output ram_init_done_r;
  output app_en_r2;
  output O3;
  output [0:0]O4;
  output [0:0]Q;
  output [0:0]I23;
  output [0:0]S;
  output [0:0]I22;
  output [11:0]phy_dout;
  output [143:0]O5;
  output [11:0]O6;
  output [3:0]I29;
  output [2:0]I30;
  output [12:0]row;
  output [9:0]I31;
  output [0:0]CO;
  output p_106_out;
  output p_145_out;
  output p_28_out;
  output p_67_out;
  output O7;
  output was_wr0;
  input pointer_we;
  input CLK;
  input [3:0]O40;
  input [0:0]E;
  input reset;
  input app_en;
  input app_wdf_end;
  input app_wdf_wren;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [0:0]O9;
  input [9:0]O8;
  input [0:0]I1;
  input [0:0]O25;
  input I2;
  input periodic_rd_insert;
  input p_7_in;
  input [15:0]app_wdf_mask;
  input [127:0]app_wdf_data;
  input [0:0]O24;
  input I3;
  input [2:0]O23;
  input I4;
  input [2:0]O22;
  input I5;
  input [2:0]O20;
  input I6;
  input [2:0]O21;
  input [25:0]app_addr;
  input [1:0]app_cmd;

  wire CLK;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]I1;
  wire I2;
  wire [0:0]I22;
  wire [0:0]I23;
  wire [3:0]I29;
  wire I3;
  wire [2:0]I30;
  wire [9:0]I31;
  wire I4;
  wire I5;
  wire I6;
  wire O1;
  wire O2;
  wire [2:0]O20;
  wire [2:0]O21;
  wire [2:0]O22;
  wire [2:0]O23;
  wire [0:0]O24;
  wire [0:0]O25;
  wire O3;
  wire [0:0]O4;
  wire [3:0]O40;
  wire [143:0]O5;
  wire [11:0]O6;
  wire O7;
  wire [9:0]O8;
  wire [0:0]O9;
  wire [0:0]Q;
  wire [0:0]S;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire app_en_r2;
  wire app_rdy_ns;
  wire [127:0]app_wdf_data;
  wire app_wdf_end;
  wire [15:0]app_wdf_mask;
  wire app_wdf_wren;
  wire n_0_ui_wr_data0;
  wire n_10_ui_cmd0;
  wire n_14_ui_cmd0;
  wire n_15_ui_cmd0;
  wire n_1_ui_wr_data0;
  wire n_2_ui_wr_data0;
  wire n_3_ui_cmd0;
  wire n_3_ui_wr_data0;
  wire n_5_ui_cmd0;
  wire n_8_ui_cmd0;
  wire n_9_ui_cmd0;
  wire [0:0]p_0_in;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire p_7_in;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_insert;
  wire periodic_rd_r;
  wire [11:0]phy_dout;
  wire pointer_we;
  wire [3:0]pointer_wr_addr;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire [2:2]rd_data_buf_addr_r;
  wire [2:0]rd_data_buf_addr_r_lcl;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg__0 ;
  wire reset;
  wire [12:0]row;
  wire was_wr0;
  wire wr_accepted;
  wire [2:0]wr_req_cnt_r;

migmig_7series_v2_0_ui_cmd ui_cmd0
       (.CLK(CLK),
        .CO(CO),
        .D(n_3_ui_cmd0),
        .DOB({n_0_ui_wr_data0,n_1_ui_wr_data0}),
        .E(O2),
        .I1(rd_data_buf_addr_r_lcl),
        .I2(I1),
        .I22(I22),
        .I23(I23),
        .I29(I29[2:0]),
        .I3(n_3_ui_wr_data0),
        .I30(I30),
        .I31(I31),
        .I4(I3),
        .I5(I4),
        .I6(I5),
        .I7(I6),
        .O1(app_en_r2),
        .O10(n_15_ui_cmd0),
        .O11(O7),
        .O12(Q),
        .O2(n_5_ui_cmd0),
        .O20(O20),
        .O21(O21),
        .O22(O22),
        .O23(O23),
        .O24(O24),
        .O25(O25),
        .O3(O3),
        .O4(O4),
        .O5({rd_data_buf_addr_r,n_8_ui_cmd0,n_9_ui_cmd0}),
        .O6(n_10_ui_cmd0),
        .O7(n_14_ui_cmd0),
        .O8(O8),
        .O9(O9),
        .Q(wr_req_cnt_r),
        .S(S),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_rdy_ns(app_rdy_ns),
        .p_0_in(p_0_in),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .reset(reset),
        .row(row),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted));
migmig_7series_v2_0_ui_rd_data ui_rd_data0
       (.ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .D({rd_data_buf_addr_r,n_8_ui_cmd0,n_9_ui_cmd0}),
        .DOB(n_2_ui_wr_data0),
        .I1(n_10_ui_cmd0),
        .I2(n_15_ui_cmd0),
        .I29(I29[3]),
        .I3(\read_data_indx.rd_data_indx_r_reg__0 ),
        .O1(ram_init_done_r),
        .O40(O40),
        .Q(rd_data_buf_addr_r_lcl),
        .pointer_wr_data(pointer_wr_data),
        .reset(reset));
migmig_7series_v2_0_ui_wr_data ui_wr_data0
       (.ADDRD(pointer_wr_addr),
        .CLK(CLK),
        .D(n_3_ui_cmd0),
        .DOB({n_0_ui_wr_data0,n_1_ui_wr_data0}),
        .E(E),
        .I1(n_5_ui_cmd0),
        .I2(I2),
        .I3(n_14_ui_cmd0),
        .O1({n_2_ui_wr_data0,n_3_ui_wr_data0}),
        .O2(O1),
        .O3(\read_data_indx.rd_data_indx_r_reg__0 ),
        .O40(O40),
        .O5(O5),
        .O6(O6),
        .Q(wr_req_cnt_r),
        .app_rdy_ns(app_rdy_ns),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .p_0_in(p_0_in),
        .p_7_in(p_7_in),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_dout(phy_dout),
        .pointer_we(pointer_we),
        .pointer_wr_data(pointer_wr_data),
        .ram_init_done_r(ram_init_done_r),
        .reset(reset),
        .wr_accepted(wr_accepted));
endmodule

(* ORIG_REF_NAME = "mig_7series_v2_0_ui_wr_data" *) 
module migmig_7series_v2_0_ui_wr_data
   (DOB,
    O1,
    O2,
    p_0_in,
    Q,
    phy_dout,
    O5,
    O6,
    app_rdy_ns,
    O3,
    pointer_we,
    pointer_wr_data,
    CLK,
    ADDRD,
    O40,
    E,
    app_wdf_end,
    reset,
    app_wdf_wren,
    wr_accepted,
    I2,
    periodic_rd_insert,
    p_7_in,
    D,
    I1,
    I3,
    ram_init_done_r,
    app_wdf_mask,
    app_wdf_data);
  output [1:0]DOB;
  output [1:0]O1;
  output O2;
  output [0:0]p_0_in;
  output [2:0]Q;
  output [11:0]phy_dout;
  output [143:0]O5;
  output [11:0]O6;
  output app_rdy_ns;
  output [3:0]O3;
  input pointer_we;
  input [3:0]pointer_wr_data;
  input CLK;
  input [3:0]ADDRD;
  input [3:0]O40;
  input [0:0]E;
  input app_wdf_end;
  input reset;
  input app_wdf_wren;
  input wr_accepted;
  input I2;
  input periodic_rd_insert;
  input p_7_in;
  input [0:0]D;
  input I1;
  input I3;
  input ram_init_done_r;
  input [15:0]app_wdf_mask;
  input [127:0]app_wdf_data;

  wire [3:0]ADDRD;
  wire CLK;
  wire [0:0]D;
  wire [1:0]DOB;
  wire [0:0]E;
  wire I1;
  wire I2;
  wire I3;
  wire [1:0]O1;
  wire O2;
  wire [3:0]O3;
  wire [3:0]O40;
  wire [143:0]O5;
  wire [11:0]O6;
  wire [2:0]Q;
  wire app_rdy_ns;
  wire [127:0]app_wdf_data;
  wire app_wdf_end;
  wire app_wdf_end_r1;
  wire [15:0]app_wdf_mask;
  wire [15:0]app_wdf_mask_r1;
  wire app_wdf_wren;
  wire app_wdf_wren_r1;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 ;
  wire n_0_app_rdy_r_i_2;
  wire \n_0_app_wdf_data_r1_reg[0] ;
  wire \n_0_app_wdf_data_r1_reg[100] ;
  wire \n_0_app_wdf_data_r1_reg[101] ;
  wire \n_0_app_wdf_data_r1_reg[102] ;
  wire \n_0_app_wdf_data_r1_reg[103] ;
  wire \n_0_app_wdf_data_r1_reg[104] ;
  wire \n_0_app_wdf_data_r1_reg[105] ;
  wire \n_0_app_wdf_data_r1_reg[106] ;
  wire \n_0_app_wdf_data_r1_reg[107] ;
  wire \n_0_app_wdf_data_r1_reg[108] ;
  wire \n_0_app_wdf_data_r1_reg[109] ;
  wire \n_0_app_wdf_data_r1_reg[10] ;
  wire \n_0_app_wdf_data_r1_reg[110] ;
  wire \n_0_app_wdf_data_r1_reg[111] ;
  wire \n_0_app_wdf_data_r1_reg[112] ;
  wire \n_0_app_wdf_data_r1_reg[113] ;
  wire \n_0_app_wdf_data_r1_reg[114] ;
  wire \n_0_app_wdf_data_r1_reg[115] ;
  wire \n_0_app_wdf_data_r1_reg[116] ;
  wire \n_0_app_wdf_data_r1_reg[117] ;
  wire \n_0_app_wdf_data_r1_reg[118] ;
  wire \n_0_app_wdf_data_r1_reg[119] ;
  wire \n_0_app_wdf_data_r1_reg[11] ;
  wire \n_0_app_wdf_data_r1_reg[120] ;
  wire \n_0_app_wdf_data_r1_reg[121] ;
  wire \n_0_app_wdf_data_r1_reg[122] ;
  wire \n_0_app_wdf_data_r1_reg[123] ;
  wire \n_0_app_wdf_data_r1_reg[124] ;
  wire \n_0_app_wdf_data_r1_reg[125] ;
  wire \n_0_app_wdf_data_r1_reg[126] ;
  wire \n_0_app_wdf_data_r1_reg[127] ;
  wire \n_0_app_wdf_data_r1_reg[12] ;
  wire \n_0_app_wdf_data_r1_reg[13] ;
  wire \n_0_app_wdf_data_r1_reg[14] ;
  wire \n_0_app_wdf_data_r1_reg[15] ;
  wire \n_0_app_wdf_data_r1_reg[16] ;
  wire \n_0_app_wdf_data_r1_reg[17] ;
  wire \n_0_app_wdf_data_r1_reg[18] ;
  wire \n_0_app_wdf_data_r1_reg[19] ;
  wire \n_0_app_wdf_data_r1_reg[1] ;
  wire \n_0_app_wdf_data_r1_reg[20] ;
  wire \n_0_app_wdf_data_r1_reg[21] ;
  wire \n_0_app_wdf_data_r1_reg[22] ;
  wire \n_0_app_wdf_data_r1_reg[23] ;
  wire \n_0_app_wdf_data_r1_reg[24] ;
  wire \n_0_app_wdf_data_r1_reg[25] ;
  wire \n_0_app_wdf_data_r1_reg[26] ;
  wire \n_0_app_wdf_data_r1_reg[27] ;
  wire \n_0_app_wdf_data_r1_reg[28] ;
  wire \n_0_app_wdf_data_r1_reg[29] ;
  wire \n_0_app_wdf_data_r1_reg[2] ;
  wire \n_0_app_wdf_data_r1_reg[30] ;
  wire \n_0_app_wdf_data_r1_reg[31] ;
  wire \n_0_app_wdf_data_r1_reg[32] ;
  wire \n_0_app_wdf_data_r1_reg[33] ;
  wire \n_0_app_wdf_data_r1_reg[34] ;
  wire \n_0_app_wdf_data_r1_reg[35] ;
  wire \n_0_app_wdf_data_r1_reg[36] ;
  wire \n_0_app_wdf_data_r1_reg[37] ;
  wire \n_0_app_wdf_data_r1_reg[38] ;
  wire \n_0_app_wdf_data_r1_reg[39] ;
  wire \n_0_app_wdf_data_r1_reg[3] ;
  wire \n_0_app_wdf_data_r1_reg[40] ;
  wire \n_0_app_wdf_data_r1_reg[41] ;
  wire \n_0_app_wdf_data_r1_reg[42] ;
  wire \n_0_app_wdf_data_r1_reg[43] ;
  wire \n_0_app_wdf_data_r1_reg[44] ;
  wire \n_0_app_wdf_data_r1_reg[45] ;
  wire \n_0_app_wdf_data_r1_reg[46] ;
  wire \n_0_app_wdf_data_r1_reg[47] ;
  wire \n_0_app_wdf_data_r1_reg[48] ;
  wire \n_0_app_wdf_data_r1_reg[49] ;
  wire \n_0_app_wdf_data_r1_reg[4] ;
  wire \n_0_app_wdf_data_r1_reg[50] ;
  wire \n_0_app_wdf_data_r1_reg[51] ;
  wire \n_0_app_wdf_data_r1_reg[52] ;
  wire \n_0_app_wdf_data_r1_reg[53] ;
  wire \n_0_app_wdf_data_r1_reg[54] ;
  wire \n_0_app_wdf_data_r1_reg[55] ;
  wire \n_0_app_wdf_data_r1_reg[56] ;
  wire \n_0_app_wdf_data_r1_reg[57] ;
  wire \n_0_app_wdf_data_r1_reg[58] ;
  wire \n_0_app_wdf_data_r1_reg[59] ;
  wire \n_0_app_wdf_data_r1_reg[5] ;
  wire \n_0_app_wdf_data_r1_reg[60] ;
  wire \n_0_app_wdf_data_r1_reg[61] ;
  wire \n_0_app_wdf_data_r1_reg[62] ;
  wire \n_0_app_wdf_data_r1_reg[63] ;
  wire \n_0_app_wdf_data_r1_reg[64] ;
  wire \n_0_app_wdf_data_r1_reg[65] ;
  wire \n_0_app_wdf_data_r1_reg[66] ;
  wire \n_0_app_wdf_data_r1_reg[67] ;
  wire \n_0_app_wdf_data_r1_reg[68] ;
  wire \n_0_app_wdf_data_r1_reg[69] ;
  wire \n_0_app_wdf_data_r1_reg[6] ;
  wire \n_0_app_wdf_data_r1_reg[70] ;
  wire \n_0_app_wdf_data_r1_reg[71] ;
  wire \n_0_app_wdf_data_r1_reg[72] ;
  wire \n_0_app_wdf_data_r1_reg[73] ;
  wire \n_0_app_wdf_data_r1_reg[74] ;
  wire \n_0_app_wdf_data_r1_reg[75] ;
  wire \n_0_app_wdf_data_r1_reg[76] ;
  wire \n_0_app_wdf_data_r1_reg[77] ;
  wire \n_0_app_wdf_data_r1_reg[78] ;
  wire \n_0_app_wdf_data_r1_reg[79] ;
  wire \n_0_app_wdf_data_r1_reg[7] ;
  wire \n_0_app_wdf_data_r1_reg[80] ;
  wire \n_0_app_wdf_data_r1_reg[81] ;
  wire \n_0_app_wdf_data_r1_reg[82] ;
  wire \n_0_app_wdf_data_r1_reg[83] ;
  wire \n_0_app_wdf_data_r1_reg[84] ;
  wire \n_0_app_wdf_data_r1_reg[85] ;
  wire \n_0_app_wdf_data_r1_reg[86] ;
  wire \n_0_app_wdf_data_r1_reg[87] ;
  wire \n_0_app_wdf_data_r1_reg[88] ;
  wire \n_0_app_wdf_data_r1_reg[89] ;
  wire \n_0_app_wdf_data_r1_reg[8] ;
  wire \n_0_app_wdf_data_r1_reg[90] ;
  wire \n_0_app_wdf_data_r1_reg[91] ;
  wire \n_0_app_wdf_data_r1_reg[92] ;
  wire \n_0_app_wdf_data_r1_reg[93] ;
  wire \n_0_app_wdf_data_r1_reg[94] ;
  wire \n_0_app_wdf_data_r1_reg[95] ;
  wire \n_0_app_wdf_data_r1_reg[96] ;
  wire \n_0_app_wdf_data_r1_reg[97] ;
  wire \n_0_app_wdf_data_r1_reg[98] ;
  wire \n_0_app_wdf_data_r1_reg[99] ;
  wire \n_0_app_wdf_data_r1_reg[9] ;
  wire n_0_app_wdf_end_r1_i_1;
  wire n_0_app_wdf_wren_r1_i_1;
  wire \n_0_occupied_counter.app_wdf_rdy_r_i_2 ;
  wire \n_0_occupied_counter.occ_cnt[0]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[10]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[11]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[12]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[13]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[14]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[15]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[15]_i_2 ;
  wire \n_0_occupied_counter.occ_cnt[1]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[2]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[3]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[4]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[5]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[6]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[7]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[8]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt[9]_i_1 ;
  wire \n_0_occupied_counter.occ_cnt_reg[0] ;
  wire \n_0_occupied_counter.occ_cnt_reg[10] ;
  wire \n_0_occupied_counter.occ_cnt_reg[11] ;
  wire \n_0_occupied_counter.occ_cnt_reg[12] ;
  wire \n_0_occupied_counter.occ_cnt_reg[13] ;
  wire \n_0_occupied_counter.occ_cnt_reg[15] ;
  wire \n_0_occupied_counter.occ_cnt_reg[1] ;
  wire \n_0_occupied_counter.occ_cnt_reg[2] ;
  wire \n_0_occupied_counter.occ_cnt_reg[3] ;
  wire \n_0_occupied_counter.occ_cnt_reg[4] ;
  wire \n_0_occupied_counter.occ_cnt_reg[5] ;
  wire \n_0_occupied_counter.occ_cnt_reg[6] ;
  wire \n_0_occupied_counter.occ_cnt_reg[7] ;
  wire \n_0_occupied_counter.occ_cnt_reg[8] ;
  wire \n_0_occupied_counter.occ_cnt_reg[9] ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[0]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ;
  wire \n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ;
  wire \n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13 ;
  wire \n_0_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire \n_1_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire \n_2_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire \n_3_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire \n_4_write_buffer.wr_buffer_ram[22].RAM32M0 ;
  wire \n_4_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire \n_5_write_buffer.wr_buffer_ram[22].RAM32M0 ;
  wire \n_5_write_buffer.wr_buffer_ram[23].RAM32M0 ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire [3:0]p_0_in__2;
  wire [1:0]p_0_out;
  wire [1:0]p_10_out;
  wire [1:0]p_11_out;
  wire [1:0]p_12_out;
  wire [1:0]p_13_out;
  wire [1:0]p_14_out;
  wire [1:0]p_15_out;
  wire [1:0]p_16_out;
  wire [1:0]p_17_out;
  wire [1:0]p_18_out;
  wire [1:0]p_19_out;
  wire [1:0]p_20_out;
  wire [1:0]p_21_out;
  wire [1:0]p_22_out;
  wire [1:0]p_23_out;
  wire [1:0]p_24_out;
  wire [1:0]p_25_out;
  wire [1:0]p_26_out;
  wire [1:0]p_27_out;
  wire [1:0]p_28_out;
  wire [1:0]p_29_out;
  wire [1:0]p_2_out;
  wire [1:0]p_30_out;
  wire [1:0]p_31_out;
  wire [1:0]p_32_out;
  wire [1:0]p_33_out;
  wire [1:0]p_34_out;
  wire [1:0]p_35_out;
  wire [1:0]p_36_out;
  wire [1:0]p_37_out;
  wire [1:0]p_38_out;
  wire [1:0]p_39_out;
  wire [1:0]p_40_out;
  wire [1:0]p_41_out;
  wire [1:0]p_42_out;
  wire [1:0]p_43_out;
  wire [1:0]p_44_out;
  wire [1:0]p_45_out;
  wire [1:0]p_46_out;
  wire [1:0]p_47_out;
  wire [1:0]p_48_out;
  wire [1:0]p_49_out;
  wire p_4_in;
  wire [1:0]p_4_out;
  wire [1:0]p_50_out;
  wire [1:0]p_51_out;
  wire [1:0]p_52_out;
  wire [1:0]p_53_out;
  wire [1:0]p_54_out;
  wire [1:0]p_55_out;
  wire [1:0]p_56_out;
  wire [1:0]p_57_out;
  wire [1:0]p_58_out;
  wire [1:0]p_59_out;
  wire [1:0]p_5_out;
  wire [1:0]p_60_out;
  wire [1:0]p_61_out;
  wire [1:0]p_62_out;
  wire [1:0]p_63_out;
  wire [1:0]p_64_out;
  wire [1:0]p_65_out;
  wire [1:0]p_66_out;
  wire [1:0]p_67_out;
  wire [1:0]p_68_out;
  wire [1:0]p_69_out;
  wire [1:0]p_6_out;
  wire [1:0]p_70_out;
  wire [1:0]p_71_out;
  wire p_7_in;
  wire [1:0]p_7_out;
  wire [1:0]p_8_out;
  wire [1:0]p_9_out;
  wire periodic_rd_insert;
  wire [11:0]phy_dout;
  wire pointer_we;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire reset;
  wire wb_wr_data_addr0_r;
  wire [4:1]wb_wr_data_addr_r;
  wire [4:1]wb_wr_data_addr_w;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [143:0]wr_buf_in_data;
  wire wr_data_addr_le;
  wire [4:3]wr_req_cnt_r;
  wire [3:0]\write_data_control.wr_data_indx_r_reg__0 ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

LUT5 #(
    .INIT(32'h44404444)) 
     app_rdy_r_i_1
       (.I0(periodic_rd_insert),
        .I1(p_7_in),
        .I2(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ),
        .I3(n_0_app_rdy_r_i_2),
        .I4(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ),
        .O(app_rdy_ns));
LUT6 #(
    .INIT(64'hBABBBBBBBBABABBA)) 
     app_rdy_r_i_2
       (.I0(D),
        .I1(reset),
        .I2(p_0_in),
        .I3(wr_accepted),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(n_0_app_rdy_r_i_2));
FDRE \app_wdf_data_r1_reg[0] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[0]),
        .Q(\n_0_app_wdf_data_r1_reg[0] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[100] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[100]),
        .Q(\n_0_app_wdf_data_r1_reg[100] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[101] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[101]),
        .Q(\n_0_app_wdf_data_r1_reg[101] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[102] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[102]),
        .Q(\n_0_app_wdf_data_r1_reg[102] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[103] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[103]),
        .Q(\n_0_app_wdf_data_r1_reg[103] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[104] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[104]),
        .Q(\n_0_app_wdf_data_r1_reg[104] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[105] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[105]),
        .Q(\n_0_app_wdf_data_r1_reg[105] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[106] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[106]),
        .Q(\n_0_app_wdf_data_r1_reg[106] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[107] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[107]),
        .Q(\n_0_app_wdf_data_r1_reg[107] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[108] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[108]),
        .Q(\n_0_app_wdf_data_r1_reg[108] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[109] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[109]),
        .Q(\n_0_app_wdf_data_r1_reg[109] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[10] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[10]),
        .Q(\n_0_app_wdf_data_r1_reg[10] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[110] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[110]),
        .Q(\n_0_app_wdf_data_r1_reg[110] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[111] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[111]),
        .Q(\n_0_app_wdf_data_r1_reg[111] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[112] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[112]),
        .Q(\n_0_app_wdf_data_r1_reg[112] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[113] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[113]),
        .Q(\n_0_app_wdf_data_r1_reg[113] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[114] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[114]),
        .Q(\n_0_app_wdf_data_r1_reg[114] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[115] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[115]),
        .Q(\n_0_app_wdf_data_r1_reg[115] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[116] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[116]),
        .Q(\n_0_app_wdf_data_r1_reg[116] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[117] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[117]),
        .Q(\n_0_app_wdf_data_r1_reg[117] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[118] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[118]),
        .Q(\n_0_app_wdf_data_r1_reg[118] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[119] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[119]),
        .Q(\n_0_app_wdf_data_r1_reg[119] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[11] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[11]),
        .Q(\n_0_app_wdf_data_r1_reg[11] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[120] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[120]),
        .Q(\n_0_app_wdf_data_r1_reg[120] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[121] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[121]),
        .Q(\n_0_app_wdf_data_r1_reg[121] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[122] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[122]),
        .Q(\n_0_app_wdf_data_r1_reg[122] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[123] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[123]),
        .Q(\n_0_app_wdf_data_r1_reg[123] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[124] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[124]),
        .Q(\n_0_app_wdf_data_r1_reg[124] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[125] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[125]),
        .Q(\n_0_app_wdf_data_r1_reg[125] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[126] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[126]),
        .Q(\n_0_app_wdf_data_r1_reg[126] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[127] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[127]),
        .Q(\n_0_app_wdf_data_r1_reg[127] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[12] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[12]),
        .Q(\n_0_app_wdf_data_r1_reg[12] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[13] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[13]),
        .Q(\n_0_app_wdf_data_r1_reg[13] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[14] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[14]),
        .Q(\n_0_app_wdf_data_r1_reg[14] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[15] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[15]),
        .Q(\n_0_app_wdf_data_r1_reg[15] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[16] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[16]),
        .Q(\n_0_app_wdf_data_r1_reg[16] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[17] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[17]),
        .Q(\n_0_app_wdf_data_r1_reg[17] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[18] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[18]),
        .Q(\n_0_app_wdf_data_r1_reg[18] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[19] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[19]),
        .Q(\n_0_app_wdf_data_r1_reg[19] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[1] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[1]),
        .Q(\n_0_app_wdf_data_r1_reg[1] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[20] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[20]),
        .Q(\n_0_app_wdf_data_r1_reg[20] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[21] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[21]),
        .Q(\n_0_app_wdf_data_r1_reg[21] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[22] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[22]),
        .Q(\n_0_app_wdf_data_r1_reg[22] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[23] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[23]),
        .Q(\n_0_app_wdf_data_r1_reg[23] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[24] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[24]),
        .Q(\n_0_app_wdf_data_r1_reg[24] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[25] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[25]),
        .Q(\n_0_app_wdf_data_r1_reg[25] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[26] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[26]),
        .Q(\n_0_app_wdf_data_r1_reg[26] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[27] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[27]),
        .Q(\n_0_app_wdf_data_r1_reg[27] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[28] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[28]),
        .Q(\n_0_app_wdf_data_r1_reg[28] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[29] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[29]),
        .Q(\n_0_app_wdf_data_r1_reg[29] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[2] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[2]),
        .Q(\n_0_app_wdf_data_r1_reg[2] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[30] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[30]),
        .Q(\n_0_app_wdf_data_r1_reg[30] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[31] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[31]),
        .Q(\n_0_app_wdf_data_r1_reg[31] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[32] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[32]),
        .Q(\n_0_app_wdf_data_r1_reg[32] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[33] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[33]),
        .Q(\n_0_app_wdf_data_r1_reg[33] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[34] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[34]),
        .Q(\n_0_app_wdf_data_r1_reg[34] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[35] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[35]),
        .Q(\n_0_app_wdf_data_r1_reg[35] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[36] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[36]),
        .Q(\n_0_app_wdf_data_r1_reg[36] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[37] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[37]),
        .Q(\n_0_app_wdf_data_r1_reg[37] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[38] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[38]),
        .Q(\n_0_app_wdf_data_r1_reg[38] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[39] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[39]),
        .Q(\n_0_app_wdf_data_r1_reg[39] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[3] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[3]),
        .Q(\n_0_app_wdf_data_r1_reg[3] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[40] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[40]),
        .Q(\n_0_app_wdf_data_r1_reg[40] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[41] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[41]),
        .Q(\n_0_app_wdf_data_r1_reg[41] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[42] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[42]),
        .Q(\n_0_app_wdf_data_r1_reg[42] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[43] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[43]),
        .Q(\n_0_app_wdf_data_r1_reg[43] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[44] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[44]),
        .Q(\n_0_app_wdf_data_r1_reg[44] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[45] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[45]),
        .Q(\n_0_app_wdf_data_r1_reg[45] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[46] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[46]),
        .Q(\n_0_app_wdf_data_r1_reg[46] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[47] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[47]),
        .Q(\n_0_app_wdf_data_r1_reg[47] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[48] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[48]),
        .Q(\n_0_app_wdf_data_r1_reg[48] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[49] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[49]),
        .Q(\n_0_app_wdf_data_r1_reg[49] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[4] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[4]),
        .Q(\n_0_app_wdf_data_r1_reg[4] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[50] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[50]),
        .Q(\n_0_app_wdf_data_r1_reg[50] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[51] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[51]),
        .Q(\n_0_app_wdf_data_r1_reg[51] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[52] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[52]),
        .Q(\n_0_app_wdf_data_r1_reg[52] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[53] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[53]),
        .Q(\n_0_app_wdf_data_r1_reg[53] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[54] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[54]),
        .Q(\n_0_app_wdf_data_r1_reg[54] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[55] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[55]),
        .Q(\n_0_app_wdf_data_r1_reg[55] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[56] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[56]),
        .Q(\n_0_app_wdf_data_r1_reg[56] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[57] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[57]),
        .Q(\n_0_app_wdf_data_r1_reg[57] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[58] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[58]),
        .Q(\n_0_app_wdf_data_r1_reg[58] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[59] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[59]),
        .Q(\n_0_app_wdf_data_r1_reg[59] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[5] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[5]),
        .Q(\n_0_app_wdf_data_r1_reg[5] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[60] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[60]),
        .Q(\n_0_app_wdf_data_r1_reg[60] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[61] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[61]),
        .Q(\n_0_app_wdf_data_r1_reg[61] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[62] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[62]),
        .Q(\n_0_app_wdf_data_r1_reg[62] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[63] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[63]),
        .Q(\n_0_app_wdf_data_r1_reg[63] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[64] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[64]),
        .Q(\n_0_app_wdf_data_r1_reg[64] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[65] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[65]),
        .Q(\n_0_app_wdf_data_r1_reg[65] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[66] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[66]),
        .Q(\n_0_app_wdf_data_r1_reg[66] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[67] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[67]),
        .Q(\n_0_app_wdf_data_r1_reg[67] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[68] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[68]),
        .Q(\n_0_app_wdf_data_r1_reg[68] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[69] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[69]),
        .Q(\n_0_app_wdf_data_r1_reg[69] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[6] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[6]),
        .Q(\n_0_app_wdf_data_r1_reg[6] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[70] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[70]),
        .Q(\n_0_app_wdf_data_r1_reg[70] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[71] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[71]),
        .Q(\n_0_app_wdf_data_r1_reg[71] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[72] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[72]),
        .Q(\n_0_app_wdf_data_r1_reg[72] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[73] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[73]),
        .Q(\n_0_app_wdf_data_r1_reg[73] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[74] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[74]),
        .Q(\n_0_app_wdf_data_r1_reg[74] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[75] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[75]),
        .Q(\n_0_app_wdf_data_r1_reg[75] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[76] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[76]),
        .Q(\n_0_app_wdf_data_r1_reg[76] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[77] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[77]),
        .Q(\n_0_app_wdf_data_r1_reg[77] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[78] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[78]),
        .Q(\n_0_app_wdf_data_r1_reg[78] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[79] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[79]),
        .Q(\n_0_app_wdf_data_r1_reg[79] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[7] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[7]),
        .Q(\n_0_app_wdf_data_r1_reg[7] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[80] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[80]),
        .Q(\n_0_app_wdf_data_r1_reg[80] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[81] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[81]),
        .Q(\n_0_app_wdf_data_r1_reg[81] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[82] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[82]),
        .Q(\n_0_app_wdf_data_r1_reg[82] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[83] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[83]),
        .Q(\n_0_app_wdf_data_r1_reg[83] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[84] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[84]),
        .Q(\n_0_app_wdf_data_r1_reg[84] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[85] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[85]),
        .Q(\n_0_app_wdf_data_r1_reg[85] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[86] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[86]),
        .Q(\n_0_app_wdf_data_r1_reg[86] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[87] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[87]),
        .Q(\n_0_app_wdf_data_r1_reg[87] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[88] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[88]),
        .Q(\n_0_app_wdf_data_r1_reg[88] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[89] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[89]),
        .Q(\n_0_app_wdf_data_r1_reg[89] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[8] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[8]),
        .Q(\n_0_app_wdf_data_r1_reg[8] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[90] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[90]),
        .Q(\n_0_app_wdf_data_r1_reg[90] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[91] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[91]),
        .Q(\n_0_app_wdf_data_r1_reg[91] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[92] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[92]),
        .Q(\n_0_app_wdf_data_r1_reg[92] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[93] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[93]),
        .Q(\n_0_app_wdf_data_r1_reg[93] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[94] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[94]),
        .Q(\n_0_app_wdf_data_r1_reg[94] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[95] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[95]),
        .Q(\n_0_app_wdf_data_r1_reg[95] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[96] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[96]),
        .Q(\n_0_app_wdf_data_r1_reg[96] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[97] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[97]),
        .Q(\n_0_app_wdf_data_r1_reg[97] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[98] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[98]),
        .Q(\n_0_app_wdf_data_r1_reg[98] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[99] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[99]),
        .Q(\n_0_app_wdf_data_r1_reg[99] ),
        .R(1'b0));
FDRE \app_wdf_data_r1_reg[9] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_data[9]),
        .Q(\n_0_app_wdf_data_r1_reg[9] ),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00E2)) 
     app_wdf_end_r1_i_1
       (.I0(app_wdf_end_r1),
        .I1(O2),
        .I2(app_wdf_end),
        .I3(reset),
        .O(n_0_app_wdf_end_r1_i_1));
FDRE app_wdf_end_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_wdf_end_r1_i_1),
        .Q(app_wdf_end_r1),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[0] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[10] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[10]),
        .Q(app_wdf_mask_r1[10]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[11] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[11]),
        .Q(app_wdf_mask_r1[11]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[12] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[12]),
        .Q(app_wdf_mask_r1[12]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[13] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[13]),
        .Q(app_wdf_mask_r1[13]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[14] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[14]),
        .Q(app_wdf_mask_r1[14]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[15] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[15]),
        .Q(app_wdf_mask_r1[15]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[1] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[2] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[3] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[4] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[4]),
        .Q(app_wdf_mask_r1[4]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[5] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[5]),
        .Q(app_wdf_mask_r1[5]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[6] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[6]),
        .Q(app_wdf_mask_r1[6]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[7] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[7]),
        .Q(app_wdf_mask_r1[7]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[8] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[8]),
        .Q(app_wdf_mask_r1[8]),
        .R(1'b0));
FDRE \app_wdf_mask_r1_reg[9] 
       (.C(CLK),
        .CE(O2),
        .D(app_wdf_mask[9]),
        .Q(app_wdf_mask_r1[9]),
        .R(1'b0));
LUT4 #(
    .INIT(16'h00E2)) 
     app_wdf_wren_r1_i_1
       (.I0(app_wdf_wren_r1),
        .I1(O2),
        .I2(app_wdf_wren),
        .I3(reset),
        .O(n_0_app_wdf_wren_r1_i_1));
FDRE app_wdf_wren_r1_reg
       (.C(CLK),
        .CE(1'b1),
        .D(n_0_app_wdf_wren_r1_i_1),
        .Q(app_wdf_wren_r1),
        .R(1'b0));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair682" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__0[0]));
(* SOFT_HLUTNM = "soft_lutpair682" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .O(p_0_in__0[1]));
(* SOFT_HLUTNM = "soft_lutpair681" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__0[2]));
(* SOFT_HLUTNM = "soft_lutpair681" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .O(p_0_in__0[3]));
(* counter = "92" *) 
   FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .R(reset));
(* counter = "92" *) 
   FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .R(reset));
(* counter = "92" *) 
   FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .R(reset));
(* counter = "92" *) 
   FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(CLK),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .R(reset));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_0_5_i_5__0
       (.I0(O5[45]),
        .I1(I2),
        .O(phy_dout[0]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_12_17_i_2__2
       (.I0(O5[66]),
        .I1(I2),
        .O(O6[1]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_12_17_i_6__0
       (.I0(O5[15]),
        .I1(I2),
        .O(phy_dout[2]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_18_23_i_3__0
       (.I0(O5[95]),
        .I1(I2),
        .O(phy_dout[3]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_24_29_i_2__1
       (.I0(O5[0]),
        .I1(I2),
        .O(O6[2]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_30_35_i_2__2
       (.I0(O5[12]),
        .I1(I2),
        .O(phy_dout[4]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_30_35_i_5
       (.I0(O5[54]),
        .I1(I2),
        .O(O6[3]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_36_41_i_2__1
       (.I0(O5[70]),
        .I1(I2),
        .O(O6[4]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_36_41_i_6__0
       (.I0(O5[3]),
        .I1(I2),
        .O(O6[5]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_42_47_i_1__2
       (.I0(O5[58]),
        .I1(I2),
        .O(phy_dout[5]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_42_47_i_3__2
       (.I0(O5[83]),
        .I1(I2),
        .O(O6[6]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_42_47_i_4__2
       (.I0(O5[74]),
        .I1(I2),
        .O(phy_dout[6]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_48_53_i_4__1
       (.I0(O5[41]),
        .I1(I2),
        .O(phy_dout[7]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_48_53_i_4__2
       (.I0(O5[33]),
        .I1(I2),
        .O(O6[7]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_4__0
       (.I0(O5[11]),
        .I1(I2),
        .O(phy_dout[8]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_54_59_i_4__1
       (.I0(O5[4]),
        .I1(I2),
        .O(O6[8]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_60_65_i_1__2
       (.I0(O5[91]),
        .I1(I2),
        .O(phy_dout[9]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_60_65_i_6__0
       (.I0(O5[7]),
        .I1(I2),
        .O(O6[9]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_66_71_i_1__1
       (.I0(O5[62]),
        .I1(I2),
        .O(phy_dout[10]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_66_71_i_3__0
       (.I0(O5[87]),
        .I1(I2),
        .O(O6[10]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_66_71_i_4__0
       (.I0(O5[78]),
        .I1(I2),
        .O(phy_dout[11]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_6_11_i_3__1
       (.I0(O5[50]),
        .I1(I2),
        .O(O6[0]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_6_11_i_4__1
       (.I0(O5[8]),
        .I1(I2),
        .O(phy_dout[1]));
LUT2 #(
    .INIT(4'hB)) 
     mem_reg_0_15_72_77_i_4__1
       (.I0(O5[37]),
        .I1(I2),
        .O(O6[11]));
LUT6 #(
    .INIT(64'h4040404044444044)) 
     \occupied_counter.app_wdf_rdy_r_i_1 
       (.I0(reset),
        .I1(ram_init_done_r),
        .I2(p_0_in),
        .I3(p_4_in),
        .I4(\n_0_occupied_counter.app_wdf_rdy_r_i_2 ),
        .I5(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .O(wdf_rdy_ns));
(* SOFT_HLUTNM = "soft_lutpair676" *) 
   LUT3 #(
    .INIT(8'h7F)) 
     \occupied_counter.app_wdf_rdy_r_i_2 
       (.I0(app_wdf_wren_r1),
        .I1(O2),
        .I2(app_wdf_end_r1),
        .O(\n_0_occupied_counter.app_wdf_rdy_r_i_2 ));
(* equivalent_register_removal = "no" *) 
   FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(O2),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair678" *) 
   LUT4 #(
    .INIT(16'hEAAA)) 
     \occupied_counter.occ_cnt[0]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .I1(app_wdf_end_r1),
        .I2(O2),
        .I3(app_wdf_wren_r1),
        .O(\n_0_occupied_counter.occ_cnt[0]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .O(\n_0_occupied_counter.occ_cnt[10]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .O(\n_0_occupied_counter.occ_cnt[11]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .O(\n_0_occupied_counter.occ_cnt[12]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair677" *) 
   LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[13]_i_1 
       (.I0(p_4_in),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .O(\n_0_occupied_counter.occ_cnt[13]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .O(\n_0_occupied_counter.occ_cnt[14]_i_1 ));
LUT4 #(
    .INIT(16'h6AAA)) 
     \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_end_r1),
        .I2(O2),
        .I3(app_wdf_wren_r1),
        .O(\n_0_occupied_counter.occ_cnt[15]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair677" *) 
   LUT4 #(
    .INIT(16'h8000)) 
     \occupied_counter.occ_cnt[15]_i_2 
       (.I0(p_4_in),
        .I1(app_wdf_end_r1),
        .I2(O2),
        .I3(app_wdf_wren_r1),
        .O(\n_0_occupied_counter.occ_cnt[15]_i_2 ));
(* SOFT_HLUTNM = "soft_lutpair676" *) 
   LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[0] ),
        .O(\n_0_occupied_counter.occ_cnt[1]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair678" *) 
   LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .O(\n_0_occupied_counter.occ_cnt[2]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .O(\n_0_occupied_counter.occ_cnt[3]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .O(\n_0_occupied_counter.occ_cnt[4]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .O(\n_0_occupied_counter.occ_cnt[5]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .O(\n_0_occupied_counter.occ_cnt[6]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .O(\n_0_occupied_counter.occ_cnt[7]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .O(\n_0_occupied_counter.occ_cnt[8]_i_1 ));
LUT5 #(
    .INIT(32'hEAAA2AAA)) 
     \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .I1(app_wdf_wren_r1),
        .I2(O2),
        .I3(app_wdf_end_r1),
        .I4(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .O(\n_0_occupied_counter.occ_cnt[9]_i_1 ));
FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[0]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[0] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[10]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[10] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[11]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[11] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[12]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[12] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[13]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[13] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[14]_i_1 ),
        .Q(p_4_in),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[15]_i_2 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[1]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[1] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[2]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[2] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[3]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[3] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[4]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[4] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[5]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[5] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[6]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[6] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[7]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[7] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[8]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[8] ),
        .R(reset));
FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(CLK),
        .CE(\n_0_occupied_counter.occ_cnt[15]_i_1 ),
        .D(\n_0_occupied_counter.occ_cnt[9]_i_1 ),
        .Q(\n_0_occupied_counter.occ_cnt_reg[9] ),
        .R(reset));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[1:0]),
        .DIC(pointer_wr_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(DOB),
        .DOC(p_2_out),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(pointer_we));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[3:2]),
        .DIC(pointer_wr_data[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(O1),
        .DOC(p_0_out),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(pointer_we));
(* RETAIN_INVERTER *) 
   (* SOFT_HLUTNM = "soft_lutpair683" *) 
   LUT1 #(
    .INIT(2'h1)) 
     \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(O3[0]),
        .O(p_0_in__2[0]));
(* SOFT_HLUTNM = "soft_lutpair683" *) 
   LUT2 #(
    .INIT(4'h6)) 
     \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(O3[0]),
        .I1(O3[1]),
        .O(p_0_in__2[1]));
(* SOFT_HLUTNM = "soft_lutpair680" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(O3[2]),
        .I1(O3[1]),
        .I2(O3[0]),
        .O(p_0_in__2[2]));
(* SOFT_HLUTNM = "soft_lutpair680" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(O3[3]),
        .I1(O3[0]),
        .I2(O3[1]),
        .I3(O3[2]),
        .O(p_0_in__2[3]));
(* counter = "94" *) 
   FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(O3[0]),
        .R(reset));
(* counter = "94" *) 
   FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(O3[1]),
        .R(reset));
(* counter = "94" *) 
   FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(O3[2]),
        .R(reset));
(* counter = "94" *) 
   FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(O3[3]),
        .R(reset));
FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
(* SOFT_HLUTNM = "soft_lutpair675" *) 
   LUT4 #(
    .INIT(16'h4114)) 
     \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(reset),
        .I1(p_0_in),
        .I2(wr_accepted),
        .I3(Q[0]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[0]_i_1 ));
(* SOFT_HLUTNM = "soft_lutpair675" *) 
   LUT5 #(
    .INIT(32'h45511004)) 
     \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(reset),
        .I1(p_0_in),
        .I2(Q[0]),
        .I3(wr_accepted),
        .I4(Q[1]),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ));
LUT6 #(
    .INIT(64'h00000000F99F0660)) 
     \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(I3),
        .I1(Q[2]),
        .I2(wr_accepted),
        .I3(p_0_in),
        .I4(wr_req_cnt_r[3]),
        .I5(reset),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ));
LUT6 #(
    .INIT(64'h00000000A9AAAA9A)) 
     \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(wr_req_cnt_r[4]),
        .I1(I1),
        .I2(I3),
        .I3(Q[2]),
        .I4(wr_req_cnt_r[3]),
        .I5(reset),
        .O(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ));
FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[0]_i_1 ),
        .Q(Q[0]),
        .R(1'b0));
FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[1]_i_1 ),
        .Q(Q[1]),
        .R(1'b0));
FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D),
        .Q(Q[2]),
        .R(1'b0));
FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[3]_i_1 ),
        .Q(wr_req_cnt_r[3]),
        .R(1'b0));
FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_wr_req_counter.wr_req_cnt_r[4]_i_1 ),
        .Q(wr_req_cnt_r[4]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_69_out[0]),
        .Q(O5[0]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[100] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_23_out[0]),
        .Q(O5[100]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[101] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_23_out[1]),
        .Q(O5[101]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[102] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_18_out[0]),
        .Q(O5[102]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[103] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_18_out[1]),
        .Q(O5[103]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[104] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_19_out[0]),
        .Q(O5[104]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[105] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_19_out[1]),
        .Q(O5[105]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[106] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_20_out[0]),
        .Q(O5[106]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[107] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_20_out[1]),
        .Q(O5[107]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[108] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_out[0]),
        .Q(O5[108]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[109] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_15_out[1]),
        .Q(O5[109]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_68_out[0]),
        .Q(O5[10]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[110] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_16_out[0]),
        .Q(O5[110]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[111] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_16_out[1]),
        .Q(O5[111]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[112] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_out[0]),
        .Q(O5[112]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[113] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_17_out[1]),
        .Q(O5[113]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[114] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_out[0]),
        .Q(O5[114]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[115] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_12_out[1]),
        .Q(O5[115]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[116] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out[0]),
        .Q(O5[116]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[117] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_13_out[1]),
        .Q(O5[117]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[118] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_out[0]),
        .Q(O5[118]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[119] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_14_out[1]),
        .Q(O5[119]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_68_out[1]),
        .Q(O5[11]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[120] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_out[0]),
        .Q(O5[120]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[121] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_9_out[1]),
        .Q(O5[121]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[122] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_10_out[0]),
        .Q(O5[122]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[123] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_10_out[1]),
        .Q(O5[123]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[124] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_11_out[0]),
        .Q(O5[124]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[125] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_11_out[1]),
        .Q(O5[125]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[126] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_6_out[0]),
        .Q(O5[126]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[127] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_6_out[1]),
        .Q(O5[127]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[128] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_out[0]),
        .Q(O5[128]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[129] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_7_out[1]),
        .Q(O5[129]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_63_out[0]),
        .Q(O5[12]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[130] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_8_out[0]),
        .Q(O5[130]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[131] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_8_out[1]),
        .Q(O5[131]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[132] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_write_buffer.wr_buffer_ram[22].RAM32M0 ),
        .Q(O5[132]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[133] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_4_write_buffer.wr_buffer_ram[22].RAM32M0 ),
        .Q(O5[133]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[134] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[0]),
        .Q(O5[134]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[135] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_4_out[1]),
        .Q(O5[135]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[136] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(O5[136]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[137] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_5_out[1]),
        .Q(O5[137]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[138] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_5_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[138]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[139] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_4_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[139]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_63_out[1]),
        .Q(O5[13]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[140] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_3_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[140]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[141] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_2_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[141]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[142] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_1_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[142]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[143] 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_write_buffer.wr_buffer_ram[23].RAM32M0 ),
        .Q(O5[143]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_64_out[0]),
        .Q(O5[14]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_64_out[1]),
        .Q(O5[15]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_65_out[0]),
        .Q(O5[16]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_65_out[1]),
        .Q(O5[17]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_60_out[0]),
        .Q(O5[18]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_60_out[1]),
        .Q(O5[19]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_69_out[1]),
        .Q(O5[1]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_61_out[0]),
        .Q(O5[20]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_61_out[1]),
        .Q(O5[21]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_62_out[0]),
        .Q(O5[22]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_62_out[1]),
        .Q(O5[23]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_57_out[0]),
        .Q(O5[24]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_57_out[1]),
        .Q(O5[25]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_58_out[0]),
        .Q(O5[26]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_58_out[1]),
        .Q(O5[27]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_59_out[0]),
        .Q(O5[28]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_59_out[1]),
        .Q(O5[29]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_70_out[0]),
        .Q(O5[2]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_54_out[0]),
        .Q(O5[30]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_54_out[1]),
        .Q(O5[31]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_55_out[0]),
        .Q(O5[32]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_55_out[1]),
        .Q(O5[33]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_56_out[0]),
        .Q(O5[34]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_56_out[1]),
        .Q(O5[35]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_51_out[0]),
        .Q(O5[36]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_51_out[1]),
        .Q(O5[37]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_52_out[0]),
        .Q(O5[38]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_52_out[1]),
        .Q(O5[39]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_70_out[1]),
        .Q(O5[3]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_53_out[0]),
        .Q(O5[40]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_53_out[1]),
        .Q(O5[41]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_48_out[0]),
        .Q(O5[42]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_48_out[1]),
        .Q(O5[43]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_49_out[0]),
        .Q(O5[44]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_49_out[1]),
        .Q(O5[45]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_50_out[0]),
        .Q(O5[46]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_50_out[1]),
        .Q(O5[47]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_45_out[0]),
        .Q(O5[48]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_45_out[1]),
        .Q(O5[49]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_71_out[0]),
        .Q(O5[4]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_46_out[0]),
        .Q(O5[50]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_46_out[1]),
        .Q(O5[51]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_47_out[0]),
        .Q(O5[52]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_47_out[1]),
        .Q(O5[53]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_42_out[0]),
        .Q(O5[54]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_42_out[1]),
        .Q(O5[55]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_43_out[0]),
        .Q(O5[56]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_43_out[1]),
        .Q(O5[57]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_44_out[0]),
        .Q(O5[58]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_44_out[1]),
        .Q(O5[59]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_71_out[1]),
        .Q(O5[5]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_39_out[0]),
        .Q(O5[60]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_39_out[1]),
        .Q(O5[61]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_40_out[0]),
        .Q(O5[62]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_40_out[1]),
        .Q(O5[63]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_41_out[0]),
        .Q(O5[64]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_41_out[1]),
        .Q(O5[65]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_36_out[0]),
        .Q(O5[66]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_36_out[1]),
        .Q(O5[67]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_37_out[0]),
        .Q(O5[68]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_37_out[1]),
        .Q(O5[69]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_66_out[0]),
        .Q(O5[6]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_38_out[0]),
        .Q(O5[70]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_38_out[1]),
        .Q(O5[71]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[72] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_33_out[0]),
        .Q(O5[72]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[73] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_33_out[1]),
        .Q(O5[73]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[74] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_34_out[0]),
        .Q(O5[74]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[75] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_34_out[1]),
        .Q(O5[75]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[76] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_35_out[0]),
        .Q(O5[76]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[77] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_35_out[1]),
        .Q(O5[77]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[78] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_30_out[0]),
        .Q(O5[78]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[79] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_30_out[1]),
        .Q(O5[79]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_66_out[1]),
        .Q(O5[7]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[80] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_31_out[0]),
        .Q(O5[80]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[81] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_31_out[1]),
        .Q(O5[81]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[82] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_32_out[0]),
        .Q(O5[82]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[83] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_32_out[1]),
        .Q(O5[83]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[84] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_27_out[0]),
        .Q(O5[84]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[85] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_27_out[1]),
        .Q(O5[85]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[86] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out[0]),
        .Q(O5[86]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[87] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_28_out[1]),
        .Q(O5[87]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[88] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_out[0]),
        .Q(O5[88]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[89] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_29_out[1]),
        .Q(O5[89]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_67_out[0]),
        .Q(O5[8]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[90] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_24_out[0]),
        .Q(O5[90]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[91] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_24_out[1]),
        .Q(O5[91]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[92] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_25_out[0]),
        .Q(O5[92]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[93] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_25_out[1]),
        .Q(O5[93]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[94] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_26_out[0]),
        .Q(O5[94]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[95] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_26_out[1]),
        .Q(O5[95]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[96] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_21_out[0]),
        .Q(O5[96]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[97] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_21_out[1]),
        .Q(O5[97]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[98] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_22_out[0]),
        .Q(O5[98]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[99] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_22_out[1]),
        .Q(O5[99]),
        .R(1'b0));
FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_67_out[1]),
        .Q(O5[9]),
        .R(1'b0));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[5:4]),
        .DIB(wr_buf_in_data[3:2]),
        .DIC(wr_buf_in_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(p_71_out),
        .DOB(p_70_out),
        .DOC(p_69_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(app_wdf_data[5]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[5] ),
        .O(wr_buf_in_data[5]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(p_2_out[0]),
        .I1(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ),
        .I2(wb_wr_data_addr_r[1]),
        .I3(reset),
        .O(wb_wr_data_addr_w[1]));
LUT5 #(
    .INIT(32'h15051000)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(reset),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_wren_r1),
        .I3(O2),
        .I4(wb_wr_data_addr0_r),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 ));
LUT5 #(
    .INIT(32'hCF55FF55)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_12 
       (.I0(p_0_in),
        .I1(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13 ),
        .I2(app_wdf_wren_r1),
        .I3(O2),
        .I4(app_wdf_end_r1),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ));
LUT6 #(
    .INIT(64'hFFFFFFFF00BAFFFF)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_13 
       (.I0(\n_0_occupied_counter.occ_cnt_reg[15] ),
        .I1(\n_0_occupied_counter.app_wdf_rdy_r_i_2 ),
        .I2(p_4_in),
        .I3(p_0_in),
        .I4(ram_init_done_r),
        .I5(reset),
        .O(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_13 ));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(app_wdf_data[4]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[4] ),
        .O(wr_buf_in_data[4]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(app_wdf_data[3]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[3] ),
        .O(wr_buf_in_data[3]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(app_wdf_data[2]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[2] ),
        .O(wr_buf_in_data[2]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(app_wdf_data[1]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[1] ),
        .O(wr_buf_in_data[1]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(app_wdf_data[0]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[0] ),
        .O(wr_buf_in_data[0]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(p_0_out[1]),
        .I1(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ),
        .I2(wb_wr_data_addr_r[4]),
        .I3(reset),
        .O(wb_wr_data_addr_w[4]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(p_0_out[0]),
        .I1(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ),
        .I2(wb_wr_data_addr_r[3]),
        .I3(reset),
        .O(wb_wr_data_addr_w[3]));
LUT4 #(
    .INIT(16'h00E2)) 
     \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(p_2_out[1]),
        .I1(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ),
        .I2(wb_wr_data_addr_r[2]),
        .I3(reset),
        .O(wb_wr_data_addr_w[2]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[65:64]),
        .DIB(wr_buf_in_data[63:62]),
        .DIC(wr_buf_in_data[61:60]),
        .DID({1'b0,1'b0}),
        .DOA(p_41_out),
        .DOB(p_40_out),
        .DOC(p_39_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(app_wdf_data[65]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[65] ),
        .O(wr_buf_in_data[65]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(app_wdf_data[64]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[64] ),
        .O(wr_buf_in_data[64]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(app_wdf_data[63]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[63] ),
        .O(wr_buf_in_data[63]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(app_wdf_data[62]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[62] ),
        .O(wr_buf_in_data[62]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(app_wdf_data[61]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[61] ),
        .O(wr_buf_in_data[61]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(app_wdf_data[60]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[60] ),
        .O(wr_buf_in_data[60]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[71:70]),
        .DIB(wr_buf_in_data[69:68]),
        .DIC(wr_buf_in_data[67:66]),
        .DID({1'b0,1'b0}),
        .DOA(p_38_out),
        .DOB(p_37_out),
        .DOC(p_36_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(app_wdf_data[71]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[71] ),
        .O(wr_buf_in_data[71]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(app_wdf_data[70]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[70] ),
        .O(wr_buf_in_data[70]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(app_wdf_data[69]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[69] ),
        .O(wr_buf_in_data[69]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(app_wdf_data[68]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[68] ),
        .O(wr_buf_in_data[68]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(app_wdf_data[67]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[67] ),
        .O(wr_buf_in_data[67]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(app_wdf_data[66]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[66] ),
        .O(wr_buf_in_data[66]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[77:76]),
        .DIB(wr_buf_in_data[75:74]),
        .DIC(wr_buf_in_data[73:72]),
        .DID({1'b0,1'b0}),
        .DOA(p_35_out),
        .DOB(p_34_out),
        .DOC(p_33_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_1 
       (.I0(app_wdf_data[77]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[77] ),
        .O(wr_buf_in_data[77]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_2 
       (.I0(app_wdf_data[76]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[76] ),
        .O(wr_buf_in_data[76]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_3 
       (.I0(app_wdf_data[75]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[75] ),
        .O(wr_buf_in_data[75]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_4 
       (.I0(app_wdf_data[74]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[74] ),
        .O(wr_buf_in_data[74]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_5 
       (.I0(app_wdf_data[73]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[73] ),
        .O(wr_buf_in_data[73]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[12].RAM32M0_i_6 
       (.I0(app_wdf_data[72]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[72] ),
        .O(wr_buf_in_data[72]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[83:82]),
        .DIB(wr_buf_in_data[81:80]),
        .DIC(wr_buf_in_data[79:78]),
        .DID({1'b0,1'b0}),
        .DOA(p_32_out),
        .DOB(p_31_out),
        .DOC(p_30_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_1 
       (.I0(app_wdf_data[83]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[83] ),
        .O(wr_buf_in_data[83]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_2 
       (.I0(app_wdf_data[82]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[82] ),
        .O(wr_buf_in_data[82]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_3 
       (.I0(app_wdf_data[81]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[81] ),
        .O(wr_buf_in_data[81]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_4 
       (.I0(app_wdf_data[80]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[80] ),
        .O(wr_buf_in_data[80]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_5 
       (.I0(app_wdf_data[79]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[79] ),
        .O(wr_buf_in_data[79]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[13].RAM32M0_i_6 
       (.I0(app_wdf_data[78]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[78] ),
        .O(wr_buf_in_data[78]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[89:88]),
        .DIB(wr_buf_in_data[87:86]),
        .DIC(wr_buf_in_data[85:84]),
        .DID({1'b0,1'b0}),
        .DOA(p_29_out),
        .DOB(p_28_out),
        .DOC(p_27_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_1 
       (.I0(app_wdf_data[89]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[89] ),
        .O(wr_buf_in_data[89]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_2 
       (.I0(app_wdf_data[88]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[88] ),
        .O(wr_buf_in_data[88]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_3 
       (.I0(app_wdf_data[87]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[87] ),
        .O(wr_buf_in_data[87]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_4 
       (.I0(app_wdf_data[86]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[86] ),
        .O(wr_buf_in_data[86]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_5 
       (.I0(app_wdf_data[85]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[85] ),
        .O(wr_buf_in_data[85]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[14].RAM32M0_i_6 
       (.I0(app_wdf_data[84]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[84] ),
        .O(wr_buf_in_data[84]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[95:94]),
        .DIB(wr_buf_in_data[93:92]),
        .DIC(wr_buf_in_data[91:90]),
        .DID({1'b0,1'b0}),
        .DOA(p_26_out),
        .DOB(p_25_out),
        .DOC(p_24_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_1 
       (.I0(app_wdf_data[95]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[95] ),
        .O(wr_buf_in_data[95]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_2 
       (.I0(app_wdf_data[94]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[94] ),
        .O(wr_buf_in_data[94]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_3 
       (.I0(app_wdf_data[93]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[93] ),
        .O(wr_buf_in_data[93]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_4 
       (.I0(app_wdf_data[92]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[92] ),
        .O(wr_buf_in_data[92]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_5 
       (.I0(app_wdf_data[91]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[91] ),
        .O(wr_buf_in_data[91]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[15].RAM32M0_i_6 
       (.I0(app_wdf_data[90]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[90] ),
        .O(wr_buf_in_data[90]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[101:100]),
        .DIB(wr_buf_in_data[99:98]),
        .DIC(wr_buf_in_data[97:96]),
        .DID({1'b0,1'b0}),
        .DOA(p_23_out),
        .DOB(p_22_out),
        .DOC(p_21_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_1 
       (.I0(app_wdf_data[101]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[101] ),
        .O(wr_buf_in_data[101]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_2 
       (.I0(app_wdf_data[100]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[100] ),
        .O(wr_buf_in_data[100]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_3 
       (.I0(app_wdf_data[99]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[99] ),
        .O(wr_buf_in_data[99]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_4 
       (.I0(app_wdf_data[98]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[98] ),
        .O(wr_buf_in_data[98]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_5 
       (.I0(app_wdf_data[97]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[97] ),
        .O(wr_buf_in_data[97]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[16].RAM32M0_i_6 
       (.I0(app_wdf_data[96]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[96] ),
        .O(wr_buf_in_data[96]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[107:106]),
        .DIB(wr_buf_in_data[105:104]),
        .DIC(wr_buf_in_data[103:102]),
        .DID({1'b0,1'b0}),
        .DOA(p_20_out),
        .DOB(p_19_out),
        .DOC(p_18_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_1 
       (.I0(app_wdf_data[107]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[107] ),
        .O(wr_buf_in_data[107]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_2 
       (.I0(app_wdf_data[106]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[106] ),
        .O(wr_buf_in_data[106]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_3 
       (.I0(app_wdf_data[105]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[105] ),
        .O(wr_buf_in_data[105]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_4 
       (.I0(app_wdf_data[104]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[104] ),
        .O(wr_buf_in_data[104]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_5 
       (.I0(app_wdf_data[103]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[103] ),
        .O(wr_buf_in_data[103]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[17].RAM32M0_i_6 
       (.I0(app_wdf_data[102]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[102] ),
        .O(wr_buf_in_data[102]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[113:112]),
        .DIB(wr_buf_in_data[111:110]),
        .DIC(wr_buf_in_data[109:108]),
        .DID({1'b0,1'b0}),
        .DOA(p_17_out),
        .DOB(p_16_out),
        .DOC(p_15_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_1 
       (.I0(app_wdf_data[113]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[113] ),
        .O(wr_buf_in_data[113]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_2 
       (.I0(app_wdf_data[112]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[112] ),
        .O(wr_buf_in_data[112]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_3 
       (.I0(app_wdf_data[111]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[111] ),
        .O(wr_buf_in_data[111]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_4 
       (.I0(app_wdf_data[110]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[110] ),
        .O(wr_buf_in_data[110]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_5 
       (.I0(app_wdf_data[109]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[109] ),
        .O(wr_buf_in_data[109]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[18].RAM32M0_i_6 
       (.I0(app_wdf_data[108]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[108] ),
        .O(wr_buf_in_data[108]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[119:118]),
        .DIB(wr_buf_in_data[117:116]),
        .DIC(wr_buf_in_data[115:114]),
        .DID({1'b0,1'b0}),
        .DOA(p_14_out),
        .DOB(p_13_out),
        .DOC(p_12_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_1 
       (.I0(app_wdf_data[119]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[119] ),
        .O(wr_buf_in_data[119]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_2 
       (.I0(app_wdf_data[118]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[118] ),
        .O(wr_buf_in_data[118]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_3 
       (.I0(app_wdf_data[117]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[117] ),
        .O(wr_buf_in_data[117]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_4 
       (.I0(app_wdf_data[116]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[116] ),
        .O(wr_buf_in_data[116]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_5 
       (.I0(app_wdf_data[115]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[115] ),
        .O(wr_buf_in_data[115]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[19].RAM32M0_i_6 
       (.I0(app_wdf_data[114]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[114] ),
        .O(wr_buf_in_data[114]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[11:10]),
        .DIB(wr_buf_in_data[9:8]),
        .DIC(wr_buf_in_data[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(p_68_out),
        .DOB(p_67_out),
        .DOC(p_66_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(app_wdf_data[11]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[11] ),
        .O(wr_buf_in_data[11]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(app_wdf_data[10]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[10] ),
        .O(wr_buf_in_data[10]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(app_wdf_data[9]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[9] ),
        .O(wr_buf_in_data[9]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(app_wdf_data[8]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[8] ),
        .O(wr_buf_in_data[8]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(app_wdf_data[7]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[7] ),
        .O(wr_buf_in_data[7]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(app_wdf_data[6]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[6] ),
        .O(wr_buf_in_data[6]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[125:124]),
        .DIB(wr_buf_in_data[123:122]),
        .DIC(wr_buf_in_data[121:120]),
        .DID({1'b0,1'b0}),
        .DOA(p_11_out),
        .DOB(p_10_out),
        .DOC(p_9_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_1 
       (.I0(app_wdf_data[125]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[125] ),
        .O(wr_buf_in_data[125]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_2 
       (.I0(app_wdf_data[124]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[124] ),
        .O(wr_buf_in_data[124]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_3 
       (.I0(app_wdf_data[123]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[123] ),
        .O(wr_buf_in_data[123]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_4 
       (.I0(app_wdf_data[122]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[122] ),
        .O(wr_buf_in_data[122]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_5 
       (.I0(app_wdf_data[121]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[121] ),
        .O(wr_buf_in_data[121]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[20].RAM32M0_i_6 
       (.I0(app_wdf_data[120]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[120] ),
        .O(wr_buf_in_data[120]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[131:130]),
        .DIB(wr_buf_in_data[129:128]),
        .DIC(wr_buf_in_data[127:126]),
        .DID({1'b0,1'b0}),
        .DOA(p_8_out),
        .DOB(p_7_out),
        .DOC(p_6_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_1 
       (.I0(app_wdf_mask[3]),
        .I1(O2),
        .I2(app_wdf_mask_r1[3]),
        .O(wr_buf_in_data[131]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_2 
       (.I0(app_wdf_mask[2]),
        .I1(O2),
        .I2(app_wdf_mask_r1[2]),
        .O(wr_buf_in_data[130]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_3 
       (.I0(app_wdf_mask[1]),
        .I1(O2),
        .I2(app_wdf_mask_r1[1]),
        .O(wr_buf_in_data[129]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_4 
       (.I0(app_wdf_mask[0]),
        .I1(O2),
        .I2(app_wdf_mask_r1[0]),
        .O(wr_buf_in_data[128]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_5 
       (.I0(app_wdf_data[127]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[127] ),
        .O(wr_buf_in_data[127]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[21].RAM32M0_i_6 
       (.I0(app_wdf_data[126]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[126] ),
        .O(wr_buf_in_data[126]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[137:136]),
        .DIB(wr_buf_in_data[135:134]),
        .DIC(wr_buf_in_data[133:132]),
        .DID({1'b0,1'b0}),
        .DOA(p_5_out),
        .DOB(p_4_out),
        .DOC({\n_4_write_buffer.wr_buffer_ram[22].RAM32M0 ,\n_5_write_buffer.wr_buffer_ram[22].RAM32M0 }),
        .DOD(\NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_1 
       (.I0(app_wdf_mask[9]),
        .I1(O2),
        .I2(app_wdf_mask_r1[9]),
        .O(wr_buf_in_data[137]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_2 
       (.I0(app_wdf_mask[8]),
        .I1(O2),
        .I2(app_wdf_mask_r1[8]),
        .O(wr_buf_in_data[136]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_3 
       (.I0(app_wdf_mask[7]),
        .I1(O2),
        .I2(app_wdf_mask_r1[7]),
        .O(wr_buf_in_data[135]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_4 
       (.I0(app_wdf_mask[6]),
        .I1(O2),
        .I2(app_wdf_mask_r1[6]),
        .O(wr_buf_in_data[134]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_5 
       (.I0(app_wdf_mask[5]),
        .I1(O2),
        .I2(app_wdf_mask_r1[5]),
        .O(wr_buf_in_data[133]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[22].RAM32M0_i_6 
       (.I0(app_wdf_mask[4]),
        .I1(O2),
        .I2(app_wdf_mask_r1[4]),
        .O(wr_buf_in_data[132]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[143:142]),
        .DIB(wr_buf_in_data[141:140]),
        .DIC(wr_buf_in_data[139:138]),
        .DID({1'b0,1'b0}),
        .DOA({\n_0_write_buffer.wr_buffer_ram[23].RAM32M0 ,\n_1_write_buffer.wr_buffer_ram[23].RAM32M0 }),
        .DOB({\n_2_write_buffer.wr_buffer_ram[23].RAM32M0 ,\n_3_write_buffer.wr_buffer_ram[23].RAM32M0 }),
        .DOC({\n_4_write_buffer.wr_buffer_ram[23].RAM32M0 ,\n_5_write_buffer.wr_buffer_ram[23].RAM32M0 }),
        .DOD(\NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_1 
       (.I0(app_wdf_mask[15]),
        .I1(O2),
        .I2(app_wdf_mask_r1[15]),
        .O(wr_buf_in_data[143]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_2 
       (.I0(app_wdf_mask[14]),
        .I1(O2),
        .I2(app_wdf_mask_r1[14]),
        .O(wr_buf_in_data[142]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_3 
       (.I0(app_wdf_mask[13]),
        .I1(O2),
        .I2(app_wdf_mask_r1[13]),
        .O(wr_buf_in_data[141]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_4 
       (.I0(app_wdf_mask[12]),
        .I1(O2),
        .I2(app_wdf_mask_r1[12]),
        .O(wr_buf_in_data[140]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_5 
       (.I0(app_wdf_mask[11]),
        .I1(O2),
        .I2(app_wdf_mask_r1[11]),
        .O(wr_buf_in_data[139]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[23].RAM32M0_i_6 
       (.I0(app_wdf_mask[10]),
        .I1(O2),
        .I2(app_wdf_mask_r1[10]),
        .O(wr_buf_in_data[138]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[17:16]),
        .DIB(wr_buf_in_data[15:14]),
        .DIC(wr_buf_in_data[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(p_65_out),
        .DOB(p_64_out),
        .DOC(p_63_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(app_wdf_data[17]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[17] ),
        .O(wr_buf_in_data[17]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(app_wdf_data[16]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[16] ),
        .O(wr_buf_in_data[16]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(app_wdf_data[15]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[15] ),
        .O(wr_buf_in_data[15]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(app_wdf_data[14]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[14] ),
        .O(wr_buf_in_data[14]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(app_wdf_data[13]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[13] ),
        .O(wr_buf_in_data[13]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(app_wdf_data[12]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[12] ),
        .O(wr_buf_in_data[12]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[23:22]),
        .DIB(wr_buf_in_data[21:20]),
        .DIC(wr_buf_in_data[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(p_62_out),
        .DOB(p_61_out),
        .DOC(p_60_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(app_wdf_data[23]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[23] ),
        .O(wr_buf_in_data[23]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(app_wdf_data[22]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[22] ),
        .O(wr_buf_in_data[22]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(app_wdf_data[21]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[21] ),
        .O(wr_buf_in_data[21]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(app_wdf_data[20]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[20] ),
        .O(wr_buf_in_data[20]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(app_wdf_data[19]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[19] ),
        .O(wr_buf_in_data[19]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(app_wdf_data[18]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[18] ),
        .O(wr_buf_in_data[18]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[29:28]),
        .DIB(wr_buf_in_data[27:26]),
        .DIC(wr_buf_in_data[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(p_59_out),
        .DOB(p_58_out),
        .DOC(p_57_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(app_wdf_data[29]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[29] ),
        .O(wr_buf_in_data[29]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(app_wdf_data[28]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[28] ),
        .O(wr_buf_in_data[28]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(app_wdf_data[27]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[27] ),
        .O(wr_buf_in_data[27]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(app_wdf_data[26]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[26] ),
        .O(wr_buf_in_data[26]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(app_wdf_data[25]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[25] ),
        .O(wr_buf_in_data[25]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(app_wdf_data[24]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[24] ),
        .O(wr_buf_in_data[24]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[35:34]),
        .DIB(wr_buf_in_data[33:32]),
        .DIC(wr_buf_in_data[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(p_56_out),
        .DOB(p_55_out),
        .DOC(p_54_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(app_wdf_data[35]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[35] ),
        .O(wr_buf_in_data[35]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(app_wdf_data[34]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[34] ),
        .O(wr_buf_in_data[34]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(app_wdf_data[33]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[33] ),
        .O(wr_buf_in_data[33]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(app_wdf_data[32]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[32] ),
        .O(wr_buf_in_data[32]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(app_wdf_data[31]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[31] ),
        .O(wr_buf_in_data[31]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(app_wdf_data[30]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[30] ),
        .O(wr_buf_in_data[30]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[41:40]),
        .DIB(wr_buf_in_data[39:38]),
        .DIC(wr_buf_in_data[37:36]),
        .DID({1'b0,1'b0}),
        .DOA(p_53_out),
        .DOB(p_52_out),
        .DOC(p_51_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(app_wdf_data[41]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[41] ),
        .O(wr_buf_in_data[41]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(app_wdf_data[40]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[40] ),
        .O(wr_buf_in_data[40]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(app_wdf_data[39]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[39] ),
        .O(wr_buf_in_data[39]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(app_wdf_data[38]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[38] ),
        .O(wr_buf_in_data[38]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(app_wdf_data[37]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[37] ),
        .O(wr_buf_in_data[37]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(app_wdf_data[36]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[36] ),
        .O(wr_buf_in_data[36]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[47:46]),
        .DIB(wr_buf_in_data[45:44]),
        .DIC(wr_buf_in_data[43:42]),
        .DID({1'b0,1'b0}),
        .DOA(p_50_out),
        .DOB(p_49_out),
        .DOC(p_48_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(app_wdf_data[47]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[47] ),
        .O(wr_buf_in_data[47]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(app_wdf_data[46]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[46] ),
        .O(wr_buf_in_data[46]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(app_wdf_data[45]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[45] ),
        .O(wr_buf_in_data[45]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(app_wdf_data[44]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[44] ),
        .O(wr_buf_in_data[44]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(app_wdf_data[43]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[43] ),
        .O(wr_buf_in_data[43]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(app_wdf_data[42]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[42] ),
        .O(wr_buf_in_data[42]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[53:52]),
        .DIB(wr_buf_in_data[51:50]),
        .DIC(wr_buf_in_data[49:48]),
        .DID({1'b0,1'b0}),
        .DOA(p_47_out),
        .DOB(p_46_out),
        .DOC(p_45_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(app_wdf_data[53]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[53] ),
        .O(wr_buf_in_data[53]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(app_wdf_data[52]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[52] ),
        .O(wr_buf_in_data[52]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(app_wdf_data[51]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[51] ),
        .O(wr_buf_in_data[51]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(app_wdf_data[50]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[50] ),
        .O(wr_buf_in_data[50]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(app_wdf_data[49]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[49] ),
        .O(wr_buf_in_data[49]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(app_wdf_data[48]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[48] ),
        .O(wr_buf_in_data[48]));
(* BOX_TYPE = "PRIMITIVE" *) 
   RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA({O40,1'b0}),
        .ADDRB({O40,1'b0}),
        .ADDRC({O40,1'b0}),
        .ADDRD({wb_wr_data_addr_w,\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 }),
        .DIA(wr_buf_in_data[59:58]),
        .DIB(wr_buf_in_data[57:56]),
        .DIC(wr_buf_in_data[55:54]),
        .DID({1'b0,1'b0}),
        .DOA(p_44_out),
        .DOB(p_43_out),
        .DOC(p_42_out),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(CLK),
        .WE(wdf_rdy_ns));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(app_wdf_data[59]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[59] ),
        .O(wr_buf_in_data[59]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(app_wdf_data[58]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[58] ),
        .O(wr_buf_in_data[58]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(app_wdf_data[57]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[57] ),
        .O(wr_buf_in_data[57]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(app_wdf_data[56]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[56] ),
        .O(wr_buf_in_data[56]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(app_wdf_data[55]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[55] ),
        .O(wr_buf_in_data[55]));
LUT3 #(
    .INIT(8'hB8)) 
     \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(app_wdf_data[54]),
        .I1(O2),
        .I2(\n_0_app_wdf_data_r1_reg[54] ),
        .O(wr_buf_in_data[54]));
FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_11 ),
        .Q(wb_wr_data_addr0_r),
        .R(1'b0));
LUT1 #(
    .INIT(2'h1)) 
     \write_data_control.wb_wr_data_addr_r[4]_i_1 
       (.I0(\n_0_write_buffer.wr_buffer_ram[0].RAM32M0_i_12 ),
        .O(wr_data_addr_le));
FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_2_out[0]),
        .Q(wb_wr_data_addr_r[1]),
        .R(reset));
FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_2_out[1]),
        .Q(wb_wr_data_addr_r[2]),
        .R(reset));
FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_out[0]),
        .Q(wb_wr_data_addr_r[3]),
        .R(reset));
FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_out[1]),
        .Q(wb_wr_data_addr_r[4]),
        .R(reset));
LUT1 #(
    .INIT(2'h1)) 
     \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__1[0]));
LUT2 #(
    .INIT(4'h6)) 
     \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .O(p_0_in__1[1]));
(* SOFT_HLUTNM = "soft_lutpair679" *) 
   LUT3 #(
    .INIT(8'h6A)) 
     \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__1[2]));
(* SOFT_HLUTNM = "soft_lutpair679" *) 
   LUT4 #(
    .INIT(16'h6AAA)) 
     \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I3(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .O(p_0_in__1[3]));
(* counter = "93" *) 
   FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__1[0]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .S(reset));
(* counter = "93" *) 
   FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__1[1]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .R(reset));
(* counter = "93" *) 
   FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__1[2]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .R(reset));
(* counter = "93" *) 
   FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(CLK),
        .CE(wr_data_addr_le),
        .D(p_0_in__1[3]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "mig_mig" *) 
module migmig_mig
   (O1,
    ui_clk_sync_rst,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    O2,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_ref_ack,
    app_zq_ack,
    O3,
    O4,
    app_sr_active,
    phy_dout,
    O5,
    O6,
    p_0_in1_in,
    O7,
    wr_ptr,
    Q,
    O8,
    O9,
    O10,
    O11,
    wr_ptr_0,
    O12,
    O13,
    O14,
    O15,
    O16,
    app_rd_data_end,
    app_rd_data,
    wr_en,
    wr_en_1,
    wr_en_2,
    wr_en_3,
    app_rd_data_valid,
    O17,
    init_calib_complete,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    sys_rst,
    app_en,
    app_ref_req,
    app_wdf_end,
    app_wdf_wren,
    mem_out,
    I1,
    app_sr_req,
    sys_clk_i,
    device_temp_i,
    app_wdf_data,
    app_addr,
    app_cmd,
    app_wdf_mask,
    I2,
    I3,
    I4,
    I5,
    app_zq_req);
  output O1;
  output ui_clk_sync_rst;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]O2;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_ref_ack;
  output app_zq_ack;
  output O3;
  output O4;
  output app_sr_active;
  output [71:0]phy_dout;
  output [46:0]O5;
  output [71:0]O6;
  output p_0_in1_in;
  output O7;
  output [1:0]wr_ptr;
  output [3:0]Q;
  output [3:0]O8;
  output [67:0]O9;
  output [3:0]O10;
  output [3:0]O11;
  output [1:0]wr_ptr_0;
  output [3:0]O12;
  output [3:0]O13;
  output [65:0]O14;
  output [3:0]O15;
  output [3:0]O16;
  output app_rd_data_end;
  output [127:0]app_rd_data;
  output wr_en;
  output wr_en_1;
  output wr_en_2;
  output wr_en_3;
  output app_rd_data_valid;
  output [29:0]O17;
  output init_calib_complete;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input sys_rst;
  input app_en;
  input app_ref_req;
  input app_wdf_end;
  input app_wdf_wren;
  input [79:0]mem_out;
  input [71:0]I1;
  input app_sr_req;
  input sys_clk_i;
  input [11:0]device_temp_i;
  input [127:0]app_wdf_data;
  input [25:0]app_addr;
  input [1:0]app_cmd;
  input [15:0]app_wdf_mask;
  input [63:0]I2;
  input [63:0]I3;
  input [79:0]I4;
  input [79:0]I5;
  input app_zq_req;

  wire [71:0]I1;
  wire [63:0]I2;
  wire [63:0]I3;
  wire [79:0]I4;
  wire [79:0]I5;
  wire O1;
  wire [3:0]O10;
  wire [3:0]O11;
  wire [3:0]O12;
  wire [3:0]O13;
  wire [65:0]O14;
  wire [3:0]O15;
  wire [3:0]O16;
  wire [29:0]O17;
  wire [1:0]O2;
  wire O3;
  wire O4;
  wire [46:0]O5;
  wire [71:0]O6;
  wire O7;
  wire [3:0]O8;
  wire [67:0]O9;
  wire [3:0]Q;
  wire [25:0]app_addr;
  wire [1:0]app_cmd;
  wire app_en;
  wire [127:0]app_rd_data;
  wire app_rd_data_end;
  wire app_rd_data_valid;
  wire app_ref_ack;
  wire app_ref_req;
  wire app_sr_active;
  wire app_sr_req;
  wire [127:0]app_wdf_data;
  wire app_wdf_end;
  wire [15:0]app_wdf_mask;
  wire app_wdf_wren;
  wire app_zq_ack;
  wire app_zq_req;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
(* IBUF_LOW_PWR=0 *)   wire [15:0]ddr2_dq;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_n;
(* IBUF_LOW_PWR=0 *) (* DIFF_TERM=0 *)   wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [11:0]device_temp_i;
  wire freq_refclk;
  wire init_calib_complete;
  wire iodelay_ctrl_rdy;
  wire [11:2]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ;
  wire \mem_intfc0/mc0/bank_mach0/p_131_out ;
  wire \mem_intfc0/mc0/bank_mach0/p_14_out ;
  wire \mem_intfc0/mc0/bank_mach0/p_53_out ;
  wire \mem_intfc0/mc0/bank_mach0/p_92_out ;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire mmcm_clk;
  wire \n_10_temp_mon_enabled.u_tempmon ;
  wire n_10_u_ddr2_infrastructure;
  wire \n_11_temp_mon_enabled.u_tempmon ;
  wire n_11_u_ddr2_infrastructure;
  wire n_12_u_ddr2_infrastructure;
  wire n_13_u_ddr2_infrastructure;
  wire n_14_u_ddr2_infrastructure;
  wire n_15_u_ddr2_infrastructure;
  wire n_16_u_ddr2_infrastructure;
  wire n_17_u_ddr2_infrastructure;
  wire n_18_u_ddr2_infrastructure;
  wire n_19_u_ddr2_infrastructure;
  wire n_20_u_ddr2_infrastructure;
  wire n_21_u_ddr2_infrastructure;
  wire n_22_u_ddr2_infrastructure;
  wire n_23_u_ddr2_infrastructure;
  wire n_24_u_ddr2_infrastructure;
  wire n_25_u_ddr2_infrastructure;
  wire n_26_u_ddr2_infrastructure;
  wire \n_2_temp_mon_enabled.u_tempmon ;
  wire n_319_u_memc_ui_top_std;
  wire n_36_u_memc_ui_top_std;
  wire n_396_u_memc_ui_top_std;
  wire \n_3_temp_mon_enabled.u_tempmon ;
  wire \n_5_temp_mon_enabled.u_tempmon ;
  wire n_5_u_ddr2_infrastructure;
  wire \n_7_temp_mon_enabled.u_tempmon ;
  wire n_8_u_ddr2_infrastructure;
  wire n_9_u_ddr2_infrastructure;
  wire [1:0]out;
  wire p_0_in1_in;
  wire [71:0]phy_dout;
  wire pll_locked;
  wire pll_locked_i;
  wire ref_dll_lock;
  wire rstdiv0_sync_r1;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire ui_clk_sync_rst;
  wire wr_en;
  wire wr_en_1;
  wire wr_en_2;
  wire wr_en_3;
  wire [1:0]wr_ptr;
  wire [1:0]wr_ptr_0;

migmig_7series_v2_0_tempmon \temp_mon_enabled.u_tempmon 
       (.CLK(O1),
        .D({\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [11:10],\n_2_temp_mon_enabled.u_tempmon ,\n_3_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [7],\n_5_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [5],\n_7_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [3:2],\n_10_temp_mon_enabled.u_tempmon ,\n_11_temp_mon_enabled.u_tempmon }),
        .I1(n_20_u_ddr2_infrastructure),
        .device_temp_i(device_temp_i));
migmig_7series_v2_0_clk_ibuf u_ddr2_clk_ibuf
       (.mmcm_clk(mmcm_clk),
        .sys_clk_i(sys_clk_i));
migmig_7series_v2_0_infrastructure u_ddr2_infrastructure
       (.CLK(mmcm_clk),
        .I1(n_319_u_memc_ui_top_std),
        .I2(n_396_u_memc_ui_top_std),
        .I3(n_36_u_memc_ui_top_std),
        .O1(O1),
        .O10(n_15_u_ddr2_infrastructure),
        .O11(n_16_u_ddr2_infrastructure),
        .O12(n_17_u_ddr2_infrastructure),
        .O13(n_18_u_ddr2_infrastructure),
        .O14(n_19_u_ddr2_infrastructure),
        .O15(n_20_u_ddr2_infrastructure),
        .O16(n_21_u_ddr2_infrastructure),
        .O17(n_22_u_ddr2_infrastructure),
        .O18(n_23_u_ddr2_infrastructure),
        .O19(n_24_u_ddr2_infrastructure),
        .O2(n_5_u_ddr2_infrastructure),
        .O20(n_25_u_ddr2_infrastructure),
        .O21(n_26_u_ddr2_infrastructure),
        .O3(n_8_u_ddr2_infrastructure),
        .O4(n_9_u_ddr2_infrastructure),
        .O5(n_10_u_ddr2_infrastructure),
        .O6(n_11_u_ddr2_infrastructure),
        .O7(n_12_u_ddr2_infrastructure),
        .O8(n_13_u_ddr2_infrastructure),
        .O9(n_14_u_ddr2_infrastructure),
        .SR(rstdiv0_sync_r1),
        .freq_refclk(freq_refclk),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .mem_refclk(mem_refclk),
        .p_131_out(\mem_intfc0/mc0/bank_mach0/p_131_out ),
        .p_14_out(\mem_intfc0/mc0/bank_mach0/p_14_out ),
        .p_1_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ),
        .p_3_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ),
        .p_53_out(\mem_intfc0/mc0/bank_mach0/p_53_out ),
        .p_92_out(\mem_intfc0/mc0/bank_mach0/p_92_out ),
        .pi_fine_dly_dec_done_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .ui_clk_sync_rst(ui_clk_sync_rst));
migmig_7series_v2_0_iodelay_ctrl u_iodelay_ctrl
       (.CLK(mmcm_clk),
        .iodelay_ctrl_rdy(iodelay_ctrl_rdy),
        .sys_rst(sys_rst));
(* CORE_GENERATION_INFO = "ddr2_7Series,mig_7series_v2_0,{LANGUAGE=Verilog, SYNTHESIS_TOOL=Vivado, LEVEL=CONTROLLER, AXI_ENABLE=0, NO_OF_CONTROLLERS=1, INTERFACE_TYPE=DDR2, AXI_ENABLE=0, CLK_PERIOD=5000, PHY_RATIO=4, CLKIN_PERIOD=5000, VCCAUX_IO=1.8V, MEMORY_TYPE=COMP, MEMORY_PART=mt47h64m16hr-25e, DQ_WIDTH=16, ECC=OFF, DATA_MASK=1, ORDERING=STRICT, BURST_MODE=8, BURST_TYPE=SEQ, OUTPUT_DRV=HIGH, USE_CS_PORT=1, USE_ODT_PORT=1, RTT_NOM=50, MEMORY_ADDRESS_MAP=ROW_BANK_COLUMN, REFCLK_FREQ=200, DEBUG_PORT=OFF, INTERNAL_VREF=1, SYSCLK_TYPE=NO_BUFFER, REFCLK_TYPE=USE_SYSTEM_CLOCK}" *) 
   (* X_CORE_INFO = "mig_7series_v2_0_ddr2_7Series, 2013.4" *) 
   migmig_7series_v2_0_memc_ui_top_std u_memc_ui_top_std
       (.CLK(O1),
        .D({\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [11:10],\n_2_temp_mon_enabled.u_tempmon ,\n_3_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [7],\n_5_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [5],\n_7_temp_mon_enabled.u_tempmon ,\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 [3:2],\n_10_temp_mon_enabled.u_tempmon ,\n_11_temp_mon_enabled.u_tempmon }),
        .E(O4),
        .I1(n_5_u_ddr2_infrastructure),
        .I10(n_13_u_ddr2_infrastructure),
        .I11(n_17_u_ddr2_infrastructure),
        .I12(n_25_u_ddr2_infrastructure),
        .I13(n_24_u_ddr2_infrastructure),
        .I14(n_22_u_ddr2_infrastructure),
        .I15(n_23_u_ddr2_infrastructure),
        .I16(n_18_u_ddr2_infrastructure),
        .I17(n_19_u_ddr2_infrastructure),
        .I18(I1),
        .I19(n_8_u_ddr2_infrastructure),
        .I2(n_21_u_ddr2_infrastructure),
        .I20(n_26_u_ddr2_infrastructure),
        .I21(I2),
        .I22(I3),
        .I23(I4),
        .I24(I5),
        .I25(n_9_u_ddr2_infrastructure),
        .I3(n_20_u_ddr2_infrastructure),
        .I4(n_14_u_ddr2_infrastructure),
        .I5(n_15_u_ddr2_infrastructure),
        .I6(n_16_u_ddr2_infrastructure),
        .I7(n_10_u_ddr2_infrastructure),
        .I8(n_11_u_ddr2_infrastructure),
        .I9(n_12_u_ddr2_infrastructure),
        .O1(O3),
        .O10(wr_ptr[0]),
        .O11(wr_ptr[1]),
        .O12(O8),
        .O13(O9),
        .O14(O10),
        .O15(O11),
        .O16(wr_ptr_0[0]),
        .O17(O17),
        .O18(wr_ptr_0[1]),
        .O19(O12),
        .O2(O2),
        .O20(O13),
        .O21(O14),
        .O22(O15),
        .O23(O16),
        .O3(n_36_u_memc_ui_top_std),
        .O4(O5[15]),
        .O5(n_319_u_memc_ui_top_std),
        .O6(O6),
        .O7(O7),
        .O8({O5[46:16],O5[14:0]}),
        .O9(n_396_u_memc_ui_top_std),
        .Q(Q),
        .SR(rstdiv0_sync_r1),
        .app_addr(app_addr),
        .app_cmd(app_cmd),
        .app_en(app_en),
        .app_rd_data(app_rd_data),
        .app_rd_data_end(app_rd_data_end),
        .app_rd_data_valid(app_rd_data_valid),
        .app_ref_ack(app_ref_ack),
        .app_ref_req(app_ref_req),
        .app_sr_active(app_sr_active),
        .app_sr_req(app_sr_req),
        .app_wdf_data(app_wdf_data),
        .app_wdf_end(app_wdf_end),
        .app_wdf_mask(app_wdf_mask),
        .app_wdf_wren(app_wdf_wren),
        .app_zq_ack(app_zq_ack),
        .app_zq_req(app_zq_req),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .freq_refclk(freq_refclk),
        .init_calib_complete(init_calib_complete),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .out(out),
        .p_0_in1_in(p_0_in1_in),
        .p_131_out(\mem_intfc0/mc0/bank_mach0/p_131_out ),
        .p_14_out(\mem_intfc0/mc0/bank_mach0/p_14_out ),
        .p_1_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ),
        .p_3_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ),
        .p_53_out(\mem_intfc0/mc0/bank_mach0/p_53_out ),
        .p_92_out(\mem_intfc0/mc0/bank_mach0/p_92_out ),
        .phy_dout(phy_dout),
        .pi_fine_dly_dec_done_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ),
        .pll_locked(pll_locked),
        .pll_locked_i(pll_locked_i),
        .ref_dll_lock(ref_dll_lock),
        .sync_pulse(sync_pulse),
        .wr_en(wr_en),
        .wr_en_1(wr_en_1),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
