0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.srcs/sources_1/new/Full_Adder_Structural.v,1756884650,verilog,,,,Full_Adder_Structural,,,,,,,,
C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.srcs/sources_1/new/Half_Adder.v,1756884682,verilog,,C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.srcs/sources_1/new/Full_Adder_Structural.v,,Half_Adder,,,,,,,,
