Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: mod_Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_Controller"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : mod_Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mod_Mux16.v" in library work
Compiling verilog file "mod_Demux16.v" in library work
Module <mod_Mux16> compiled
Compiling verilog file "mod_Demux.v" in library work
Module <mod_Demux16> compiled
Compiling verilog file "mod_ProcMux.vf" in library work
Module <mod_Demux> compiled
Compiling verilog file "mod_ControlRegisters.v" in library work
Module <mod_ProcMux> compiled
Compiling verilog file "mod_ControlFSM.v" in library work
Module <mod_ControlRegisters> compiled
Compiling verilog file "mod_Controller.vf" in library work
Module <mod_ControlFSM> compiled
Module <mod_ProcMux_MUSER_mod_Controller> compiled
Module <mod_Controller> compiled
No errors in compilation
Analysis of file <"mod_Controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mod_Controller> in library <work>.

Analyzing hierarchy for module <mod_ControlRegisters> in library <work> with parameters.
	cacheRouterRegAddr = "1000000000000011"
	destRegAddr = "1000000000000001"
	numOpsRegAddr = "1000000000000010"
	offsetRegAddr = "1000000000000000"

Analyzing hierarchy for module <mod_ProcMux_MUSER_mod_Controller> in library <work>.

Analyzing hierarchy for module <mod_ControlFSM> in library <work>.

Analyzing hierarchy for module <mod_Demux16> in library <work>.

Analyzing hierarchy for module <mod_Mux16> in library <work>.

Analyzing hierarchy for module <mod_Demux> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mod_Controller>.
Module <mod_Controller> is correct for synthesis.
 
Analyzing module <mod_ControlRegisters> in library <work>.
	cacheRouterRegAddr = 16'b1000000000000011
	destRegAddr = 16'b1000000000000001
	numOpsRegAddr = 16'b1000000000000010
	offsetRegAddr = 16'b1000000000000000
Module <mod_ControlRegisters> is correct for synthesis.
 
Analyzing module <mod_ProcMux_MUSER_mod_Controller> in library <work>.
Module <mod_ProcMux_MUSER_mod_Controller> is correct for synthesis.
 
Analyzing module <mod_Demux16> in library <work>.
Module <mod_Demux16> is correct for synthesis.
 
Analyzing module <mod_Mux16> in library <work>.
Module <mod_Mux16> is correct for synthesis.
 
Analyzing module <mod_Demux> in library <work>.
Module <mod_Demux> is correct for synthesis.
 
Analyzing module <mod_ControlFSM> in library <work>.
Module <mod_ControlFSM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_ControlRegisters>.
    Related source file is "mod_ControlRegisters.v".
    Found 7-bit register for signal <cacheRouterReg>.
    Found 16-bit register for signal <destReg>.
    Found 16-bit register for signal <numOpsReg>.
    Found 16-bit register for signal <offsetReg>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <mod_ControlRegisters> synthesized.


Synthesizing Unit <mod_ControlFSM>.
    Related source file is "mod_ControlFSM.v".
    Found finite state machine <FSM_0> for signal <stage>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <mod_ControlFSM> synthesized.


Synthesizing Unit <mod_Demux16>.
    Related source file is "mod_Demux16.v".
Unit <mod_Demux16> synthesized.


Synthesizing Unit <mod_Mux16>.
    Related source file is "mod_Mux16.v".
Unit <mod_Mux16> synthesized.


Synthesizing Unit <mod_Demux>.
    Related source file is "mod_Demux.v".
Unit <mod_Demux> synthesized.


Synthesizing Unit <mod_ProcMux_MUSER_mod_Controller>.
    Related source file is "mod_Controller.vf".
Unit <mod_ProcMux_MUSER_mod_Controller> synthesized.


Synthesizing Unit <mod_Controller>.
    Related source file is "mod_Controller.vf".
Unit <mod_Controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 16-bit register                                       : 3
 7-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_5/stage/FSM> on signal <stage[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mod_Controller> ...

Optimizing unit <mod_ControlRegisters> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_Controller, actual ratio is 13.
FlipFlop XLXI_1/cacheRouterReg_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/cacheRouterReg_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/cacheRouterReg_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/cacheRouterReg_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_1/cacheRouterReg_4 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 62
 Flip-Flops                                            : 62

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mod_Controller.ngr
Top Level Output File Name         : mod_Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 207

Cell Usage :
# BELS                             : 198
#      GND                         : 1
#      LUT2                        : 36
#      LUT3                        : 98
#      LUT4                        : 47
#      MUXF5                       : 16
# FlipFlops/Latches                : 62
#      FDE                         : 60
#      FDR                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 206
#      IBUF                        : 83
#      OBUF                        : 123
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      102  out of    960    10%  
 Number of Slice Flip Flops:             57  out of   1920     2%  
 Number of 4 input LUTs:                181  out of   1920     9%  
 Number of IOs:                         207
 Number of bonded IOBs:                 207  out of     83   249% (*) 
    IOB Flip Flops:                       5
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 62    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 2.869ns (Maximum Frequency: 348.566MHz)
   Minimum input arrival time before clock: 6.404ns
   Maximum output required time after clock: 7.178ns
   Maximum combinational path delay: 8.717ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.869ns (frequency: 348.566MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.869ns (Levels of Logic = 1)
  Source:            XLXI_5/stage_FSM_FFd2 (FF)
  Destination:       XLXI_5/stage_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_5/stage_FSM_FFd2 to XLXI_5/stage_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.514   0.568  XLXI_5/stage_FSM_FFd2 (XLXI_5/stage_FSM_FFd2)
     LUT2:I1->O            2   0.612   0.380  XLXI_5/critical1 (critical_OBUF)
     FDR:R                     0.795          XLXI_5/stage_FSM_FFd2
    ----------------------------------------
    Total                      2.869ns (1.921ns logic, 0.948ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1082 / 122
-------------------------------------------------------------------------
Offset:              6.404ns (Levels of Logic = 4)
  Source:            AddressInput<15> (PAD)
  Destination:       XLXI_1/numOpsReg_15 (FF)
  Destination Clock: clk rising

  Data Path: AddressInput<15> to XLXI_1/numOpsReg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  AddressInput_15_IBUF (AddressInput_15_IBUF)
     LUT4:I0->O            1   0.612   0.509  XLXI_1/cacheRouterReg_not0001111 (XLXI_1/cacheRouterReg_not0001111)
     LUT4:I0->O           20   0.612   0.940  XLXI_1/cacheRouterReg_not0001163 (XLXI_1/outData_and0000)
     LUT4:I3->O           16   0.612   0.879  XLXI_1/offsetReg_not00011 (XLXI_1/offsetReg_not0001)
     FDE:CE                    0.483          XLXI_1/offsetReg_0
    ----------------------------------------
    Total                      6.404ns (3.425ns logic, 2.979ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 269 / 123
-------------------------------------------------------------------------
Offset:              7.178ns (Levels of Logic = 4)
  Source:            XLXI_1/cacheRouterReg_0 (FF)
  Destination:       OutputData<6> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_1/cacheRouterReg_0 to OutputData<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            123   0.514   1.249  XLXI_1/cacheRouterReg_0 (XLXI_1/cacheRouterReg_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_1/outData<1>711 (XLXI_1/outData<1>711)
     MUXF5:I1->O           1   0.278   0.387  XLXI_1/outData<1>71_f5 (XLXI_1/outData<1>71)
     LUT4:I2->O            1   0.612   0.357  XLXI_1/outData<1>92 (OutputData_1_OBUF)
     OBUF:I->O                 3.169          OutputData_1_OBUF (OutputData<1>)
    ----------------------------------------
    Total                      7.178ns (5.185ns logic, 1.993ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 442 / 115
-------------------------------------------------------------------------
Delay:               8.717ns (Levels of Logic = 5)
  Source:            AddressInput<15> (PAD)
  Destination:       OutputData<6> (PAD)

  Data Path: AddressInput<15> to OutputData<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.106   0.651  AddressInput_15_IBUF (AddressInput_15_IBUF)
     LUT4:I0->O            1   0.612   0.509  XLXI_1/cacheRouterReg_not0001111 (XLXI_1/cacheRouterReg_not0001111)
     LUT4:I0->O           20   0.612   1.089  XLXI_1/cacheRouterReg_not0001163 (XLXI_1/outData_and0000)
     LUT4:I0->O            1   0.612   0.357  XLXI_1/outData<1>92 (OutputData_1_OBUF)
     OBUF:I->O                 3.169          OutputData_1_OBUF (OutputData<1>)
    ----------------------------------------
    Total                      8.717ns (6.111ns logic, 2.606ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.38 secs
 
--> 

Total memory usage is 322024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

