// Seed: 3344410982
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wor id_4
);
  assign id_1 = 1;
  wire id_6 = 1;
  assign id_3 = (1 + id_2);
  id_7(
      .id_0(id_6), .id_1(id_6)
  );
  assign id_6 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  id_5(
      1, id_1 | id_2
  ); module_0(
      id_2, id_3, id_2, id_3, id_2
  );
  wire id_6;
endmodule
