// Seed: 971659511
module module_0 (
    output uwire id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3
);
  wor  id_5 = id_2;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_5), .id_2(1)
  );
  wire id_9;
  wire id_10;
  generate
    assign id_6 = id_8;
  endgenerate
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
    , id_19,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output supply1 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input tri id_13,
    input wand id_14,
    output tri0 id_15,
    input wand id_16,
    input tri1 id_17
);
  wire id_20;
  module_0(
      id_15, id_8, id_11, id_13
  );
endmodule
