<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesadorImmediatos.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoriaInstrucciones.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="memoriaInstrucciones.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="memoriaInstrucciones.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="memoriaInstrucciones.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoriaInstrucciones_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memoriaInstrucciones_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="memoriaInstrucciones_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memoriaInstrucciones_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="procesadorMonocicloImmediatos.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="procesadorMonocicloImmediatos.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="procesadorMonocicloImmediatos.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="procesadorMonocicloImmediatos.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesadorMonocicloImmediatos.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="procesadorMonocicloImmediatos.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="procesadorMonocicloImmediatos.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="procesadorMonocicloImmediatos.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="procesadorMonocicloImmediatos_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="procesadorMonocicloImmediatos_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="registerFile_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sumador_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_procesador_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461876514" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461876514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876514" xil_pn:in_ck="2666575133418978434" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461876514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="memoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="nextProgCounter.vhd"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Alu.vhd"/>
      <outfile xil_pn:name="tb_Mux.vhd"/>
      <outfile xil_pn:name="tb_memoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="tb_nextProgCounter.vhd"/>
      <outfile xil_pn:name="tb_procesador.vhd"/>
      <outfile xil_pn:name="tb_registerFile.vhd"/>
      <outfile xil_pn:name="tb_seu.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
      <outfile xil_pn:name="tb_unidadControl.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461877936" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5385492434141413999" xil_pn:start_ts="1461877936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461877936" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6639767238846416433" xil_pn:start_ts="1461877936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876518" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3330849822385362804" xil_pn:start_ts="1461876518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876518" xil_pn:in_ck="2666575133418978434" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461876518">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="memoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="nextProgCounter.vhd"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Alu.vhd"/>
      <outfile xil_pn:name="tb_Mux.vhd"/>
      <outfile xil_pn:name="tb_memoriaInstrucciones.vhd"/>
      <outfile xil_pn:name="tb_nextProgCounter.vhd"/>
      <outfile xil_pn:name="tb_procesador.vhd"/>
      <outfile xil_pn:name="tb_registerFile.vhd"/>
      <outfile xil_pn:name="tb_seu.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
      <outfile xil_pn:name="tb_unidadControl.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461877939" xil_pn:in_ck="2666575133418978434" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6511443855951457734" xil_pn:start_ts="1461877936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memoriaInstrucciones_beh.prj"/>
      <outfile xil_pn:name="memoriaInstrucciones_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461877939" xil_pn:in_ck="-9109899116009895432" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3848261352808363161" xil_pn:start_ts="1461877939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="memoriaInstrucciones_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1412567442196220365" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3330849822385362804" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="631119310230989835" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876938" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8688632955804239102" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461876961" xil_pn:in_ck="192697877244723994" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8282449976774444401" xil_pn:start_ts="1461876938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.lso"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.ngc"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.ngr"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.prj"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.stx"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.syr"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos.xst"/>
      <outfile xil_pn:name="procesadorMonocicloImmediatos_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
