Command: vcs -timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all \
-y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l \
vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a \
+define+RTL +define+NCG +notimingchecks
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Tue Nov 12 15:12:17 2024

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TESTBED.v'
Parsing included file 'PATTERN.vp'.
Back to file 'TESTBED.v'.
Parsing included file 'SA.v'.
Parsing included file 'GATED_OR.v'.
Back to file 'SA.v'.
Back to file 'TESTBED.v'.
Top Level Modules:
       TESTBED
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...


Note-[VCS_PARAL] Parallel code-gen enabled
  VCS is running with parallel code generation(-j)...

1 module and 0 UDP read.
recompiling module TESTBED
make[1]: Entering directory `/RAID2/COURSE/iclab/iclab131/Lab08/EXERCISE/01_RTL/csrc' \

rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2022.06/linux64/lib -L/usr/cad/synopsys/vcs/2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _34233_archive_1.so _34270_archive_1.so \
_prev_archive_1.so _cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o \
rmar_llvm_0_1.o rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2022.06/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory `/RAID2/COURSE/iclab/iclab131/Lab08/EXERCISE/01_RTL/csrc' \

Command: /RAID2/COURSE/iclab/iclab131/Lab08/EXERCISE/01_RTL/./simv +v2k +libext+.v -a vcs.log +define+RTL +define+NCG +notimingchecks
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Nov 12 15:12 2024
*Verdi* Loading libsscore_vcs201906.so
FSDB Dumper for VCS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
***********************************************************************
*  ERROR -                                                            *
*  The simulator version is newer than the FSDB dumper version which  *
*  may cause abnormal behavior, please contact Synopsys support for   *
*  assistance.                                                        *
***********************************************************************
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'SA.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +mda dumping.
*Verdi* : End of traversing.
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
[0;34mPASS PATTERN NO.   0,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   1,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   2,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   3,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   4,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   5,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   6,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   7,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   8,[m [0;32mexecution cycle :  66[m
[0;34mPASS PATTERN NO.   9,[m [0;32mexecution cycle :  66[m
----------------------------------------------------------------------------------------------------------------------
                                                  Congratulations!                                                    
                                           You have passed all patterns!                                              
                                           Your execution cycles =   660 cycles                                         
                                           Your clock period = 50.0 ns                                                
                                           Your total latency = 33000.0 ns                                               
----------------------------------------------------------------------------------------------------------------------
$finish called from file "PATTERN.vp", line 23.
$finish at simulation time             14317500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 143175000 ps
CPU Time:      0.310 seconds;       Data structure size:   0.1Mb
Tue Nov 12 15:12:22 2024
CPU time: .772 seconds to compile + .426 seconds to elab + .315 seconds to link + .346 seconds in simulation
