{"additions": 65, "auther_ref": "removeStripsFromPhase2", "auther_sha": "67509b764fcd0c70406ca6f6a51f7da8b0914363", "author": "mmusich", "body": "#### PR description:\r\n\r\nThe main goal of this PR is loose the dependency on the Phase-0 SiStrip records supplied via GlobalTag in the Phase-2 workflows.\r\nThe change of Global Tag (without the SiStrip records) is performed in commit 4706cd44a4835f4b9b760a5845ee48412b8b1377. \r\nThe difference of GlobalTag is available here: https://cms-conddb.cern.ch/cmsDbBrowser/diff/Prod/gts/123X_mcRun4_realistic_v4/123X_mcRun4_realistic_noSiStrip_v3:\r\n\r\n```\r\n$ conddb diff 123X_mcRun4_realistic_v4 123X_mcRun4_realistic_noSiStrip_v3\r\n[2022-02-16 15:57:04,575] INFO: Connecting to pro [frontier://PromptProd/cms_conditions]\r\nRecord                         Label            pro::123X_mcRun4_realistic_v4 Tag                    pro::123X_mcRun4_realistic_noSiStrip_v3 Tag   \r\n-----------------------------  ---------------  ---------------------------------------------------  -------------------------------------------   \r\nSiStripApvGain2Rcd             -                SiStripApvGain_FromParticles_DecoMode_v6_mc          -                                             \r\nSiStripApvGainRcd              -                SiStripApvGain_RealisticMC_v2_mc                     -                                             \r\nSiStripApvGainSimRcd           -                SiStripApvGain_RealisticMCSim_v3_mc                  -                                             \r\nSiStripBackPlaneCorrectionRcd  deconvolution    SiStripBackPlaneCorrection_deco_Ideal_v1_mc          -                                             \r\nSiStripBackPlaneCorrectionRcd  peak             SiStripBackPlaneCorrection_peak_Ideal_v1_mc          -                                             \r\nSiStripBadChannelRcd           -                SiStripBadComponents_realisticMC_for2018_v0_mc       -                                             \r\nSiStripBadFiberRcd             -                SiStripBadFiber_Ideal_31X_v2                         -                                             \r\nSiStripBadModuleRcd            -                SiStripBadModule_Ideal_31X_v2                        -                                             \r\nSiStripBadStripRcd             -                SiStripBadStrip_Ideal_31X_v1                         -                                             \r\nSiStripClusterThresholdRcd     -                SiStripClusterThreshold_Standard_31X_v2              -                                             \r\nSiStripConfObjectRcd           -                SiStripShiftAndCrosstalk_Ideal_v1_mc                 -                                             \r\nSiStripConfObjectRcd           apvphaseoffsets  SiStripAPVPhaseOffsets_v1_mc                         -                                             \r\nSiStripDeDxElectron_3D_Rcd     -                SiStripDeDxElectron_3D_30X                           -                                             \r\nSiStripDeDxKaon_3D_Rcd         -                SiStripDeDxKaon_3D_30X                               -                                             \r\nSiStripDeDxMip_3D_Rcd          -                SiStripDeDxMip3D_v04_mc                              -                                             \r\nSiStripDeDxPion_3D_Rcd         -                SiStripDeDxPion_3D_30X                               -                                             \r\nSiStripDeDxProton_3D_Rcd       -                SiStripDeDxProton_3D_30X                             -                                             \r\nSiStripDetVOffRcd              -                SiStripDetVOff_Ideal_31X_v2                          -                                             \r\nSiStripFedCablingRcd           -                SiStripFedCabling_Ideal_31X_v2                       -                                             \r\nSiStripLatencyRcd              -                SiStripLatency_MC_31X_v1                             -                                             \r\nSiStripLorentzAngleRcd         deconvolution    SiStripLorentzAngleDeco_StartUp_31X_v2               -                                             \r\nSiStripLorentzAngleSimRcd      -                SiStripLorentzAngle_IdealSim_31X_v2                  -                                             \r\nSiStripNoisesRcd               -                SiStripNoise_DecoMode_TickCorr_Minus15C_Fixed_v1_mc  -                                             \r\nSiStripPedestalsRcd            -                SiStripPedestals_Ideal_31X_v2                        -                                             \r\nSiStripThresholdRcd            -                SiStripThreshold_Ideal_31X_v2                        -                                             \r\n```\r\nThe rest are changes necessary in the configuration / code in order to loose the entanglement with phase-0 SiStrip conditions when running the whole Phase-2 chain (digitization, digi2raw, raw2digi, reconstruction) and is done in commit 4706cd44a4835f4b9b760a5845ee48412b8b1377.\r\n\r\n#### PR validation:\r\n\r\nIt passes limited matrix tests `runTheMatrix.py -l limited --ibeos`\r\n\r\n#### if this PR is a backport please specify the original PR and why you need to backport that PR:\r\n\r\nN/A\r\n", "branch": "master", "changed_files": 16, "comments": 7, "commits": 2, "created_at": "1645020074", "deletions": 16, "labels": ["reconstruction-pending", "simulation-pending", "alca-pending", "daq-pending", "operations-pending", "pending-signatures", "tests-approved", "orp-pending", "code-checks-approved"], "milestone": "CMSSW_12_3_X", "number": 36983, "release-notes": [], "review_comments": 1, "state": "open", "title": "Remove Phase-0 SiStrip records dependency from Phase-2 workflows", "updated_at": "1645049318", "user": "mmusich"}