{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556900810009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556900810013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:26:49 2019 " "Processing started: Fri May 03 12:26:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556900810013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900810013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab -c Lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900810013 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1556900810388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding-behavior " "Found design unit 1: forwarding-behavior" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817255 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding " "Found entity 1: forwarding" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romvhdl-SYN " "Found design unit 1: romvhdl-SYN" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817256 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMVHDL " "Found entity 1: ROMVHDL" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817258 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-behavior " "Found design unit 1: signextend-behavior" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/signextend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817259 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/signextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817260 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/pc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817261 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orgate-behavior " "Found design unit 1: orgate-behavior" {  } { { "orgate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/orgate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817263 ""} { "Info" "ISGN_ENTITY_NAME" "1 orgate " "Found entity 1: orgate" {  } { { "orgate.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/orgate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817263 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1556900817264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Found design unit 1: mux-behavior" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817264 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_processor-behavior " "Found design unit 1: mips_processor-behavior" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817266 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_processor " "Found entity 1: mips_processor" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-behavior " "Found design unit 1: mips_control-behavior" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817267 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-behavior " "Found design unit 1: mux32-behavior" {  } { { "max32.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/max32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817268 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "max32.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/max32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate-behavior " "Found design unit 1: andgate-behavior" {  } { { "and.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/and.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817270 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate " "Found entity 1: andgate" {  } { { "and.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/and.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817272 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900817272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900817272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_processor " "Elaborating entity \"mips_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556900817876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreaddata2_EXMEM mips_processor.vhd(24) " "Verilog HDL or VHDL warning at mips_processor.vhd(24): object \"sreaddata2_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sregdest_EXMEM mips_processor.vhd(29) " "Verilog HDL or VHDL warning at mips_processor.vhd(29): object \"sregdest_EXMEM\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg1_MEMWB mips_processor.vhd(36) " "Verilog HDL or VHDL warning at mips_processor.vhd(36): object \"sreadreg1_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sreadreg2_MEMWB mips_processor.vhd(36) " "Verilog HDL or VHDL warning at mips_processor.vhd(36): object \"sreadreg2_MEMWB\" assigned a value but never read" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_counter_input mips_processor.vhd(160) " "VHDL Process Statement warning at mips_processor.vhd(160): signal \"pc_counter_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_counter_input mips_processor.vhd(166) " "VHDL Process Statement warning at mips_processor.vhd(166): signal \"pc_counter_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900817890 "|mips_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_mips " "Elaborating entity \"PC\" for hierarchy \"PC:pc_mips\"" {  } { { "mips_processor.vhd" "pc_mips" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900817891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMVHDL ROMVHDL:rom " "Elaborating entity \"ROMVHDL\" for hierarchy \"ROMVHDL:rom\"" {  } { { "mips_processor.vhd" "rom" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900817897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROMVHDL:rom\|altsyncram:altsyncram_component\"" {  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROMVHDL:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROMVHDL:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM.mif " "Parameter \"init_file\" = \"ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818028 ""}  } { { "ROMVHDL.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/ROMVHDL.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556900818028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_up14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_up14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_up14 " "Found entity 1: altsyncram_up14" {  } { { "db/altsyncram_up14.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_up14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900818084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_up14 ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated " "Elaborating entity \"altsyncram_up14\" for hierarchy \"ROMVHDL:rom\|altsyncram:altsyncram_component\|altsyncram_up14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:control " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:control\"" {  } { { "mips_processor.vhd" "control" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R_type mips_control.vhd(62) " "VHDL Process Statement warning at mips_control.vhd(62): signal \"R_type\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mips_control.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_control.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900818101 "|mips_processor|mips_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "mips_processor.vhd" "reg_file" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux_reg_file " "Elaborating entity \"mux\" for hierarchy \"mux:mux_reg_file\"" {  } { { "mips_processor.vhd" "mux_reg_file" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "mips_processor.vhd" "mux_alu" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:sign_extend " "Elaborating entity \"signextend\" for hierarchy \"signextend:sign_extend\"" {  } { { "mips_processor.vhd" "sign_extend" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "mips_processor.vhd" "alu_main" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818139 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900818151 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu.vhd(19) " "Inferred latch for \"Result\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu.vhd(19) " "Inferred latch for \"Result\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu.vhd(19) " "Inferred latch for \"Result\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu.vhd(19) " "Inferred latch for \"Result\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu.vhd(19) " "Inferred latch for \"Result\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu.vhd(19) " "Inferred latch for \"Result\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu.vhd(19) " "Inferred latch for \"Result\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu.vhd(19) " "Inferred latch for \"Result\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu.vhd(19) " "Inferred latch for \"Result\[8\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu.vhd(19) " "Inferred latch for \"Result\[9\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu.vhd(19) " "Inferred latch for \"Result\[10\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu.vhd(19) " "Inferred latch for \"Result\[11\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu.vhd(19) " "Inferred latch for \"Result\[12\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu.vhd(19) " "Inferred latch for \"Result\[13\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu.vhd(19) " "Inferred latch for \"Result\[14\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu.vhd(19) " "Inferred latch for \"Result\[15\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] alu.vhd(19) " "Inferred latch for \"Result\[16\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] alu.vhd(19) " "Inferred latch for \"Result\[17\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] alu.vhd(19) " "Inferred latch for \"Result\[18\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] alu.vhd(19) " "Inferred latch for \"Result\[19\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] alu.vhd(19) " "Inferred latch for \"Result\[20\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] alu.vhd(19) " "Inferred latch for \"Result\[21\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] alu.vhd(19) " "Inferred latch for \"Result\[22\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] alu.vhd(19) " "Inferred latch for \"Result\[23\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] alu.vhd(19) " "Inferred latch for \"Result\[24\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] alu.vhd(19) " "Inferred latch for \"Result\[25\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] alu.vhd(19) " "Inferred latch for \"Result\[26\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] alu.vhd(19) " "Inferred latch for \"Result\[27\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] alu.vhd(19) " "Inferred latch for \"Result\[28\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] alu.vhd(19) " "Inferred latch for \"Result\[29\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] alu.vhd(19) " "Inferred latch for \"Result\[30\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] alu.vhd(19) " "Inferred latch for \"Result\[31\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818152 "|mips_processor|alu:alu_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:mem " "Elaborating entity \"RAM\" for hierarchy \"RAM:mem\"" {  } { { "mips_processor.vhd" "mem" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:mem\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556900818181 ""}  } { { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556900818181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_imv3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_imv3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_imv3 " "Found entity 1: altsyncram_imv3" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556900818216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900818216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_imv3 RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated " "Elaborating entity \"altsyncram_imv3\" for hierarchy \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgate andgate:bne_and " "Elaborating entity \"andgate\" for hierarchy \"andgate:bne_and\"" {  } { { "mips_processor.vhd" "bne_and" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orgate orgate:branch " "Elaborating entity \"orgate\" for hierarchy \"orgate:branch\"" {  } { { "mips_processor.vhd" "branch" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding forwarding:forward " "Elaborating entity \"forwarding\" for hierarchy \"forwarding:forward\"" {  } { { "mips_processor.vhd" "forward" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900818233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fRead_data1_in forwarding.vhd(145) " "VHDL Process Statement warning at forwarding.vhd(145): signal \"fRead_data1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900818238 "|mips_processor|forwarding:forward"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fRead_data2_in forwarding.vhd(146) " "VHDL Process Statement warning at forwarding.vhd(146): signal \"fRead_data2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "forwarding.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/forwarding.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1556900818239 "|mips_processor|forwarding:forward"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[0\] " "LATCH primitive \"alu:alu_branch\|Result\[0\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[1\] " "LATCH primitive \"alu:alu_branch\|Result\[1\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[2\] " "LATCH primitive \"alu:alu_branch\|Result\[2\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[3\] " "LATCH primitive \"alu:alu_branch\|Result\[3\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[4\] " "LATCH primitive \"alu:alu_branch\|Result\[4\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[5\] " "LATCH primitive \"alu:alu_branch\|Result\[5\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[6\] " "LATCH primitive \"alu:alu_branch\|Result\[6\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[7\] " "LATCH primitive \"alu:alu_branch\|Result\[7\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[8\] " "LATCH primitive \"alu:alu_branch\|Result\[8\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[9\] " "LATCH primitive \"alu:alu_branch\|Result\[9\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[10\] " "LATCH primitive \"alu:alu_branch\|Result\[10\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[11\] " "LATCH primitive \"alu:alu_branch\|Result\[11\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[12\] " "LATCH primitive \"alu:alu_branch\|Result\[12\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[13\] " "LATCH primitive \"alu:alu_branch\|Result\[13\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[14\] " "LATCH primitive \"alu:alu_branch\|Result\[14\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[15\] " "LATCH primitive \"alu:alu_branch\|Result\[15\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[16\] " "LATCH primitive \"alu:alu_branch\|Result\[16\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[17\] " "LATCH primitive \"alu:alu_branch\|Result\[17\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[18\] " "LATCH primitive \"alu:alu_branch\|Result\[18\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[19\] " "LATCH primitive \"alu:alu_branch\|Result\[19\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[20\] " "LATCH primitive \"alu:alu_branch\|Result\[20\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[21\] " "LATCH primitive \"alu:alu_branch\|Result\[21\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[22\] " "LATCH primitive \"alu:alu_branch\|Result\[22\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[23\] " "LATCH primitive \"alu:alu_branch\|Result\[23\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[24\] " "LATCH primitive \"alu:alu_branch\|Result\[24\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[25\] " "LATCH primitive \"alu:alu_branch\|Result\[25\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[26\] " "LATCH primitive \"alu:alu_branch\|Result\[26\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[27\] " "LATCH primitive \"alu:alu_branch\|Result\[27\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[28\] " "LATCH primitive \"alu:alu_branch\|Result\[28\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[29\] " "LATCH primitive \"alu:alu_branch\|Result\[29\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[30\] " "LATCH primitive \"alu:alu_branch\|Result\[30\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_branch\|Result\[31\] " "LATCH primitive \"alu:alu_branch\|Result\[31\]\" is permanently enabled" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1556900818466 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 148 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 192 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[16\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[17\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[18\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[19\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[20\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[21\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[22\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[23\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[24\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[25\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[26\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[27\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[28\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[29\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[30\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[31\] " "Synthesized away node \"RAM:mem\|altsyncram:altsyncram_component\|altsyncram_imv3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_imv3.tdf" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/db/altsyncram_imv3.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/RAM.vhd" 63 0 0 } } { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 452 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556900818469 "|mips_processor|RAM:mem|altsyncram:altsyncram_component|altsyncram_imv3:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556900818469 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556900818469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[0\] " "Latch alu:alu_main\|Result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[1\] " "Latch alu:alu_main\|Result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[2\] " "Latch alu:alu_main\|Result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[3\] " "Latch alu:alu_main\|Result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[4\] " "Latch alu:alu_main\|Result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[5\] " "Latch alu:alu_main\|Result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[6\] " "Latch alu:alu_main\|Result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[7\] " "Latch alu:alu_main\|Result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[8\] " "Latch alu:alu_main\|Result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[9\] " "Latch alu:alu_main\|Result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[10\] " "Latch alu:alu_main\|Result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[11\] " "Latch alu:alu_main\|Result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[12\] " "Latch alu:alu_main\|Result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[13\] " "Latch alu:alu_main\|Result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[14\] " "Latch alu:alu_main\|Result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819822 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[15\] " "Latch alu:alu_main\|Result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[0\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[0\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[16\] " "Latch alu:alu_main\|Result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[17\] " "Latch alu:alu_main\|Result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[18\] " "Latch alu:alu_main\|Result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[19\] " "Latch alu:alu_main\|Result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[20\] " "Latch alu:alu_main\|Result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[21\] " "Latch alu:alu_main\|Result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[22\] " "Latch alu:alu_main\|Result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[23\] " "Latch alu:alu_main\|Result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[24\] " "Latch alu:alu_main\|Result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[25\] " "Latch alu:alu_main\|Result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[26\] " "Latch alu:alu_main\|Result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[27\] " "Latch alu:alu_main\|Result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[2\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[28\] " "Latch alu:alu_main\|Result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[29\] " "Latch alu:alu_main\|Result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[30\] " "Latch alu:alu_main\|Result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819823 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu_main\|Result\[31\] " "Latch alu:alu_main\|Result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA salucontrol_IDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal salucontrol_IDEX\[3\]" {  } { { "mips_processor.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/mips_processor.vhd" 207 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556900819824 ""}  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/Quartus Projects/MipsProcessor/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556900819824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556900821373 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556900823210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556900823624 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556900823624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3227 " "Implemented 3227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556900823935 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556900823935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3018 " "Implemented 3018 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556900823935 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556900823935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556900823935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5071 " "Peak virtual memory: 5071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556900823971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 12:27:03 2019 " "Processing ended: Fri May 03 12:27:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556900823971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556900823971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556900823971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556900823971 ""}
