{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738037407691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738037407692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 11:10:07 2025 " "Processing started: Tue Jan 28 11:10:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738037407692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037407692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lsu -c lsu " "Command: quartus_map --read_settings_files=on --write_settings_files=off lsu -c lsu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037407692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738037407860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738037407860 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.sv(37) " "Verilog HDL warning at lsu.sv(37): extended using \"x\" or \"z\"" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037414518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037414519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037414519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_buf.sv(79) " "Verilog HDL warning at output_buf.sv(79): extended using \"x\" or \"z\"" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "output_buf.sv(94) " "Verilog HDL warning at output_buf.sv(94): extended using \"x\" or \"z\"" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "output_buf.sv(98) " "Verilog HDL information at output_buf.sv(98): always construct contains both blocking and non-blocking assignments" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_buf " "Found entity 1: output_buf" {  } { { "output_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/output_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037414520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "input_buf.sv(55) " "Verilog HDL warning at input_buf.sv(55): extended using \"x\" or \"z\"" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file input_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_buf " "Found entity 1: input_buf" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037414520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037414520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_mem.sv(81) " "Verilog HDL warning at data_mem.sv(81): extended using \"x\" or \"z\"" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1738037414521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738037414521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037414521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lsu " "Elaborating entity \"lsu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738037414551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buf input_buf:input_buf " "Elaborating entity \"input_buf\" for hierarchy \"input_buf:input_buf\"" {  } { { "lsu.sv" "input_buf" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037414553 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_buf\[31..17\] 0 input_buf.sv(12) " "Net \"in_buf\[31..17\]\" at input_buf.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738037414554 "|lsu|input_buf:input_buffer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_buf\[15..4\] 0 input_buf.sv(12) " "Net \"in_buf\[15..4\]\" at input_buf.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "input_buf.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/input_buf.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738037414554 "|lsu|input_buf:input_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buf output_buf:output_buf " "Elaborating entity \"output_buf\" for hierarchy \"output_buf:output_buf\"" {  } { { "lsu.sv" "output_buf" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037414554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dmem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dmem\"" {  } { { "lsu.sv" "dmem" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037414563 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "32 31 0 i_st_data data_mem.sv(53) " "Verilog HDL error at data_mem.sv(53): index 32 cannot fall outside the declared range \[31:0\] for vector \"i_st_data\"" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 53 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037414809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 data_mem.sv(53) " "Verilog HDL assignment warning at data_mem.sv(53): truncated value with size 9 to match size of target (8)" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738037414809 "|lsu|data_mem:dmem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i data_mem.sv(34) " "Verilog HDL Always Construct warning at data_mem.sv(34): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "data_mem.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/data_mem.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738037414868 "|lsu|data_mem:dmem"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_mem:dmem " "Can't elaborate user hierarchy \"data_mem:dmem\"" {  } { { "lsu.sv" "dmem" { Text "/home/noname_lnin/Documents/project_tiny/Single_Cycle/quartus/lsu.sv" 78 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738037414977 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738037415014 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 28 11:10:15 2025 " "Processing ended: Tue Jan 28 11:10:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738037415014 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738037415014 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738037415014 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738037415014 ""}
