INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.srcs/sources_1/new/Up_Down_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Up_Down_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX 2/Up_Down_Coounter/Up_Down_Counter/Up_Down_Counter.srcs/sim_1/new/Up_Down_Counter_Tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Up_Down_Counter_Tb
