/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [6:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [26:0] celloutsig_0_45z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~celloutsig_0_15z[2];
  assign celloutsig_0_28z = ~celloutsig_0_10z;
  assign celloutsig_0_43z = ~celloutsig_0_0z[0];
  assign celloutsig_1_0z = ~in_data[173];
  assign celloutsig_1_7z = ~celloutsig_1_1z[4];
  assign celloutsig_0_1z = ~in_data[22];
  assign celloutsig_0_2z = ~celloutsig_0_0z[1];
  assign celloutsig_0_29z = ~celloutsig_0_15z[1];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= in_data[137:124];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_14z[5:1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_37z = celloutsig_0_2z & ~(celloutsig_0_25z[4]);
  assign celloutsig_0_41z = celloutsig_0_7z & ~(celloutsig_0_29z);
  assign celloutsig_0_5z = celloutsig_0_28z & ~(celloutsig_0_1z);
  assign celloutsig_1_15z = celloutsig_1_0z & ~(celloutsig_1_3z[7]);
  assign celloutsig_0_7z = celloutsig_0_0z[1] & ~(celloutsig_0_2z);
  assign celloutsig_0_17z = celloutsig_0_11z[13] & ~(celloutsig_0_9z[1]);
  assign celloutsig_0_20z = celloutsig_0_10z & ~(celloutsig_0_28z);
  assign celloutsig_0_23z = celloutsig_0_20z & ~(celloutsig_0_2z);
  assign celloutsig_0_30z = celloutsig_0_19z[2] & ~(celloutsig_0_5z);
  assign celloutsig_0_33z = celloutsig_0_1z & ~(celloutsig_0_15z[2]);
  assign celloutsig_0_0z = in_data[6] ? in_data[3:0] : in_data[19:16];
  assign celloutsig_0_44z = celloutsig_0_10z ? { celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_28z } : { _01_[6:5], celloutsig_0_33z };
  assign celloutsig_0_45z = celloutsig_0_21z[0] ? { celloutsig_0_25z[1], celloutsig_0_43z, celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_25z } : { in_data[70:52], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_41z, celloutsig_0_40z, celloutsig_0_0z[1] };
  assign celloutsig_1_1z = in_data[137] ? in_data[160:156] : { in_data[163], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[0] ? in_data[158:153] : { celloutsig_1_0z, celloutsig_1_1z[4:1], 1'h0 };
  assign celloutsig_1_3z = in_data[173] ? { in_data[129:123], celloutsig_1_0z } : { celloutsig_1_2z[1:0], celloutsig_1_2z };
  assign celloutsig_1_9z = in_data[173] ? { in_data[147:145], celloutsig_1_1z } : { _00_[12:6], celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_1z[4] ? in_data[120:109] : { _00_[6:2], celloutsig_1_15z, celloutsig_1_11z };
  assign { celloutsig_0_11z[15:12], celloutsig_0_11z[7], celloutsig_0_11z[5:0] } = in_data[22] ? { in_data[51:48], celloutsig_0_0z[1], celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } : { celloutsig_0_10z, celloutsig_0_3z[2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z[1], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_13z = celloutsig_0_10z ? { 1'h1, celloutsig_0_1z, celloutsig_0_12z } : { celloutsig_0_12z[7:3], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z[2], 1'h0, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_13z[2] ? { celloutsig_0_13z[9:3], 1'h1, celloutsig_0_13z[1:0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z } : { in_data[14:2], celloutsig_0_7z, celloutsig_0_0z[1], celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_14z[2] ? { celloutsig_0_0z[2:1], celloutsig_0_12z } : { celloutsig_0_14z[14:7], celloutsig_0_10z, celloutsig_0_10z };
  assign { celloutsig_0_3z[2], celloutsig_0_10z } = celloutsig_0_0z[1] ? { celloutsig_0_0z[2], 1'h1 } : { celloutsig_0_0z[0], celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_0z[0], celloutsig_0_35z, celloutsig_0_30z } >> { celloutsig_0_25z[3], celloutsig_0_2z, celloutsig_0_37z };
  assign celloutsig_0_40z = { celloutsig_0_23z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z[1] } >> { celloutsig_0_38z[2], celloutsig_0_38z };
  assign celloutsig_1_11z = { in_data[116:112], celloutsig_1_0z } >> in_data[162:157];
  assign celloutsig_0_9z = { in_data[15:13], celloutsig_0_2z } >> { celloutsig_0_0z[1:0], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z, celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z } >> in_data[22:15];
  assign celloutsig_0_15z = { celloutsig_0_14z[14:12], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_5z } >> celloutsig_0_14z[9:4];
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_0z[1], celloutsig_0_10z } >> celloutsig_0_13z[7:0];
  assign celloutsig_0_21z = { celloutsig_0_14z[14:11], celloutsig_0_15z, celloutsig_0_17z } >> { celloutsig_0_9z[2:0], celloutsig_0_3z[2], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_0z[1], celloutsig_0_28z };
  assign celloutsig_0_27z = celloutsig_0_19z >> celloutsig_0_14z[10:3];
  always_latch
    if (clkin_data[96]) celloutsig_1_19z = 4'h0;
    else if (!clkin_data[128]) celloutsig_1_19z = celloutsig_1_9z[3:0];
  assign { celloutsig_0_11z[11:8], celloutsig_0_11z[6] } = { celloutsig_0_9z, celloutsig_0_0z[1] };
  assign celloutsig_0_3z[1:0] = { celloutsig_0_10z, celloutsig_0_1z };
  assign { out_data[139:128], out_data[99:96], out_data[34:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
