module mux4_1(output y,input i0,i1,i2,i3,sel1,sel2);
assign y=(~sel1 & ~sel2 &i0)|(~sel1 & sel2 &i1)|(sel1 & ~sel2 &i2)|(sel1 & sel2 &i3);
endmodule
