LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

entity multiplicadorsimples is
PORT (rst, clk, inicio : IN STD_LOGIC;
		mo, mr: in std_logic_vector(3 downto 0);
      pronto: OUT STD_LOGIC;
      resultado: out std_logic_vector(7 downto 0));
end multiplicadorsimples;