
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030372                       # Number of seconds simulated
sim_ticks                                 30371610000                       # Number of ticks simulated
final_tick                                30409417500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176327                       # Simulator instruction rate (inst/s)
host_op_rate                                   194810                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61195213                       # Simulator tick rate (ticks/s)
host_mem_usage                                 817016                       # Number of bytes of host memory used
host_seconds                                   496.31                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          84608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4232000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4322240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2219072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2219072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        66125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34673                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            185436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2785759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    139340654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142311850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       185436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           185436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73064023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73064023                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73064023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           185436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2785759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    139340654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215375872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     66125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002759868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34673                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34673                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4322240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2217472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4322240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2219072                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2183                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   30371452000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34673                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    514.840863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.673884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.389320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1425     11.22%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2072     16.31%     27.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1129      8.89%     36.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1269      9.99%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2756     21.69%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          647      5.09%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          464      3.65%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          539      4.24%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2405     18.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12706                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.743264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.472467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    678.956596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1965     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1967                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.614642                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.514852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.988254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              879     44.69%     44.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.25%     44.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              710     36.10%     81.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      7.88%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      4.47%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      2.03%     95.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      1.02%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.61%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.92%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      1.12%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.81%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1967                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        84608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      4232000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2217472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 185436.333470632613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2785759.464183821809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 139340653.985745251179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73011341.841937258840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1322                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        66125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34673                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2836250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    172574122                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   6544308323                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 397739558652                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32230.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    130540.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     98968.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11471160.81                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5453437445                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6719718695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337675000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     80749.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                99499.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30685                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.50                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     297153.37                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 45688860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 24276615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242588640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90692280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1795978080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1344526830                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             93241920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6468290460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2107999200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2076840240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14300479485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            470.850228                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          27159059008                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    170278750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     759720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7489112500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5489407100                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2282331742                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  14180793658                       # Time in different power states
system.mem_ctrls_1.actEnergy                 45131940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23973015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240446640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90170280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1774465680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1272163620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             83076480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6504858810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2042665920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2120224200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14206634055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.760321                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          27345288482                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    143228743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     750620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7766260250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5319267079                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2132648525                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14259761153                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                22889012                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18556915                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            341339                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14089261                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14013482                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.462151                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  425287                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58821                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              48887                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9934                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1996                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         60743220                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             320398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      111416859                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22889012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14487656                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      60074935                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  684852                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  379                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          216                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  39193561                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    96                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           60738354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.011861                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.788415                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20013857     32.95%     32.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7633516     12.57%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8066124     13.28%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6172777     10.16%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 15085297     24.84%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3378116      5.56%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   193199      0.32%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41661      0.07%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   153807      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60738354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.376816                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.834227                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6562374                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              37553169                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7211047                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9079110                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 332654                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12741531                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  9776                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109950684                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1272214                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 332654                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12067865                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6601029                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         181234                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9953163                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              31602409                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              106329134                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                592059                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              10074942                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5404914                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               18292866                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1524440                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           115301179                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             475221424                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        107724329                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10331166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7771                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7771                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60155587                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37159045                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7133577                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           7096787                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           297424                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  105983741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15524                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101142121                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            588218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9325279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27708661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      60738354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.665210                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.011869                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8391854     13.82%     13.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18935253     31.18%     44.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18579738     30.59%     75.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14280541     23.51%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              549071      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1897      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60738354                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15005694     37.78%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               23636872     59.51%     97.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1078210      2.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58381408     57.72%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5881      0.01%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36003380     35.60%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6751452      6.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101142121                       # Type of FU issued
system.cpu.iq.rate                           1.665077                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    39720776                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.392722                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          303331587                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         115325741                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99935684                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              140862897                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6665572                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3832981                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1200                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       640934                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       102305                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         37824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 332654                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1718480                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1349485                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           105999265                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37159045                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7133577                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7772                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1365371                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1200                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180317                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       244851                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               425168                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             100521099                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35505164                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            621019                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     42158142                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19085590                       # Number of branches executed
system.cpu.iew.exec_stores                    6652978                       # Number of stores executed
system.cpu.iew.exec_rate                     1.654853                       # Inst execution rate
system.cpu.iew.wb_sent                      100172017                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99935684                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  70239813                       # num instructions producing a value
system.cpu.iew.wb_consumers                 102157096                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.645215                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.687567                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9236887                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            331567                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59410951                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.627208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.091403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22868876     38.49%     38.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16393290     27.59%     66.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6782124     11.42%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3842846      6.47%     83.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2474849      4.17%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1298191      2.19%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3545303      5.97%     96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       118056      0.20%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2087416      3.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59410951                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2087416                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    163234309                       # The number of ROB reads
system.cpu.rob.rob_writes                   213149172                       # The number of ROB writes
system.cpu.timesIdled                              54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            4866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.694190                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.694190                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.440529                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.440529                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99373572                       # number of integer regfile reads
system.cpu.int_regfile_writes                58562093                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 406715557                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49692835                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41696859                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.980937                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8557055                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66912                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.885207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.980937                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          740                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69844223                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69844223                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     28438326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28438326                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6091595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6091595                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7749                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7749                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     34529921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34529921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34529921                       # number of overall hits
system.cpu.dcache.overall_hits::total        34529921                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        92731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       250090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       250090                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       342821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         342821                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       342821                       # number of overall misses
system.cpu.dcache.overall_misses::total        342821                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    845932000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    845932000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6001653000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6001653000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        24500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6847585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6847585000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6847585000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6847585000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28531057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28531057                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     34872742                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34872742                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34872742                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34872742                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003250                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039436                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009831                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009831                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009831                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9122.429393                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9122.429393                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23997.972730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23997.972730                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data  8166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19974.228533                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19974.228533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19974.228533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19974.228533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1197096                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           28314                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.279296                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66912                       # number of writebacks
system.cpu.dcache.writebacks::total             66912                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        60411                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        60411                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       214679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       214679                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       275090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       275090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       275090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       275090                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32320                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32320                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67731                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67731                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67731                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    336539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    336539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    823991000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    823991000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1160530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1160530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1160530500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1160530500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001942                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001942                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001942                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001942                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10412.732054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10412.732054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23269.351332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23269.351332                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17134.406697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17134.406697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17134.406697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17134.406697                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66912                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           621.958484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                23                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             58.478261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   621.958484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.607381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.607381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78387205                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78387205                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     39193428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39193428                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     39193428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39193428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39193428                       # number of overall hits
system.cpu.icache.overall_hits::total        39193428                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          128                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          128                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          128                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8656498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8656498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      8656498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8656498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8656498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8656498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39193556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39193556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     39193556                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39193556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39193556                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39193556                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67628.890625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67628.890625                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67628.890625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67628.890625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67628.890625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67628.890625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2097                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           23                       # number of writebacks
system.cpu.icache.writebacks::total                23                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           91                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           91                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6820498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6820498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6820498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6820498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6820498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6820498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74950.527473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74950.527473                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74950.527473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74950.527473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74950.527473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74950.527473                       # average overall mshr miss latency
system.cpu.icache.replacements                     23                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           452249                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              452306                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   50                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 49230                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23975.718120                       # Cycle average of tags in use
system.l2.tags.total_refs                      164391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99146                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.658070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   23231.473161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   744.244959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.708968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.022713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.731681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1203                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1891                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036713                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.935425                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1208568                       # Number of tag accesses
system.l2.tags.data_accesses                  1208568                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66619                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66619                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          262                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              262                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             32527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         31785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31785                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                64312                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64316                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               64312                       # number of overall hits
system.l2.overall_hits::total                   64316                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            2884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2884                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           87                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               87                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             535                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 87                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3419                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3506                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                87                       # number of overall misses
system.l2.overall_misses::.cpu.data              3419                       # number of overall misses
system.l2.overall_misses::total                  3506                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    558452000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     558452000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      6632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6632000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     81452000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     81452000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      6632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    639904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        646536000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      6632000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    639904000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       646536000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66619                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          262                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          262                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst               91                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67731                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst              91                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67731                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67822                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.081444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081444                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956044                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016553                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.956044                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.050479                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956044                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.050479                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051694                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 193638.002774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 193638.002774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76229.885057                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76229.885057                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 152246.728972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 152246.728972                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 76229.885057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 187161.158233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 184408.442670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76229.885057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 187161.158233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 184408.442670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        34                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               34673                       # number of writebacks
system.l2.writebacks::total                     34673                       # number of writebacks
system.l2.ReadExReq_mshr_hits::.cpu.data         2096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2096                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data            2097                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2097                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           2097                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2097                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        66170                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          66170                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data          788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            788                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           87                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          534                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          534                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1409                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        66170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67579                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8620788853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8620788853                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    144766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    144766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      6104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6104000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     78185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     78185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      6104000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    222951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    229055000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      6104000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    222951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8620788853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8849843853                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.022253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016522                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996417                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 130282.436950                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 130282.436950                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 183713.197970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 183713.197970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70160.919540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70160.919540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 146413.857678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 146413.857678                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70160.919540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 168646.747352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 162565.649397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70160.919540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 168646.747352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 130282.436950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 130955.531348                       # average overall mshr miss latency
system.l2.replacements                          34830                       # number of replacements
system.membus.snoop_filter.tot_requests        102365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34673                       # Transaction distribution
system.membus.trans_dist::CleanEvict              157                       # Transaction distribution
system.membus.trans_dist::ReadExReq               788                       # Transaction distribution
system.membus.trans_dist::ReadExResp              788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66747                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 169900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6541312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6541312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67535                       # Request fanout histogram
system.membus.reqLayer0.occupancy           278074578                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          350334116                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             45                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30409417500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             157                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            83127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            91                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32320                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8617152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8624576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          117957                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2219072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           185779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000371                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019268                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185710     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     69      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             185779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134313500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            139500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101596999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.030375                       # Number of seconds simulated
sim_ticks                                 30375289000                       # Number of ticks simulated
final_tick                                30413096500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 176314                       # Simulator instruction rate (inst/s)
host_op_rate                                   194797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61197810                       # Simulator tick rate (ticks/s)
host_mem_usage                                 817680                       # Number of bytes of host memory used
host_seconds                                   496.35                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          86272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      4232000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4326592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2220096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2220096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        66125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            273907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2840203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    139323777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             142437888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       273907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           273907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       73088885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             73088885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       73088885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           273907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2840203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    139323777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            215526772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     66125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002759868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32822                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67603                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34689                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67603                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4326592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2218496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4326592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2220096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2183                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   30375288000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67603                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    514.505463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   377.188838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.490964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1434     11.27%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2074     16.30%     27.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1130      8.88%     36.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1270      9.98%     46.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2756     21.66%     68.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          647      5.09%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          465      3.66%     76.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          539      4.24%     81.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2406     18.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.739329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.476603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    678.784009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1966     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1968                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.613821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.514047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.988081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              880     44.72%     44.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.25%     44.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              710     36.08%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      7.88%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               88      4.47%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      2.03%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      1.02%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.61%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.91%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      1.12%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               16      0.81%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1968                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         8320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        86272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      4232000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2218496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 273906.858960255515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2840203.429834033828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 139323777.298053026199                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 73036210.453833043575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          130                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        66125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4170000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    173755872                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   6544308323                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 397866657152                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32076.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    128899.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     98968.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11469533.78                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5454677945                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6722234195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  338015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     80686.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                99436.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       142.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        73.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    142.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     73.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.75                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58846                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     296946.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 45767400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 24299385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242895660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90775800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1795978080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1345076880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             93241920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6469418490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2107999200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2076840240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14302649415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            470.864637                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          27161463758                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    170278750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     759720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7489112500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   5489407100                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2283537242                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  14183267158                       # Time in different power states
system.mem_ctrls_1.actEnergy                 45210480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 24007170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240625140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90170280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1775080320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1272672060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             83089440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6506012490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2042666400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2120224200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14209215450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            467.788651                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          27347809732                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    143234743                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     750880000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7766260250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   5319268329                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2133533025                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14262288403                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                22889667                       # Number of BP lookups
system.cpu.branchPred.condPredicted          18557314                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            341419                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             14089460                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14013568                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.461356                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  425354                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13581                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           58883                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              48890                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9993                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2010                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         60750578                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             321229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      111419590                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    22889667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14487812                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      60077570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  685018                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  382                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          255                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  39194426                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   122                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           60741945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.011795                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.788435                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 20016628     32.95%     32.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7633574     12.57%     45.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8066200     13.28%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6172838     10.16%     68.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 15085787     24.84%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3378153      5.56%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   193245      0.32%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41686      0.07%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   153834      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             60741945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.376781                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.834050                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6563267                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              37555274                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7211544                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9079147                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 332713                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12741609                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  9800                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109952670                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1272671                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 332713                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 12068919                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6602716                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         181594                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   9953531                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              31602472                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              106330817                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                592145                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              10074978                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5404932                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               18292867                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1524441                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           115303017                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             475228849                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        107726024                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 10332238                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               7786                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           7785                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60155830                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37159405                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7133782                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           7096795                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           297432                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  105985285                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               15545                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 101143272                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            588269                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9326124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     27710937                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      60741945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.665131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.011911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8394835     13.82%     13.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18935512     31.17%     44.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18579930     30.59%     75.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14280669     23.51%     99.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              549102      0.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1897      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        60741945                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                15005820     37.78%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               23636992     59.51%     97.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1078305      2.71%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58382106     57.72%     57.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5881      0.01%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             36003665     35.60%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6751620      6.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              101143272                       # Type of FU issued
system.cpu.iq.rate                           1.664894                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    39721117                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.392721                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          303337875                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         115328153                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     99936708                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              140864389                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          6665573                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3833179                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1202                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       641023                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       102311                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         37824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 332713                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1718952                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1349489                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106000830                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37159405                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7133782                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               7787                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1365371                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1202                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         180328                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       244903                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               425231                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             100522172                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              35505415                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            621100                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     42158550                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19085805                       # Number of branches executed
system.cpu.iew.exec_stores                    6653135                       # Number of stores executed
system.cpu.iew.exec_rate                     1.654670                       # Inst execution rate
system.cpu.iew.wb_sent                      100173057                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      99936708                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  70240297                       # num instructions producing a value
system.cpu.iew.wb_consumers                 102157973                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.645033                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.687565                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9237613                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            331623                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59414412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.627126                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.091379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     22871980     38.50%     38.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16393481     27.59%     66.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6782198     11.42%     77.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3842889      6.47%     83.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2474865      4.17%     88.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1298203      2.18%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3545308      5.97%     96.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       118059      0.20%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2087429      3.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59414412                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2087429                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    163239204                       # The number of ROB reads
system.cpu.rob.rob_writes                   213152221                       # The number of ROB writes
system.cpu.timesIdled                              87                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.694269                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.694269                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.440364                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.440364                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 99374631                       # number of integer regfile reads
system.cpu.int_regfile_writes                58562716                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 406719415                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 49693259                       # number of cc regfile writes
system.cpu.misc_regfile_reads                41697291                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1017.981666                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34618036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67963                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            509.365920                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1017.981666                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69844944                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69844944                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     28438510                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28438510                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      6091702                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6091702                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         7755                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         7755                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     34530212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34530212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34530212                       # number of overall hits
system.cpu.dcache.overall_hits::total        34530212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        92775                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         92775                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       250090                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       250090                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       342865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         342865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       342865                       # number of overall misses
system.cpu.dcache.overall_misses::total        342865                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    849839500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    849839500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6001653000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6001653000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        24500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   6851492500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6851492500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6851492500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6851492500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     28531285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28531285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7758                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     34873077                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34873077                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34873077                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34873077                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003252                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039435                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000387                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009832                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009832                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009832                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009832                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9160.220965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9160.220965                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23997.972730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23997.972730                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data  8166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19983.061846                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19983.061846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19983.061846                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19983.061846                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1197096                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           28314                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    42.279296                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        66939                       # number of writebacks
system.cpu.dcache.writebacks::total             66939                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        60428                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        60428                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       214679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       214679                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       275107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       275107                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       275107                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       275107                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32347                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32347                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        67758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        67758                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        67758                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        67758                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    338949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    338949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    823991000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    823991000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1162940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1162940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1162940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1162940000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001134                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001943                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001943                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001943                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001943                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10478.529694                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10478.529694                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23269.351332                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23269.351332                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 17163.139408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17163.139408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 17163.139408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17163.139408                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66939                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           621.959368                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            39203807                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               686                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          57148.406706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   621.959368                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.607382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.607382                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          643                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          602                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.627930                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          78388976                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         78388976                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     39194241                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        39194241                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     39194241                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         39194241                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     39194241                       # number of overall hits
system.cpu.icache.overall_hits::total        39194241                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          180                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           180                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          180                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            180                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          180                       # number of overall misses
system.cpu.icache.overall_misses::total           180                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12285997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12285997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12285997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12285997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12285997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12285997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     39194421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     39194421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     39194421                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     39194421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     39194421                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     39194421                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68255.538889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68255.538889                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68255.538889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68255.538889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68255.538889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68255.538889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3548                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.974359                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           47                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           47                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          133                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9941997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9941997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9941997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9941997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9941997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9941997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74751.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74751.857143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74751.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74751.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74751.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74751.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           452249                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              452306                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   50                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 49230                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23976.674050                       # Cycle average of tags in use
system.l2.tags.total_refs                      197426                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131047                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.506528                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   23232.373568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   744.300482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.708996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.022714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.731710                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1202                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         30683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          737                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1897                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.036682                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.936371                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1209542                       # Number of tag accesses
system.l2.tags.data_accesses                  1209542                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        66646                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            66646                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          282                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              282                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             32527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         31785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31785                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                64312                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64316                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               64312                       # number of overall hits
system.l2.overall_hits::total                   64316                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            2884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2884                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              129                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          562                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             562                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                129                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3446                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3575                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               129                       # number of overall misses
system.l2.overall_misses::.cpu.data              3446                       # number of overall misses
system.l2.overall_misses::total                  3575                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    558452000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     558452000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      9709500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9709500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     83820500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     83820500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      9709500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    642272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        651982000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      9709500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    642272500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       651982000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        66646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        66646                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          282                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            133                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        32347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32347                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            67758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                67891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           67758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               67891                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.081444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.081444                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.969925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.969925                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017374                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.969925                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.050857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052658                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.969925                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.050857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052658                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 193638.002774                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 193638.002774                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75267.441860                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75267.441860                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 149146.797153                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 149146.797153                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 75267.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 186382.037145                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 182372.587413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75267.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 186382.037145                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 182372.587413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        34                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               34689                       # number of writebacks
system.l2.writebacks::total                     34689                       # number of writebacks
system.l2.ReadExReq_mshr_hits::.cpu.data         2096                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2096                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data            2098                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2098                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           2098                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2098                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        66170                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          66170                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data          788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            788                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          560                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1477                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        66170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67647                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   8620788853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   8620788853                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    144766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    144766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      8935500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8935500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     80341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     80341000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      8935500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    225107000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234042500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      8935500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    225107000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   8620788853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8854831353                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.022253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.969925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.969925                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017312                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.969925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.969925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996406                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 130282.436950                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 130282.436950                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 183713.197970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 183713.197970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69267.441860                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69267.441860                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 143466.071429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 143466.071429                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69267.441860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 166993.323442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 158458.023020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69267.441860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 166993.323442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 130282.436950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 130897.620781                       # average overall mshr miss latency
system.l2.replacements                          34846                       # number of replacements
system.membus.snoop_filter.tot_requests        102449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34689                       # Transaction distribution
system.membus.trans_dist::CleanEvict              157                       # Transaction distribution
system.membus.trans_dist::ReadExReq               788                       # Transaction distribution
system.membus.trans_dist::ReadExResp              788                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          66815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6546624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6546624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67603                       # Request fanout histogram
system.membus.reqLayer0.occupancy           278240078                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          350688616                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       134873                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        66961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             45                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           45                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30413096500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             32481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       101335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             157                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            83127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35411                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           133                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32347                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       202455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                202765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8620608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8631936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          117973                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2220096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           185864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000420                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185786     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             185864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          134418500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            201000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         101637998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
