// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_layer2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        image_V_address0,
        image_V_ce0,
        image_V_q0,
        image_V_address1,
        image_V_ce1,
        image_V_q1
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_pp0_stage0 = 18'd2;
parameter    ap_ST_fsm_pp0_stage1 = 18'd4;
parameter    ap_ST_fsm_pp0_stage2 = 18'd8;
parameter    ap_ST_fsm_pp0_stage3 = 18'd16;
parameter    ap_ST_fsm_pp0_stage4 = 18'd32;
parameter    ap_ST_fsm_pp0_stage5 = 18'd64;
parameter    ap_ST_fsm_pp0_stage6 = 18'd128;
parameter    ap_ST_fsm_pp0_stage7 = 18'd256;
parameter    ap_ST_fsm_pp0_stage8 = 18'd512;
parameter    ap_ST_fsm_pp0_stage9 = 18'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 18'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 18'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 18'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 18'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 18'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 18'd65536;
parameter    ap_ST_fsm_state23 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [23:0] output_V_d0;
output  [10:0] image_V_address0;
output   image_V_ce0;
input  [23:0] image_V_q0;
output  [10:0] image_V_address1;
output   image_V_ce1;
input  [23:0] image_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_V_ce0;
reg output_V_we0;
reg[10:0] image_V_address0;
reg image_V_ce0;
reg[10:0] image_V_address1;
reg image_V_ce1;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] conv_layer2_weights_63_address0;
reg    conv_layer2_weights_63_ce0;
wire   [18:0] conv_layer2_weights_63_q0;
wire   [3:0] conv_layer2_weights_61_address0;
reg    conv_layer2_weights_61_ce0;
wire   [18:0] conv_layer2_weights_61_q0;
wire   [3:0] conv_layer2_weights_59_address0;
reg    conv_layer2_weights_59_ce0;
wire   [18:0] conv_layer2_weights_59_q0;
wire   [3:0] conv_layer2_weights_57_address0;
reg    conv_layer2_weights_57_ce0;
wire   [18:0] conv_layer2_weights_57_q0;
wire   [3:0] conv_layer2_weights_55_address0;
reg    conv_layer2_weights_55_ce0;
wire   [18:0] conv_layer2_weights_55_q0;
wire   [3:0] conv_layer2_weights_53_address0;
reg    conv_layer2_weights_53_ce0;
wire   [18:0] conv_layer2_weights_53_q0;
wire   [3:0] conv_layer2_weights_51_address0;
reg    conv_layer2_weights_51_ce0;
wire   [18:0] conv_layer2_weights_51_q0;
wire   [3:0] conv_layer2_weights_49_address0;
reg    conv_layer2_weights_49_ce0;
wire   [18:0] conv_layer2_weights_49_q0;
wire   [3:0] conv_layer2_weights_47_address0;
reg    conv_layer2_weights_47_ce0;
wire   [18:0] conv_layer2_weights_47_q0;
wire   [3:0] conv_layer2_weights_45_address0;
reg    conv_layer2_weights_45_ce0;
wire   [18:0] conv_layer2_weights_45_q0;
wire   [3:0] conv_layer2_weights_43_address0;
reg    conv_layer2_weights_43_ce0;
wire   [18:0] conv_layer2_weights_43_q0;
wire   [3:0] conv_layer2_weights_41_address0;
reg    conv_layer2_weights_41_ce0;
wire   [18:0] conv_layer2_weights_41_q0;
wire   [3:0] conv_layer2_weights_39_address0;
reg    conv_layer2_weights_39_ce0;
wire   [18:0] conv_layer2_weights_39_q0;
wire   [3:0] conv_layer2_weights_37_address0;
reg    conv_layer2_weights_37_ce0;
wire   [18:0] conv_layer2_weights_37_q0;
wire   [3:0] conv_layer2_weights_35_address0;
reg    conv_layer2_weights_35_ce0;
wire   [18:0] conv_layer2_weights_35_q0;
wire   [3:0] conv_layer2_weights_33_address0;
reg    conv_layer2_weights_33_ce0;
wire   [18:0] conv_layer2_weights_33_q0;
wire   [3:0] conv_layer2_weights_31_address0;
reg    conv_layer2_weights_31_ce0;
wire   [18:0] conv_layer2_weights_31_q0;
wire   [3:0] conv_layer2_weights_29_address0;
reg    conv_layer2_weights_29_ce0;
wire   [18:0] conv_layer2_weights_29_q0;
wire   [3:0] conv_layer2_weights_27_address0;
reg    conv_layer2_weights_27_ce0;
wire   [18:0] conv_layer2_weights_27_q0;
wire   [3:0] conv_layer2_weights_25_address0;
reg    conv_layer2_weights_25_ce0;
wire   [18:0] conv_layer2_weights_25_q0;
wire   [3:0] conv_layer2_weights_23_address0;
reg    conv_layer2_weights_23_ce0;
wire   [18:0] conv_layer2_weights_23_q0;
wire   [3:0] conv_layer2_weights_21_address0;
reg    conv_layer2_weights_21_ce0;
wire   [18:0] conv_layer2_weights_21_q0;
wire   [3:0] conv_layer2_weights_19_address0;
reg    conv_layer2_weights_19_ce0;
wire   [18:0] conv_layer2_weights_19_q0;
wire   [3:0] conv_layer2_weights_17_address0;
reg    conv_layer2_weights_17_ce0;
wire   [18:0] conv_layer2_weights_17_q0;
wire   [3:0] conv_layer2_weights_15_address0;
reg    conv_layer2_weights_15_ce0;
wire   [18:0] conv_layer2_weights_15_q0;
wire   [3:0] conv_layer2_weights_13_address0;
reg    conv_layer2_weights_13_ce0;
wire   [18:0] conv_layer2_weights_13_q0;
wire   [3:0] conv_layer2_weights_11_address0;
reg    conv_layer2_weights_11_ce0;
wire   [18:0] conv_layer2_weights_11_q0;
wire   [3:0] conv_layer2_weights_9_address0;
reg    conv_layer2_weights_9_ce0;
wire   [18:0] conv_layer2_weights_9_q0;
wire   [3:0] conv_layer2_weights_7_address0;
reg    conv_layer2_weights_7_ce0;
wire   [18:0] conv_layer2_weights_7_q0;
wire   [3:0] conv_layer2_weights_5_address0;
reg    conv_layer2_weights_5_ce0;
wire   [18:0] conv_layer2_weights_5_q0;
wire   [3:0] conv_layer2_weights_3_address0;
reg    conv_layer2_weights_3_ce0;
wire   [18:0] conv_layer2_weights_3_q0;
wire   [3:0] conv_layer2_weights_1_address0;
reg    conv_layer2_weights_1_ce0;
wire   [18:0] conv_layer2_weights_1_q0;
wire   [3:0] conv_layer2_bias_V_address0;
reg    conv_layer2_bias_V_ce0;
wire   [19:0] conv_layer2_bias_V_q0;
reg   [11:0] indvar_flatten1_reg_857;
reg   [3:0] i_reg_868;
reg   [31:0] contor_reg_879;
reg   [8:0] indvar_flatten_reg_890;
reg   [3:0] j_reg_901;
reg   [31:0] contor_1_reg_912;
reg   [4:0] filter_reg_923;
reg   [31:0] contor_2_reg_934;
reg  signed [23:0] reg_945;
wire    ap_CS_fsm_pp0_stage2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state20_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] exitcond_flatten1_reg_3464;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state21_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state22_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state18_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state19_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten1_reg_3464;
reg  signed [23:0] reg_949;
wire   [0:0] exitcond_flatten1_fu_1145_p2;
wire   [11:0] indvar_flatten_next1_fu_1151_p2;
reg   [11:0] indvar_flatten_next1_reg_3468;
wire   [3:0] i_mid2_fu_1475_p3;
reg   [3:0] i_mid2_reg_3473;
wire   [31:0] contor_mid2_fu_1483_p3;
reg   [31:0] contor_mid2_reg_3478;
wire   [4:0] filter_mid2_fu_1509_p3;
reg   [4:0] filter_mid2_reg_3483;
wire   [31:0] contor_2_mid2_fu_1517_p3;
reg   [31:0] contor_2_mid2_reg_3489;
reg   [31:0] ap_reg_pp0_iter1_contor_2_mid2_reg_3489;
wire   [11:0] tmp_74_mid2_v_v_fu_1543_p3;
reg   [11:0] tmp_74_mid2_v_v_reg_3495;
wire   [11:0] tmp_74_0_1_mid2_v_v_fu_1575_p3;
reg   [11:0] tmp_74_0_1_mid2_v_v_reg_3506;
wire   [11:0] tmp_74_0_1_2_mid2_v_s_fu_1589_p3;
reg   [11:0] tmp_74_0_1_2_mid2_v_s_reg_3511;
wire   [11:0] tmp_74_0_1_3_mid2_v_s_fu_1603_p3;
reg   [11:0] tmp_74_0_1_3_mid2_v_s_reg_3516;
wire   [11:0] tmp_74_0_1_4_mid2_v_s_fu_1617_p3;
reg   [11:0] tmp_74_0_1_4_mid2_v_s_reg_3521;
wire   [11:0] tmp_74_0_1_5_mid2_v_s_fu_1631_p3;
reg   [11:0] tmp_74_0_1_5_mid2_v_s_reg_3526;
wire   [11:0] tmp_74_0_1_6_mid2_v_s_fu_1645_p3;
reg   [11:0] tmp_74_0_1_6_mid2_v_s_reg_3531;
wire   [11:0] tmp_74_0_1_7_mid2_v_s_fu_1659_p3;
reg   [11:0] tmp_74_0_1_7_mid2_v_s_reg_3536;
wire   [11:0] tmp_74_1_mid2_v_v_fu_1673_p3;
reg   [11:0] tmp_74_1_mid2_v_v_reg_3541;
wire   [11:0] tmp_74_1_1_mid2_v_v_fu_1687_p3;
reg   [11:0] tmp_74_1_1_mid2_v_v_reg_3552;
wire   [11:0] tmp_74_1_1_2_mid2_v_s_fu_1701_p3;
reg   [11:0] tmp_74_1_1_2_mid2_v_s_reg_3557;
wire   [11:0] tmp_74_1_1_3_mid2_v_s_fu_1715_p3;
reg   [11:0] tmp_74_1_1_3_mid2_v_s_reg_3562;
wire   [11:0] tmp_74_1_1_4_mid2_v_s_fu_1729_p3;
reg   [11:0] tmp_74_1_1_4_mid2_v_s_reg_3567;
wire   [11:0] tmp_74_1_1_5_mid2_v_s_fu_1743_p3;
reg   [11:0] tmp_74_1_1_5_mid2_v_s_reg_3572;
wire   [11:0] tmp_74_1_1_6_mid2_v_s_fu_1757_p3;
reg   [11:0] tmp_74_1_1_6_mid2_v_s_reg_3577;
wire   [11:0] tmp_74_1_1_7_mid2_v_s_fu_1771_p3;
reg   [11:0] tmp_74_1_1_7_mid2_v_s_reg_3582;
wire   [3:0] j_mid2_fu_1779_p3;
reg   [3:0] j_mid2_reg_3587;
wire   [31:0] contor_1_mid2_fu_1787_p3;
reg   [31:0] contor_1_mid2_reg_3592;
wire   [8:0] indvar_flatten_next_fu_1801_p3;
reg   [8:0] indvar_flatten_next_reg_3597;
wire   [63:0] tmp_s_fu_1828_p1;
reg   [63:0] tmp_s_reg_3602;
reg  signed [18:0] conv_layer2_weights_1_reg_3657;
reg  signed [18:0] conv_layer2_weights_3_reg_3662;
wire  signed [42:0] p_Val2_19_0_0_1_fu_3278_p2;
reg  signed [42:0] p_Val2_19_0_0_1_reg_3687;
reg   [22:0] tmp_47_reg_3692;
reg  signed [18:0] conv_layer2_weights_5_reg_3697;
reg  signed [18:0] conv_layer2_weights_7_reg_3702;
wire  signed [42:0] p_Val2_19_0_0_2_fu_3284_p2;
reg  signed [42:0] p_Val2_19_0_0_2_reg_3727;
reg   [23:0] tmp_11_reg_3732;
wire  signed [42:0] p_Val2_19_0_0_3_fu_3290_p2;
reg  signed [42:0] p_Val2_19_0_0_3_reg_3737;
reg  signed [18:0] conv_layer2_weights_9_reg_3742;
reg  signed [18:0] conv_layer2_weights_11_reg_3747;
wire  signed [42:0] p_Val2_19_0_0_4_fu_3296_p2;
reg  signed [42:0] p_Val2_19_0_0_4_reg_3772;
reg   [23:0] tmp_13_reg_3777;
wire  signed [42:0] p_Val2_19_0_0_5_fu_3302_p2;
reg  signed [42:0] p_Val2_19_0_0_5_reg_3782;
reg  signed [18:0] conv_layer2_weights_13_reg_3787;
reg  signed [18:0] conv_layer2_weights_15_reg_3792;
wire  signed [42:0] p_Val2_19_0_0_6_fu_3308_p2;
reg  signed [42:0] p_Val2_19_0_0_6_reg_3817;
reg   [23:0] tmp_15_reg_3822;
wire  signed [42:0] p_Val2_19_0_0_7_fu_3314_p2;
reg  signed [42:0] p_Val2_19_0_0_7_reg_3827;
reg  signed [18:0] conv_layer2_weights_17_reg_3832;
reg  signed [18:0] conv_layer2_weights_19_reg_3837;
wire  signed [42:0] p_Val2_19_0_1_fu_3320_p2;
reg  signed [42:0] p_Val2_19_0_1_reg_3862;
reg   [23:0] tmp_23_reg_3867;
wire  signed [42:0] p_Val2_19_0_1_1_fu_3326_p2;
reg  signed [42:0] p_Val2_19_0_1_1_reg_3872;
reg  signed [18:0] conv_layer2_weights_21_reg_3877;
reg  signed [18:0] conv_layer2_weights_23_reg_3882;
wire  signed [42:0] p_Val2_19_0_1_2_fu_3332_p2;
reg  signed [42:0] p_Val2_19_0_1_2_reg_3907;
reg   [23:0] tmp_25_reg_3912;
wire  signed [42:0] p_Val2_19_0_1_3_fu_3338_p2;
reg  signed [42:0] p_Val2_19_0_1_3_reg_3917;
reg  signed [18:0] conv_layer2_weights_25_reg_3922;
reg  signed [18:0] conv_layer2_weights_27_reg_3927;
wire  signed [42:0] p_Val2_19_0_1_4_fu_3344_p2;
reg  signed [42:0] p_Val2_19_0_1_4_reg_3952;
reg   [23:0] tmp_27_reg_3957;
wire  signed [42:0] p_Val2_19_0_1_5_fu_3350_p2;
reg  signed [42:0] p_Val2_19_0_1_5_reg_3962;
reg  signed [18:0] conv_layer2_weights_29_reg_3967;
reg  signed [18:0] conv_layer2_weights_31_reg_3972;
wire  signed [42:0] p_Val2_19_0_1_6_fu_3356_p2;
reg  signed [42:0] p_Val2_19_0_1_6_reg_3997;
reg   [23:0] tmp_29_reg_4002;
wire  signed [42:0] p_Val2_19_0_1_7_fu_3362_p2;
reg  signed [42:0] p_Val2_19_0_1_7_reg_4007;
reg  signed [18:0] conv_layer2_weights_33_reg_4012;
reg  signed [18:0] conv_layer2_weights_35_reg_4017;
wire  signed [42:0] p_Val2_19_1_fu_3368_p2;
reg  signed [42:0] p_Val2_19_1_reg_4042;
reg   [23:0] tmp_31_reg_4047;
wire  signed [42:0] p_Val2_19_1_0_1_fu_3374_p2;
reg  signed [42:0] p_Val2_19_1_0_1_reg_4052;
reg  signed [18:0] conv_layer2_weights_37_reg_4057;
reg  signed [18:0] conv_layer2_weights_39_reg_4062;
wire  signed [42:0] p_Val2_19_1_0_2_fu_3380_p2;
reg  signed [42:0] p_Val2_19_1_0_2_reg_4087;
reg   [23:0] tmp_33_reg_4092;
wire  signed [42:0] p_Val2_19_1_0_3_fu_3386_p2;
reg  signed [42:0] p_Val2_19_1_0_3_reg_4097;
reg  signed [18:0] conv_layer2_weights_41_reg_4102;
reg  signed [18:0] conv_layer2_weights_43_reg_4107;
wire  signed [42:0] p_Val2_19_1_0_4_fu_3392_p2;
reg  signed [42:0] p_Val2_19_1_0_4_reg_4132;
reg   [23:0] tmp_35_reg_4137;
wire  signed [42:0] p_Val2_19_1_0_5_fu_3398_p2;
reg  signed [42:0] p_Val2_19_1_0_5_reg_4142;
reg  signed [18:0] conv_layer2_weights_45_reg_4147;
reg  signed [18:0] conv_layer2_weights_47_reg_4152;
wire  signed [42:0] p_Val2_19_1_0_6_fu_3404_p2;
reg  signed [42:0] p_Val2_19_1_0_6_reg_4177;
reg   [23:0] tmp_37_reg_4182;
wire  signed [42:0] p_Val2_19_1_0_7_fu_3410_p2;
reg  signed [42:0] p_Val2_19_1_0_7_reg_4187;
reg  signed [18:0] conv_layer2_weights_49_reg_4192;
reg  signed [18:0] conv_layer2_weights_51_reg_4197;
wire  signed [42:0] p_Val2_19_1_1_fu_3416_p2;
reg  signed [42:0] p_Val2_19_1_1_reg_4222;
reg   [23:0] tmp_39_reg_4227;
wire  signed [42:0] p_Val2_19_1_1_1_fu_3422_p2;
reg  signed [42:0] p_Val2_19_1_1_1_reg_4232;
reg  signed [18:0] conv_layer2_weights_53_reg_4237;
reg  signed [18:0] conv_layer2_weights_55_reg_4242;
wire   [31:0] tmp_19_fu_2942_p2;
reg   [31:0] tmp_19_reg_4277;
wire   [4:0] filter_1_fu_2947_p2;
reg   [4:0] filter_1_reg_4287;
wire  signed [42:0] p_Val2_19_1_1_2_fu_3428_p2;
reg  signed [42:0] p_Val2_19_1_1_2_reg_4292;
reg   [23:0] tmp_41_reg_4297;
wire  signed [42:0] p_Val2_19_1_1_3_fu_3434_p2;
reg  signed [42:0] p_Val2_19_1_1_3_reg_4302;
reg  signed [18:0] conv_layer2_weights_57_reg_4307;
reg  signed [18:0] conv_layer2_weights_59_reg_4312;
reg  signed [18:0] conv_layer2_weights_61_reg_4322;
reg  signed [18:0] conv_layer2_weights_63_reg_4332;
reg   [19:0] p_Val2_s_reg_4337;
wire  signed [42:0] p_Val2_19_1_1_4_fu_3440_p2;
reg  signed [42:0] p_Val2_19_1_1_4_reg_4343;
reg   [23:0] tmp_43_reg_4348;
wire  signed [42:0] p_Val2_19_1_1_5_fu_3446_p2;
reg  signed [42:0] p_Val2_19_1_1_5_reg_4353;
wire  signed [42:0] p_Val2_19_1_1_6_fu_3452_p2;
reg  signed [42:0] p_Val2_19_1_1_6_reg_4358;
reg   [23:0] tmp_45_reg_4363;
wire  signed [42:0] p_Val2_19_1_1_7_fu_3458_p2;
reg  signed [42:0] p_Val2_19_1_1_7_reg_4368;
wire   [23:0] p_Val2_s_30_fu_3238_p2;
reg   [23:0] p_Val2_s_30_reg_4373;
wire   [22:0] p_Val2_cast_31_fu_3244_p2;
reg   [22:0] p_Val2_cast_31_reg_4378;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage4_subdone;
reg   [11:0] ap_phi_mux_indvar_flatten1_phi_fu_861_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_i_phi_fu_872_p4;
reg   [31:0] ap_phi_mux_contor_phi_fu_883_p4;
reg   [8:0] ap_phi_mux_indvar_flatten_phi_fu_894_p4;
reg   [3:0] ap_phi_mux_j_phi_fu_905_p4;
reg   [31:0] ap_phi_mux_contor_1_phi_fu_916_p4;
reg   [4:0] ap_phi_mux_filter_phi_fu_927_p4;
reg   [31:0] ap_phi_mux_contor_2_phi_fu_938_p4;
wire   [63:0] tmp_74_mid2_fu_1812_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_74_0_0_1_mid2_fu_1823_p1;
wire   [63:0] tmp_74_0_0_2_mid2_fu_1842_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_74_0_0_3_mid2_fu_1856_p1;
wire   [63:0] tmp_74_0_0_4_mid2_fu_1870_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_74_0_0_5_mid2_fu_1884_p1;
wire   [63:0] tmp_74_0_0_6_mid2_fu_1921_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_74_0_0_7_mid2_fu_1935_p1;
wire   [63:0] tmp_74_0_1_mid2_fu_1987_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_74_0_1_1_mid2_fu_1998_p1;
wire   [63:0] tmp_74_0_1_2_mid2_fu_2073_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_74_0_1_3_mid2_fu_2081_p1;
wire   [63:0] tmp_74_0_1_4_mid2_fu_2156_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_74_0_1_5_mid2_fu_2164_p1;
wire   [63:0] tmp_74_0_1_6_mid2_fu_2239_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] tmp_74_0_1_7_mid2_fu_2247_p1;
wire   [63:0] tmp_74_1_mid2_fu_2322_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] tmp_74_1_0_1_mid2_fu_2333_p1;
wire   [63:0] tmp_74_1_0_2_mid2_fu_2414_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] tmp_74_1_0_3_mid2_fu_2428_p1;
wire   [63:0] tmp_74_1_0_4_mid2_fu_2509_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] tmp_74_1_0_5_mid2_fu_2523_p1;
wire   [63:0] tmp_74_1_0_6_mid2_fu_2604_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] tmp_74_1_0_7_mid2_fu_2618_p1;
wire   [63:0] tmp_74_1_1_mid2_fu_2693_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] tmp_74_1_1_1_mid2_fu_2704_p1;
wire   [63:0] tmp_74_1_1_2_mid2_fu_2779_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] tmp_74_1_1_3_mid2_fu_2787_p1;
wire   [63:0] tmp_74_1_1_4_mid2_fu_2862_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] tmp_74_1_1_5_mid2_fu_2870_p1;
wire   [63:0] tmp_74_1_1_6_mid2_fu_2955_p1;
wire   [63:0] tmp_74_1_1_7_mid2_fu_2963_p1;
wire   [63:0] tmp_20_fu_3250_p1;
wire   [10:0] p_shl_fu_953_p3;
wire   [7:0] p_shl1_fu_965_p3;
wire   [11:0] p_shl_cast_fu_961_p1;
wire   [11:0] p_shl1_cast_fu_973_p1;
wire   [3:0] i_5_fu_983_p2;
wire   [10:0] p_shl_1_fu_989_p3;
wire   [7:0] p_shl12_1_fu_1001_p3;
wire   [11:0] p_shl_1_cast_fu_997_p1;
wire   [11:0] p_shl12_1_cast_fu_1009_p1;
wire   [6:0] tmp_17_fu_1019_p3;
wire   [11:0] tmp_70_cast_fu_1027_p1;
wire   [11:0] tmp_16_fu_977_p2;
wire   [3:0] tmp_6913_0_1_fu_1037_p2;
wire   [6:0] tmp_70_0_1_fu_1043_p3;
wire   [11:0] tmp_70_0_1_cast_fu_1051_p1;
wire   [11:0] tmp_73_0_1_fu_1055_p2;
wire   [11:0] tmp_67_1_fu_1013_p2;
wire   [11:0] tmp_73_1_1_fu_1103_p2;
wire   [0:0] exitcond_flatten_fu_1163_p2;
wire   [31:0] contor_4_dup_fu_1157_p2;
wire   [3:0] i_5_mid1_fu_1201_p2;
wire   [10:0] p_shl_1_mid1_fu_1207_p3;
wire   [7:0] p_shl12_1_mid1_fu_1219_p3;
wire   [11:0] p_shl_1_cast_mid1_fu_1215_p1;
wire   [11:0] p_shl12_1_cast_mid1_fu_1227_p1;
wire   [11:0] tmp_67_1_mid1_fu_1231_p2;
wire   [11:0] tmp_21_fu_1031_p2;
wire   [11:0] tmp_73_0_1_mid_fu_1253_p2;
wire   [11:0] tmp_73_0_1_2_mid_fu_1267_p2;
wire   [11:0] tmp_73_0_1_2_fu_1061_p2;
wire   [11:0] tmp_73_0_1_3_mid_fu_1281_p2;
wire   [11:0] tmp_73_0_1_3_fu_1067_p2;
wire   [11:0] tmp_73_0_1_4_mid_fu_1295_p2;
wire   [11:0] tmp_73_0_1_4_fu_1073_p2;
wire   [11:0] tmp_73_0_1_5_mid_fu_1309_p2;
wire   [11:0] tmp_73_0_1_5_fu_1079_p2;
wire   [11:0] tmp_73_0_1_6_mid_fu_1323_p2;
wire   [11:0] tmp_73_0_1_6_fu_1085_p2;
wire   [11:0] tmp_73_0_1_7_mid_fu_1337_p2;
wire   [11:0] tmp_73_0_1_7_fu_1091_p2;
wire   [11:0] tmp_73_1_fu_1097_p2;
wire   [11:0] tmp_73_1_1_mid_fu_1359_p2;
wire   [11:0] tmp_73_1_1_2_mid_fu_1373_p2;
wire   [11:0] tmp_73_1_1_2_fu_1109_p2;
wire   [11:0] tmp_73_1_1_3_mid_fu_1387_p2;
wire   [11:0] tmp_73_1_1_3_fu_1115_p2;
wire   [11:0] tmp_73_1_1_4_mid_fu_1401_p2;
wire   [11:0] tmp_73_1_1_4_fu_1121_p2;
wire   [11:0] tmp_73_1_1_5_mid_fu_1415_p2;
wire   [11:0] tmp_73_1_1_5_fu_1127_p2;
wire   [11:0] tmp_73_1_1_6_mid_fu_1429_p2;
wire   [11:0] tmp_73_1_1_6_fu_1133_p2;
wire   [11:0] tmp_73_1_1_7_mid_fu_1443_p2;
wire   [11:0] tmp_73_1_1_7_fu_1139_p2;
wire   [0:0] exitcond_fu_1463_p2;
wire   [0:0] not_exitcond_flatten_fu_1457_p2;
wire   [3:0] j_mid_fu_1169_p3;
wire   [31:0] contor_1_mid_fu_1177_p3;
wire   [0:0] exitcond1_mid_fu_1469_p2;
wire   [0:0] tmp_fu_1503_p2;
wire   [31:0] tmp_dup_fu_1497_p2;
wire   [31:0] contor_2_mid_fu_1185_p3;
wire   [3:0] j_5_fu_1491_p2;
wire   [6:0] tmp_17_mid1_fu_1525_p3;
wire   [11:0] tmp_70_cast_mid1_fu_1533_p1;
wire   [11:0] tmp_16_mid2_fu_1193_p3;
wire   [11:0] tmp_73_mid1_fu_1537_p2;
wire   [11:0] tmp_74_mid256_v_v_fu_1245_p3;
wire   [3:0] tmp_6913_0_1_mid1_fu_1551_p2;
wire   [6:0] tmp_70_0_1_mid1_fu_1557_p3;
wire   [11:0] tmp_70_0_1_cast_mid1_fu_1565_p1;
wire   [11:0] tmp_73_0_1_mid1_fu_1569_p2;
wire   [11:0] tmp_74_0_1_mid2110_v_fu_1259_p3;
wire   [11:0] tmp_73_0_1_2_mid1_fu_1583_p2;
wire   [11:0] tmp_74_0_1_2_mid_fu_1273_p3;
wire   [11:0] tmp_73_0_1_3_mid1_fu_1597_p2;
wire   [11:0] tmp_74_0_1_3_mid_fu_1287_p3;
wire   [11:0] tmp_73_0_1_4_mid1_fu_1611_p2;
wire   [11:0] tmp_74_0_1_4_mid_fu_1301_p3;
wire   [11:0] tmp_73_0_1_5_mid1_fu_1625_p2;
wire   [11:0] tmp_74_0_1_5_mid_fu_1315_p3;
wire   [11:0] tmp_73_0_1_6_mid1_fu_1639_p2;
wire   [11:0] tmp_74_0_1_6_mid_fu_1329_p3;
wire   [11:0] tmp_73_0_1_7_mid1_fu_1653_p2;
wire   [11:0] tmp_74_0_1_7_mid_fu_1343_p3;
wire   [11:0] tmp_67_1_mid2_fu_1237_p3;
wire   [11:0] tmp_73_1_mid1_fu_1667_p2;
wire   [11:0] tmp_74_1_mid2156_v_v_fu_1351_p3;
wire   [11:0] tmp_73_1_1_mid1_fu_1681_p2;
wire   [11:0] tmp_74_1_1_mid2202_v_fu_1365_p3;
wire   [11:0] tmp_73_1_1_2_mid1_fu_1695_p2;
wire   [11:0] tmp_74_1_1_2_mid_fu_1379_p3;
wire   [11:0] tmp_73_1_1_3_mid1_fu_1709_p2;
wire   [11:0] tmp_74_1_1_3_mid_fu_1393_p3;
wire   [11:0] tmp_73_1_1_4_mid1_fu_1723_p2;
wire   [11:0] tmp_74_1_1_4_mid_fu_1407_p3;
wire   [11:0] tmp_73_1_1_5_mid1_fu_1737_p2;
wire   [11:0] tmp_74_1_1_5_mid_fu_1421_p3;
wire   [11:0] tmp_73_1_1_6_mid1_fu_1751_p2;
wire   [11:0] tmp_74_1_1_6_mid_fu_1435_p3;
wire   [11:0] tmp_73_1_1_7_mid1_fu_1765_p2;
wire   [11:0] tmp_74_1_1_7_mid_fu_1449_p3;
wire   [8:0] indvar_flatten_op_fu_1795_p2;
wire  signed [31:0] tmp_74_mid2_v_fu_1809_p1;
wire   [31:0] tmp_74_0_0_1_mid2_v_fu_1817_p2;
wire   [11:0] tmp_74_0_0_2_mid2_v_s_fu_1833_p2;
wire  signed [31:0] tmp_74_0_0_2_mid2_v_fu_1838_p1;
wire   [11:0] tmp_74_0_0_3_mid2_v_s_fu_1847_p2;
wire  signed [31:0] tmp_74_0_0_3_mid2_v_fu_1852_p1;
wire   [11:0] tmp_74_0_0_4_mid2_v_s_fu_1861_p2;
wire  signed [31:0] tmp_74_0_0_4_mid2_v_fu_1866_p1;
wire   [11:0] tmp_74_0_0_5_mid2_v_s_fu_1875_p2;
wire  signed [31:0] tmp_74_0_0_5_mid2_v_fu_1880_p1;
wire  signed [42:0] p_Val2_1_fu_3271_p2;
wire   [11:0] tmp_74_0_0_6_mid2_v_s_fu_1912_p2;
wire  signed [31:0] tmp_74_0_0_6_mid2_v_fu_1917_p1;
wire   [11:0] tmp_74_0_0_7_mid2_v_s_fu_1926_p2;
wire  signed [31:0] tmp_74_0_0_7_mid2_v_fu_1931_p1;
wire   [42:0] tmp_48_fu_1943_p3;
wire  signed [43:0] p_Val2_19_0_0_1_ca_fu_1940_p1;
wire  signed [43:0] tmp_77_0_0_1_fu_1950_p1;
wire   [43:0] p_Val2_20_0_0_1_fu_1954_p2;
wire  signed [31:0] tmp_74_0_1_mid2_v_fu_1984_p1;
wire   [31:0] tmp_74_0_1_1_mid2_v_fu_1992_p2;
wire  signed [43:0] p_Val2_19_0_0_2_ca_fu_2003_p1;
wire   [43:0] tmp_77_0_0_2_fu_2006_p3;
wire   [43:0] p_Val2_20_0_0_2_fu_2013_p2;
wire   [23:0] tmp_12_fu_2022_p4;
wire  signed [43:0] p_Val2_19_0_0_3_ca_fu_2019_p1;
wire   [43:0] tmp_77_0_0_3_fu_2032_p3;
wire   [43:0] p_Val2_20_0_0_3_fu_2040_p2;
wire  signed [31:0] tmp_74_0_1_2_mid2_v_fu_2070_p1;
wire  signed [31:0] tmp_74_0_1_3_mid2_v_fu_2078_p1;
wire  signed [43:0] p_Val2_19_0_0_4_ca_fu_2086_p1;
wire   [43:0] tmp_77_0_0_4_fu_2089_p3;
wire   [43:0] p_Val2_20_0_0_4_fu_2096_p2;
wire   [23:0] tmp_14_fu_2105_p4;
wire  signed [43:0] p_Val2_19_0_0_5_ca_fu_2102_p1;
wire   [43:0] tmp_77_0_0_5_fu_2115_p3;
wire   [43:0] p_Val2_20_0_0_5_fu_2123_p2;
wire  signed [31:0] tmp_74_0_1_4_mid2_v_fu_2153_p1;
wire  signed [31:0] tmp_74_0_1_5_mid2_v_fu_2161_p1;
wire  signed [43:0] p_Val2_19_0_0_6_ca_fu_2169_p1;
wire   [43:0] tmp_77_0_0_6_fu_2172_p3;
wire   [43:0] p_Val2_20_0_0_6_fu_2179_p2;
wire   [23:0] tmp_22_fu_2188_p4;
wire  signed [43:0] p_Val2_19_0_0_7_ca_fu_2185_p1;
wire   [43:0] tmp_77_0_0_7_fu_2198_p3;
wire   [43:0] p_Val2_20_0_0_7_fu_2206_p2;
wire  signed [31:0] tmp_74_0_1_6_mid2_v_fu_2236_p1;
wire  signed [31:0] tmp_74_0_1_7_mid2_v_fu_2244_p1;
wire  signed [43:0] p_Val2_19_0_1_cast_fu_2252_p1;
wire   [43:0] tmp_77_0_1_fu_2255_p3;
wire   [43:0] p_Val2_20_0_1_fu_2262_p2;
wire   [23:0] tmp_24_fu_2271_p4;
wire  signed [43:0] p_Val2_19_0_1_1_ca_fu_2268_p1;
wire   [43:0] tmp_77_0_1_1_fu_2281_p3;
wire   [43:0] p_Val2_20_0_1_1_fu_2289_p2;
wire  signed [31:0] tmp_74_1_mid2_v_fu_2319_p1;
wire   [31:0] tmp_74_1_0_1_mid2_v_fu_2327_p2;
wire  signed [43:0] p_Val2_19_0_1_2_ca_fu_2338_p1;
wire   [43:0] tmp_77_0_1_2_fu_2341_p3;
wire   [43:0] p_Val2_20_0_1_2_fu_2348_p2;
wire   [23:0] tmp_26_fu_2357_p4;
wire  signed [43:0] p_Val2_19_0_1_3_ca_fu_2354_p1;
wire   [43:0] tmp_77_0_1_3_fu_2367_p3;
wire   [43:0] p_Val2_20_0_1_3_fu_2375_p2;
wire   [11:0] tmp_74_1_0_2_mid2_v_s_fu_2405_p2;
wire  signed [31:0] tmp_74_1_0_2_mid2_v_fu_2410_p1;
wire   [11:0] tmp_74_1_0_3_mid2_v_s_fu_2419_p2;
wire  signed [31:0] tmp_74_1_0_3_mid2_v_fu_2424_p1;
wire  signed [43:0] p_Val2_19_0_1_4_ca_fu_2433_p1;
wire   [43:0] tmp_77_0_1_4_fu_2436_p3;
wire   [43:0] p_Val2_20_0_1_4_fu_2443_p2;
wire   [23:0] tmp_28_fu_2452_p4;
wire  signed [43:0] p_Val2_19_0_1_5_ca_fu_2449_p1;
wire   [43:0] tmp_77_0_1_5_fu_2462_p3;
wire   [43:0] p_Val2_20_0_1_5_fu_2470_p2;
wire   [11:0] tmp_74_1_0_4_mid2_v_s_fu_2500_p2;
wire  signed [31:0] tmp_74_1_0_4_mid2_v_fu_2505_p1;
wire   [11:0] tmp_74_1_0_5_mid2_v_s_fu_2514_p2;
wire  signed [31:0] tmp_74_1_0_5_mid2_v_fu_2519_p1;
wire  signed [43:0] p_Val2_19_0_1_6_ca_fu_2528_p1;
wire   [43:0] tmp_77_0_1_6_fu_2531_p3;
wire   [43:0] p_Val2_20_0_1_6_fu_2538_p2;
wire   [23:0] tmp_30_fu_2547_p4;
wire  signed [43:0] p_Val2_19_0_1_7_ca_fu_2544_p1;
wire   [43:0] tmp_77_0_1_7_fu_2557_p3;
wire   [43:0] p_Val2_20_0_1_7_fu_2565_p2;
wire   [11:0] tmp_74_1_0_6_mid2_v_s_fu_2595_p2;
wire  signed [31:0] tmp_74_1_0_6_mid2_v_fu_2600_p1;
wire   [11:0] tmp_74_1_0_7_mid2_v_s_fu_2609_p2;
wire  signed [31:0] tmp_74_1_0_7_mid2_v_fu_2614_p1;
wire  signed [43:0] p_Val2_19_1_cast_fu_2623_p1;
wire   [43:0] tmp_77_1_fu_2626_p3;
wire   [43:0] p_Val2_20_1_fu_2633_p2;
wire   [23:0] tmp_32_fu_2642_p4;
wire  signed [43:0] p_Val2_19_1_0_1_ca_fu_2639_p1;
wire   [43:0] tmp_77_1_0_1_fu_2652_p3;
wire   [43:0] p_Val2_20_1_0_1_fu_2660_p2;
wire  signed [31:0] tmp_74_1_1_mid2_v_fu_2690_p1;
wire   [31:0] tmp_74_1_1_1_mid2_v_fu_2698_p2;
wire  signed [43:0] p_Val2_19_1_0_2_ca_fu_2709_p1;
wire   [43:0] tmp_77_1_0_2_fu_2712_p3;
wire   [43:0] p_Val2_20_1_0_2_fu_2719_p2;
wire   [23:0] tmp_34_fu_2728_p4;
wire  signed [43:0] p_Val2_19_1_0_3_ca_fu_2725_p1;
wire   [43:0] tmp_77_1_0_3_fu_2738_p3;
wire   [43:0] p_Val2_20_1_0_3_fu_2746_p2;
wire  signed [31:0] tmp_74_1_1_2_mid2_v_fu_2776_p1;
wire  signed [31:0] tmp_74_1_1_3_mid2_v_fu_2784_p1;
wire  signed [43:0] p_Val2_19_1_0_4_ca_fu_2792_p1;
wire   [43:0] tmp_77_1_0_4_fu_2795_p3;
wire   [43:0] p_Val2_20_1_0_4_fu_2802_p2;
wire   [23:0] tmp_36_fu_2811_p4;
wire  signed [43:0] p_Val2_19_1_0_5_ca_fu_2808_p1;
wire   [43:0] tmp_77_1_0_5_fu_2821_p3;
wire   [43:0] p_Val2_20_1_0_5_fu_2829_p2;
wire  signed [31:0] tmp_74_1_1_4_mid2_v_fu_2859_p1;
wire  signed [31:0] tmp_74_1_1_5_mid2_v_fu_2867_p1;
wire  signed [43:0] p_Val2_19_1_0_6_ca_fu_2875_p1;
wire   [43:0] tmp_77_1_0_6_fu_2878_p3;
wire   [43:0] p_Val2_20_1_0_6_fu_2885_p2;
wire   [23:0] tmp_38_fu_2894_p4;
wire  signed [43:0] p_Val2_19_1_0_7_ca_fu_2891_p1;
wire   [43:0] tmp_77_1_0_7_fu_2904_p3;
wire   [43:0] p_Val2_20_1_0_7_fu_2912_p2;
wire  signed [31:0] tmp_74_1_1_6_mid2_v_fu_2952_p1;
wire  signed [31:0] tmp_74_1_1_7_mid2_v_fu_2960_p1;
wire  signed [43:0] p_Val2_19_1_1_cast_fu_2968_p1;
wire   [43:0] tmp_77_1_1_fu_2971_p3;
wire   [43:0] p_Val2_20_1_1_fu_2978_p2;
wire   [23:0] tmp_40_fu_2987_p4;
wire  signed [43:0] p_Val2_19_1_1_1_ca_fu_2984_p1;
wire   [43:0] tmp_77_1_1_1_fu_2997_p3;
wire   [43:0] p_Val2_20_1_1_1_fu_3005_p2;
wire  signed [43:0] p_Val2_19_1_1_2_ca_fu_3035_p1;
wire   [43:0] tmp_77_1_1_2_fu_3038_p3;
wire   [43:0] p_Val2_20_1_1_2_fu_3045_p2;
wire   [23:0] tmp_42_fu_3054_p4;
wire  signed [43:0] p_Val2_19_1_1_3_ca_fu_3051_p1;
wire   [43:0] tmp_77_1_1_3_fu_3064_p3;
wire   [43:0] p_Val2_20_1_1_3_fu_3072_p2;
wire  signed [43:0] p_Val2_19_1_1_4_ca_fu_3102_p1;
wire   [43:0] tmp_77_1_1_4_fu_3105_p3;
wire   [43:0] p_Val2_20_1_1_4_fu_3112_p2;
wire   [23:0] tmp_44_fu_3121_p4;
wire  signed [43:0] p_Val2_19_1_1_5_ca_fu_3118_p1;
wire   [43:0] tmp_77_1_1_5_fu_3131_p3;
wire   [43:0] p_Val2_20_1_1_5_fu_3139_p2;
wire  signed [43:0] p_Val2_19_1_1_6_ca_fu_3169_p1;
wire   [43:0] tmp_77_1_1_6_fu_3172_p3;
wire   [43:0] p_Val2_20_1_1_6_fu_3179_p2;
wire   [23:0] tmp_46_fu_3188_p4;
wire  signed [43:0] p_Val2_19_1_1_7_ca_fu_3185_p1;
wire   [43:0] tmp_77_1_1_7_fu_3198_p3;
wire   [43:0] p_Val2_20_1_1_7_fu_3206_p2;
wire   [23:0] sum_V_1_1_7_fu_3212_p4;
wire  signed [23:0] p_Val2_cast_fu_3222_p1;
wire  signed [22:0] tmp_2_fu_3235_p1;
wire   [22:0] tmp_1_fu_3225_p4;
wire   [0:0] tmp_i_fu_3254_p2;
wire   [22:0] a_V_i_fu_3259_p3;
wire    ap_CS_fsm_state23;
reg   [17:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

conv_layer2_conv_tde #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_63_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_63_address0),
    .ce0(conv_layer2_weights_63_ce0),
    .q0(conv_layer2_weights_63_q0)
);

conv_layer2_conv_udo #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_61_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_61_address0),
    .ce0(conv_layer2_weights_61_ce0),
    .q0(conv_layer2_weights_61_q0)
);

conv_layer2_conv_vdy #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_59_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_59_address0),
    .ce0(conv_layer2_weights_59_ce0),
    .q0(conv_layer2_weights_59_q0)
);

conv_layer2_conv_wdI #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_57_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_57_address0),
    .ce0(conv_layer2_weights_57_ce0),
    .q0(conv_layer2_weights_57_q0)
);

conv_layer2_conv_xdS #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_55_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_55_address0),
    .ce0(conv_layer2_weights_55_ce0),
    .q0(conv_layer2_weights_55_q0)
);

conv_layer2_conv_yd2 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_53_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_53_address0),
    .ce0(conv_layer2_weights_53_ce0),
    .q0(conv_layer2_weights_53_q0)
);

conv_layer2_conv_zec #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_51_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_51_address0),
    .ce0(conv_layer2_weights_51_ce0),
    .q0(conv_layer2_weights_51_q0)
);

conv_layer2_conv_Aem #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_49_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_49_address0),
    .ce0(conv_layer2_weights_49_ce0),
    .q0(conv_layer2_weights_49_q0)
);

conv_layer2_conv_Bew #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_47_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_47_address0),
    .ce0(conv_layer2_weights_47_ce0),
    .q0(conv_layer2_weights_47_q0)
);

conv_layer2_conv_CeG #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_45_address0),
    .ce0(conv_layer2_weights_45_ce0),
    .q0(conv_layer2_weights_45_q0)
);

conv_layer2_conv_DeQ #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_43_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_43_address0),
    .ce0(conv_layer2_weights_43_ce0),
    .q0(conv_layer2_weights_43_q0)
);

conv_layer2_conv_Ee0 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_41_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_41_address0),
    .ce0(conv_layer2_weights_41_ce0),
    .q0(conv_layer2_weights_41_q0)
);

conv_layer2_conv_Ffa #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_39_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_39_address0),
    .ce0(conv_layer2_weights_39_ce0),
    .q0(conv_layer2_weights_39_q0)
);

conv_layer2_conv_Gfk #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_37_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_37_address0),
    .ce0(conv_layer2_weights_37_ce0),
    .q0(conv_layer2_weights_37_q0)
);

conv_layer2_conv_Hfu #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_35_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_35_address0),
    .ce0(conv_layer2_weights_35_ce0),
    .q0(conv_layer2_weights_35_q0)
);

conv_layer2_conv_IfE #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_33_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_33_address0),
    .ce0(conv_layer2_weights_33_ce0),
    .q0(conv_layer2_weights_33_q0)
);

conv_layer2_conv_JfO #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_31_address0),
    .ce0(conv_layer2_weights_31_ce0),
    .q0(conv_layer2_weights_31_q0)
);

conv_layer2_conv_KfY #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_29_address0),
    .ce0(conv_layer2_weights_29_ce0),
    .q0(conv_layer2_weights_29_q0)
);

conv_layer2_conv_Lf8 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_27_address0),
    .ce0(conv_layer2_weights_27_ce0),
    .q0(conv_layer2_weights_27_q0)
);

conv_layer2_conv_Mgi #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_25_address0),
    .ce0(conv_layer2_weights_25_ce0),
    .q0(conv_layer2_weights_25_q0)
);

conv_layer2_conv_Ngs #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_23_address0),
    .ce0(conv_layer2_weights_23_ce0),
    .q0(conv_layer2_weights_23_q0)
);

conv_layer2_conv_OgC #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_21_address0),
    .ce0(conv_layer2_weights_21_ce0),
    .q0(conv_layer2_weights_21_q0)
);

conv_layer2_conv_PgM #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_19_address0),
    .ce0(conv_layer2_weights_19_ce0),
    .q0(conv_layer2_weights_19_q0)
);

conv_layer2_conv_QgW #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_17_address0),
    .ce0(conv_layer2_weights_17_ce0),
    .q0(conv_layer2_weights_17_q0)
);

conv_layer2_conv_Rg6 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_15_address0),
    .ce0(conv_layer2_weights_15_ce0),
    .q0(conv_layer2_weights_15_q0)
);

conv_layer2_conv_Shg #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_13_address0),
    .ce0(conv_layer2_weights_13_ce0),
    .q0(conv_layer2_weights_13_q0)
);

conv_layer2_conv_Thq #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_11_address0),
    .ce0(conv_layer2_weights_11_ce0),
    .q0(conv_layer2_weights_11_q0)
);

conv_layer2_conv_UhA #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_9_address0),
    .ce0(conv_layer2_weights_9_ce0),
    .q0(conv_layer2_weights_9_q0)
);

conv_layer2_conv_VhK #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_7_address0),
    .ce0(conv_layer2_weights_7_ce0),
    .q0(conv_layer2_weights_7_q0)
);

conv_layer2_conv_WhU #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_5_address0),
    .ce0(conv_layer2_weights_5_ce0),
    .q0(conv_layer2_weights_5_q0)
);

conv_layer2_conv_Xh4 #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_3_address0),
    .ce0(conv_layer2_weights_3_ce0),
    .q0(conv_layer2_weights_3_q0)
);

conv_layer2_conv_Yie #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_weights_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_weights_1_address0),
    .ce0(conv_layer2_weights_1_ce0),
    .q0(conv_layer2_weights_1_q0)
);

conv_layer2_conv_Zio #(
    .DataWidth( 20 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_layer2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_layer2_bias_V_address0),
    .ce0(conv_layer2_bias_V_ce0),
    .q0(conv_layer2_bias_V_q0)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U39(
    .din0(conv_layer2_weights_1_reg_3657),
    .din1(reg_945),
    .dout(p_Val2_1_fu_3271_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U40(
    .din0(conv_layer2_weights_3_reg_3662),
    .din1(reg_949),
    .dout(p_Val2_19_0_0_1_fu_3278_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U41(
    .din0(conv_layer2_weights_5_reg_3697),
    .din1(reg_945),
    .dout(p_Val2_19_0_0_2_fu_3284_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U42(
    .din0(conv_layer2_weights_7_reg_3702),
    .din1(reg_949),
    .dout(p_Val2_19_0_0_3_fu_3290_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U43(
    .din0(conv_layer2_weights_9_reg_3742),
    .din1(reg_945),
    .dout(p_Val2_19_0_0_4_fu_3296_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U44(
    .din0(conv_layer2_weights_11_reg_3747),
    .din1(reg_949),
    .dout(p_Val2_19_0_0_5_fu_3302_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U45(
    .din0(conv_layer2_weights_13_reg_3787),
    .din1(reg_945),
    .dout(p_Val2_19_0_0_6_fu_3308_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U46(
    .din0(conv_layer2_weights_15_reg_3792),
    .din1(reg_949),
    .dout(p_Val2_19_0_0_7_fu_3314_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U47(
    .din0(conv_layer2_weights_17_reg_3832),
    .din1(reg_945),
    .dout(p_Val2_19_0_1_fu_3320_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U48(
    .din0(conv_layer2_weights_19_reg_3837),
    .din1(reg_949),
    .dout(p_Val2_19_0_1_1_fu_3326_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U49(
    .din0(conv_layer2_weights_21_reg_3877),
    .din1(reg_945),
    .dout(p_Val2_19_0_1_2_fu_3332_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U50(
    .din0(conv_layer2_weights_23_reg_3882),
    .din1(reg_949),
    .dout(p_Val2_19_0_1_3_fu_3338_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U51(
    .din0(conv_layer2_weights_25_reg_3922),
    .din1(reg_945),
    .dout(p_Val2_19_0_1_4_fu_3344_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U52(
    .din0(conv_layer2_weights_27_reg_3927),
    .din1(reg_949),
    .dout(p_Val2_19_0_1_5_fu_3350_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U53(
    .din0(conv_layer2_weights_29_reg_3967),
    .din1(reg_945),
    .dout(p_Val2_19_0_1_6_fu_3356_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U54(
    .din0(conv_layer2_weights_31_reg_3972),
    .din1(reg_949),
    .dout(p_Val2_19_0_1_7_fu_3362_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U55(
    .din0(conv_layer2_weights_33_reg_4012),
    .din1(reg_945),
    .dout(p_Val2_19_1_fu_3368_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U56(
    .din0(conv_layer2_weights_35_reg_4017),
    .din1(reg_949),
    .dout(p_Val2_19_1_0_1_fu_3374_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U57(
    .din0(conv_layer2_weights_37_reg_4057),
    .din1(reg_945),
    .dout(p_Val2_19_1_0_2_fu_3380_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U58(
    .din0(conv_layer2_weights_39_reg_4062),
    .din1(reg_949),
    .dout(p_Val2_19_1_0_3_fu_3386_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U59(
    .din0(conv_layer2_weights_41_reg_4102),
    .din1(reg_945),
    .dout(p_Val2_19_1_0_4_fu_3392_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U60(
    .din0(conv_layer2_weights_43_reg_4107),
    .din1(reg_949),
    .dout(p_Val2_19_1_0_5_fu_3398_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U61(
    .din0(conv_layer2_weights_45_reg_4147),
    .din1(reg_945),
    .dout(p_Val2_19_1_0_6_fu_3404_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U62(
    .din0(conv_layer2_weights_47_reg_4152),
    .din1(reg_949),
    .dout(p_Val2_19_1_0_7_fu_3410_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U63(
    .din0(conv_layer2_weights_49_reg_4192),
    .din1(reg_945),
    .dout(p_Val2_19_1_1_fu_3416_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U64(
    .din0(conv_layer2_weights_51_reg_4197),
    .din1(reg_949),
    .dout(p_Val2_19_1_1_1_fu_3422_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U65(
    .din0(conv_layer2_weights_53_reg_4237),
    .din1(reg_945),
    .dout(p_Val2_19_1_1_2_fu_3428_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U66(
    .din0(conv_layer2_weights_55_reg_4242),
    .din1(reg_949),
    .dout(p_Val2_19_1_1_3_fu_3434_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U67(
    .din0(conv_layer2_weights_57_reg_4307),
    .din1(reg_945),
    .dout(p_Val2_19_1_1_4_fu_3440_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U68(
    .din0(conv_layer2_weights_59_reg_4312),
    .din1(reg_949),
    .dout(p_Val2_19_1_1_5_fu_3446_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U69(
    .din0(conv_layer2_weights_61_reg_4322),
    .din1(reg_945),
    .dout(p_Val2_19_1_1_6_fu_3452_p2)
);

nnet_mul_mul_19s_0iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 43 ))
nnet_mul_mul_19s_0iy_U70(
    .din0(conv_layer2_weights_63_reg_4332),
    .din1(reg_949),
    .dout(p_Val2_19_1_1_7_fu_3458_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state2) & (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        contor_1_reg_912 <= contor_1_mid2_reg_3592;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        contor_1_reg_912 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        contor_2_reg_934 <= tmp_19_reg_4277;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        contor_2_reg_934 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        contor_reg_879 <= contor_mid2_reg_3478;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        contor_reg_879 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_reg_923 <= filter_1_reg_4287;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        filter_reg_923 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_868 <= i_mid2_reg_3473;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_868 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten1_reg_857 <= indvar_flatten_next1_reg_3468;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten1_reg_857 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_890 <= indvar_flatten_next_reg_3597;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_890 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_901 <= j_mid2_reg_3587;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_reg_901 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_contor_2_mid2_reg_3489 <= contor_2_mid2_reg_3489;
        ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 <= exitcond_flatten1_reg_3464;
        exitcond_flatten1_reg_3464 <= exitcond_flatten1_fu_1145_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_fu_1145_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        contor_1_mid2_reg_3592 <= contor_1_mid2_fu_1787_p3;
        contor_mid2_reg_3478 <= contor_mid2_fu_1483_p3;
        i_mid2_reg_3473 <= i_mid2_fu_1475_p3;
        indvar_flatten_next_reg_3597 <= indvar_flatten_next_fu_1801_p3;
        j_mid2_reg_3587 <= j_mid2_fu_1779_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_fu_1145_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        contor_2_mid2_reg_3489 <= contor_2_mid2_fu_1517_p3;
        filter_mid2_reg_3483 <= filter_mid2_fu_1509_p3;
        tmp_74_0_1_2_mid2_v_s_reg_3511[11 : 3] <= tmp_74_0_1_2_mid2_v_s_fu_1589_p3[11 : 3];
        tmp_74_0_1_3_mid2_v_s_reg_3516[11 : 3] <= tmp_74_0_1_3_mid2_v_s_fu_1603_p3[11 : 3];
        tmp_74_0_1_4_mid2_v_s_reg_3521[11 : 3] <= tmp_74_0_1_4_mid2_v_s_fu_1617_p3[11 : 3];
        tmp_74_0_1_5_mid2_v_s_reg_3526[11 : 3] <= tmp_74_0_1_5_mid2_v_s_fu_1631_p3[11 : 3];
        tmp_74_0_1_6_mid2_v_s_reg_3531[11 : 3] <= tmp_74_0_1_6_mid2_v_s_fu_1645_p3[11 : 3];
        tmp_74_0_1_7_mid2_v_s_reg_3536[11 : 3] <= tmp_74_0_1_7_mid2_v_s_fu_1659_p3[11 : 3];
        tmp_74_0_1_mid2_v_v_reg_3506[11 : 3] <= tmp_74_0_1_mid2_v_v_fu_1575_p3[11 : 3];
        tmp_74_1_1_2_mid2_v_s_reg_3557[11 : 3] <= tmp_74_1_1_2_mid2_v_s_fu_1701_p3[11 : 3];
        tmp_74_1_1_3_mid2_v_s_reg_3562[11 : 3] <= tmp_74_1_1_3_mid2_v_s_fu_1715_p3[11 : 3];
        tmp_74_1_1_4_mid2_v_s_reg_3567[11 : 3] <= tmp_74_1_1_4_mid2_v_s_fu_1729_p3[11 : 3];
        tmp_74_1_1_5_mid2_v_s_reg_3572[11 : 3] <= tmp_74_1_1_5_mid2_v_s_fu_1743_p3[11 : 3];
        tmp_74_1_1_6_mid2_v_s_reg_3577[11 : 3] <= tmp_74_1_1_6_mid2_v_s_fu_1757_p3[11 : 3];
        tmp_74_1_1_7_mid2_v_s_reg_3582[11 : 3] <= tmp_74_1_1_7_mid2_v_s_fu_1771_p3[11 : 3];
        tmp_74_1_1_mid2_v_v_reg_3552[11 : 3] <= tmp_74_1_1_mid2_v_v_fu_1687_p3[11 : 3];
        tmp_74_1_mid2_v_v_reg_3541[11 : 3] <= tmp_74_1_mid2_v_v_fu_1673_p3[11 : 3];
        tmp_74_mid2_v_v_reg_3495[11 : 3] <= tmp_74_mid2_v_v_fu_1543_p3[11 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        conv_layer2_weights_11_reg_3747 <= conv_layer2_weights_53_q0;
        conv_layer2_weights_9_reg_3742 <= conv_layer2_weights_55_q0;
        p_Val2_19_0_0_2_reg_3727 <= p_Val2_19_0_0_2_fu_3284_p2;
        p_Val2_19_0_0_3_reg_3737 <= p_Val2_19_0_0_3_fu_3290_p2;
        tmp_11_reg_3732 <= {{p_Val2_20_0_0_1_fu_1954_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv_layer2_weights_13_reg_3787 <= conv_layer2_weights_51_q0;
        conv_layer2_weights_15_reg_3792 <= conv_layer2_weights_49_q0;
        p_Val2_19_0_0_4_reg_3772 <= p_Val2_19_0_0_4_fu_3296_p2;
        p_Val2_19_0_0_5_reg_3782 <= p_Val2_19_0_0_5_fu_3302_p2;
        tmp_13_reg_3777 <= {{p_Val2_20_0_0_3_fu_2040_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        conv_layer2_weights_17_reg_3832 <= conv_layer2_weights_47_q0;
        conv_layer2_weights_19_reg_3837 <= conv_layer2_weights_45_q0;
        p_Val2_19_0_0_6_reg_3817 <= p_Val2_19_0_0_6_fu_3308_p2;
        p_Val2_19_0_0_7_reg_3827 <= p_Val2_19_0_0_7_fu_3314_p2;
        tmp_15_reg_3822 <= {{p_Val2_20_0_0_5_fu_2123_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten1_reg_3464 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_1_reg_3657 <= conv_layer2_weights_63_q0;
        conv_layer2_weights_3_reg_3662 <= conv_layer2_weights_61_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv_layer2_weights_21_reg_3877 <= conv_layer2_weights_43_q0;
        conv_layer2_weights_23_reg_3882 <= conv_layer2_weights_41_q0;
        p_Val2_19_0_1_1_reg_3872 <= p_Val2_19_0_1_1_fu_3326_p2;
        p_Val2_19_0_1_reg_3862 <= p_Val2_19_0_1_fu_3320_p2;
        tmp_23_reg_3867 <= {{p_Val2_20_0_0_7_fu_2206_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv_layer2_weights_25_reg_3922 <= conv_layer2_weights_39_q0;
        conv_layer2_weights_27_reg_3927 <= conv_layer2_weights_37_q0;
        p_Val2_19_0_1_2_reg_3907 <= p_Val2_19_0_1_2_fu_3332_p2;
        p_Val2_19_0_1_3_reg_3917 <= p_Val2_19_0_1_3_fu_3338_p2;
        tmp_25_reg_3912 <= {{p_Val2_20_0_1_1_fu_2289_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv_layer2_weights_29_reg_3967 <= conv_layer2_weights_35_q0;
        conv_layer2_weights_31_reg_3972 <= conv_layer2_weights_33_q0;
        p_Val2_19_0_1_4_reg_3952 <= p_Val2_19_0_1_4_fu_3344_p2;
        p_Val2_19_0_1_5_reg_3962 <= p_Val2_19_0_1_5_fu_3350_p2;
        tmp_27_reg_3957 <= {{p_Val2_20_0_1_3_fu_2375_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        conv_layer2_weights_33_reg_4012 <= conv_layer2_weights_31_q0;
        conv_layer2_weights_35_reg_4017 <= conv_layer2_weights_29_q0;
        p_Val2_19_0_1_6_reg_3997 <= p_Val2_19_0_1_6_fu_3356_p2;
        p_Val2_19_0_1_7_reg_4007 <= p_Val2_19_0_1_7_fu_3362_p2;
        tmp_29_reg_4002 <= {{p_Val2_20_0_1_5_fu_2470_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv_layer2_weights_37_reg_4057 <= conv_layer2_weights_27_q0;
        conv_layer2_weights_39_reg_4062 <= conv_layer2_weights_25_q0;
        p_Val2_19_1_0_1_reg_4052 <= p_Val2_19_1_0_1_fu_3374_p2;
        p_Val2_19_1_reg_4042 <= p_Val2_19_1_fu_3368_p2;
        tmp_31_reg_4047 <= {{p_Val2_20_0_1_7_fu_2565_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv_layer2_weights_41_reg_4102 <= conv_layer2_weights_23_q0;
        conv_layer2_weights_43_reg_4107 <= conv_layer2_weights_21_q0;
        p_Val2_19_1_0_2_reg_4087 <= p_Val2_19_1_0_2_fu_3380_p2;
        p_Val2_19_1_0_3_reg_4097 <= p_Val2_19_1_0_3_fu_3386_p2;
        tmp_33_reg_4092 <= {{p_Val2_20_1_0_1_fu_2660_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv_layer2_weights_45_reg_4147 <= conv_layer2_weights_19_q0;
        conv_layer2_weights_47_reg_4152 <= conv_layer2_weights_17_q0;
        p_Val2_19_1_0_4_reg_4132 <= p_Val2_19_1_0_4_fu_3392_p2;
        p_Val2_19_1_0_5_reg_4142 <= p_Val2_19_1_0_5_fu_3398_p2;
        tmp_35_reg_4137 <= {{p_Val2_20_1_0_3_fu_2746_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_layer2_weights_49_reg_4192 <= conv_layer2_weights_15_q0;
        conv_layer2_weights_51_reg_4197 <= conv_layer2_weights_13_q0;
        p_Val2_19_1_0_6_reg_4177 <= p_Val2_19_1_0_6_fu_3404_p2;
        p_Val2_19_1_0_7_reg_4187 <= p_Val2_19_1_0_7_fu_3410_p2;
        tmp_37_reg_4182 <= {{p_Val2_20_1_0_5_fu_2829_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        conv_layer2_weights_53_reg_4237 <= conv_layer2_weights_11_q0;
        conv_layer2_weights_55_reg_4242 <= conv_layer2_weights_9_q0;
        p_Val2_19_1_1_1_reg_4232 <= p_Val2_19_1_1_1_fu_3422_p2;
        p_Val2_19_1_1_reg_4222 <= p_Val2_19_1_1_fu_3416_p2;
        tmp_39_reg_4227 <= {{p_Val2_20_1_0_7_fu_2912_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_layer2_weights_57_reg_4307 <= conv_layer2_weights_7_q0;
        conv_layer2_weights_59_reg_4312 <= conv_layer2_weights_5_q0;
        conv_layer2_weights_61_reg_4322 <= conv_layer2_weights_3_q0;
        conv_layer2_weights_63_reg_4332 <= conv_layer2_weights_1_q0;
        p_Val2_19_1_1_2_reg_4292 <= p_Val2_19_1_1_2_fu_3428_p2;
        p_Val2_19_1_1_3_reg_4302 <= p_Val2_19_1_1_3_fu_3434_p2;
        p_Val2_s_reg_4337 <= conv_layer2_bias_V_q0;
        tmp_41_reg_4297 <= {{p_Val2_20_1_1_1_fu_3005_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv_layer2_weights_5_reg_3697 <= conv_layer2_weights_59_q0;
        conv_layer2_weights_7_reg_3702 <= conv_layer2_weights_57_q0;
        p_Val2_19_0_0_1_reg_3687 <= p_Val2_19_0_0_1_fu_3278_p2;
        tmp_47_reg_3692 <= {{p_Val2_1_fu_3271_p2[42:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        filter_1_reg_4287 <= filter_1_fu_2947_p2;
        tmp_19_reg_4277 <= tmp_19_fu_2942_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        indvar_flatten_next1_reg_3468 <= indvar_flatten_next1_fu_1151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Val2_19_1_1_4_reg_4343 <= p_Val2_19_1_1_4_fu_3440_p2;
        p_Val2_19_1_1_5_reg_4353 <= p_Val2_19_1_1_5_fu_3446_p2;
        tmp_43_reg_4348 <= {{p_Val2_20_1_1_3_fu_3072_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_Val2_19_1_1_6_reg_4358 <= p_Val2_19_1_1_6_fu_3452_p2;
        p_Val2_19_1_1_7_reg_4368 <= p_Val2_19_1_1_7_fu_3458_p2;
        tmp_45_reg_4363 <= {{p_Val2_20_1_1_5_fu_3139_p2[43:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_Val2_cast_31_reg_4378 <= p_Val2_cast_31_fu_3244_p2;
        p_Val2_s_30_reg_4373 <= p_Val2_s_30_fu_3238_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((exitcond_flatten1_reg_3464 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_945 <= image_V_q0;
        reg_949 <= image_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_flatten1_reg_3464 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_s_reg_3602[4 : 0] <= tmp_s_fu_1828_p1[4 : 0];
    end
end

always @ (*) begin
    if ((exitcond_flatten1_fu_1145_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_contor_1_phi_fu_916_p4 = contor_1_mid2_reg_3592;
    end else begin
        ap_phi_mux_contor_1_phi_fu_916_p4 = contor_1_reg_912;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_contor_2_phi_fu_938_p4 = tmp_19_reg_4277;
    end else begin
        ap_phi_mux_contor_2_phi_fu_938_p4 = contor_2_reg_934;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_contor_phi_fu_883_p4 = contor_mid2_reg_3478;
    end else begin
        ap_phi_mux_contor_phi_fu_883_p4 = contor_reg_879;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_filter_phi_fu_927_p4 = filter_1_reg_4287;
    end else begin
        ap_phi_mux_filter_phi_fu_927_p4 = filter_reg_923;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_872_p4 = i_mid2_reg_3473;
    end else begin
        ap_phi_mux_i_phi_fu_872_p4 = i_reg_868;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten1_phi_fu_861_p4 = indvar_flatten_next1_reg_3468;
    end else begin
        ap_phi_mux_indvar_flatten1_phi_fu_861_p4 = indvar_flatten1_reg_857;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_894_p4 = indvar_flatten_next_reg_3597;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_894_p4 = indvar_flatten_reg_890;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_j_phi_fu_905_p4 = j_mid2_reg_3587;
    end else begin
        ap_phi_mux_j_phi_fu_905_p4 = j_reg_901;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_bias_V_ce0 = 1'b1;
    end else begin
        conv_layer2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_11_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_13_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_15_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_17_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_19_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_1_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_21_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_23_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_25_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_27_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_29_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_31_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_33_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_35_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_37_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_39_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_3_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_41_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_43_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_45_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_47_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_49_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_51_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_53_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_55_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_57_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv_layer2_weights_59_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_5_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_61_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_63_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_7_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        conv_layer2_weights_9_ce0 = 1'b1;
    end else begin
        conv_layer2_weights_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_address0 = tmp_74_1_1_6_mid2_fu_2955_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        image_V_address0 = tmp_74_1_1_4_mid2_fu_2862_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        image_V_address0 = tmp_74_1_1_2_mid2_fu_2779_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13))) begin
        image_V_address0 = tmp_74_1_1_mid2_fu_2693_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12))) begin
        image_V_address0 = tmp_74_1_0_6_mid2_fu_2604_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_1_0_4_mid2_fu_2509_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_1_0_2_mid2_fu_2414_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_1_mid2_fu_2322_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_1_6_mid2_fu_2239_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_1_4_mid2_fu_2156_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_1_2_mid2_fu_2073_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_1_mid2_fu_1987_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_0_6_mid2_fu_1921_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_0_0_4_mid2_fu_1870_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        image_V_address0 = tmp_74_0_0_2_mid2_fu_1842_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address0 = tmp_74_mid2_fu_1812_p1;
    end else begin
        image_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        image_V_address1 = tmp_74_1_1_7_mid2_fu_2963_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage15))) begin
        image_V_address1 = tmp_74_1_1_5_mid2_fu_2870_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage14))) begin
        image_V_address1 = tmp_74_1_1_3_mid2_fu_2787_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage13))) begin
        image_V_address1 = tmp_74_1_1_1_mid2_fu_2704_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage12))) begin
        image_V_address1 = tmp_74_1_0_7_mid2_fu_2618_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_1_0_5_mid2_fu_2523_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_1_0_3_mid2_fu_2428_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_1_0_1_mid2_fu_2333_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_1_7_mid2_fu_2247_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_1_5_mid2_fu_2164_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_1_3_mid2_fu_2081_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_1_1_mid2_fu_1998_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_0_7_mid2_fu_1935_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_0_5_mid2_fu_1884_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        image_V_address1 = tmp_74_0_0_3_mid2_fu_1856_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        image_V_address1 = tmp_74_0_0_1_mid2_fu_1823_p1;
    end else begin
        image_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        image_V_ce0 = 1'b1;
    end else begin
        image_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        image_V_ce1 = 1'b1;
    end else begin
        image_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_reg_pp0_iter1_exitcond_flatten1_reg_3464 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_1145_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten1_fu_1145_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((~((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) & (1'b0 == ap_block_pp0_stage4_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_i_fu_3259_p3 = ((tmp_i_fu_3254_p2[0:0] === 1'b1) ? p_Val2_cast_31_reg_4378 : 23'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign contor_1_mid2_fu_1787_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_dup_fu_1497_p2 : contor_1_mid_fu_1177_p3);

assign contor_1_mid_fu_1177_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? contor_4_dup_fu_1157_p2 : ap_phi_mux_contor_1_phi_fu_916_p4);

assign contor_2_mid2_fu_1517_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_dup_fu_1497_p2 : contor_2_mid_fu_1185_p3);

assign contor_2_mid_fu_1185_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? contor_4_dup_fu_1157_p2 : ap_phi_mux_contor_2_phi_fu_938_p4);

assign contor_4_dup_fu_1157_p2 = (ap_phi_mux_contor_phi_fu_883_p4 + 32'd208);

assign contor_mid2_fu_1483_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? contor_4_dup_fu_1157_p2 : ap_phi_mux_contor_phi_fu_883_p4);

assign conv_layer2_bias_V_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_11_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_13_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_15_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_17_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_19_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_1_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_21_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_23_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_25_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_27_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_29_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_31_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_33_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_35_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_37_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_39_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_3_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_41_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_43_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_45_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_47_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_49_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_51_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_53_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_55_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_57_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_59_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_5_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_61_address0 = tmp_s_fu_1828_p1;

assign conv_layer2_weights_63_address0 = tmp_s_fu_1828_p1;

assign conv_layer2_weights_7_address0 = tmp_s_reg_3602;

assign conv_layer2_weights_9_address0 = tmp_s_reg_3602;

assign exitcond1_mid_fu_1469_p2 = (not_exitcond_flatten_fu_1457_p2 & exitcond_fu_1463_p2);

assign exitcond_flatten1_fu_1145_p2 = ((ap_phi_mux_indvar_flatten1_phi_fu_861_p4 == 12'd2704) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1163_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_894_p4 == 9'd208) ? 1'b1 : 1'b0);

assign exitcond_fu_1463_p2 = ((ap_phi_mux_filter_phi_fu_927_p4 == 5'd16) ? 1'b1 : 1'b0);

assign filter_1_fu_2947_p2 = (filter_mid2_reg_3483 + 5'd1);

assign filter_mid2_fu_1509_p3 = ((tmp_fu_1503_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_filter_phi_fu_927_p4);

assign i_5_fu_983_p2 = (ap_phi_mux_i_phi_fu_872_p4 + 4'd1);

assign i_5_mid1_fu_1201_p2 = (ap_phi_mux_i_phi_fu_872_p4 + 4'd2);

assign i_mid2_fu_1475_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? i_5_fu_983_p2 : ap_phi_mux_i_phi_fu_872_p4);

assign indvar_flatten_next1_fu_1151_p2 = (ap_phi_mux_indvar_flatten1_phi_fu_861_p4 + 12'd1);

assign indvar_flatten_next_fu_1801_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? 9'd1 : indvar_flatten_op_fu_1795_p2);

assign indvar_flatten_op_fu_1795_p2 = (ap_phi_mux_indvar_flatten_phi_fu_894_p4 + 9'd1);

assign j_5_fu_1491_p2 = (j_mid_fu_1169_p3 + 4'd1);

assign j_mid2_fu_1779_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? j_5_fu_1491_p2 : j_mid_fu_1169_p3);

assign j_mid_fu_1169_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? 4'd0 : ap_phi_mux_j_phi_fu_905_p4);

assign not_exitcond_flatten_fu_1457_p2 = (exitcond_flatten_fu_1163_p2 ^ 1'd1);

assign output_V_address0 = tmp_20_fu_3250_p1;

assign output_V_d0 = a_V_i_fu_3259_p3;

assign p_Val2_19_0_0_1_ca_fu_1940_p1 = p_Val2_19_0_0_1_reg_3687;

assign p_Val2_19_0_0_2_ca_fu_2003_p1 = p_Val2_19_0_0_2_reg_3727;

assign p_Val2_19_0_0_3_ca_fu_2019_p1 = p_Val2_19_0_0_3_reg_3737;

assign p_Val2_19_0_0_4_ca_fu_2086_p1 = p_Val2_19_0_0_4_reg_3772;

assign p_Val2_19_0_0_5_ca_fu_2102_p1 = p_Val2_19_0_0_5_reg_3782;

assign p_Val2_19_0_0_6_ca_fu_2169_p1 = p_Val2_19_0_0_6_reg_3817;

assign p_Val2_19_0_0_7_ca_fu_2185_p1 = p_Val2_19_0_0_7_reg_3827;

assign p_Val2_19_0_1_1_ca_fu_2268_p1 = p_Val2_19_0_1_1_reg_3872;

assign p_Val2_19_0_1_2_ca_fu_2338_p1 = p_Val2_19_0_1_2_reg_3907;

assign p_Val2_19_0_1_3_ca_fu_2354_p1 = p_Val2_19_0_1_3_reg_3917;

assign p_Val2_19_0_1_4_ca_fu_2433_p1 = p_Val2_19_0_1_4_reg_3952;

assign p_Val2_19_0_1_5_ca_fu_2449_p1 = p_Val2_19_0_1_5_reg_3962;

assign p_Val2_19_0_1_6_ca_fu_2528_p1 = p_Val2_19_0_1_6_reg_3997;

assign p_Val2_19_0_1_7_ca_fu_2544_p1 = p_Val2_19_0_1_7_reg_4007;

assign p_Val2_19_0_1_cast_fu_2252_p1 = p_Val2_19_0_1_reg_3862;

assign p_Val2_19_1_0_1_ca_fu_2639_p1 = p_Val2_19_1_0_1_reg_4052;

assign p_Val2_19_1_0_2_ca_fu_2709_p1 = p_Val2_19_1_0_2_reg_4087;

assign p_Val2_19_1_0_3_ca_fu_2725_p1 = p_Val2_19_1_0_3_reg_4097;

assign p_Val2_19_1_0_4_ca_fu_2792_p1 = p_Val2_19_1_0_4_reg_4132;

assign p_Val2_19_1_0_5_ca_fu_2808_p1 = p_Val2_19_1_0_5_reg_4142;

assign p_Val2_19_1_0_6_ca_fu_2875_p1 = p_Val2_19_1_0_6_reg_4177;

assign p_Val2_19_1_0_7_ca_fu_2891_p1 = p_Val2_19_1_0_7_reg_4187;

assign p_Val2_19_1_1_1_ca_fu_2984_p1 = p_Val2_19_1_1_1_reg_4232;

assign p_Val2_19_1_1_2_ca_fu_3035_p1 = p_Val2_19_1_1_2_reg_4292;

assign p_Val2_19_1_1_3_ca_fu_3051_p1 = p_Val2_19_1_1_3_reg_4302;

assign p_Val2_19_1_1_4_ca_fu_3102_p1 = p_Val2_19_1_1_4_reg_4343;

assign p_Val2_19_1_1_5_ca_fu_3118_p1 = p_Val2_19_1_1_5_reg_4353;

assign p_Val2_19_1_1_6_ca_fu_3169_p1 = p_Val2_19_1_1_6_reg_4358;

assign p_Val2_19_1_1_7_ca_fu_3185_p1 = p_Val2_19_1_1_7_reg_4368;

assign p_Val2_19_1_1_cast_fu_2968_p1 = p_Val2_19_1_1_reg_4222;

assign p_Val2_19_1_cast_fu_2623_p1 = p_Val2_19_1_reg_4042;

assign p_Val2_20_0_0_1_fu_1954_p2 = ($signed(p_Val2_19_0_0_1_ca_fu_1940_p1) + $signed(tmp_77_0_0_1_fu_1950_p1));

assign p_Val2_20_0_0_2_fu_2013_p2 = ($signed(p_Val2_19_0_0_2_ca_fu_2003_p1) + $signed(tmp_77_0_0_2_fu_2006_p3));

assign p_Val2_20_0_0_3_fu_2040_p2 = ($signed(p_Val2_19_0_0_3_ca_fu_2019_p1) + $signed(tmp_77_0_0_3_fu_2032_p3));

assign p_Val2_20_0_0_4_fu_2096_p2 = ($signed(p_Val2_19_0_0_4_ca_fu_2086_p1) + $signed(tmp_77_0_0_4_fu_2089_p3));

assign p_Val2_20_0_0_5_fu_2123_p2 = ($signed(p_Val2_19_0_0_5_ca_fu_2102_p1) + $signed(tmp_77_0_0_5_fu_2115_p3));

assign p_Val2_20_0_0_6_fu_2179_p2 = ($signed(p_Val2_19_0_0_6_ca_fu_2169_p1) + $signed(tmp_77_0_0_6_fu_2172_p3));

assign p_Val2_20_0_0_7_fu_2206_p2 = ($signed(p_Val2_19_0_0_7_ca_fu_2185_p1) + $signed(tmp_77_0_0_7_fu_2198_p3));

assign p_Val2_20_0_1_1_fu_2289_p2 = ($signed(p_Val2_19_0_1_1_ca_fu_2268_p1) + $signed(tmp_77_0_1_1_fu_2281_p3));

assign p_Val2_20_0_1_2_fu_2348_p2 = ($signed(p_Val2_19_0_1_2_ca_fu_2338_p1) + $signed(tmp_77_0_1_2_fu_2341_p3));

assign p_Val2_20_0_1_3_fu_2375_p2 = ($signed(p_Val2_19_0_1_3_ca_fu_2354_p1) + $signed(tmp_77_0_1_3_fu_2367_p3));

assign p_Val2_20_0_1_4_fu_2443_p2 = ($signed(p_Val2_19_0_1_4_ca_fu_2433_p1) + $signed(tmp_77_0_1_4_fu_2436_p3));

assign p_Val2_20_0_1_5_fu_2470_p2 = ($signed(p_Val2_19_0_1_5_ca_fu_2449_p1) + $signed(tmp_77_0_1_5_fu_2462_p3));

assign p_Val2_20_0_1_6_fu_2538_p2 = ($signed(p_Val2_19_0_1_6_ca_fu_2528_p1) + $signed(tmp_77_0_1_6_fu_2531_p3));

assign p_Val2_20_0_1_7_fu_2565_p2 = ($signed(p_Val2_19_0_1_7_ca_fu_2544_p1) + $signed(tmp_77_0_1_7_fu_2557_p3));

assign p_Val2_20_0_1_fu_2262_p2 = ($signed(p_Val2_19_0_1_cast_fu_2252_p1) + $signed(tmp_77_0_1_fu_2255_p3));

assign p_Val2_20_1_0_1_fu_2660_p2 = ($signed(p_Val2_19_1_0_1_ca_fu_2639_p1) + $signed(tmp_77_1_0_1_fu_2652_p3));

assign p_Val2_20_1_0_2_fu_2719_p2 = ($signed(p_Val2_19_1_0_2_ca_fu_2709_p1) + $signed(tmp_77_1_0_2_fu_2712_p3));

assign p_Val2_20_1_0_3_fu_2746_p2 = ($signed(p_Val2_19_1_0_3_ca_fu_2725_p1) + $signed(tmp_77_1_0_3_fu_2738_p3));

assign p_Val2_20_1_0_4_fu_2802_p2 = ($signed(p_Val2_19_1_0_4_ca_fu_2792_p1) + $signed(tmp_77_1_0_4_fu_2795_p3));

assign p_Val2_20_1_0_5_fu_2829_p2 = ($signed(p_Val2_19_1_0_5_ca_fu_2808_p1) + $signed(tmp_77_1_0_5_fu_2821_p3));

assign p_Val2_20_1_0_6_fu_2885_p2 = ($signed(p_Val2_19_1_0_6_ca_fu_2875_p1) + $signed(tmp_77_1_0_6_fu_2878_p3));

assign p_Val2_20_1_0_7_fu_2912_p2 = ($signed(p_Val2_19_1_0_7_ca_fu_2891_p1) + $signed(tmp_77_1_0_7_fu_2904_p3));

assign p_Val2_20_1_1_1_fu_3005_p2 = ($signed(p_Val2_19_1_1_1_ca_fu_2984_p1) + $signed(tmp_77_1_1_1_fu_2997_p3));

assign p_Val2_20_1_1_2_fu_3045_p2 = ($signed(p_Val2_19_1_1_2_ca_fu_3035_p1) + $signed(tmp_77_1_1_2_fu_3038_p3));

assign p_Val2_20_1_1_3_fu_3072_p2 = ($signed(p_Val2_19_1_1_3_ca_fu_3051_p1) + $signed(tmp_77_1_1_3_fu_3064_p3));

assign p_Val2_20_1_1_4_fu_3112_p2 = ($signed(p_Val2_19_1_1_4_ca_fu_3102_p1) + $signed(tmp_77_1_1_4_fu_3105_p3));

assign p_Val2_20_1_1_5_fu_3139_p2 = ($signed(p_Val2_19_1_1_5_ca_fu_3118_p1) + $signed(tmp_77_1_1_5_fu_3131_p3));

assign p_Val2_20_1_1_6_fu_3179_p2 = ($signed(p_Val2_19_1_1_6_ca_fu_3169_p1) + $signed(tmp_77_1_1_6_fu_3172_p3));

assign p_Val2_20_1_1_7_fu_3206_p2 = ($signed(p_Val2_19_1_1_7_ca_fu_3185_p1) + $signed(tmp_77_1_1_7_fu_3198_p3));

assign p_Val2_20_1_1_fu_2978_p2 = ($signed(p_Val2_19_1_1_cast_fu_2968_p1) + $signed(tmp_77_1_1_fu_2971_p3));

assign p_Val2_20_1_fu_2633_p2 = ($signed(p_Val2_19_1_cast_fu_2623_p1) + $signed(tmp_77_1_fu_2626_p3));

assign p_Val2_cast_31_fu_3244_p2 = ($signed(tmp_2_fu_3235_p1) + $signed(tmp_1_fu_3225_p4));

assign p_Val2_cast_fu_3222_p1 = $signed(p_Val2_s_reg_4337);

assign p_Val2_s_30_fu_3238_p2 = ($signed(sum_V_1_1_7_fu_3212_p4) + $signed(p_Val2_cast_fu_3222_p1));

assign p_shl12_1_cast_fu_1009_p1 = p_shl12_1_fu_1001_p3;

assign p_shl12_1_cast_mid1_fu_1227_p1 = p_shl12_1_mid1_fu_1219_p3;

assign p_shl12_1_fu_1001_p3 = {{i_5_fu_983_p2}, {4'd0}};

assign p_shl12_1_mid1_fu_1219_p3 = {{i_5_mid1_fu_1201_p2}, {4'd0}};

assign p_shl1_cast_fu_973_p1 = p_shl1_fu_965_p3;

assign p_shl1_fu_965_p3 = {{ap_phi_mux_i_phi_fu_872_p4}, {4'd0}};

assign p_shl_1_cast_fu_997_p1 = p_shl_1_fu_989_p3;

assign p_shl_1_cast_mid1_fu_1215_p1 = p_shl_1_mid1_fu_1207_p3;

assign p_shl_1_fu_989_p3 = {{i_5_fu_983_p2}, {7'd0}};

assign p_shl_1_mid1_fu_1207_p3 = {{i_5_mid1_fu_1201_p2}, {7'd0}};

assign p_shl_cast_fu_961_p1 = p_shl_fu_953_p3;

assign p_shl_fu_953_p3 = {{ap_phi_mux_i_phi_fu_872_p4}, {7'd0}};

assign sum_V_1_1_7_fu_3212_p4 = {{p_Val2_20_1_1_7_fu_3206_p2[43:20]}};

assign tmp_12_fu_2022_p4 = {{p_Val2_20_0_0_2_fu_2013_p2[43:20]}};

assign tmp_14_fu_2105_p4 = {{p_Val2_20_0_0_4_fu_2096_p2[43:20]}};

assign tmp_16_fu_977_p2 = (p_shl_cast_fu_961_p1 - p_shl1_cast_fu_973_p1);

assign tmp_16_mid2_fu_1193_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_67_1_fu_1013_p2 : tmp_16_fu_977_p2);

assign tmp_17_fu_1019_p3 = {{ap_phi_mux_j_phi_fu_905_p4}, {3'd0}};

assign tmp_17_mid1_fu_1525_p3 = {{j_5_fu_1491_p2}, {3'd0}};

assign tmp_19_fu_2942_p2 = (contor_2_mid2_reg_3489 + 32'd1);

assign tmp_1_fu_3225_p4 = {{p_Val2_20_1_1_7_fu_3206_p2[42:20]}};

assign tmp_20_fu_3250_p1 = ap_reg_pp0_iter1_contor_2_mid2_reg_3489;

assign tmp_21_fu_1031_p2 = (tmp_70_cast_fu_1027_p1 + tmp_16_fu_977_p2);

assign tmp_22_fu_2188_p4 = {{p_Val2_20_0_0_6_fu_2179_p2[43:20]}};

assign tmp_24_fu_2271_p4 = {{p_Val2_20_0_1_fu_2262_p2[43:20]}};

assign tmp_26_fu_2357_p4 = {{p_Val2_20_0_1_2_fu_2348_p2[43:20]}};

assign tmp_28_fu_2452_p4 = {{p_Val2_20_0_1_4_fu_2443_p2[43:20]}};

assign tmp_2_fu_3235_p1 = $signed(p_Val2_s_reg_4337);

assign tmp_30_fu_2547_p4 = {{p_Val2_20_0_1_6_fu_2538_p2[43:20]}};

assign tmp_32_fu_2642_p4 = {{p_Val2_20_1_fu_2633_p2[43:20]}};

assign tmp_34_fu_2728_p4 = {{p_Val2_20_1_0_2_fu_2719_p2[43:20]}};

assign tmp_36_fu_2811_p4 = {{p_Val2_20_1_0_4_fu_2802_p2[43:20]}};

assign tmp_38_fu_2894_p4 = {{p_Val2_20_1_0_6_fu_2885_p2[43:20]}};

assign tmp_40_fu_2987_p4 = {{p_Val2_20_1_1_fu_2978_p2[43:20]}};

assign tmp_42_fu_3054_p4 = {{p_Val2_20_1_1_2_fu_3045_p2[43:20]}};

assign tmp_44_fu_3121_p4 = {{p_Val2_20_1_1_4_fu_3112_p2[43:20]}};

assign tmp_46_fu_3188_p4 = {{p_Val2_20_1_1_6_fu_3179_p2[43:20]}};

assign tmp_48_fu_1943_p3 = {{tmp_47_reg_3692}, {20'd0}};

assign tmp_67_1_fu_1013_p2 = (p_shl_1_cast_fu_997_p1 - p_shl12_1_cast_fu_1009_p1);

assign tmp_67_1_mid1_fu_1231_p2 = (p_shl_1_cast_mid1_fu_1215_p1 - p_shl12_1_cast_mid1_fu_1227_p1);

assign tmp_67_1_mid2_fu_1237_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_67_1_mid1_fu_1231_p2 : tmp_67_1_fu_1013_p2);

assign tmp_6913_0_1_fu_1037_p2 = (ap_phi_mux_j_phi_fu_905_p4 + 4'd1);

assign tmp_6913_0_1_mid1_fu_1551_p2 = (j_mid_fu_1169_p3 + 4'd2);

assign tmp_70_0_1_cast_fu_1051_p1 = tmp_70_0_1_fu_1043_p3;

assign tmp_70_0_1_cast_mid1_fu_1565_p1 = tmp_70_0_1_mid1_fu_1557_p3;

assign tmp_70_0_1_fu_1043_p3 = {{tmp_6913_0_1_fu_1037_p2}, {3'd0}};

assign tmp_70_0_1_mid1_fu_1557_p3 = {{tmp_6913_0_1_mid1_fu_1551_p2}, {3'd0}};

assign tmp_70_cast_fu_1027_p1 = tmp_17_fu_1019_p3;

assign tmp_70_cast_mid1_fu_1533_p1 = tmp_17_mid1_fu_1525_p3;

assign tmp_73_0_1_2_fu_1061_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd2);

assign tmp_73_0_1_2_mid1_fu_1583_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd2);

assign tmp_73_0_1_2_mid_fu_1267_p2 = (tmp_67_1_fu_1013_p2 | 12'd10);

assign tmp_73_0_1_3_fu_1067_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd3);

assign tmp_73_0_1_3_mid1_fu_1597_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd3);

assign tmp_73_0_1_3_mid_fu_1281_p2 = (tmp_67_1_fu_1013_p2 | 12'd11);

assign tmp_73_0_1_4_fu_1073_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd4);

assign tmp_73_0_1_4_mid1_fu_1611_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd4);

assign tmp_73_0_1_4_mid_fu_1295_p2 = (tmp_67_1_fu_1013_p2 | 12'd12);

assign tmp_73_0_1_5_fu_1079_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd5);

assign tmp_73_0_1_5_mid1_fu_1625_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd5);

assign tmp_73_0_1_5_mid_fu_1309_p2 = (tmp_67_1_fu_1013_p2 | 12'd13);

assign tmp_73_0_1_6_fu_1085_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd6);

assign tmp_73_0_1_6_mid1_fu_1639_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd6);

assign tmp_73_0_1_6_mid_fu_1323_p2 = (tmp_67_1_fu_1013_p2 | 12'd14);

assign tmp_73_0_1_7_fu_1091_p2 = (tmp_73_0_1_fu_1055_p2 | 12'd7);

assign tmp_73_0_1_7_mid1_fu_1653_p2 = (tmp_73_0_1_mid1_fu_1569_p2 | 12'd7);

assign tmp_73_0_1_7_mid_fu_1337_p2 = (tmp_67_1_fu_1013_p2 | 12'd15);

assign tmp_73_0_1_fu_1055_p2 = (tmp_70_0_1_cast_fu_1051_p1 + tmp_16_fu_977_p2);

assign tmp_73_0_1_mid1_fu_1569_p2 = (tmp_70_0_1_cast_mid1_fu_1565_p1 + tmp_16_mid2_fu_1193_p3);

assign tmp_73_0_1_mid_fu_1253_p2 = (tmp_67_1_fu_1013_p2 | 12'd8);

assign tmp_73_1_1_2_fu_1109_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd2);

assign tmp_73_1_1_2_mid1_fu_1695_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd2);

assign tmp_73_1_1_2_mid_fu_1373_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd10);

assign tmp_73_1_1_3_fu_1115_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd3);

assign tmp_73_1_1_3_mid1_fu_1709_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd3);

assign tmp_73_1_1_3_mid_fu_1387_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd11);

assign tmp_73_1_1_4_fu_1121_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd4);

assign tmp_73_1_1_4_mid1_fu_1723_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd4);

assign tmp_73_1_1_4_mid_fu_1401_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd12);

assign tmp_73_1_1_5_fu_1127_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd5);

assign tmp_73_1_1_5_mid1_fu_1737_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd5);

assign tmp_73_1_1_5_mid_fu_1415_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd13);

assign tmp_73_1_1_6_fu_1133_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd6);

assign tmp_73_1_1_6_mid1_fu_1751_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd6);

assign tmp_73_1_1_6_mid_fu_1429_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd14);

assign tmp_73_1_1_7_fu_1139_p2 = (tmp_73_1_1_fu_1103_p2 | 12'd7);

assign tmp_73_1_1_7_mid1_fu_1765_p2 = (tmp_73_1_1_mid1_fu_1681_p2 | 12'd7);

assign tmp_73_1_1_7_mid_fu_1443_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd15);

assign tmp_73_1_1_fu_1103_p2 = (tmp_70_0_1_cast_fu_1051_p1 + tmp_67_1_fu_1013_p2);

assign tmp_73_1_1_mid1_fu_1681_p2 = (tmp_70_0_1_cast_mid1_fu_1565_p1 + tmp_67_1_mid2_fu_1237_p3);

assign tmp_73_1_1_mid_fu_1359_p2 = (tmp_67_1_mid1_fu_1231_p2 | 12'd8);

assign tmp_73_1_fu_1097_p2 = (tmp_70_cast_fu_1027_p1 + tmp_67_1_fu_1013_p2);

assign tmp_73_1_mid1_fu_1667_p2 = (tmp_70_cast_mid1_fu_1533_p1 + tmp_67_1_mid2_fu_1237_p3);

assign tmp_73_mid1_fu_1537_p2 = (tmp_70_cast_mid1_fu_1533_p1 + tmp_16_mid2_fu_1193_p3);

assign tmp_74_0_0_1_mid2_fu_1823_p1 = tmp_74_0_0_1_mid2_v_fu_1817_p2;

assign tmp_74_0_0_1_mid2_v_fu_1817_p2 = (tmp_74_mid2_v_fu_1809_p1 | 32'd1);

assign tmp_74_0_0_2_mid2_fu_1842_p1 = $unsigned(tmp_74_0_0_2_mid2_v_fu_1838_p1);

assign tmp_74_0_0_2_mid2_v_fu_1838_p1 = $signed(tmp_74_0_0_2_mid2_v_s_fu_1833_p2);

assign tmp_74_0_0_2_mid2_v_s_fu_1833_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd2);

assign tmp_74_0_0_3_mid2_fu_1856_p1 = $unsigned(tmp_74_0_0_3_mid2_v_fu_1852_p1);

assign tmp_74_0_0_3_mid2_v_fu_1852_p1 = $signed(tmp_74_0_0_3_mid2_v_s_fu_1847_p2);

assign tmp_74_0_0_3_mid2_v_s_fu_1847_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd3);

assign tmp_74_0_0_4_mid2_fu_1870_p1 = $unsigned(tmp_74_0_0_4_mid2_v_fu_1866_p1);

assign tmp_74_0_0_4_mid2_v_fu_1866_p1 = $signed(tmp_74_0_0_4_mid2_v_s_fu_1861_p2);

assign tmp_74_0_0_4_mid2_v_s_fu_1861_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd4);

assign tmp_74_0_0_5_mid2_fu_1884_p1 = $unsigned(tmp_74_0_0_5_mid2_v_fu_1880_p1);

assign tmp_74_0_0_5_mid2_v_fu_1880_p1 = $signed(tmp_74_0_0_5_mid2_v_s_fu_1875_p2);

assign tmp_74_0_0_5_mid2_v_s_fu_1875_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd5);

assign tmp_74_0_0_6_mid2_fu_1921_p1 = $unsigned(tmp_74_0_0_6_mid2_v_fu_1917_p1);

assign tmp_74_0_0_6_mid2_v_fu_1917_p1 = $signed(tmp_74_0_0_6_mid2_v_s_fu_1912_p2);

assign tmp_74_0_0_6_mid2_v_s_fu_1912_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd6);

assign tmp_74_0_0_7_mid2_fu_1935_p1 = $unsigned(tmp_74_0_0_7_mid2_v_fu_1931_p1);

assign tmp_74_0_0_7_mid2_v_fu_1931_p1 = $signed(tmp_74_0_0_7_mid2_v_s_fu_1926_p2);

assign tmp_74_0_0_7_mid2_v_s_fu_1926_p2 = (tmp_74_mid2_v_v_reg_3495 | 12'd7);

assign tmp_74_0_1_1_mid2_fu_1998_p1 = tmp_74_0_1_1_mid2_v_fu_1992_p2;

assign tmp_74_0_1_1_mid2_v_fu_1992_p2 = (tmp_74_0_1_mid2_v_fu_1984_p1 | 32'd1);

assign tmp_74_0_1_2_mid2_fu_2073_p1 = $unsigned(tmp_74_0_1_2_mid2_v_fu_2070_p1);

assign tmp_74_0_1_2_mid2_v_fu_2070_p1 = $signed(tmp_74_0_1_2_mid2_v_s_reg_3511);

assign tmp_74_0_1_2_mid2_v_s_fu_1589_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_2_mid1_fu_1583_p2 : tmp_74_0_1_2_mid_fu_1273_p3);

assign tmp_74_0_1_2_mid_fu_1273_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_2_mid_fu_1267_p2 : tmp_73_0_1_2_fu_1061_p2);

assign tmp_74_0_1_3_mid2_fu_2081_p1 = $unsigned(tmp_74_0_1_3_mid2_v_fu_2078_p1);

assign tmp_74_0_1_3_mid2_v_fu_2078_p1 = $signed(tmp_74_0_1_3_mid2_v_s_reg_3516);

assign tmp_74_0_1_3_mid2_v_s_fu_1603_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_3_mid1_fu_1597_p2 : tmp_74_0_1_3_mid_fu_1287_p3);

assign tmp_74_0_1_3_mid_fu_1287_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_3_mid_fu_1281_p2 : tmp_73_0_1_3_fu_1067_p2);

assign tmp_74_0_1_4_mid2_fu_2156_p1 = $unsigned(tmp_74_0_1_4_mid2_v_fu_2153_p1);

assign tmp_74_0_1_4_mid2_v_fu_2153_p1 = $signed(tmp_74_0_1_4_mid2_v_s_reg_3521);

assign tmp_74_0_1_4_mid2_v_s_fu_1617_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_4_mid1_fu_1611_p2 : tmp_74_0_1_4_mid_fu_1301_p3);

assign tmp_74_0_1_4_mid_fu_1301_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_4_mid_fu_1295_p2 : tmp_73_0_1_4_fu_1073_p2);

assign tmp_74_0_1_5_mid2_fu_2164_p1 = $unsigned(tmp_74_0_1_5_mid2_v_fu_2161_p1);

assign tmp_74_0_1_5_mid2_v_fu_2161_p1 = $signed(tmp_74_0_1_5_mid2_v_s_reg_3526);

assign tmp_74_0_1_5_mid2_v_s_fu_1631_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_5_mid1_fu_1625_p2 : tmp_74_0_1_5_mid_fu_1315_p3);

assign tmp_74_0_1_5_mid_fu_1315_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_5_mid_fu_1309_p2 : tmp_73_0_1_5_fu_1079_p2);

assign tmp_74_0_1_6_mid2_fu_2239_p1 = $unsigned(tmp_74_0_1_6_mid2_v_fu_2236_p1);

assign tmp_74_0_1_6_mid2_v_fu_2236_p1 = $signed(tmp_74_0_1_6_mid2_v_s_reg_3531);

assign tmp_74_0_1_6_mid2_v_s_fu_1645_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_6_mid1_fu_1639_p2 : tmp_74_0_1_6_mid_fu_1329_p3);

assign tmp_74_0_1_6_mid_fu_1329_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_6_mid_fu_1323_p2 : tmp_73_0_1_6_fu_1085_p2);

assign tmp_74_0_1_7_mid2_fu_2247_p1 = $unsigned(tmp_74_0_1_7_mid2_v_fu_2244_p1);

assign tmp_74_0_1_7_mid2_v_fu_2244_p1 = $signed(tmp_74_0_1_7_mid2_v_s_reg_3536);

assign tmp_74_0_1_7_mid2_v_s_fu_1659_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_7_mid1_fu_1653_p2 : tmp_74_0_1_7_mid_fu_1343_p3);

assign tmp_74_0_1_7_mid_fu_1343_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_7_mid_fu_1337_p2 : tmp_73_0_1_7_fu_1091_p2);

assign tmp_74_0_1_mid2110_v_fu_1259_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_0_1_mid_fu_1253_p2 : tmp_73_0_1_fu_1055_p2);

assign tmp_74_0_1_mid2_fu_1987_p1 = $unsigned(tmp_74_0_1_mid2_v_fu_1984_p1);

assign tmp_74_0_1_mid2_v_fu_1984_p1 = $signed(tmp_74_0_1_mid2_v_v_reg_3506);

assign tmp_74_0_1_mid2_v_v_fu_1575_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_0_1_mid1_fu_1569_p2 : tmp_74_0_1_mid2110_v_fu_1259_p3);

assign tmp_74_1_0_1_mid2_fu_2333_p1 = tmp_74_1_0_1_mid2_v_fu_2327_p2;

assign tmp_74_1_0_1_mid2_v_fu_2327_p2 = (tmp_74_1_mid2_v_fu_2319_p1 | 32'd1);

assign tmp_74_1_0_2_mid2_fu_2414_p1 = $unsigned(tmp_74_1_0_2_mid2_v_fu_2410_p1);

assign tmp_74_1_0_2_mid2_v_fu_2410_p1 = $signed(tmp_74_1_0_2_mid2_v_s_fu_2405_p2);

assign tmp_74_1_0_2_mid2_v_s_fu_2405_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd2);

assign tmp_74_1_0_3_mid2_fu_2428_p1 = $unsigned(tmp_74_1_0_3_mid2_v_fu_2424_p1);

assign tmp_74_1_0_3_mid2_v_fu_2424_p1 = $signed(tmp_74_1_0_3_mid2_v_s_fu_2419_p2);

assign tmp_74_1_0_3_mid2_v_s_fu_2419_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd3);

assign tmp_74_1_0_4_mid2_fu_2509_p1 = $unsigned(tmp_74_1_0_4_mid2_v_fu_2505_p1);

assign tmp_74_1_0_4_mid2_v_fu_2505_p1 = $signed(tmp_74_1_0_4_mid2_v_s_fu_2500_p2);

assign tmp_74_1_0_4_mid2_v_s_fu_2500_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd4);

assign tmp_74_1_0_5_mid2_fu_2523_p1 = $unsigned(tmp_74_1_0_5_mid2_v_fu_2519_p1);

assign tmp_74_1_0_5_mid2_v_fu_2519_p1 = $signed(tmp_74_1_0_5_mid2_v_s_fu_2514_p2);

assign tmp_74_1_0_5_mid2_v_s_fu_2514_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd5);

assign tmp_74_1_0_6_mid2_fu_2604_p1 = $unsigned(tmp_74_1_0_6_mid2_v_fu_2600_p1);

assign tmp_74_1_0_6_mid2_v_fu_2600_p1 = $signed(tmp_74_1_0_6_mid2_v_s_fu_2595_p2);

assign tmp_74_1_0_6_mid2_v_s_fu_2595_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd6);

assign tmp_74_1_0_7_mid2_fu_2618_p1 = $unsigned(tmp_74_1_0_7_mid2_v_fu_2614_p1);

assign tmp_74_1_0_7_mid2_v_fu_2614_p1 = $signed(tmp_74_1_0_7_mid2_v_s_fu_2609_p2);

assign tmp_74_1_0_7_mid2_v_s_fu_2609_p2 = (tmp_74_1_mid2_v_v_reg_3541 | 12'd7);

assign tmp_74_1_1_1_mid2_fu_2704_p1 = tmp_74_1_1_1_mid2_v_fu_2698_p2;

assign tmp_74_1_1_1_mid2_v_fu_2698_p2 = (tmp_74_1_1_mid2_v_fu_2690_p1 | 32'd1);

assign tmp_74_1_1_2_mid2_fu_2779_p1 = $unsigned(tmp_74_1_1_2_mid2_v_fu_2776_p1);

assign tmp_74_1_1_2_mid2_v_fu_2776_p1 = $signed(tmp_74_1_1_2_mid2_v_s_reg_3557);

assign tmp_74_1_1_2_mid2_v_s_fu_1701_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_2_mid1_fu_1695_p2 : tmp_74_1_1_2_mid_fu_1379_p3);

assign tmp_74_1_1_2_mid_fu_1379_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_2_mid_fu_1373_p2 : tmp_73_1_1_2_fu_1109_p2);

assign tmp_74_1_1_3_mid2_fu_2787_p1 = $unsigned(tmp_74_1_1_3_mid2_v_fu_2784_p1);

assign tmp_74_1_1_3_mid2_v_fu_2784_p1 = $signed(tmp_74_1_1_3_mid2_v_s_reg_3562);

assign tmp_74_1_1_3_mid2_v_s_fu_1715_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_3_mid1_fu_1709_p2 : tmp_74_1_1_3_mid_fu_1393_p3);

assign tmp_74_1_1_3_mid_fu_1393_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_3_mid_fu_1387_p2 : tmp_73_1_1_3_fu_1115_p2);

assign tmp_74_1_1_4_mid2_fu_2862_p1 = $unsigned(tmp_74_1_1_4_mid2_v_fu_2859_p1);

assign tmp_74_1_1_4_mid2_v_fu_2859_p1 = $signed(tmp_74_1_1_4_mid2_v_s_reg_3567);

assign tmp_74_1_1_4_mid2_v_s_fu_1729_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_4_mid1_fu_1723_p2 : tmp_74_1_1_4_mid_fu_1407_p3);

assign tmp_74_1_1_4_mid_fu_1407_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_4_mid_fu_1401_p2 : tmp_73_1_1_4_fu_1121_p2);

assign tmp_74_1_1_5_mid2_fu_2870_p1 = $unsigned(tmp_74_1_1_5_mid2_v_fu_2867_p1);

assign tmp_74_1_1_5_mid2_v_fu_2867_p1 = $signed(tmp_74_1_1_5_mid2_v_s_reg_3572);

assign tmp_74_1_1_5_mid2_v_s_fu_1743_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_5_mid1_fu_1737_p2 : tmp_74_1_1_5_mid_fu_1421_p3);

assign tmp_74_1_1_5_mid_fu_1421_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_5_mid_fu_1415_p2 : tmp_73_1_1_5_fu_1127_p2);

assign tmp_74_1_1_6_mid2_fu_2955_p1 = $unsigned(tmp_74_1_1_6_mid2_v_fu_2952_p1);

assign tmp_74_1_1_6_mid2_v_fu_2952_p1 = $signed(tmp_74_1_1_6_mid2_v_s_reg_3577);

assign tmp_74_1_1_6_mid2_v_s_fu_1757_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_6_mid1_fu_1751_p2 : tmp_74_1_1_6_mid_fu_1435_p3);

assign tmp_74_1_1_6_mid_fu_1435_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_6_mid_fu_1429_p2 : tmp_73_1_1_6_fu_1133_p2);

assign tmp_74_1_1_7_mid2_fu_2963_p1 = $unsigned(tmp_74_1_1_7_mid2_v_fu_2960_p1);

assign tmp_74_1_1_7_mid2_v_fu_2960_p1 = $signed(tmp_74_1_1_7_mid2_v_s_reg_3582);

assign tmp_74_1_1_7_mid2_v_s_fu_1771_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_7_mid1_fu_1765_p2 : tmp_74_1_1_7_mid_fu_1449_p3);

assign tmp_74_1_1_7_mid_fu_1449_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_7_mid_fu_1443_p2 : tmp_73_1_1_7_fu_1139_p2);

assign tmp_74_1_1_mid2202_v_fu_1365_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_73_1_1_mid_fu_1359_p2 : tmp_73_1_1_fu_1103_p2);

assign tmp_74_1_1_mid2_fu_2693_p1 = $unsigned(tmp_74_1_1_mid2_v_fu_2690_p1);

assign tmp_74_1_1_mid2_v_fu_2690_p1 = $signed(tmp_74_1_1_mid2_v_v_reg_3552);

assign tmp_74_1_1_mid2_v_v_fu_1687_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_1_mid1_fu_1681_p2 : tmp_74_1_1_mid2202_v_fu_1365_p3);

assign tmp_74_1_mid2156_v_v_fu_1351_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_67_1_mid1_fu_1231_p2 : tmp_73_1_fu_1097_p2);

assign tmp_74_1_mid2_fu_2322_p1 = $unsigned(tmp_74_1_mid2_v_fu_2319_p1);

assign tmp_74_1_mid2_v_fu_2319_p1 = $signed(tmp_74_1_mid2_v_v_reg_3541);

assign tmp_74_1_mid2_v_v_fu_1673_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_1_mid1_fu_1667_p2 : tmp_74_1_mid2156_v_v_fu_1351_p3);

assign tmp_74_mid256_v_v_fu_1245_p3 = ((exitcond_flatten_fu_1163_p2[0:0] === 1'b1) ? tmp_67_1_fu_1013_p2 : tmp_21_fu_1031_p2);

assign tmp_74_mid2_fu_1812_p1 = $unsigned(tmp_74_mid2_v_fu_1809_p1);

assign tmp_74_mid2_v_fu_1809_p1 = $signed(tmp_74_mid2_v_v_reg_3495);

assign tmp_74_mid2_v_v_fu_1543_p3 = ((exitcond1_mid_fu_1469_p2[0:0] === 1'b1) ? tmp_73_mid1_fu_1537_p2 : tmp_74_mid256_v_v_fu_1245_p3);

assign tmp_77_0_0_1_fu_1950_p1 = $signed(tmp_48_fu_1943_p3);

assign tmp_77_0_0_2_fu_2006_p3 = {{tmp_11_reg_3732}, {20'd0}};

assign tmp_77_0_0_3_fu_2032_p3 = {{tmp_12_fu_2022_p4}, {20'd0}};

assign tmp_77_0_0_4_fu_2089_p3 = {{tmp_13_reg_3777}, {20'd0}};

assign tmp_77_0_0_5_fu_2115_p3 = {{tmp_14_fu_2105_p4}, {20'd0}};

assign tmp_77_0_0_6_fu_2172_p3 = {{tmp_15_reg_3822}, {20'd0}};

assign tmp_77_0_0_7_fu_2198_p3 = {{tmp_22_fu_2188_p4}, {20'd0}};

assign tmp_77_0_1_1_fu_2281_p3 = {{tmp_24_fu_2271_p4}, {20'd0}};

assign tmp_77_0_1_2_fu_2341_p3 = {{tmp_25_reg_3912}, {20'd0}};

assign tmp_77_0_1_3_fu_2367_p3 = {{tmp_26_fu_2357_p4}, {20'd0}};

assign tmp_77_0_1_4_fu_2436_p3 = {{tmp_27_reg_3957}, {20'd0}};

assign tmp_77_0_1_5_fu_2462_p3 = {{tmp_28_fu_2452_p4}, {20'd0}};

assign tmp_77_0_1_6_fu_2531_p3 = {{tmp_29_reg_4002}, {20'd0}};

assign tmp_77_0_1_7_fu_2557_p3 = {{tmp_30_fu_2547_p4}, {20'd0}};

assign tmp_77_0_1_fu_2255_p3 = {{tmp_23_reg_3867}, {20'd0}};

assign tmp_77_1_0_1_fu_2652_p3 = {{tmp_32_fu_2642_p4}, {20'd0}};

assign tmp_77_1_0_2_fu_2712_p3 = {{tmp_33_reg_4092}, {20'd0}};

assign tmp_77_1_0_3_fu_2738_p3 = {{tmp_34_fu_2728_p4}, {20'd0}};

assign tmp_77_1_0_4_fu_2795_p3 = {{tmp_35_reg_4137}, {20'd0}};

assign tmp_77_1_0_5_fu_2821_p3 = {{tmp_36_fu_2811_p4}, {20'd0}};

assign tmp_77_1_0_6_fu_2878_p3 = {{tmp_37_reg_4182}, {20'd0}};

assign tmp_77_1_0_7_fu_2904_p3 = {{tmp_38_fu_2894_p4}, {20'd0}};

assign tmp_77_1_1_1_fu_2997_p3 = {{tmp_40_fu_2987_p4}, {20'd0}};

assign tmp_77_1_1_2_fu_3038_p3 = {{tmp_41_reg_4297}, {20'd0}};

assign tmp_77_1_1_3_fu_3064_p3 = {{tmp_42_fu_3054_p4}, {20'd0}};

assign tmp_77_1_1_4_fu_3105_p3 = {{tmp_43_reg_4348}, {20'd0}};

assign tmp_77_1_1_5_fu_3131_p3 = {{tmp_44_fu_3121_p4}, {20'd0}};

assign tmp_77_1_1_6_fu_3172_p3 = {{tmp_45_reg_4363}, {20'd0}};

assign tmp_77_1_1_7_fu_3198_p3 = {{tmp_46_fu_3188_p4}, {20'd0}};

assign tmp_77_1_1_fu_2971_p3 = {{tmp_39_reg_4227}, {20'd0}};

assign tmp_77_1_fu_2626_p3 = {{tmp_31_reg_4047}, {20'd0}};

assign tmp_dup_fu_1497_p2 = (contor_1_mid_fu_1177_p3 + 32'd16);

assign tmp_fu_1503_p2 = (exitcond_flatten_fu_1163_p2 | exitcond1_mid_fu_1469_p2);

assign tmp_i_fu_3254_p2 = (($signed(p_Val2_s_30_reg_4373) > $signed(24'd0)) ? 1'b1 : 1'b0);

assign tmp_s_fu_1828_p1 = filter_mid2_reg_3483;

always @ (posedge ap_clk) begin
    tmp_74_mid2_v_v_reg_3495[2:0] <= 3'b000;
    tmp_74_0_1_mid2_v_v_reg_3506[2:0] <= 3'b000;
    tmp_74_0_1_2_mid2_v_s_reg_3511[2:0] <= 3'b010;
    tmp_74_0_1_3_mid2_v_s_reg_3516[2:0] <= 3'b011;
    tmp_74_0_1_4_mid2_v_s_reg_3521[2:0] <= 3'b100;
    tmp_74_0_1_5_mid2_v_s_reg_3526[2:0] <= 3'b101;
    tmp_74_0_1_6_mid2_v_s_reg_3531[2:0] <= 3'b110;
    tmp_74_0_1_7_mid2_v_s_reg_3536[2:0] <= 3'b111;
    tmp_74_1_mid2_v_v_reg_3541[2:0] <= 3'b000;
    tmp_74_1_1_mid2_v_v_reg_3552[2:0] <= 3'b000;
    tmp_74_1_1_2_mid2_v_s_reg_3557[2:0] <= 3'b010;
    tmp_74_1_1_3_mid2_v_s_reg_3562[2:0] <= 3'b011;
    tmp_74_1_1_4_mid2_v_s_reg_3567[2:0] <= 3'b100;
    tmp_74_1_1_5_mid2_v_s_reg_3572[2:0] <= 3'b101;
    tmp_74_1_1_6_mid2_v_s_reg_3577[2:0] <= 3'b110;
    tmp_74_1_1_7_mid2_v_s_reg_3582[2:0] <= 3'b111;
    tmp_s_reg_3602[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //conv_layer2
