// Seed: 3878330266
module module_0 (
    input  wand id_0,
    input  wor  id_1,
    output tri1 id_2,
    output tri  id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    output wire id_3,
    output uwire id_4,
    output supply1 id_5,
    output tri id_6,
    input wire id_7,
    output tri0 id_8
);
  logic [7:0] id_10;
  assign id_10[1 : 1] = id_10;
  tri id_11 = id_1;
  module_0 modCall_1 (
      id_11,
      id_2,
      id_6,
      id_8,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
