{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@140:150@HdlIdDef", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@136:146", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@98:108", "\n  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@142:152", "wire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\nwire up_cfg_sysref_oneshot;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@136:146", "reg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@138:148", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@82:92", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@854:864", "  wire    [11:0]  up_es_hstep;\n  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@127:137", "wire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@131:141", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@85:95", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n  wire    [ 2:0]    filter_mask;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@132:142", "reg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@111:121", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@112:122", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@133:143", "wire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@101:111", "  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n  wire         [ 7:0]   io_selection;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@856:866", "  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@83:93", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@134:144", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n\nwire up_cfg_skip_ilas;\nwire up_cfg_continuous_ilas;\nwire up_cfg_continuous_cgs;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@120:130", "// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@113:123", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n  wire    [31:0]    interpolation_ratio_b;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@135:145", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@121:131", "reg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@853:863", "  wire    [11:0]  up_es_hmin;\n  wire    [11:0]  up_es_hstep;\n  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@137:147", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@139:149", "reg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@114:124", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n  wire    [31:0]    interpolation_ratio_b;\n  wire    [ 2:0]    filter_mask_a;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@129:139", "/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@100:110", "  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n  wire         [ 7:0]   io_selection;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@858:868", "  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@141:151", "wire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\nwire [4:0] up_irq_trigger;\n\nwire up_cfg_is_writeable;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@110:120", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@84:94", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@128:138", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@137:147", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@135:145", "/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@130:140", "reg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_tx;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@134:144", "\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n  wire    [ 31:0]   up_gp_ioenb_s[7:0];\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@857:867", "  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@138:148", "reg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\nwire [31:0] up_rdata_sysref;\nwire [31:0] up_rdata_rx;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@99:109", "  wire                  up_clk;\n  wire                  up_rstn;\n  wire         [ 4:0]   up_waddr;\n  wire         [31:0]   up_wdata;\n  wire                  up_wack;\n  wire                  up_wreq;\n  wire                  up_rack;\n  wire         [31:0]   up_rdata;\n  wire                  up_rreq;\n  wire         [ 4:0]   up_raddr;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@855:865", "  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n"]], "Diff Content": {"Delete": [[145, "wire [31:0] up_rdata_common;\n"]], "Add": []}}