/* Generated by Yosys 0.18+10 (git sha1 dd5f4b720, gcc 11.2.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:1" *)
module accum_20lsb_input_to_mulltiplier(clk, reset, b, z_out, a);
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:2" *)
  input [19:0] a;
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:3" *)
  input [17:0] b;
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:4" *)
  input clk;
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:4" *)
  input reset;
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/accum_20lsb_input_to_mulltiplier/results_dir/.././rtl/accum_20lsb_input_to_mulltiplier.v:5" *)
  output [37:0] z_out;
  wire [37:0] z_out;
  RS_DSP_MULTADD_REGIN #(
    .MODE_BITS(80'h00000000000000000000)
  ) inst (
    .a(a),
    .acc_fir(6'h13),
    .b(b),
    .clk(clk),
    .feedback(3'h3),
    .load_acc(1'h1),
    .lreset(reset),
    .round(1'h0),
    .saturate_enable(1'h0),
    .shift_right(6'h00),
    .subtract(1'h1),
    .unsigned_a(1'h1),
    .unsigned_b(1'h1),
    .z(z_out)
  );
endmodule
