###############################################################
#  Generated by:      Cadence Innovus 20.12-s088_1
#  OS:                Linux x86_64(Host ID atlas)
#  Generated on:      Sun Nov  2 12:57:12 2025
#  Design:            MCU
#  Command:           report_clock_timing \
#    -type skew \
#    -nworst 10 > $REPORT_DIR/$DESIGN_NAME.report_clock_timing.skew.signoff.rpt
###############################################################

  Clock: smclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.033	          	r    i2c1/I2CMCB_reg/CK
       0.156	    -0.123	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.028	          	r    afe0/adc_fsm/fsm/state_reg[2]/CK
       0.151	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.028	          	r    afe0/adc_fsm/fsm/state_reg[1]/CK
       0.151	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.028	          	r    afe0/adc_fsm/fsm/state_reg[0]/CK
       0.151	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.028	          	r    i2c1/ClearI2CMST_reg/CK
       0.151	    -0.123	    -0.000	r    i2c1/CGMaster/EnLat_reg/CK
            	     0.034	          	r    i2c0/ClearI2CMST_reg/CK
       0.150	    -0.115	    -0.000	r    i2c0/CGMaster/EnLat_reg/CK
            	     0.023	          	r    afe0/adc_fsm/counter/count_reg_reg[9]/CK
       0.146	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.023	          	r    afe0/adc_fsm/counter/count_reg_reg[8]/CK
       0.146	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.023	          	r    afe0/adc_fsm/counter/count_reg_reg[7]/CK
       0.146	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK
            	     0.023	          	r    afe0/adc_fsm/counter/count_reg_reg[6]/CK
       0.146	    -0.123	    -0.000	r    afe0/adc_fsm/fsm/counter_en_reg_reg/CK

  Clock: clk_cpu
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.044	          	r    uart0/read_data_reg[6]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[0]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[11]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[7]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[5]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[4]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[3]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[2]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK
            	     0.044	          	r    uart0/read_data_reg[1]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[0]/CK
            	     0.044	          	r    uart0/read_data_reg[1]/CK
       0.164	    -0.121	    -0.000	r    adddec0/mem_sel_int_reg[2]/CK

  Clock: clk_sck1
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.029	          	ri   spi1/s_counter_reg[5]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.029	          	ri   spi1/s_counter_reg[4]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.029	          	ri   spi1/s_counter_reg[3]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.029	          	ri   spi1/s_counter_reg[3]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.029	          	ri   spi1/s_counter_reg[2]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.029	          	ri   spi1/s_counter_reg[2]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.029	          	ri   spi1/s_counter_reg[2]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK
            	     0.029	          	ri   spi1/s_counter_reg[1]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[29]/CK
            	     0.029	          	ri   spi1/s_counter_reg[1]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[4]/CK
            	     0.029	          	ri   spi1/s_counter_reg[1]/CK
       0.028	     0.001	    -0.000	r    spi1/s_tx_sreg_reg[3]/CK

  Clock: mclk
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.043	          	r    core/irq_handler_inst/context_restored_reg/CK
       0.158	    -0.115	    -0.000	r    core/irq_restore_ack_reg/CK
            	     0.044	          	r    core/sleep_cpu_reg/CK
       0.158	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.044	          	r    core/sleep_cpu_reg/CK
       0.158	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.044	          	r    core/sleep_cpu_reg/CK
       0.157	    -0.113	    -0.000	r    core/current_state_reg[1]/CK
            	     0.043	          	r    core/irq_handler_inst/context_saved_reg/CK
       0.157	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.043	          	r    core/irq_handler_inst/context_saved_reg/CK
       0.157	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[0]/CK
            	     0.043	          	r    core/irq_handler_inst/context_saved_reg/CK
       0.157	    -0.113	    -0.000	r    core/current_state_reg[1]/CK
            	     0.030	          	r    core/datapath_inst/rf/registers_reg[18][28]/CK
       0.143	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.030	          	r    core/datapath_inst/rf/registers_reg[18][27]/CK
       0.143	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK
            	     0.030	          	r    core/datapath_inst/rf/registers_reg[18][26]/CK
       0.143	    -0.113	    -0.000	r    core/datapath_inst/loadextender/mask_latched_reg[1]/CK

  Clock: clk_sck0
  Analysis View: setup_analysis_view

        Skew	   Latency	      CPPR	     Clock Pin
---------------------------------------------------------------------------
            	     0.034	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[14]/CK
            	     0.034	          	ri   spi0/s_counter_reg[5]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[13]/CK
            	     0.034	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[14]/CK
            	     0.034	          	ri   spi0/s_counter_reg[4]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[13]/CK
            	     0.034	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[14]/CK
            	     0.034	          	ri   spi0/s_counter_reg[3]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[13]/CK
            	     0.034	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[14]/CK
            	     0.034	          	ri   spi0/s_counter_reg[2]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[13]/CK
            	     0.034	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[14]/CK
            	     0.034	          	ri   spi0/s_counter_reg[1]/CK
       0.029	     0.004	    -0.000	r    spi0/s_tx_sreg_reg[13]/CK

